

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Fri Jul  5 07:55:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.646 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_126 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read63" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_127 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read62" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_128 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read61" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read60124 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read60" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read60124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_129 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read59" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_130 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read58" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_131 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read57" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_132 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read56" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_133 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read55" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_134 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read54" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_135 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read53" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_136 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read52" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_137 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read51" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read50114 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read50" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read50114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_138 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read49" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_139 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read48" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_140 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read47" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_141 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read46" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_142 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read45" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_144 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_145 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_146 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read41" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read40104 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read40104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_147 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read39" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_148 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read38" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_149 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_150 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_151 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_152 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_153 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_154 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 34 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_155 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 35 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read3094 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 36 'read' 'p_read3094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_156 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 37 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_157 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 38 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_158 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 39 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_159 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 40 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_160 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 41 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_161 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 42 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_162 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 43 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_163 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 44 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_164 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 45 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read2084 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 46 'read' 'p_read2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_165 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 47 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_166 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 48 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_167 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_168 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 50 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_169 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 51 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_170 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 52 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_171 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 53 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_172 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 54 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_173 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 55 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read1074 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 56 'read' 'p_read1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read973 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 57 'read' 'p_read973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read872 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 58 'read' 'p_read872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read771 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 59 'read' 'p_read771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read670 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 60 'read' 'p_read670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read569 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 61 'read' 'p_read569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read468 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 62 'read' 'p_read468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read367 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 63 'read' 'p_read367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read266 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 64 'read' 'p_read266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read165 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 65 'read' 'p_read165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read64 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 66 'read' 'p_read64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %p_read64" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 67 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln70_131 = sext i16 %p_read64" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 68 'sext' 'sext_ln70_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln70_132 = sext i16 %p_read64" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 69 'sext' 'sext_ln70_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln70_133 = sext i16 %p_read64" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 70 'sext' 'sext_ln70_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln70_134 = sext i16 %p_read64" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 71 'sext' 'sext_ln70_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln70_135 = sext i16 %p_read64" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 72 'sext' 'sext_ln70_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln70_136 = sext i16 %p_read64" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 73 'sext' 'sext_ln70_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.94ns)   --->   "%r_V = mul i24 %sext_ln70_136, i24 77"   --->   Operation 74 'mul' 'r_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V, i32 10, i32 23"   --->   Operation 75 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i14 %mult_V"   --->   Operation 76 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.94ns)   --->   "%r_V_324 = mul i26 %sext_ln70_135, i26 67108476"   --->   Operation 77 'mul' 'r_V_324' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_408 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_324, i32 10, i32 25"   --->   Operation 78 'partselect' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.78ns)   --->   "%r_V_325 = sub i17 0, i17 %sext_ln70_134"   --->   Operation 79 'sub' 'r_V_325' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_409 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_325, i32 10, i32 16"   --->   Operation 80 'partselect' 'mult_V_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln17_290 = sext i7 %mult_V_409" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 81 'sext' 'sext_ln17_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln17_291 = sext i7 %mult_V_409" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 82 'sext' 'sext_ln17_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.94ns)   --->   "%r_V_326 = mul i21 %sext_ln70_133, i21 11"   --->   Operation 83 'mul' 'r_V_326' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_410 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_326, i32 10, i32 20"   --->   Operation 84 'partselect' 'mult_V_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln17_292 = sext i11 %mult_V_410" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 85 'sext' 'sext_ln17_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read64, i5 0"   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i21 %shl_ln"   --->   Operation 87 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln1273_95 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read64, i2 0"   --->   Operation 88 'bitconcatenate' 'shl_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i18 %shl_ln1273_95"   --->   Operation 89 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i18 %shl_ln1273_95"   --->   Operation 90 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i18 %shl_ln1273_95"   --->   Operation 91 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.81ns)   --->   "%r_V_327 = sub i22 %sext_ln1273_133, i22 %sext_ln1273"   --->   Operation 92 'sub' 'r_V_327' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_411 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_327, i32 10, i32 21"   --->   Operation 93 'partselect' 'mult_V_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln17_293 = sext i12 %mult_V_411" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 94 'sext' 'sext_ln17_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.79ns)   --->   "%r_V_328 = sub i19 0, i19 %sext_ln1273_132"   --->   Operation 95 'sub' 'r_V_328' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_412 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_328, i32 10, i32 18"   --->   Operation 96 'partselect' 'mult_V_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln17_294 = sext i9 %mult_V_412" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 97 'sext' 'sext_ln17_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%r_V_329 = sub i19 %sext_ln1273_132, i19 %sext_ln70_132"   --->   Operation 98 'sub' 'r_V_329' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_413 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_329, i32 10, i32 18"   --->   Operation 99 'partselect' 'mult_V_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln17_295 = sext i9 %mult_V_413" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 100 'sext' 'sext_ln17_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns)   --->   "%r_V_330 = mul i23 %sext_ln70_131, i23 37"   --->   Operation 101 'mul' 'r_V_330' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mult_V_414 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_330, i32 10, i32 22"   --->   Operation 102 'partselect' 'mult_V_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln17_296 = sext i13 %mult_V_414" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 103 'sext' 'sext_ln17_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1273_96 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read64, i7 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i23 %shl_ln1273_96"   --->   Operation 105 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln1273_97 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read64, i1 0"   --->   Operation 106 'bitconcatenate' 'shl_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i17 %shl_ln1273_97"   --->   Operation 107 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i17 %shl_ln1273_97"   --->   Operation 108 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i17 %shl_ln1273_97"   --->   Operation 109 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.82ns)   --->   "%r_V_331 = add i24 %sext_ln1273_134, i24 %sext_ln1273_137"   --->   Operation 110 'add' 'r_V_331' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mult_V_415 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_331, i32 10, i32 23"   --->   Operation 111 'partselect' 'mult_V_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln818_61 = sext i14 %mult_V_415"   --->   Operation 112 'sext' 'sext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.94ns)   --->   "%r_V_332 = mul i23 %sext_ln70_131, i23 8388558"   --->   Operation 113 'mul' 'r_V_332' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mult_V_416 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_332, i32 10, i32 22"   --->   Operation 114 'partselect' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln17_297 = sext i13 %mult_V_416" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 115 'sext' 'sext_ln17_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.82ns)   --->   "%r_V_333 = sub i24 %sext_ln1273_134, i24 %sext_ln70_136"   --->   Operation 116 'sub' 'r_V_333' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_417 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_333, i32 10, i32 23"   --->   Operation 117 'partselect' 'mult_V_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln818_62 = sext i14 %mult_V_417"   --->   Operation 118 'sext' 'sext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.79ns)   --->   "%r_V_334 = sub i18 0, i18 %sext_ln1273_136"   --->   Operation 119 'sub' 'r_V_334' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_334, i32 10, i32 17"   --->   Operation 120 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln17_298 = sext i8 %mult_V_418" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 121 'sext' 'sext_ln17_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1273_98 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read64, i4 0"   --->   Operation 122 'bitconcatenate' 'shl_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i20 %shl_ln1273_98"   --->   Operation 123 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.80ns)   --->   "%r_V_335 = sub i21 %sext_ln1273_138, i21 %sext_ln1273_131"   --->   Operation 124 'sub' 'r_V_335' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_419 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_335, i32 10, i32 20"   --->   Operation 125 'partselect' 'mult_V_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln17_299 = sext i11 %mult_V_419" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 126 'sext' 'sext_ln17_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1273_99 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read64, i6 0"   --->   Operation 127 'bitconcatenate' 'shl_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i22 %shl_ln1273_99"   --->   Operation 128 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1273_100 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read64, i3 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i19 %shl_ln1273_100"   --->   Operation 130 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i19 %shl_ln1273_100"   --->   Operation 131 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.82ns)   --->   "%r_V_336 = add i23 %sext_ln1273_139, i23 %sext_ln1273_141"   --->   Operation 132 'add' 'r_V_336' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mult_V_420 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_336, i32 10, i32 22"   --->   Operation 133 'partselect' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln17_300 = sext i13 %mult_V_420" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 134 'sext' 'sext_ln17_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.80ns)   --->   "%r_V_337 = add i20 %sext_ln1273_140, i20 %sext_ln1273_135"   --->   Operation 135 'add' 'r_V_337' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mult_V_421 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_337, i32 10, i32 19"   --->   Operation 136 'partselect' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln17_301 = sext i10 %mult_V_421" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 137 'sext' 'sext_ln17_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.94ns)   --->   "%r_V_338 = mul i25 %sext_ln70, i25 134"   --->   Operation 138 'mul' 'r_V_338' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_422 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_338, i32 10, i32 24"   --->   Operation 139 'partselect' 'mult_V_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln818_63 = sext i15 %mult_V_422"   --->   Operation 140 'sext' 'sext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_423 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read64, i32 10, i32 15"   --->   Operation 141 'partselect' 'mult_V_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i6 %mult_V_423" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 142 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln70_137 = sext i16 %p_read165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 143 'sext' 'sext_ln70_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln70_138 = sext i16 %p_read165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 144 'sext' 'sext_ln70_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln70_139 = sext i16 %p_read165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 145 'sext' 'sext_ln70_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln70_140 = sext i16 %p_read165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 146 'sext' 'sext_ln70_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln70_141 = sext i16 %p_read165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 147 'sext' 'sext_ln70_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mult_V_424 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read165, i32 10, i32 15"   --->   Operation 148 'partselect' 'mult_V_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln17_302 = sext i6 %mult_V_424" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 149 'sext' 'sext_ln17_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read165, i2 0"   --->   Operation 150 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i18 %shl_ln1273_s"   --->   Operation 151 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.79ns)   --->   "%r_V_339 = sub i19 %sext_ln70_141, i19 %sext_ln1273_142"   --->   Operation 152 'sub' 'r_V_339' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_339, i32 10, i32 18"   --->   Operation 153 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln17_303 = sext i9 %mult_V_425" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 154 'sext' 'sext_ln17_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_426 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read165, i32 9, i32 15"   --->   Operation 155 'partselect' 'mult_V_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i7 %mult_V_426" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 156 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i7 %mult_V_426" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 157 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.78ns)   --->   "%r_V_340 = sub i17 0, i17 %sext_ln70_140"   --->   Operation 158 'sub' 'r_V_340' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_427 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_340, i32 10, i32 16"   --->   Operation 159 'partselect' 'mult_V_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln17_304 = sext i7 %mult_V_427" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 160 'sext' 'sext_ln17_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln17_305 = sext i7 %mult_V_427" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 161 'sext' 'sext_ln17_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%r_V_341 = mul i24 %sext_ln70_139, i24 125"   --->   Operation 162 'mul' 'r_V_341' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mult_V_428 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_341, i32 10, i32 23"   --->   Operation 163 'partselect' 'mult_V_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln818_64 = sext i14 %mult_V_428"   --->   Operation 164 'sext' 'sext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.94ns)   --->   "%r_V_342 = mul i25 %sext_ln70_138, i25 176"   --->   Operation 165 'mul' 'r_V_342' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_429 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_342, i32 10, i32 24"   --->   Operation 166 'partselect' 'mult_V_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln818_65 = sext i15 %mult_V_429"   --->   Operation 167 'sext' 'sext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln1273_101 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read165, i1 0"   --->   Operation 168 'bitconcatenate' 'shl_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i17 %shl_ln1273_101"   --->   Operation 169 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.79ns)   --->   "%r_V_343 = sub i18 0, i18 %sext_ln1273_143"   --->   Operation 170 'sub' 'r_V_343' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_430 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_343, i32 10, i32 17"   --->   Operation 171 'partselect' 'mult_V_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln17_306 = sext i8 %mult_V_430" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 172 'sext' 'sext_ln17_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln17_307 = sext i8 %mult_V_430" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 173 'sext' 'sext_ln17_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.79ns)   --->   "%r_V_344 = add i19 %sext_ln1273_142, i19 %sext_ln70_141"   --->   Operation 174 'add' 'r_V_344' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%mult_V_431 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_344, i32 10, i32 18"   --->   Operation 175 'partselect' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln17_308 = sext i9 %mult_V_431" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 176 'sext' 'sext_ln17_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.79ns)   --->   "%r_V_345 = sub i19 0, i19 %sext_ln1273_142"   --->   Operation 177 'sub' 'r_V_345' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%mult_V_432 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_345, i32 10, i32 18"   --->   Operation 178 'partselect' 'mult_V_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln17_309 = sext i9 %mult_V_432" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 179 'sext' 'sext_ln17_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.94ns)   --->   "%r_V_346 = mul i24 %sext_ln70_139, i24 76"   --->   Operation 180 'mul' 'r_V_346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_346, i32 10, i32 23"   --->   Operation 181 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln17_310 = sext i14 %mult_V_433" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 182 'sext' 'sext_ln17_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln1273_102 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read165, i4 0"   --->   Operation 183 'bitconcatenate' 'shl_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i20 %shl_ln1273_102"   --->   Operation 184 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.80ns)   --->   "%r_V_347 = add i21 %sext_ln1273_144, i21 %sext_ln70_137"   --->   Operation 185 'add' 'r_V_347' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%mult_V_434 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_347, i32 10, i32 20"   --->   Operation 186 'partselect' 'mult_V_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln17_311 = sext i11 %mult_V_434" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 187 'sext' 'sext_ln17_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln70_142 = sext i16 %p_read266" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 188 'sext' 'sext_ln70_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln70_143 = sext i16 %p_read266" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 189 'sext' 'sext_ln70_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln70_144 = sext i16 %p_read266" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 190 'sext' 'sext_ln70_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln70_145 = sext i16 %p_read266" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 191 'sext' 'sext_ln70_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln70_146 = sext i16 %p_read266" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 192 'sext' 'sext_ln70_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.94ns)   --->   "%r_V_348 = mul i25 %sext_ln70_146, i25 33554232"   --->   Operation 193 'mul' 'r_V_348' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%mult_V_435 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_348, i32 10, i32 24"   --->   Operation 194 'partselect' 'mult_V_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln818_66 = sext i15 %mult_V_435"   --->   Operation 195 'sext' 'sext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_436 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read266, i32 9, i32 15"   --->   Operation 196 'partselect' 'mult_V_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln17_312 = sext i7 %mult_V_436" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 197 'sext' 'sext_ln17_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i7 %mult_V_436" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 198 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.94ns)   --->   "%r_V_349 = mul i21 %sext_ln70_145, i21 11"   --->   Operation 199 'mul' 'r_V_349' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%mult_V_437 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_349, i32 10, i32 20"   --->   Operation 200 'partselect' 'mult_V_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln17_313 = sext i11 %mult_V_437" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 201 'sext' 'sext_ln17_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.78ns)   --->   "%r_V_350 = sub i17 0, i17 %sext_ln70_144"   --->   Operation 202 'sub' 'r_V_350' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_438 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_350, i32 10, i32 16"   --->   Operation 203 'partselect' 'mult_V_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln17_314 = sext i7 %mult_V_438" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 204 'sext' 'sext_ln17_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln17_315 = sext i7 %mult_V_438" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 205 'sext' 'sext_ln17_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1273_103 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read266, i1 0"   --->   Operation 206 'bitconcatenate' 'shl_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i17 %shl_ln1273_103"   --->   Operation 207 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i17 %shl_ln1273_103"   --->   Operation 208 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.79ns)   --->   "%r_V_351 = sub i18 0, i18 %sext_ln1273_146"   --->   Operation 209 'sub' 'r_V_351' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_439 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_351, i32 10, i32 17"   --->   Operation 210 'partselect' 'mult_V_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln17_316 = sext i8 %mult_V_439" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'sext' 'sext_ln17_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1273_104 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read266, i2 0"   --->   Operation 212 'bitconcatenate' 'shl_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i18 %shl_ln1273_104"   --->   Operation 213 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.79ns)   --->   "%r_V_352 = sub i19 %sext_ln1273_147, i19 %sext_ln70_143"   --->   Operation 214 'sub' 'r_V_352' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_440 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_352, i32 10, i32 18"   --->   Operation 215 'partselect' 'mult_V_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln17_317 = sext i9 %mult_V_440" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 216 'sext' 'sext_ln17_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.94ns)   --->   "%r_V_353 = mul i24 %sext_ln70_142, i24 90"   --->   Operation 217 'mul' 'r_V_353' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_441 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_353, i32 10, i32 23"   --->   Operation 218 'partselect' 'mult_V_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln818_67 = sext i14 %mult_V_441"   --->   Operation 219 'sext' 'sext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.94ns)   --->   "%r_V_354 = mul i24 %sext_ln70_142, i24 94"   --->   Operation 220 'mul' 'r_V_354' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_354, i32 10, i32 23"   --->   Operation 221 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln17_318 = sext i14 %mult_V_442" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 222 'sext' 'sext_ln17_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_443 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read266, i32 8, i32 15"   --->   Operation 223 'partselect' 'mult_V_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln17_319 = sext i8 %mult_V_443" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 224 'sext' 'sext_ln17_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.94ns)   --->   "%r_V_355 = mul i25 %sext_ln70_146, i25 230"   --->   Operation 225 'mul' 'r_V_355' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_444 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_355, i32 10, i32 24"   --->   Operation 226 'partselect' 'mult_V_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln818_68 = sext i15 %mult_V_444"   --->   Operation 227 'sext' 'sext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1273_105 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read266, i3 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i19 %shl_ln1273_105"   --->   Operation 229 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.80ns)   --->   "%r_V_356 = sub i20 %sext_ln1273_145, i20 %sext_ln1273_148"   --->   Operation 230 'sub' 'r_V_356' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%mult_V_445 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_356, i32 10, i32 19"   --->   Operation 231 'partselect' 'mult_V_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln17_320 = sext i10 %mult_V_445" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 232 'sext' 'sext_ln17_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln17_321 = sext i10 %mult_V_445" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 233 'sext' 'sext_ln17_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln70_147 = sext i16 %p_read367" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 234 'sext' 'sext_ln70_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln70_148 = sext i16 %p_read367" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 235 'sext' 'sext_ln70_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln70_149 = sext i16 %p_read367" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 236 'sext' 'sext_ln70_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln70_150 = sext i16 %p_read367" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 237 'sext' 'sext_ln70_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln70_151 = sext i16 %p_read367" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 238 'sext' 'sext_ln70_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln70_152 = sext i16 %p_read367" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 239 'sext' 'sext_ln70_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln70_153 = sext i16 %p_read367" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 240 'sext' 'sext_ln70_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.78ns)   --->   "%r_V_357 = sub i17 0, i17 %sext_ln70_153"   --->   Operation 241 'sub' 'r_V_357' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_446 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_357, i32 10, i32 16"   --->   Operation 242 'partselect' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln17_322 = sext i7 %mult_V_446" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 243 'sext' 'sext_ln17_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln17_323 = sext i7 %mult_V_446" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 244 'sext' 'sext_ln17_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln1273_106 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read367, i2 0"   --->   Operation 245 'bitconcatenate' 'shl_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i18 %shl_ln1273_106"   --->   Operation 246 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.79ns)   --->   "%r_V_358 = sub i19 %sext_ln1273_149, i19 %sext_ln70_152"   --->   Operation 247 'sub' 'r_V_358' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_358, i32 10, i32 18"   --->   Operation 248 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln17_324 = sext i9 %mult_V_447" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 249 'sext' 'sext_ln17_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.79ns)   --->   "%r_V_359 = sub i19 %sext_ln70_152, i19 %sext_ln1273_149"   --->   Operation 250 'sub' 'r_V_359' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_359, i32 10, i32 18"   --->   Operation 251 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln17_325 = sext i9 %mult_V_448" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 252 'sext' 'sext_ln17_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln17_326 = sext i9 %mult_V_448" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 253 'sext' 'sext_ln17_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln1273_107 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read367, i3 0"   --->   Operation 254 'bitconcatenate' 'shl_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i19 %shl_ln1273_107"   --->   Operation 255 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1273_108 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read367, i1 0"   --->   Operation 256 'bitconcatenate' 'shl_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i17 %shl_ln1273_108"   --->   Operation 257 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i17 %shl_ln1273_108"   --->   Operation 258 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.80ns)   --->   "%r_V_360 = sub i20 %sext_ln1273_152, i20 %sext_ln1273_150"   --->   Operation 259 'sub' 'r_V_360' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_360, i32 10, i32 19"   --->   Operation 260 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln17_327 = sext i10 %mult_V_449" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 261 'sext' 'sext_ln17_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (1.94ns)   --->   "%r_V_361 = mul i24 %sext_ln70_151, i24 67"   --->   Operation 262 'mul' 'r_V_361' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mult_V_450 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_361, i32 10, i32 23"   --->   Operation 263 'partselect' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln17_328 = sext i14 %mult_V_450" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 264 'sext' 'sext_ln17_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.94ns)   --->   "%r_V_362 = mul i24 %sext_ln70_151, i24 16777137"   --->   Operation 265 'mul' 'r_V_362' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%mult_V_451 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_362, i32 10, i32 23"   --->   Operation 266 'partselect' 'mult_V_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln17_329 = sext i14 %mult_V_451" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 267 'sext' 'sext_ln17_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.94ns)   --->   "%r_V_363 = mul i23 %sext_ln70_150, i23 8388550"   --->   Operation 268 'mul' 'r_V_363' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_363, i32 10, i32 22"   --->   Operation 269 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln17_330 = sext i13 %mult_V_452" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 270 'sext' 'sext_ln17_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.94ns)   --->   "%r_V_364 = mul i24 %sext_ln70_151, i24 16777112"   --->   Operation 271 'mul' 'r_V_364' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%mult_V_453 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_364, i32 10, i32 23"   --->   Operation 272 'partselect' 'mult_V_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln17_331 = sext i14 %mult_V_453" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 273 'sext' 'sext_ln17_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.80ns)   --->   "%r_V_365 = sub i20 %sext_ln1273_150, i20 %sext_ln70_149"   --->   Operation 274 'sub' 'r_V_365' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%mult_V_454 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_365, i32 10, i32 19"   --->   Operation 275 'partselect' 'mult_V_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln17_332 = sext i10 %mult_V_454" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 276 'sext' 'sext_ln17_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%mult_V_455 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read367, i32 9, i32 15"   --->   Operation 277 'partselect' 'mult_V_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln17_333 = sext i7 %mult_V_455" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 278 'sext' 'sext_ln17_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.79ns)   --->   "%r_V_366 = sub i18 0, i18 %sext_ln1273_151"   --->   Operation 279 'sub' 'r_V_366' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%mult_V_456 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_366, i32 10, i32 17"   --->   Operation 280 'partselect' 'mult_V_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln17_334 = sext i8 %mult_V_456" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 281 'sext' 'sext_ln17_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (1.94ns)   --->   "%r_V_367 = mul i25 %sext_ln70_148, i25 151"   --->   Operation 282 'mul' 'r_V_367' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%mult_V_457 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_367, i32 10, i32 24"   --->   Operation 283 'partselect' 'mult_V_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln818_69 = sext i15 %mult_V_457"   --->   Operation 284 'sext' 'sext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%mult_V_458 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read367, i32 4, i32 15"   --->   Operation 285 'partselect' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln17_335 = sext i12 %mult_V_458" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 286 'sext' 'sext_ln17_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.94ns)   --->   "%r_V_368 = mul i22 %sext_ln70_147, i22 4194279"   --->   Operation 287 'mul' 'r_V_368' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%mult_V_459 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_368, i32 10, i32 21"   --->   Operation 288 'partselect' 'mult_V_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln17_336 = sext i12 %mult_V_459" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 289 'sext' 'sext_ln17_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.94ns)   --->   "%r_V_369 = mul i25 %sext_ln70_148, i25 143"   --->   Operation 290 'mul' 'r_V_369' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_460 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_369, i32 10, i32 24"   --->   Operation 291 'partselect' 'mult_V_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.94ns)   --->   "%r_V_370 = mul i25 %sext_ln70_148, i25 33554259"   --->   Operation 292 'mul' 'r_V_370' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%mult_V_461 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_370, i32 10, i32 24"   --->   Operation 293 'partselect' 'mult_V_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln818_71 = sext i15 %mult_V_461"   --->   Operation 294 'sext' 'sext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.80ns)   --->   "%r_V_371 = sub i20 %sext_ln70_149, i20 %sext_ln1273_150"   --->   Operation 295 'sub' 'r_V_371' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%mult_V_462 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_371, i32 10, i32 19"   --->   Operation 296 'partselect' 'mult_V_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln17_337 = sext i10 %mult_V_462" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 297 'sext' 'sext_ln17_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln1273_109 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read367, i8 0"   --->   Operation 298 'bitconcatenate' 'shl_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i24 %shl_ln1273_109"   --->   Operation 299 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i25 0, i25 %sext_ln1273_153"   --->   Operation 300 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln1273_110 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read367, i6 0"   --->   Operation 301 'bitconcatenate' 'shl_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i22 %shl_ln1273_110"   --->   Operation 302 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_372 = sub i25 %sub_ln1273, i25 %sext_ln1273_154"   --->   Operation 303 'sub' 'r_V_372' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%mult_V_463 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_372, i32 10, i32 24"   --->   Operation 304 'partselect' 'mult_V_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln818_72 = sext i15 %mult_V_463"   --->   Operation 305 'sext' 'sext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln70_154 = sext i16 %p_read468" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 306 'sext' 'sext_ln70_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln70_155 = sext i16 %p_read468" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 307 'sext' 'sext_ln70_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln70_156 = sext i16 %p_read468" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 308 'sext' 'sext_ln70_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln70_157 = sext i16 %p_read468" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 309 'sext' 'sext_ln70_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln70_158 = sext i16 %p_read468" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 310 'sext' 'sext_ln70_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln70_159 = sext i16 %p_read468" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 311 'sext' 'sext_ln70_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (1.94ns)   --->   "%r_V_373 = mul i26 %sext_ln70_159, i26 269"   --->   Operation 312 'mul' 'r_V_373' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%mult_V_464 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_373, i32 10, i32 25"   --->   Operation 313 'partselect' 'mult_V_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln1273_111 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read468, i3 0"   --->   Operation 314 'bitconcatenate' 'shl_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i19 %shl_ln1273_111"   --->   Operation 315 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.80ns)   --->   "%r_V_374 = sub i20 0, i20 %sext_ln1273_155"   --->   Operation 316 'sub' 'r_V_374' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_465 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_374, i32 10, i32 19"   --->   Operation 317 'partselect' 'mult_V_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln17_338 = sext i10 %mult_V_465" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 318 'sext' 'sext_ln17_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.78ns)   --->   "%r_V_375 = sub i17 0, i17 %sext_ln70_157"   --->   Operation 319 'sub' 'r_V_375' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%mult_V_466 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_375, i32 10, i32 16"   --->   Operation 320 'partselect' 'mult_V_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln17_339 = sext i7 %mult_V_466" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 321 'sext' 'sext_ln17_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln17_340 = sext i7 %mult_V_466" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 322 'sext' 'sext_ln17_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln1273_112 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read468, i2 0"   --->   Operation 323 'bitconcatenate' 'shl_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i18 %shl_ln1273_112"   --->   Operation 324 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.79ns)   --->   "%r_V_376 = sub i19 %sext_ln70_158, i19 %sext_ln1273_156"   --->   Operation 325 'sub' 'r_V_376' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%mult_V_467 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_376, i32 10, i32 18"   --->   Operation 326 'partselect' 'mult_V_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln17_341 = sext i9 %mult_V_467" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 327 'sext' 'sext_ln17_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (1.94ns)   --->   "%r_V_377 = mul i23 %sext_ln70_156, i23 41"   --->   Operation 328 'mul' 'r_V_377' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%mult_V_468 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_377, i32 10, i32 22"   --->   Operation 329 'partselect' 'mult_V_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln17_342 = sext i13 %mult_V_468" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 330 'sext' 'sext_ln17_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (1.94ns)   --->   "%r_V_378 = mul i26 %sext_ln70_159, i26 67108562"   --->   Operation 331 'mul' 'r_V_378' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_469 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_378, i32 10, i32 25"   --->   Operation 332 'partselect' 'mult_V_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (1.94ns)   --->   "%r_V_379 = mul i25 %sext_ln70_155, i25 33554216"   --->   Operation 333 'mul' 'r_V_379' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%mult_V_470 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_379, i32 10, i32 24"   --->   Operation 334 'partselect' 'mult_V_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln818_73 = sext i15 %mult_V_470"   --->   Operation 335 'sext' 'sext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.94ns)   --->   "%r_V_380 = mul i25 %sext_ln70_155, i25 133"   --->   Operation 336 'mul' 'r_V_380' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%mult_V_471 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_380, i32 10, i32 24"   --->   Operation 337 'partselect' 'mult_V_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln818_74 = sext i15 %mult_V_471"   --->   Operation 338 'sext' 'sext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln1273_113 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read468, i1 0"   --->   Operation 339 'bitconcatenate' 'shl_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i17 %shl_ln1273_113"   --->   Operation 340 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.80ns)   --->   "%r_V_381 = sub i20 %sext_ln1273_155, i20 %sext_ln1273_157"   --->   Operation 341 'sub' 'r_V_381' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%mult_V_472 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_381, i32 10, i32 19"   --->   Operation 342 'partselect' 'mult_V_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln17_343 = sext i10 %mult_V_472" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 343 'sext' 'sext_ln17_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln1273_114 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read468, i4 0"   --->   Operation 344 'bitconcatenate' 'shl_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i20 %shl_ln1273_114"   --->   Operation 345 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.80ns)   --->   "%r_V_382 = sub i21 0, i21 %sext_ln1273_158"   --->   Operation 346 'sub' 'r_V_382' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mult_V_473 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_382, i32 10, i32 20"   --->   Operation 347 'partselect' 'mult_V_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln17_344 = sext i11 %mult_V_473" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 348 'sext' 'sext_ln17_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_474 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read468, i32 8, i32 15"   --->   Operation 349 'partselect' 'mult_V_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln17_345 = sext i8 %mult_V_474" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 350 'sext' 'sext_ln17_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (1.94ns)   --->   "%r_V_383 = mul i26 %sext_ln70_159, i26 495"   --->   Operation 351 'mul' 'r_V_383' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mult_V_475 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_383, i32 10, i32 25"   --->   Operation 352 'partselect' 'mult_V_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.79ns)   --->   "%r_V_384 = sub i19 0, i19 %sext_ln1273_156"   --->   Operation 353 'sub' 'r_V_384' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_476 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_384, i32 10, i32 18"   --->   Operation 354 'partselect' 'mult_V_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln17_346 = sext i9 %mult_V_476" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 355 'sext' 'sext_ln17_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (1.94ns)   --->   "%r_V_385 = mul i25 %sext_ln70_155, i25 33554271"   --->   Operation 356 'mul' 'r_V_385' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%mult_V_477 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_385, i32 10, i32 24"   --->   Operation 357 'partselect' 'mult_V_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (1.94ns)   --->   "%r_V_386 = mul i25 %sext_ln70_155, i25 33554293"   --->   Operation 358 'mul' 'r_V_386' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mult_V_478 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_386, i32 10, i32 24"   --->   Operation 359 'partselect' 'mult_V_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln818_76 = sext i15 %mult_V_478"   --->   Operation 360 'sext' 'sext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (1.94ns)   --->   "%r_V_387 = mul i24 %sext_ln70_154, i24 98"   --->   Operation 361 'mul' 'r_V_387' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mult_V_479 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_387, i32 10, i32 23"   --->   Operation 362 'partselect' 'mult_V_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln17_347 = sext i14 %mult_V_479" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 363 'sext' 'sext_ln17_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%mult_V_480 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read468, i32 10, i32 15"   --->   Operation 364 'partselect' 'mult_V_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln17_348 = sext i6 %mult_V_480" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 365 'sext' 'sext_ln17_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (1.94ns)   --->   "%r_V_388 = mul i24 %sext_ln70_154, i24 16777146"   --->   Operation 366 'mul' 'r_V_388' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%mult_V_481 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_388, i32 10, i32 23"   --->   Operation 367 'partselect' 'mult_V_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln818_77 = sext i14 %mult_V_481"   --->   Operation 368 'sext' 'sext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln1273_115 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read468, i7 0"   --->   Operation 369 'bitconcatenate' 'shl_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i23 %shl_ln1273_115"   --->   Operation 370 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.82ns)   --->   "%r_V_389 = sub i24 0, i24 %sext_ln1273_159"   --->   Operation 371 'sub' 'r_V_389' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mult_V_482 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_389, i32 10, i32 23"   --->   Operation 372 'partselect' 'mult_V_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln17_349 = sext i14 %mult_V_482" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 373 'sext' 'sext_ln17_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln70_160 = sext i16 %p_read569" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 374 'sext' 'sext_ln70_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln70_161 = sext i16 %p_read569" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 375 'sext' 'sext_ln70_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln70_162 = sext i16 %p_read569" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 376 'sext' 'sext_ln70_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln70_163 = sext i16 %p_read569" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 377 'sext' 'sext_ln70_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln70_164 = sext i16 %p_read569" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 378 'sext' 'sext_ln70_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln1273_116 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read569, i1 0"   --->   Operation 379 'bitconcatenate' 'shl_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i17 %shl_ln1273_116"   --->   Operation 380 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i17 %shl_ln1273_116"   --->   Operation 381 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.79ns)   --->   "%r_V_390 = sub i18 0, i18 %sext_ln1273_161"   --->   Operation 382 'sub' 'r_V_390' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%mult_V_483 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_390, i32 10, i32 17"   --->   Operation 383 'partselect' 'mult_V_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln17_350 = sext i8 %mult_V_483" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 384 'sext' 'sext_ln17_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.78ns)   --->   "%r_V_391 = sub i17 0, i17 %sext_ln70_164"   --->   Operation 385 'sub' 'r_V_391' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_484 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_391, i32 10, i32 16"   --->   Operation 386 'partselect' 'mult_V_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln17_351 = sext i7 %mult_V_484" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 387 'sext' 'sext_ln17_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln17_352 = sext i7 %mult_V_484" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 388 'sext' 'sext_ln17_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln1273_117 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read569, i7 0"   --->   Operation 389 'bitconcatenate' 'shl_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i23 %shl_ln1273_117"   --->   Operation 390 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.82ns)   --->   "%r_V_392 = sub i24 0, i24 %sext_ln1273_162"   --->   Operation 391 'sub' 'r_V_392' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%mult_V_485 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_392, i32 10, i32 23"   --->   Operation 392 'partselect' 'mult_V_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln818_78 = sext i14 %mult_V_485"   --->   Operation 393 'sext' 'sext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln1273_118 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read569, i2 0"   --->   Operation 394 'bitconcatenate' 'shl_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i18 %shl_ln1273_118"   --->   Operation 395 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.79ns)   --->   "%r_V_393 = sub i19 %sext_ln70_163, i19 %sext_ln1273_163"   --->   Operation 396 'sub' 'r_V_393' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_486 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_393, i32 10, i32 18"   --->   Operation 397 'partselect' 'mult_V_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln17_353 = sext i9 %mult_V_486" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 398 'sext' 'sext_ln17_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln1273_119 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read569, i3 0"   --->   Operation 399 'bitconcatenate' 'shl_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i19 %shl_ln1273_119"   --->   Operation 400 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.80ns)   --->   "%r_V_394 = add i20 %sext_ln1273_164, i20 %sext_ln70_162"   --->   Operation 401 'add' 'r_V_394' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%mult_V_487 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_394, i32 10, i32 19"   --->   Operation 402 'partselect' 'mult_V_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln17_354 = sext i10 %mult_V_487" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 403 'sext' 'sext_ln17_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (1.94ns)   --->   "%r_V_395 = mul i24 %sext_ln70_161, i24 98"   --->   Operation 404 'mul' 'r_V_395' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%mult_V_488 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_395, i32 10, i32 23"   --->   Operation 405 'partselect' 'mult_V_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln17_355 = sext i14 %mult_V_488" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 406 'sext' 'sext_ln17_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (1.94ns)   --->   "%r_V_396 = mul i26 %sext_ln70_160, i26 301"   --->   Operation 407 'mul' 'r_V_396' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%mult_V_489 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_396, i32 10, i32 25"   --->   Operation 408 'partselect' 'mult_V_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%mult_V_490 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read569, i32 10, i32 15"   --->   Operation 409 'partselect' 'mult_V_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln17_356 = sext i6 %mult_V_490" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 410 'sext' 'sext_ln17_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%mult_V_491 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read569, i32 9, i32 15"   --->   Operation 411 'partselect' 'mult_V_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln17_357 = sext i7 %mult_V_491" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 412 'sext' 'sext_ln17_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (1.94ns)   --->   "%r_V_397 = mul i24 %sext_ln70_161, i24 74"   --->   Operation 413 'mul' 'r_V_397' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%mult_V_492 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_397, i32 10, i32 23"   --->   Operation 414 'partselect' 'mult_V_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln818_79 = sext i14 %mult_V_492"   --->   Operation 415 'sext' 'sext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (1.94ns)   --->   "%r_V_398 = mul i26 %sext_ln70_160, i26 417"   --->   Operation 416 'mul' 'r_V_398' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%mult_V_493 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_398, i32 10, i32 25"   --->   Operation 417 'partselect' 'mult_V_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mult_V_494 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read569, i32 8, i32 15"   --->   Operation 418 'partselect' 'mult_V_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln17_358 = sext i8 %mult_V_494" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 419 'sext' 'sext_ln17_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln1273_120 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read569, i4 0"   --->   Operation 420 'bitconcatenate' 'shl_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1273_165 = sext i20 %shl_ln1273_120"   --->   Operation 421 'sext' 'sext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.80ns)   --->   "%r_V_399 = add i21 %sext_ln1273_165, i21 %sext_ln1273_160"   --->   Operation 422 'add' 'r_V_399' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%mult_V_495 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_399, i32 10, i32 20"   --->   Operation 423 'partselect' 'mult_V_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln17_359 = sext i11 %mult_V_495" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 424 'sext' 'sext_ln17_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (1.94ns)   --->   "%r_V_400 = mul i26 %sext_ln70_160, i26 261"   --->   Operation 425 'mul' 'r_V_400' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%mult_V_496 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_400, i32 10, i32 25"   --->   Operation 426 'partselect' 'mult_V_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln70_165 = sext i16 %p_read670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 427 'sext' 'sext_ln70_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln70_166 = sext i16 %p_read670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 428 'sext' 'sext_ln70_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln70_167 = sext i16 %p_read670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 429 'sext' 'sext_ln70_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln70_168 = sext i16 %p_read670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 430 'sext' 'sext_ln70_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln70_169 = sext i16 %p_read670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 431 'sext' 'sext_ln70_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln70_170 = sext i16 %p_read670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 432 'sext' 'sext_ln70_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln70_171 = sext i16 %p_read670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 433 'sext' 'sext_ln70_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (1.94ns)   --->   "%r_V_401 = mul i25 %sext_ln70_171, i25 213"   --->   Operation 434 'mul' 'r_V_401' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%mult_V_497 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_401, i32 10, i32 24"   --->   Operation 435 'partselect' 'mult_V_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln818_80 = sext i15 %mult_V_497"   --->   Operation 436 'sext' 'sext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%mult_V_498 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read670, i32 10, i32 15"   --->   Operation 437 'partselect' 'mult_V_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln17_360 = sext i6 %mult_V_498" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 438 'sext' 'sext_ln17_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln17_361 = sext i6 %mult_V_498" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 439 'sext' 'sext_ln17_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i26 %sext_ln70_166, i26 67108262"   --->   Operation 440 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_499 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25"   --->   Operation 441 'partselect' 'mult_V_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln1273_123 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read670, i2 0"   --->   Operation 442 'bitconcatenate' 'shl_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1273_166 = sext i18 %shl_ln1273_123"   --->   Operation 443 'sext' 'sext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.79ns)   --->   "%r_V_402 = sub i19 %sext_ln70_170, i19 %sext_ln1273_166"   --->   Operation 444 'sub' 'r_V_402' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_500 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_402, i32 10, i32 18"   --->   Operation 445 'partselect' 'mult_V_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln17_362 = sext i9 %mult_V_500" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 446 'sext' 'sext_ln17_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln17_363 = sext i9 %mult_V_500" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 447 'sext' 'sext_ln17_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.78ns)   --->   "%r_V_403 = sub i17 0, i17 %sext_ln70_169"   --->   Operation 448 'sub' 'r_V_403' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%mult_V_501 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_403, i32 10, i32 16"   --->   Operation 449 'partselect' 'mult_V_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln17_364 = sext i7 %mult_V_501" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 450 'sext' 'sext_ln17_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (1.94ns)   --->   "%r_V_404 = mul i22 %sext_ln70_168, i22 23"   --->   Operation 451 'mul' 'r_V_404' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%mult_V_502 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_404, i32 10, i32 21"   --->   Operation 452 'partselect' 'mult_V_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln17_365 = sext i12 %mult_V_502" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 453 'sext' 'sext_ln17_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln1273_121 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read670, i4 0"   --->   Operation 454 'bitconcatenate' 'shl_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i20 %shl_ln1273_121"   --->   Operation 455 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln1273_122 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read670, i1 0"   --->   Operation 456 'bitconcatenate' 'shl_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i17 %shl_ln1273_122"   --->   Operation 457 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i17 %shl_ln1273_122"   --->   Operation 458 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i17 %shl_ln1273_122"   --->   Operation 459 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.80ns)   --->   "%r_V_405 = sub i21 %sext_ln1273_167, i21 %sext_ln1273_170"   --->   Operation 460 'sub' 'r_V_405' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%mult_V_503 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_405, i32 10, i32 20"   --->   Operation 461 'partselect' 'mult_V_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln17_366 = sext i11 %mult_V_503" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 462 'sext' 'sext_ln17_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (1.94ns)   --->   "%r_V_406 = mul i25 %sext_ln70_171, i25 33554263"   --->   Operation 463 'mul' 'r_V_406' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%mult_V_504 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_406, i32 10, i32 24"   --->   Operation 464 'partselect' 'mult_V_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln818_81 = sext i15 %mult_V_504"   --->   Operation 465 'sext' 'sext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (1.94ns)   --->   "%r_V_407 = mul i24 %sext_ln70_167, i24 16777094"   --->   Operation 466 'mul' 'r_V_407' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_505 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_407, i32 10, i32 23"   --->   Operation 467 'partselect' 'mult_V_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln17_367 = sext i14 %mult_V_505" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 468 'sext' 'sext_ln17_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.79ns)   --->   "%r_V_408 = sub i18 0, i18 %sext_ln1273_169"   --->   Operation 469 'sub' 'r_V_408' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%mult_V_506 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_408, i32 10, i32 17"   --->   Operation 470 'partselect' 'mult_V_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln17_368 = sext i8 %mult_V_506" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 471 'sext' 'sext_ln17_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln17_369 = sext i8 %mult_V_506" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 472 'sext' 'sext_ln17_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (1.94ns)   --->   "%r_V_409 = mul i26 %sext_ln70_166, i26 67108590"   --->   Operation 473 'mul' 'r_V_409' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%mult_V_507 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_409, i32 10, i32 25"   --->   Operation 474 'partselect' 'mult_V_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_137 = sub i19 0, i19 %sext_ln1273_166"   --->   Operation 475 'sub' 'sub_ln1273_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 476 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_410 = sub i19 %sub_ln1273_137, i19 %sext_ln70_170"   --->   Operation 476 'sub' 'r_V_410' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%mult_V_508 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_410, i32 10, i32 18"   --->   Operation 477 'partselect' 'mult_V_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln17_370 = sext i9 %mult_V_508" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 478 'sext' 'sext_ln17_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (1.94ns)   --->   "%r_V_411 = mul i23 %sext_ln70_165, i23 45"   --->   Operation 479 'mul' 'r_V_411' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_509 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_411, i32 10, i32 22"   --->   Operation 480 'partselect' 'mult_V_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln17_371 = sext i13 %mult_V_509" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 481 'sext' 'sext_ln17_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (1.94ns)   --->   "%r_V_412 = mul i24 %sext_ln70_167, i24 78"   --->   Operation 482 'mul' 'r_V_412' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%mult_V_510 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_412, i32 10, i32 23"   --->   Operation 483 'partselect' 'mult_V_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.79ns)   --->   "%r_V_413 = add i19 %sext_ln1273_166, i19 %sext_ln70_170"   --->   Operation 484 'add' 'r_V_413' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_511 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_413, i32 10, i32 18"   --->   Operation 485 'partselect' 'mult_V_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln17_372 = sext i9 %mult_V_511" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 486 'sext' 'sext_ln17_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln1273_124 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read670, i3 0"   --->   Operation 487 'bitconcatenate' 'shl_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i19 %shl_ln1273_124"   --->   Operation 488 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.80ns)   --->   "%r_V_414 = sub i20 %sext_ln1273_171, i20 %sext_ln1273_168"   --->   Operation 489 'sub' 'r_V_414' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_512 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_414, i32 10, i32 19"   --->   Operation 490 'partselect' 'mult_V_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln17_373 = sext i10 %mult_V_512" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 491 'sext' 'sext_ln17_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %p_read771"   --->   Operation 492 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln70_172 = sext i16 %p_read771" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 493 'sext' 'sext_ln70_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln70_173 = sext i16 %p_read771" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 494 'sext' 'sext_ln70_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln70_174 = sext i16 %p_read771" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 495 'sext' 'sext_ln70_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln70_175 = sext i16 %p_read771" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 496 'sext' 'sext_ln70_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln70_176 = sext i16 %p_read771" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 497 'sext' 'sext_ln70_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln1273_125 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read771, i6 0"   --->   Operation 498 'bitconcatenate' 'shl_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i22 %shl_ln1273_125"   --->   Operation 499 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln1273_126 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read771, i3 0"   --->   Operation 500 'bitconcatenate' 'shl_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i19 %shl_ln1273_126"   --->   Operation 501 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.82ns)   --->   "%r_V_415 = add i23 %sext_ln1273_172, i23 %sext_ln1273_173"   --->   Operation 502 'add' 'r_V_415' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%mult_V_513 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_415, i32 10, i32 22"   --->   Operation 503 'partselect' 'mult_V_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln17_374 = sext i13 %mult_V_513" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 504 'sext' 'sext_ln17_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%shl_ln1273_127 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read771, i2 0"   --->   Operation 505 'bitconcatenate' 'shl_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i18 %shl_ln1273_127"   --->   Operation 506 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i18 %shl_ln1273_127"   --->   Operation 507 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_140 = sub i19 0, i19 %sext_ln1273_175"   --->   Operation 508 'sub' 'sub_ln1273_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 509 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_416 = sub i19 %sub_ln1273_140, i19 %sext_ln70_175"   --->   Operation 509 'sub' 'r_V_416' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%mult_V_514 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_416, i32 10, i32 18"   --->   Operation 510 'partselect' 'mult_V_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln17_375 = sext i9 %mult_V_514" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 511 'sext' 'sext_ln17_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln1273_128 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read771, i1 0"   --->   Operation 512 'bitconcatenate' 'shl_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i17 %shl_ln1273_128"   --->   Operation 513 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.79ns)   --->   "%r_V_417 = sub i18 0, i18 %sext_ln1273_176"   --->   Operation 514 'sub' 'r_V_417' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%mult_V_515 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_417, i32 10, i32 17"   --->   Operation 515 'partselect' 'mult_V_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln17_376 = sext i8 %mult_V_515" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 516 'sext' 'sext_ln17_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln17_377 = sext i8 %mult_V_515" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 517 'sext' 'sext_ln17_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_143 = sub i23 0, i23 %sext_ln1273_172"   --->   Operation 518 'sub' 'sub_ln1273_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read771, i4 0"   --->   Operation 519 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i20 %shl_ln1273_129"   --->   Operation 520 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_418 = sub i23 %sub_ln1273_143, i23 %sext_ln1273_177"   --->   Operation 521 'sub' 'r_V_418' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%mult_V_516 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_418, i32 10, i32 22"   --->   Operation 522 'partselect' 'mult_V_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln17_378 = sext i13 %mult_V_516" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 523 'sext' 'sext_ln17_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.78ns)   --->   "%r_V_419 = sub i17 0, i17 %sext_ln70_174"   --->   Operation 524 'sub' 'r_V_419' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%mult_V_517 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_419, i32 10, i32 16"   --->   Operation 525 'partselect' 'mult_V_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln17_379 = sext i7 %mult_V_517" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 526 'sext' 'sext_ln17_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln17_380 = sext i7 %mult_V_517" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 527 'sext' 'sext_ln17_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%mult_V_518 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read771, i32 8, i32 15"   --->   Operation 528 'partselect' 'mult_V_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln17_381 = sext i8 %mult_V_518" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 529 'sext' 'sext_ln17_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (1.94ns)   --->   "%r_V_420 = mul i25 %sext_ln70_173, i25 209"   --->   Operation 530 'mul' 'r_V_420' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%mult_V_519 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_420, i32 10, i32 24"   --->   Operation 531 'partselect' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln818_83 = sext i15 %mult_V_519"   --->   Operation 532 'sext' 'sext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (1.94ns)   --->   "%r_V_421 = mul i23 %sext_ln70_172, i23 8388571"   --->   Operation 533 'mul' 'r_V_421' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%mult_V_520 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_421, i32 10, i32 22"   --->   Operation 534 'partselect' 'mult_V_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln17_382 = sext i13 %mult_V_520" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 535 'sext' 'sext_ln17_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (1.94ns)   --->   "%r_V_422 = mul i25 %sext_ln70_173, i25 250"   --->   Operation 536 'mul' 'r_V_422' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%mult_V_521 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_422, i32 10, i32 24"   --->   Operation 537 'partselect' 'mult_V_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln818_84 = sext i15 %mult_V_521"   --->   Operation 538 'sext' 'sext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read771, i5 0"   --->   Operation 539 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i21 %shl_ln1273_130"   --->   Operation 540 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.81ns)   --->   "%r_V_423 = sub i22 %sext_ln1273_178, i22 %sext_ln1273_174"   --->   Operation 541 'sub' 'r_V_423' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_522 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_423, i32 10, i32 21"   --->   Operation 542 'partselect' 'mult_V_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln17_383 = sext i12 %mult_V_522" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 543 'sext' 'sext_ln17_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (1.94ns)   --->   "%mul_ln1270_45 = mul i26 %sext_ln1270, i26 800"   --->   Operation 544 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_523 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_45, i32 10, i32 25"   --->   Operation 545 'partselect' 'mult_V_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.94ns)   --->   "%r_V_424 = mul i22 %sext_ln70_176, i22 25"   --->   Operation 546 'mul' 'r_V_424' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%mult_V_524 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_424, i32 10, i32 21"   --->   Operation 547 'partselect' 'mult_V_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln17_384 = sext i12 %mult_V_524" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 548 'sext' 'sext_ln17_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (1.94ns)   --->   "%r_V_425 = mul i25 %sext_ln70_173, i25 178"   --->   Operation 549 'mul' 'r_V_425' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%mult_V_525 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_425, i32 10, i32 24"   --->   Operation 550 'partselect' 'mult_V_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln818_85 = sext i15 %mult_V_525"   --->   Operation 551 'sext' 'sext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln70_177 = sext i16 %p_read872" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 552 'sext' 'sext_ln70_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln70_178 = sext i16 %p_read872" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 553 'sext' 'sext_ln70_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln70_179 = sext i16 %p_read872" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 554 'sext' 'sext_ln70_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln70_180 = sext i16 %p_read872" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 555 'sext' 'sext_ln70_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln70_181 = sext i16 %p_read872" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 556 'sext' 'sext_ln70_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln70_182 = sext i16 %p_read872" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 557 'sext' 'sext_ln70_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (1.94ns)   --->   "%r_V_426 = mul i24 %sext_ln70_182, i24 73"   --->   Operation 558 'mul' 'r_V_426' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%mult_V_526 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_426, i32 10, i32 23"   --->   Operation 559 'partselect' 'mult_V_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln17_385 = sext i14 %mult_V_526" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 560 'sext' 'sext_ln17_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.78ns)   --->   "%r_V_427 = sub i17 0, i17 %sext_ln70_181"   --->   Operation 561 'sub' 'r_V_427' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%mult_V_527 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_427, i32 10, i32 16"   --->   Operation 562 'partselect' 'mult_V_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln17_386 = sext i7 %mult_V_527" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 563 'sext' 'sext_ln17_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln1273_131 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read872, i2 0"   --->   Operation 564 'bitconcatenate' 'shl_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i18 %shl_ln1273_131"   --->   Operation 565 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.79ns)   --->   "%r_V_428 = sub i19 0, i19 %sext_ln1273_179"   --->   Operation 566 'sub' 'r_V_428' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%mult_V_528 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_428, i32 10, i32 18"   --->   Operation 567 'partselect' 'mult_V_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln17_387 = sext i9 %mult_V_528" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 568 'sext' 'sext_ln17_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln1273_132 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read872, i3 0"   --->   Operation 569 'bitconcatenate' 'shl_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i19 %shl_ln1273_132"   --->   Operation 570 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln1273_133 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read872, i1 0"   --->   Operation 571 'bitconcatenate' 'shl_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i17 %shl_ln1273_133"   --->   Operation 572 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i17 %shl_ln1273_133"   --->   Operation 573 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.80ns)   --->   "%r_V_429 = sub i20 %sext_ln1273_180, i20 %sext_ln1273_182"   --->   Operation 574 'sub' 'r_V_429' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%mult_V_529 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_429, i32 10, i32 19"   --->   Operation 575 'partselect' 'mult_V_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln17_388 = sext i10 %mult_V_529" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 576 'sext' 'sext_ln17_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.80ns)   --->   "%r_V_430 = sub i20 %sext_ln1273_180, i20 %sext_ln70_179"   --->   Operation 577 'sub' 'r_V_430' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%mult_V_530 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_430, i32 10, i32 19"   --->   Operation 578 'partselect' 'mult_V_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln17_389 = sext i10 %mult_V_530" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 579 'sext' 'sext_ln17_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (1.94ns)   --->   "%r_V_431 = mul i26 %sext_ln70_178, i26 300"   --->   Operation 580 'mul' 'r_V_431' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%mult_V_531 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_431, i32 10, i32 25"   --->   Operation 581 'partselect' 'mult_V_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.79ns)   --->   "%r_V_432 = sub i18 0, i18 %sext_ln1273_181"   --->   Operation 582 'sub' 'r_V_432' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%mult_V_532 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_432, i32 10, i32 17"   --->   Operation 583 'partselect' 'mult_V_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln17_390 = sext i8 %mult_V_532" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 584 'sext' 'sext_ln17_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_152 = sub i20 0, i20 %sext_ln1273_180"   --->   Operation 585 'sub' 'sub_ln1273_152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 586 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_433 = sub i20 %sub_ln1273_152, i20 %sext_ln70_179"   --->   Operation 586 'sub' 'r_V_433' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%mult_V_533 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_433, i32 10, i32 19"   --->   Operation 587 'partselect' 'mult_V_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln17_391 = sext i10 %mult_V_533" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 588 'sext' 'sext_ln17_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (1.94ns)   --->   "%r_V_434 = mul i25 %sext_ln70_177, i25 201"   --->   Operation 589 'mul' 'r_V_434' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%mult_V_534 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_434, i32 10, i32 24"   --->   Operation 590 'partselect' 'mult_V_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln818_86 = sext i15 %mult_V_534"   --->   Operation 591 'sext' 'sext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%mult_V_535 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read872, i32 9, i32 15"   --->   Operation 592 'partselect' 'mult_V_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln17_392 = sext i7 %mult_V_535" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 593 'sext' 'sext_ln17_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (1.94ns)   --->   "%r_V_435 = mul i25 %sext_ln70_177, i25 33554206"   --->   Operation 594 'mul' 'r_V_435' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_536 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_435, i32 10, i32 24"   --->   Operation 595 'partselect' 'mult_V_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln818_87 = sext i15 %mult_V_536"   --->   Operation 596 'sext' 'sext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.79ns)   --->   "%r_V_436 = sub i19 %sext_ln70_180, i19 %sext_ln1273_179"   --->   Operation 597 'sub' 'r_V_436' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%mult_V_537 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_436, i32 10, i32 18"   --->   Operation 598 'partselect' 'mult_V_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln17_393 = sext i9 %mult_V_537" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 599 'sext' 'sext_ln17_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (1.94ns)   --->   "%r_V_437 = mul i24 %sext_ln70_182, i24 85"   --->   Operation 600 'mul' 'r_V_437' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%mult_V_538 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_437, i32 10, i32 23"   --->   Operation 601 'partselect' 'mult_V_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln818_88 = sext i14 %mult_V_538"   --->   Operation 602 'sext' 'sext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.80ns)   --->   "%r_V_438 = sub i19 %r_V_428, i19 %sext_ln70_180"   --->   Operation 603 'sub' 'r_V_438' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%mult_V_539 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_438, i32 10, i32 18"   --->   Operation 604 'partselect' 'mult_V_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln17_394 = sext i9 %mult_V_539" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 605 'sext' 'sext_ln17_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%mult_V_540 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read872, i32 10, i32 15"   --->   Operation 606 'partselect' 'mult_V_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln17_395 = sext i6 %mult_V_540" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 607 'sext' 'sext_ln17_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln17_396 = sext i6 %mult_V_540" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 608 'sext' 'sext_ln17_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.79ns)   --->   "%r_V_439 = add i19 %sext_ln1273_179, i19 %sext_ln70_180"   --->   Operation 609 'add' 'r_V_439' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%mult_V_541 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_439, i32 10, i32 18"   --->   Operation 610 'partselect' 'mult_V_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln17_397 = sext i9 %mult_V_541" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 611 'sext' 'sext_ln17_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln70_183 = sext i16 %p_read973" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 612 'sext' 'sext_ln70_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln70_184 = sext i16 %p_read973" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 613 'sext' 'sext_ln70_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln70_185 = sext i16 %p_read973" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 614 'sext' 'sext_ln70_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln70_186 = sext i16 %p_read973" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 615 'sext' 'sext_ln70_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln70_187 = sext i16 %p_read973" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 616 'sext' 'sext_ln70_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln1273_134 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read973, i5 0"   --->   Operation 617 'bitconcatenate' 'shl_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i21 %shl_ln1273_134"   --->   Operation 618 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i21 %shl_ln1273_134"   --->   Operation 619 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_155 = sub i22 0, i22 %sext_ln1273_184"   --->   Operation 620 'sub' 'sub_ln1273_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%shl_ln1273_135 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read973, i3 0"   --->   Operation 621 'bitconcatenate' 'shl_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i19 %shl_ln1273_135"   --->   Operation 622 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i19 %shl_ln1273_135"   --->   Operation 623 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1273_187 = sext i19 %shl_ln1273_135"   --->   Operation 624 'sext' 'sext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_440 = sub i22 %sub_ln1273_155, i22 %sext_ln1273_187"   --->   Operation 625 'sub' 'r_V_440' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%mult_V_542 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_440, i32 10, i32 21"   --->   Operation 626 'partselect' 'mult_V_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln17_398 = sext i12 %mult_V_542" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 627 'sext' 'sext_ln17_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.78ns)   --->   "%r_V_441 = sub i17 0, i17 %sext_ln70_186"   --->   Operation 628 'sub' 'r_V_441' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%mult_V_543 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_441, i32 10, i32 16"   --->   Operation 629 'partselect' 'mult_V_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln17_399 = sext i7 %mult_V_543" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 630 'sext' 'sext_ln17_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln1273_136 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read973, i1 0"   --->   Operation 631 'bitconcatenate' 'shl_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i17 %shl_ln1273_136"   --->   Operation 632 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i17 %shl_ln1273_136"   --->   Operation 633 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.79ns)   --->   "%r_V_442 = sub i18 0, i18 %sext_ln1273_189"   --->   Operation 634 'sub' 'r_V_442' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%mult_V_544 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_442, i32 10, i32 17"   --->   Operation 635 'partselect' 'mult_V_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln17_400 = sext i8 %mult_V_544" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 636 'sext' 'sext_ln17_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.94ns)   --->   "%r_V_443 = mul i25 %sext_ln70_185, i25 250"   --->   Operation 637 'mul' 'r_V_443' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%mult_V_545 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_443, i32 10, i32 24"   --->   Operation 638 'partselect' 'mult_V_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln818_89 = sext i15 %mult_V_545"   --->   Operation 639 'sext' 'sext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln1273_137 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read973, i6 0"   --->   Operation 640 'bitconcatenate' 'shl_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1273_190 = sext i22 %shl_ln1273_137"   --->   Operation 641 'sext' 'sext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.82ns)   --->   "%r_V_444 = sub i23 %sext_ln1273_186, i23 %sext_ln1273_190"   --->   Operation 642 'sub' 'r_V_444' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%mult_V_546 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_444, i32 10, i32 22"   --->   Operation 643 'partselect' 'mult_V_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln17_401 = sext i13 %mult_V_546" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 644 'sext' 'sext_ln17_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (1.94ns)   --->   "%r_V_445 = mul i25 %sext_ln70_185, i25 196"   --->   Operation 645 'mul' 'r_V_445' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%mult_V_547 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_445, i32 10, i32 24"   --->   Operation 646 'partselect' 'mult_V_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln818_90 = sext i15 %mult_V_547"   --->   Operation 647 'sext' 'sext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (1.94ns)   --->   "%r_V_446 = mul i26 %sext_ln70_184, i26 295"   --->   Operation 648 'mul' 'r_V_446' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%mult_V_548 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_446, i32 10, i32 25"   --->   Operation 649 'partselect' 'mult_V_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.80ns)   --->   "%r_V_447 = sub i20 0, i20 %sext_ln1273_185"   --->   Operation 650 'sub' 'r_V_447' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%mult_V_549 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_447, i32 10, i32 19"   --->   Operation 651 'partselect' 'mult_V_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln17_402 = sext i10 %mult_V_549" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 652 'sext' 'sext_ln17_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%mult_V_550 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read973, i32 9, i32 15"   --->   Operation 653 'partselect' 'mult_V_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln17_403 = sext i7 %mult_V_550" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 654 'sext' 'sext_ln17_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%mult_V_551 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read973, i32 10, i32 15"   --->   Operation 655 'partselect' 'mult_V_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln17_404 = sext i6 %mult_V_551" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 656 'sext' 'sext_ln17_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%shl_ln1273_138 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read973, i7 0"   --->   Operation 657 'bitconcatenate' 'shl_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1273_191 = sext i23 %shl_ln1273_138"   --->   Operation 658 'sext' 'sext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.82ns)   --->   "%r_V_448 = add i24 %sext_ln1273_191, i24 %sext_ln1273_183"   --->   Operation 659 'add' 'r_V_448' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%mult_V_552 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_448, i32 10, i32 23"   --->   Operation 660 'partselect' 'mult_V_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln17_405 = sext i14 %mult_V_552" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 661 'sext' 'sext_ln17_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (1.94ns)   --->   "%r_V_449 = mul i24 %sext_ln70_183, i24 121"   --->   Operation 662 'mul' 'r_V_449' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%mult_V_553 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_449, i32 10, i32 23"   --->   Operation 663 'partselect' 'mult_V_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln818_91 = sext i14 %mult_V_553"   --->   Operation 664 'sext' 'sext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln1273_139 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read973, i2 0"   --->   Operation 665 'bitconcatenate' 'shl_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln1273_192 = sext i18 %shl_ln1273_139"   --->   Operation 666 'sext' 'sext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_161 = sub i19 0, i19 %sext_ln1273_192"   --->   Operation 667 'sub' 'sub_ln1273_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 668 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_450 = sub i19 %sub_ln1273_161, i19 %sext_ln70_187"   --->   Operation 668 'sub' 'r_V_450' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%mult_V_554 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_450, i32 10, i32 18"   --->   Operation 669 'partselect' 'mult_V_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln17_406 = sext i9 %mult_V_554" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 670 'sext' 'sext_ln17_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (1.94ns)   --->   "%r_V_451 = mul i25 %sext_ln70_185, i25 205"   --->   Operation 671 'mul' 'r_V_451' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%mult_V_555 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_451, i32 10, i32 24"   --->   Operation 672 'partselect' 'mult_V_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln818_92 = sext i15 %mult_V_555"   --->   Operation 673 'sext' 'sext_ln818_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.82ns)   --->   "%r_V_452 = sub i24 %sext_ln1273_191, i24 %sext_ln1273_188"   --->   Operation 674 'sub' 'r_V_452' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_556 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_452, i32 10, i32 23"   --->   Operation 675 'partselect' 'mult_V_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln818_93 = sext i14 %mult_V_556"   --->   Operation 676 'sext' 'sext_ln818_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (1.94ns)   --->   "%r_V_453 = mul i25 %sext_ln70_185, i25 140"   --->   Operation 677 'mul' 'r_V_453' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%mult_V_557 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_453, i32 10, i32 24"   --->   Operation 678 'partselect' 'mult_V_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln818_94 = sext i15 %mult_V_557"   --->   Operation 679 'sext' 'sext_ln818_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i16 %p_read1074"   --->   Operation 680 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln70_188 = sext i16 %p_read1074" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 681 'sext' 'sext_ln70_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln70_189 = sext i16 %p_read1074" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 682 'sext' 'sext_ln70_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln70_190 = sext i16 %p_read1074" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 683 'sext' 'sext_ln70_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln70_191 = sext i16 %p_read1074" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 684 'sext' 'sext_ln70_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln70_192 = sext i16 %p_read1074" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 685 'sext' 'sext_ln70_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln70_193 = sext i16 %p_read1074" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 686 'sext' 'sext_ln70_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln70_194 = sext i16 %p_read1074" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 687 'sext' 'sext_ln70_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%shl_ln1273_140 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read1074, i3 0"   --->   Operation 688 'bitconcatenate' 'shl_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1273_193 = sext i19 %shl_ln1273_140"   --->   Operation 689 'sext' 'sext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.80ns)   --->   "%r_V_454 = sub i20 %sext_ln1273_193, i20 %sext_ln70_193"   --->   Operation 690 'sub' 'r_V_454' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%mult_V_558 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_454, i32 10, i32 19"   --->   Operation 691 'partselect' 'mult_V_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln17_407 = sext i10 %mult_V_558" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 692 'sext' 'sext_ln17_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.78ns)   --->   "%r_V_455 = sub i17 0, i17 %sext_ln70_192"   --->   Operation 693 'sub' 'r_V_455' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%mult_V_559 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_455, i32 10, i32 16"   --->   Operation 694 'partselect' 'mult_V_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln17_408 = sext i7 %mult_V_559" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 695 'sext' 'sext_ln17_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln17_409 = sext i7 %mult_V_559" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 696 'sext' 'sext_ln17_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%mult_V_560 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read1074, i32 9, i32 15"   --->   Operation 697 'partselect' 'mult_V_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln17_410 = sext i7 %mult_V_560" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 698 'sext' 'sext_ln17_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (1.94ns)   --->   "%r_V_456 = mul i23 %sext_ln70_191, i23 59"   --->   Operation 699 'mul' 'r_V_456' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%mult_V_561 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_456, i32 10, i32 22"   --->   Operation 700 'partselect' 'mult_V_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln17_411 = sext i13 %mult_V_561" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 701 'sext' 'sext_ln17_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (1.94ns)   --->   "%r_V_457 = mul i25 %sext_ln70_190, i25 152"   --->   Operation 702 'mul' 'r_V_457' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%mult_V_562 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_457, i32 10, i32 24"   --->   Operation 703 'partselect' 'mult_V_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln818_95 = sext i15 %mult_V_562"   --->   Operation 704 'sext' 'sext_ln818_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (1.94ns)   --->   "%r_V_458 = mul i25 %sext_ln70_190, i25 33554227"   --->   Operation 705 'mul' 'r_V_458' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%mult_V_563 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_458, i32 10, i32 24"   --->   Operation 706 'partselect' 'mult_V_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln818_96 = sext i15 %mult_V_563"   --->   Operation 707 'sext' 'sext_ln818_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (1.94ns)   --->   "%r_V_459 = mul i26 %sext_ln1270_8, i26 67108367"   --->   Operation 708 'mul' 'r_V_459' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%mult_V_564 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_459, i32 10, i32 25"   --->   Operation 709 'partselect' 'mult_V_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (1.94ns)   --->   "%r_V_460 = mul i22 %sext_ln70_189, i22 4194279"   --->   Operation 710 'mul' 'r_V_460' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%mult_V_565 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_460, i32 10, i32 21"   --->   Operation 711 'partselect' 'mult_V_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln17_412 = sext i12 %mult_V_565" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 712 'sext' 'sext_ln17_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%shl_ln1273_141 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read1074, i7 0"   --->   Operation 713 'bitconcatenate' 'shl_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1273_194 = sext i23 %shl_ln1273_141"   --->   Operation 714 'sext' 'sext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%shl_ln1273_142 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read1074, i5 0"   --->   Operation 715 'bitconcatenate' 'shl_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln1273_195 = sext i21 %shl_ln1273_142"   --->   Operation 716 'sext' 'sext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.82ns)   --->   "%r_V_461 = add i24 %sext_ln1273_194, i24 %sext_ln1273_195"   --->   Operation 717 'add' 'r_V_461' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%mult_V_566 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_461, i32 10, i32 23"   --->   Operation 718 'partselect' 'mult_V_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln818_97 = sext i14 %mult_V_566"   --->   Operation 719 'sext' 'sext_ln818_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (1.94ns)   --->   "%r_V_462 = mul i26 %sext_ln1270_8, i26 67108460"   --->   Operation 720 'mul' 'r_V_462' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%mult_V_567 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_462, i32 10, i32 25"   --->   Operation 721 'partselect' 'mult_V_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln1273_143 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read1074, i1 0"   --->   Operation 722 'bitconcatenate' 'shl_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1273_196 = sext i17 %shl_ln1273_143"   --->   Operation 723 'sext' 'sext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln1273_197 = sext i17 %shl_ln1273_143"   --->   Operation 724 'sext' 'sext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln1273_198 = sext i17 %shl_ln1273_143"   --->   Operation 725 'sext' 'sext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.80ns)   --->   "%r_V_463 = sub i20 %sext_ln1273_198, i20 %sext_ln1273_193"   --->   Operation 726 'sub' 'r_V_463' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%mult_V_568 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_463, i32 10, i32 19"   --->   Operation 727 'partselect' 'mult_V_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln17_413 = sext i10 %mult_V_568" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 728 'sext' 'sext_ln17_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (1.94ns)   --->   "%r_V_464 = mul i24 %sext_ln70_188, i24 16777145"   --->   Operation 729 'mul' 'r_V_464' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%mult_V_569 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_464, i32 10, i32 23"   --->   Operation 730 'partselect' 'mult_V_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln17_414 = sext i14 %mult_V_569" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 731 'sext' 'sext_ln17_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (1.94ns)   --->   "%r_V_465 = mul i24 %sext_ln70_188, i24 16777135"   --->   Operation 732 'mul' 'r_V_465' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%mult_V_570 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_465, i32 10, i32 23"   --->   Operation 733 'partselect' 'mult_V_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln17_415 = sext i14 %mult_V_570" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 734 'sext' 'sext_ln17_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.79ns)   --->   "%r_V_466 = sub i18 0, i18 %sext_ln1273_197"   --->   Operation 735 'sub' 'r_V_466' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%mult_V_571 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_466, i32 10, i32 17"   --->   Operation 736 'partselect' 'mult_V_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln17_416 = sext i8 %mult_V_571" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 737 'sext' 'sext_ln17_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln17_417 = sext i8 %mult_V_571" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 738 'sext' 'sext_ln17_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (1.94ns)   --->   "%r_V_467 = mul i25 %sext_ln70_190, i25 33554246"   --->   Operation 739 'mul' 'r_V_467' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%mult_V_572 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_467, i32 10, i32 24"   --->   Operation 740 'partselect' 'mult_V_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln818_98 = sext i15 %mult_V_572"   --->   Operation 741 'sext' 'sext_ln818_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%shl_ln1273_144 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read1074, i2 0"   --->   Operation 742 'bitconcatenate' 'shl_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln1273_199 = sext i18 %shl_ln1273_144"   --->   Operation 743 'sext' 'sext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.79ns)   --->   "%r_V_468 = sub i19 %sext_ln1273_199, i19 %sext_ln70_194"   --->   Operation 744 'sub' 'r_V_468' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%mult_V_573 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_468, i32 10, i32 18"   --->   Operation 745 'partselect' 'mult_V_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln17_418 = sext i9 %mult_V_573" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 746 'sext' 'sext_ln17_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%shl_ln1273_145 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read1074, i4 0"   --->   Operation 747 'bitconcatenate' 'shl_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln1273_200 = sext i20 %shl_ln1273_145"   --->   Operation 748 'sext' 'sext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.80ns)   --->   "%r_V_469 = add i21 %sext_ln1273_200, i21 %sext_ln1273_196"   --->   Operation 749 'add' 'r_V_469' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%mult_V_574 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_469, i32 10, i32 20"   --->   Operation 750 'partselect' 'mult_V_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln17_419 = sext i11 %mult_V_574" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 751 'sext' 'sext_ln17_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (1.94ns)   --->   "%mul_ln1270_46 = mul i26 %sext_ln1270_8, i26 67108292"   --->   Operation 752 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%mult_V_575 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_46, i32 10, i32 25"   --->   Operation 753 'partselect' 'mult_V_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (1.94ns)   --->   "%r_V_470 = mul i24 %sext_ln70_188, i24 16777138"   --->   Operation 754 'mul' 'r_V_470' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%mult_V_576 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_470, i32 10, i32 23"   --->   Operation 755 'partselect' 'mult_V_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln17_420 = sext i14 %mult_V_576" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 756 'sext' 'sext_ln17_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln70_195 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 757 'sext' 'sext_ln70_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln70_196 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 758 'sext' 'sext_ln70_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln70_197 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 759 'sext' 'sext_ln70_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln70_198 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 760 'sext' 'sext_ln70_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln70_199 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 761 'sext' 'sext_ln70_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln70_200 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 762 'sext' 'sext_ln70_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln70_201 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 763 'sext' 'sext_ln70_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln70_202 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 764 'sext' 'sext_ln70_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln70_203 = sext i16 %p_read_173" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 765 'sext' 'sext_ln70_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (1.94ns)   --->   "%r_V_471 = mul i25 %sext_ln70_203, i25 168"   --->   Operation 766 'mul' 'r_V_471' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%mult_V_577 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_471, i32 10, i32 24"   --->   Operation 767 'partselect' 'mult_V_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln818_99 = sext i15 %mult_V_577"   --->   Operation 768 'sext' 'sext_ln818_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln1273_146 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_173, i2 0"   --->   Operation 769 'bitconcatenate' 'shl_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1273_201 = sext i18 %shl_ln1273_146"   --->   Operation 770 'sext' 'sext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.79ns)   --->   "%r_V_472 = sub i19 %sext_ln1273_201, i19 %sext_ln70_202"   --->   Operation 771 'sub' 'r_V_472' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%mult_V_578 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_472, i32 10, i32 18"   --->   Operation 772 'partselect' 'mult_V_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln17_421 = sext i9 %mult_V_578" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 773 'sext' 'sext_ln17_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln17_422 = sext i9 %mult_V_578" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 774 'sext' 'sext_ln17_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (1.94ns)   --->   "%r_V_473 = mul i25 %sext_ln70_203, i25 250"   --->   Operation 775 'mul' 'r_V_473' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%mult_V_579 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_473, i32 10, i32 24"   --->   Operation 776 'partselect' 'mult_V_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln818_100 = sext i15 %mult_V_579"   --->   Operation 777 'sext' 'sext_ln818_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln1273_150 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_173, i4 0"   --->   Operation 778 'bitconcatenate' 'shl_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1273_202 = sext i20 %shl_ln1273_150"   --->   Operation 779 'sext' 'sext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.80ns)   --->   "%r_V_474 = sub i21 %sext_ln70_200, i21 %sext_ln1273_202"   --->   Operation 780 'sub' 'r_V_474' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%mult_V_580 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_474, i32 10, i32 20"   --->   Operation 781 'partselect' 'mult_V_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln17_423 = sext i11 %mult_V_580" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 782 'sext' 'sext_ln17_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln1273_147 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_173, i1 0"   --->   Operation 783 'bitconcatenate' 'shl_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1273_203 = sext i17 %shl_ln1273_147"   --->   Operation 784 'sext' 'sext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1273_204 = sext i17 %shl_ln1273_147"   --->   Operation 785 'sext' 'sext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.79ns)   --->   "%r_V_475 = sub i18 0, i18 %sext_ln1273_204"   --->   Operation 786 'sub' 'r_V_475' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%mult_V_581 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_475, i32 10, i32 17"   --->   Operation 787 'partselect' 'mult_V_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln17_424 = sext i8 %mult_V_581" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 788 'sext' 'sext_ln17_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (1.94ns)   --->   "%r_V_476 = mul i26 %sext_ln70_198, i26 67108391"   --->   Operation 789 'mul' 'r_V_476' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%mult_V_582 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_476, i32 10, i32 25"   --->   Operation 790 'partselect' 'mult_V_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (1.94ns)   --->   "%r_V_477 = mul i23 %sext_ln70_197, i23 58"   --->   Operation 791 'mul' 'r_V_477' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%mult_V_583 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_477, i32 10, i32 22"   --->   Operation 792 'partselect' 'mult_V_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln17_425 = sext i13 %mult_V_583" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 793 'sext' 'sext_ln17_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln1273_148 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_173, i3 0"   --->   Operation 794 'bitconcatenate' 'shl_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1273_205 = sext i19 %shl_ln1273_148"   --->   Operation 795 'sext' 'sext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_171 = sub i20 0, i20 %sext_ln1273_205"   --->   Operation 796 'sub' 'sub_ln1273_171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 797 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_478 = sub i20 %sub_ln1273_171, i20 %sext_ln70_201"   --->   Operation 797 'sub' 'r_V_478' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%mult_V_584 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_478, i32 10, i32 19"   --->   Operation 798 'partselect' 'mult_V_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln17_426 = sext i10 %mult_V_584" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 799 'sext' 'sext_ln17_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (1.94ns)   --->   "%r_V_479 = mul i25 %sext_ln70_203, i25 139"   --->   Operation 800 'mul' 'r_V_479' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%mult_V_585 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_479, i32 10, i32 24"   --->   Operation 801 'partselect' 'mult_V_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln818_101 = sext i15 %mult_V_585"   --->   Operation 802 'sext' 'sext_ln818_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.78ns)   --->   "%r_V_480 = sub i17 0, i17 %sext_ln70_199"   --->   Operation 803 'sub' 'r_V_480' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%mult_V_586 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_480, i32 10, i32 16"   --->   Operation 804 'partselect' 'mult_V_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln17_427 = sext i7 %mult_V_586" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 805 'sext' 'sext_ln17_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln17_428 = sext i7 %mult_V_586" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 806 'sext' 'sext_ln17_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (1.94ns)   --->   "%r_V_481 = mul i22 %sext_ln70_196, i22 4194283"   --->   Operation 807 'mul' 'r_V_481' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%mult_V_587 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_481, i32 10, i32 21"   --->   Operation 808 'partselect' 'mult_V_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln17_429 = sext i12 %mult_V_587" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 809 'sext' 'sext_ln17_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (1.94ns)   --->   "%r_V_482 = mul i24 %sext_ln70_195, i24 81"   --->   Operation 810 'mul' 'r_V_482' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%mult_V_588 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_482, i32 10, i32 23"   --->   Operation 811 'partselect' 'mult_V_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln17_430 = sext i14 %mult_V_588" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 812 'sext' 'sext_ln17_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.79ns)   --->   "%r_V_483 = sub i19 0, i19 %sext_ln1273_201"   --->   Operation 813 'sub' 'r_V_483' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%mult_V_589 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_483, i32 10, i32 18"   --->   Operation 814 'partselect' 'mult_V_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln17_431 = sext i9 %mult_V_589" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 815 'sext' 'sext_ln17_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%shl_ln1273_177 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_173, i8 0"   --->   Operation 816 'bitconcatenate' 'shl_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln1273_206 = sext i24 %shl_ln1273_177"   --->   Operation 817 'sext' 'sext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.83ns)   --->   "%r_V_484 = sub i25 %sext_ln70_203, i25 %sext_ln1273_206"   --->   Operation 818 'sub' 'r_V_484' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%mult_V_590 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_484, i32 10, i32 24"   --->   Operation 819 'partselect' 'mult_V_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln818_102 = sext i15 %mult_V_590"   --->   Operation 820 'sext' 'sext_ln818_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (1.94ns)   --->   "%r_V_485 = mul i25 %sext_ln70_203, i25 142"   --->   Operation 821 'mul' 'r_V_485' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%mult_V_591 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_485, i32 10, i32 24"   --->   Operation 822 'partselect' 'mult_V_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (1.94ns)   --->   "%r_V_486 = mul i26 %sext_ln70_198, i26 426"   --->   Operation 823 'mul' 'r_V_486' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%mult_V_592 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_486, i32 10, i32 25"   --->   Operation 824 'partselect' 'mult_V_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln1273_149 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_173, i6 0"   --->   Operation 825 'bitconcatenate' 'shl_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1273_207 = sext i22 %shl_ln1273_149"   --->   Operation 826 'sext' 'sext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.82ns)   --->   "%r_V_487 = sub i23 %sext_ln1273_207, i23 %sext_ln70_197"   --->   Operation 827 'sub' 'r_V_487' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%mult_V_593 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_487, i32 10, i32 22"   --->   Operation 828 'partselect' 'mult_V_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln17_432 = sext i13 %mult_V_593" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 829 'sext' 'sext_ln17_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (1.94ns)   --->   "%r_V_488 = mul i26 %sext_ln70_198, i26 397"   --->   Operation 830 'mul' 'r_V_488' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%mult_V_594 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_488, i32 10, i32 25"   --->   Operation 831 'partselect' 'mult_V_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.82ns)   --->   "%r_V_489 = sub i23 0, i23 %sext_ln1273_207"   --->   Operation 832 'sub' 'r_V_489' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%mult_V_595 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_489, i32 10, i32 22"   --->   Operation 833 'partselect' 'mult_V_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln17_433 = sext i13 %mult_V_595" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 834 'sext' 'sext_ln17_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%mult_V_596 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_173, i32 8, i32 15"   --->   Operation 835 'partselect' 'mult_V_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln17_434 = sext i8 %mult_V_596" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 836 'sext' 'sext_ln17_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.80ns)   --->   "%r_V_490 = sub i20 %sext_ln1273_205, i20 %sext_ln1273_203"   --->   Operation 837 'sub' 'r_V_490' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%mult_V_597 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_490, i32 10, i32 19"   --->   Operation 838 'partselect' 'mult_V_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln17_435 = sext i10 %mult_V_597" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 839 'sext' 'sext_ln17_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln70_204 = sext i16 %p_read_172" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 840 'sext' 'sext_ln70_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.78ns)   --->   "%r_V_491 = sub i17 0, i17 %sext_ln70_204"   --->   Operation 841 'sub' 'r_V_491' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%mult_V_598 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_491, i32 10, i32 16"   --->   Operation 842 'partselect' 'mult_V_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln17_436 = sext i7 %mult_V_598" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 843 'sext' 'sext_ln17_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln17_437 = sext i7 %mult_V_598" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 844 'sext' 'sext_ln17_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln70_205 = sext i16 %p_read_171" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 845 'sext' 'sext_ln70_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.78ns)   --->   "%r_V_492 = sub i17 0, i17 %sext_ln70_205"   --->   Operation 846 'sub' 'r_V_492' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%mult_V_599 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_492, i32 10, i32 16"   --->   Operation 847 'partselect' 'mult_V_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln17_438 = sext i7 %mult_V_599" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 848 'sext' 'sext_ln17_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln17_439 = sext i7 %mult_V_599" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 849 'sext' 'sext_ln17_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln70_206 = sext i16 %p_read_170" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 850 'sext' 'sext_ln70_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln70_207 = sext i16 %p_read_170" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 851 'sext' 'sext_ln70_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln70_208 = sext i16 %p_read_170" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 852 'sext' 'sext_ln70_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln70_209 = sext i16 %p_read_170" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 853 'sext' 'sext_ln70_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln70_210 = sext i16 %p_read_170" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 854 'sext' 'sext_ln70_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln70_211 = sext i16 %p_read_170" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 855 'sext' 'sext_ln70_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln70_212 = sext i16 %p_read_170" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 856 'sext' 'sext_ln70_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln70_213 = sext i16 %p_read_170" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 857 'sext' 'sext_ln70_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%mult_V_600 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_170, i32 10, i32 15"   --->   Operation 858 'partselect' 'mult_V_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln17_440 = sext i6 %mult_V_600" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 859 'sext' 'sext_ln17_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (1.94ns)   --->   "%r_V_493 = mul i26 %sext_ln70_213, i26 67108494"   --->   Operation 860 'mul' 'r_V_493' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%mult_V_601 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_493, i32 10, i32 25"   --->   Operation 861 'partselect' 'mult_V_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.78ns)   --->   "%r_V_494 = sub i17 0, i17 %sext_ln70_212"   --->   Operation 862 'sub' 'r_V_494' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%mult_V_602 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_494, i32 10, i32 16"   --->   Operation 863 'partselect' 'mult_V_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln17_441 = sext i7 %mult_V_602" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 864 'sext' 'sext_ln17_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln17_442 = sext i7 %mult_V_602" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 865 'sext' 'sext_ln17_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (1.94ns)   --->   "%r_V_495 = mul i25 %sext_ln70_211, i25 249"   --->   Operation 866 'mul' 'r_V_495' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%mult_V_603 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_495, i32 10, i32 24"   --->   Operation 867 'partselect' 'mult_V_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln818_104 = sext i15 %mult_V_603"   --->   Operation 868 'sext' 'sext_ln818_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (1.94ns)   --->   "%r_V_496 = mul i26 %sext_ln70_213, i26 67108598"   --->   Operation 869 'mul' 'r_V_496' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%mult_V_604 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_496, i32 10, i32 25"   --->   Operation 870 'partselect' 'mult_V_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (1.94ns)   --->   "%r_V_497 = mul i23 %sext_ln70_210, i23 8388569"   --->   Operation 871 'mul' 'r_V_497' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%mult_V_605 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_497, i32 10, i32 22"   --->   Operation 872 'partselect' 'mult_V_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln17_443 = sext i13 %mult_V_605" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 873 'sext' 'sext_ln17_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%shl_ln1273_184 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_170, i2 0"   --->   Operation 874 'bitconcatenate' 'shl_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln1273_208 = sext i18 %shl_ln1273_184"   --->   Operation 875 'sext' 'sext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.79ns)   --->   "%r_V_498 = sub i19 %sext_ln70_209, i19 %sext_ln1273_208"   --->   Operation 876 'sub' 'r_V_498' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%mult_V_606 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_498, i32 10, i32 18"   --->   Operation 877 'partselect' 'mult_V_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln17_444 = sext i9 %mult_V_606" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 878 'sext' 'sext_ln17_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln17_445 = sext i9 %mult_V_606" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 879 'sext' 'sext_ln17_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_181 = sub i19 0, i19 %sext_ln1273_208"   --->   Operation 880 'sub' 'sub_ln1273_181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 881 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_499 = sub i19 %sub_ln1273_181, i19 %sext_ln70_209"   --->   Operation 881 'sub' 'r_V_499' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%mult_V_607 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_499, i32 10, i32 18"   --->   Operation 882 'partselect' 'mult_V_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln17_446 = sext i9 %mult_V_607" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 883 'sext' 'sext_ln17_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (1.94ns)   --->   "%r_V_500 = mul i26 %sext_ln70_213, i26 269"   --->   Operation 884 'mul' 'r_V_500' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%mult_V_608 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_500, i32 10, i32 25"   --->   Operation 885 'partselect' 'mult_V_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%shl_ln1273_151 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_170, i3 0"   --->   Operation 886 'bitconcatenate' 'shl_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln1273_209 = sext i19 %shl_ln1273_151"   --->   Operation 887 'sext' 'sext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i19 %shl_ln1273_151"   --->   Operation 888 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.80ns)   --->   "%r_V_501 = sub i20 %sext_ln1273_210, i20 %sext_ln70_208"   --->   Operation 889 'sub' 'r_V_501' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%mult_V_609 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_501, i32 10, i32 19"   --->   Operation 890 'partselect' 'mult_V_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln17_447 = sext i10 %mult_V_609" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 891 'sext' 'sext_ln17_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%mult_V_610 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_170, i32 9, i32 15"   --->   Operation 892 'partselect' 'mult_V_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln17_448 = sext i7 %mult_V_610" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 893 'sext' 'sext_ln17_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln1273_152 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_170, i6 0"   --->   Operation 894 'bitconcatenate' 'shl_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i22 %shl_ln1273_152"   --->   Operation 895 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.82ns)   --->   "%r_V_502 = sub i23 %sext_ln1273_209, i23 %sext_ln1273_211"   --->   Operation 896 'sub' 'r_V_502' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%mult_V_611 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_502, i32 10, i32 22"   --->   Operation 897 'partselect' 'mult_V_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln17_449 = sext i13 %mult_V_611" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 898 'sext' 'sext_ln17_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (1.94ns)   --->   "%r_V_503 = mul i26 %sext_ln70_213, i26 392"   --->   Operation 899 'mul' 'r_V_503' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%mult_V_612 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_503, i32 10, i32 25"   --->   Operation 900 'partselect' 'mult_V_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (1.94ns)   --->   "%r_V_504 = mul i24 %sext_ln70_207, i24 125"   --->   Operation 901 'mul' 'r_V_504' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%mult_V_613 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_504, i32 10, i32 23"   --->   Operation 902 'partselect' 'mult_V_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln17_450 = sext i14 %mult_V_613" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 903 'sext' 'sext_ln17_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln1273_153 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_170, i4 0"   --->   Operation 904 'bitconcatenate' 'shl_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i20 %shl_ln1273_153"   --->   Operation 905 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.80ns)   --->   "%r_V_505 = sub i21 %sext_ln1273_212, i21 %sext_ln70_206"   --->   Operation 906 'sub' 'r_V_505' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%mult_V_614 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_505, i32 10, i32 20"   --->   Operation 907 'partselect' 'mult_V_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln17_451 = sext i11 %mult_V_614" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 908 'sext' 'sext_ln17_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (1.94ns)   --->   "%r_V_506 = mul i23 %sext_ln70_210, i23 58"   --->   Operation 909 'mul' 'r_V_506' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%mult_V_615 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_506, i32 10, i32 22"   --->   Operation 910 'partselect' 'mult_V_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln17_452 = sext i13 %mult_V_615" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 911 'sext' 'sext_ln17_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (1.94ns)   --->   "%r_V_507 = mul i24 %sext_ln70_207, i24 70"   --->   Operation 912 'mul' 'r_V_507' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%mult_V_616 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_507, i32 10, i32 23"   --->   Operation 913 'partselect' 'mult_V_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln818_105 = sext i14 %mult_V_616"   --->   Operation 914 'sext' 'sext_ln818_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.82ns)   --->   "%r_V_508 = sub i23 %sext_ln1273_211, i23 %sext_ln1273_209"   --->   Operation 915 'sub' 'r_V_508' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%mult_V_617 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_508, i32 10, i32 22"   --->   Operation 916 'partselect' 'mult_V_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln17_453 = sext i13 %mult_V_617" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 917 'sext' 'sext_ln17_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln70_214 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 918 'sext' 'sext_ln70_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln70_215 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 919 'sext' 'sext_ln70_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln70_216 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 920 'sext' 'sext_ln70_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln70_217 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 921 'sext' 'sext_ln70_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln70_218 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 922 'sext' 'sext_ln70_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln70_219 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 923 'sext' 'sext_ln70_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln70_220 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 924 'sext' 'sext_ln70_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln70_221 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 925 'sext' 'sext_ln70_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln70_222 = sext i16 %p_read_169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 926 'sext' 'sext_ln70_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%shl_ln1273_154 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_169, i5 0"   --->   Operation 927 'bitconcatenate' 'shl_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i21 %shl_ln1273_154"   --->   Operation 928 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%shl_ln1273_155 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_169, i1 0"   --->   Operation 929 'bitconcatenate' 'shl_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1273_214 = sext i17 %shl_ln1273_155"   --->   Operation 930 'sext' 'sext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i17 %shl_ln1273_155"   --->   Operation 931 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln1273_216 = sext i17 %shl_ln1273_155"   --->   Operation 932 'sext' 'sext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.81ns)   --->   "%r_V_509 = add i22 %sext_ln1273_213, i22 %sext_ln1273_216"   --->   Operation 933 'add' 'r_V_509' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%mult_V_618 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_509, i32 10, i32 21"   --->   Operation 934 'partselect' 'mult_V_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln17_454 = sext i12 %mult_V_618" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 935 'sext' 'sext_ln17_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (1.94ns)   --->   "%r_V_510 = mul i21 %sext_ln70_222, i21 13"   --->   Operation 936 'mul' 'r_V_510' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%mult_V_619 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_510, i32 10, i32 20"   --->   Operation 937 'partselect' 'mult_V_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln17_455 = sext i11 %mult_V_619" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 938 'sext' 'sext_ln17_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (1.94ns)   --->   "%r_V_511 = mul i23 %sext_ln70_220, i23 57"   --->   Operation 939 'mul' 'r_V_511' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%mult_V_620 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_511, i32 10, i32 22"   --->   Operation 940 'partselect' 'mult_V_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln17_456 = sext i13 %mult_V_620" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 941 'sext' 'sext_ln17_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%shl_ln1273_156 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_169, i4 0"   --->   Operation 942 'bitconcatenate' 'shl_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln1273_217 = sext i20 %shl_ln1273_156"   --->   Operation 943 'sext' 'sext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.80ns)   --->   "%r_V_512 = add i21 %sext_ln1273_217, i21 %sext_ln1273_215"   --->   Operation 944 'add' 'r_V_512' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%mult_V_621 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_512, i32 10, i32 20"   --->   Operation 945 'partselect' 'mult_V_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln17_457 = sext i11 %mult_V_621" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 946 'sext' 'sext_ln17_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.78ns)   --->   "%r_V_513 = sub i17 0, i17 %sext_ln70_221"   --->   Operation 947 'sub' 'r_V_513' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%mult_V_622 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_513, i32 10, i32 16"   --->   Operation 948 'partselect' 'mult_V_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln17_458 = sext i7 %mult_V_622" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 949 'sext' 'sext_ln17_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (1.94ns)   --->   "%mul_ln1270_47 = mul i26 %sext_ln70_216, i26 67108186"   --->   Operation 950 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%mult_V_623 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_47, i32 10, i32 25"   --->   Operation 951 'partselect' 'mult_V_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%shl_ln1273_157 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_169, i3 0"   --->   Operation 952 'bitconcatenate' 'shl_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln1273_218 = sext i19 %shl_ln1273_157"   --->   Operation 953 'sext' 'sext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_188 = sub i20 0, i20 %sext_ln1273_218"   --->   Operation 954 'sub' 'sub_ln1273_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 955 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_514 = sub i20 %sub_ln1273_188, i20 %sext_ln70_219"   --->   Operation 955 'sub' 'r_V_514' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%mult_V_624 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_514, i32 10, i32 19"   --->   Operation 956 'partselect' 'mult_V_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln17_459 = sext i10 %mult_V_624" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 957 'sext' 'sext_ln17_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (1.94ns)   --->   "%r_V_515 = mul i25 %sext_ln70_217, i25 181"   --->   Operation 958 'mul' 'r_V_515' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%mult_V_625 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_515, i32 10, i32 24"   --->   Operation 959 'partselect' 'mult_V_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln818_106 = sext i15 %mult_V_625"   --->   Operation 960 'sext' 'sext_ln818_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.79ns)   --->   "%r_V_516 = sub i18 0, i18 %sext_ln1273_214"   --->   Operation 961 'sub' 'r_V_516' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%mult_V_626 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_516, i32 10, i32 17"   --->   Operation 962 'partselect' 'mult_V_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln17_460 = sext i8 %mult_V_626" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 963 'sext' 'sext_ln17_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln17_461 = sext i8 %mult_V_626" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 964 'sext' 'sext_ln17_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (1.94ns)   --->   "%r_V_517 = mul i26 %sext_ln70_216, i26 67108493"   --->   Operation 965 'mul' 'r_V_517' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%mult_V_627 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_517, i32 10, i32 25"   --->   Operation 966 'partselect' 'mult_V_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln1273_158 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_169, i2 0"   --->   Operation 967 'bitconcatenate' 'shl_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1273_219 = sext i18 %shl_ln1273_158"   --->   Operation 968 'sext' 'sext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.79ns)   --->   "%r_V_518 = sub i19 %sext_ln1273_219, i19 %sext_ln70_218"   --->   Operation 969 'sub' 'r_V_518' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%mult_V_628 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_518, i32 10, i32 18"   --->   Operation 970 'partselect' 'mult_V_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln17_462 = sext i9 %mult_V_628" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 971 'sext' 'sext_ln17_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%mult_V_629 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_169, i32 10, i32 15"   --->   Operation 972 'partselect' 'mult_V_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln17_463 = sext i6 %mult_V_629" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 973 'sext' 'sext_ln17_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%mult_V_630 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_169, i32 9, i32 15"   --->   Operation 974 'partselect' 'mult_V_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln17_464 = sext i7 %mult_V_630" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 975 'sext' 'sext_ln17_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (1.94ns)   --->   "%r_V_519 = mul i24 %sext_ln70_215, i24 115"   --->   Operation 976 'mul' 'r_V_519' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%mult_V_631 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_519, i32 10, i32 23"   --->   Operation 977 'partselect' 'mult_V_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (1.94ns)   --->   "%r_V_520 = mul i22 %sext_ln70_214, i22 4194278"   --->   Operation 978 'mul' 'r_V_520' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%mult_V_632 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_520, i32 10, i32 21"   --->   Operation 979 'partselect' 'mult_V_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln17_465 = sext i12 %mult_V_632" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 980 'sext' 'sext_ln17_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.79ns)   --->   "%r_V_521 = sub i19 %sext_ln70_218, i19 %sext_ln1273_219"   --->   Operation 981 'sub' 'r_V_521' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%mult_V_633 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_521, i32 10, i32 18"   --->   Operation 982 'partselect' 'mult_V_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln17_466 = sext i9 %mult_V_633" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 983 'sext' 'sext_ln17_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (1.94ns)   --->   "%mul_ln1270_48 = mul i26 %sext_ln70_216, i26 67108190"   --->   Operation 984 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%mult_V_634 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_48, i32 10, i32 25"   --->   Operation 985 'partselect' 'mult_V_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln70_223 = sext i16 %p_read_168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 986 'sext' 'sext_ln70_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln70_224 = sext i16 %p_read_168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 987 'sext' 'sext_ln70_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln70_225 = sext i16 %p_read_168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 988 'sext' 'sext_ln70_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln70_226 = sext i16 %p_read_168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 989 'sext' 'sext_ln70_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln70_227 = sext i16 %p_read_168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 990 'sext' 'sext_ln70_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln70_228 = sext i16 %p_read_168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 991 'sext' 'sext_ln70_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln70_229 = sext i16 %p_read_168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 992 'sext' 'sext_ln70_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (1.94ns)   --->   "%mul_ln1270_49 = mul i26 %sext_ln70_229, i26 67108203"   --->   Operation 993 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%mult_V_635 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_49, i32 10, i32 25"   --->   Operation 994 'partselect' 'mult_V_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln1273_159 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_168, i2 0"   --->   Operation 995 'bitconcatenate' 'shl_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln1273_220 = sext i18 %shl_ln1273_159"   --->   Operation 996 'sext' 'sext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln1273_221 = sext i18 %shl_ln1273_159"   --->   Operation 997 'sext' 'sext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.79ns)   --->   "%r_V_522 = sub i19 0, i19 %sext_ln1273_221"   --->   Operation 998 'sub' 'r_V_522' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%mult_V_636 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_522, i32 10, i32 18"   --->   Operation 999 'partselect' 'mult_V_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln17_467 = sext i9 %mult_V_636" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1000 'sext' 'sext_ln17_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%mult_V_637 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_168, i32 10, i32 15"   --->   Operation 1001 'partselect' 'mult_V_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln17_468 = sext i6 %mult_V_637" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1002 'sext' 'sext_ln17_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (1.94ns)   --->   "%r_V_523 = mul i26 %sext_ln70_229, i26 67108535"   --->   Operation 1003 'mul' 'r_V_523' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%mult_V_638 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_523, i32 10, i32 25"   --->   Operation 1004 'partselect' 'mult_V_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.78ns)   --->   "%r_V_524 = sub i17 0, i17 %sext_ln70_228"   --->   Operation 1005 'sub' 'r_V_524' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%mult_V_639 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_524, i32 10, i32 16"   --->   Operation 1006 'partselect' 'mult_V_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln17_469 = sext i7 %mult_V_639" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1007 'sext' 'sext_ln17_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (1.94ns)   --->   "%r_V_525 = mul i22 %sext_ln70_227, i22 23"   --->   Operation 1008 'mul' 'r_V_525' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%mult_V_640 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_525, i32 10, i32 21"   --->   Operation 1009 'partselect' 'mult_V_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln17_470 = sext i12 %mult_V_640" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1010 'sext' 'sext_ln17_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (1.94ns)   --->   "%mul_ln1270_50 = mul i26 %sext_ln70_229, i26 680"   --->   Operation 1011 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%mult_V_641 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_50, i32 10, i32 25"   --->   Operation 1012 'partselect' 'mult_V_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln1273_160 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_168, i5 0"   --->   Operation 1013 'bitconcatenate' 'shl_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln1273_222 = sext i21 %shl_ln1273_160"   --->   Operation 1014 'sext' 'sext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%shl_ln1273_161 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_168, i3 0"   --->   Operation 1015 'bitconcatenate' 'shl_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln1273_223 = sext i19 %shl_ln1273_161"   --->   Operation 1016 'sext' 'sext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.81ns)   --->   "%r_V_526 = sub i22 %sext_ln1273_222, i22 %sext_ln1273_223"   --->   Operation 1017 'sub' 'r_V_526' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%mult_V_642 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_526, i32 10, i32 21"   --->   Operation 1018 'partselect' 'mult_V_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln17_471 = sext i12 %mult_V_642" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1019 'sext' 'sext_ln17_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%shl_ln1273_162 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_168, i7 0"   --->   Operation 1020 'bitconcatenate' 'shl_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1273_224 = sext i23 %shl_ln1273_162"   --->   Operation 1021 'sext' 'sext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln1273_163 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_168, i1 0"   --->   Operation 1022 'bitconcatenate' 'shl_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1273_225 = sext i17 %shl_ln1273_163"   --->   Operation 1023 'sext' 'sext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.82ns)   --->   "%r_V_527 = sub i24 %sext_ln1273_225, i24 %sext_ln1273_224"   --->   Operation 1024 'sub' 'r_V_527' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%mult_V_643 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_527, i32 10, i32 23"   --->   Operation 1025 'partselect' 'mult_V_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%mult_V_644 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_168, i32 9, i32 15"   --->   Operation 1026 'partselect' 'mult_V_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln17_472 = sext i7 %mult_V_644" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1027 'sext' 'sext_ln17_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%shl_ln1273_164 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_168, i4 0"   --->   Operation 1028 'bitconcatenate' 'shl_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1273_226 = sext i20 %shl_ln1273_164"   --->   Operation 1029 'sext' 'sext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.80ns)   --->   "%r_V_528 = sub i21 %sext_ln1273_226, i21 %sext_ln70_226"   --->   Operation 1030 'sub' 'r_V_528' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%mult_V_645 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_528, i32 10, i32 20"   --->   Operation 1031 'partselect' 'mult_V_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln17_473 = sext i11 %mult_V_645" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1032 'sext' 'sext_ln17_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.79ns)   --->   "%r_V_529 = sub i19 %sext_ln1273_221, i19 %sext_ln70_225"   --->   Operation 1033 'sub' 'r_V_529' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%mult_V_646 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_529, i32 10, i32 18"   --->   Operation 1034 'partselect' 'mult_V_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln17_474 = sext i9 %mult_V_646" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1035 'sext' 'sext_ln17_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (1.94ns)   --->   "%r_V_530 = mul i24 %sext_ln70_224, i24 16777100"   --->   Operation 1036 'mul' 'r_V_530' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%mult_V_647 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_530, i32 10, i32 23"   --->   Operation 1037 'partselect' 'mult_V_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln17_475 = sext i14 %mult_V_647" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1038 'sext' 'sext_ln17_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (1.94ns)   --->   "%r_V_531 = mul i25 %sext_ln70_223, i25 33554198"   --->   Operation 1039 'mul' 'r_V_531' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%mult_V_648 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_531, i32 10, i32 24"   --->   Operation 1040 'partselect' 'mult_V_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln818_109 = sext i15 %mult_V_648"   --->   Operation 1041 'sext' 'sext_ln818_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (1.94ns)   --->   "%mul_ln1270_51 = mul i26 %sext_ln70_229, i26 536"   --->   Operation 1042 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%mult_V_649 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_51, i32 10, i32 25"   --->   Operation 1043 'partselect' 'mult_V_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (1.94ns)   --->   "%r_V_532 = mul i21 %sext_ln70_226, i21 11"   --->   Operation 1044 'mul' 'r_V_532' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%mult_V_650 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_532, i32 10, i32 20"   --->   Operation 1045 'partselect' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln17_476 = sext i11 %mult_V_650" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1046 'sext' 'sext_ln17_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.81ns)   --->   "%r_V_533 = sub i22 %sext_ln1273_222, i22 %sext_ln1273_220"   --->   Operation 1047 'sub' 'r_V_533' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%mult_V_651 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_533, i32 10, i32 21"   --->   Operation 1048 'partselect' 'mult_V_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln17_477 = sext i12 %mult_V_651" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1049 'sext' 'sext_ln17_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (1.94ns)   --->   "%mul_ln1270_52 = mul i26 %sext_ln70_229, i26 602"   --->   Operation 1050 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%mult_V_652 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_52, i32 10, i32 25"   --->   Operation 1051 'partselect' 'mult_V_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln70_230 = sext i16 %p_read_167" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1052 'sext' 'sext_ln70_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.78ns)   --->   "%r_V_534 = sub i17 0, i17 %sext_ln70_230"   --->   Operation 1053 'sub' 'r_V_534' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%mult_V_653 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_534, i32 10, i32 16"   --->   Operation 1054 'partselect' 'mult_V_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln17_478 = sext i7 %mult_V_653" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1055 'sext' 'sext_ln17_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln17_479 = sext i7 %mult_V_653" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1056 'sext' 'sext_ln17_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln70_231 = sext i16 %p_read_166" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1057 'sext' 'sext_ln70_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln70_232 = sext i16 %p_read_166" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1058 'sext' 'sext_ln70_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln70_233 = sext i16 %p_read_166" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1059 'sext' 'sext_ln70_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln70_234 = sext i16 %p_read_166" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1060 'sext' 'sext_ln70_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln70_235 = sext i16 %p_read_166" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1061 'sext' 'sext_ln70_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln70_236 = sext i16 %p_read_166" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1062 'sext' 'sext_ln70_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln1273_165 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_166, i2 0"   --->   Operation 1063 'bitconcatenate' 'shl_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln1273_227 = sext i18 %shl_ln1273_165"   --->   Operation 1064 'sext' 'sext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln1273_228 = sext i18 %shl_ln1273_165"   --->   Operation 1065 'sext' 'sext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.79ns)   --->   "%r_V_535 = add i19 %sext_ln1273_228, i19 %sext_ln70_236"   --->   Operation 1066 'add' 'r_V_535' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%mult_V_654 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_535, i32 10, i32 18"   --->   Operation 1067 'partselect' 'mult_V_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln17_480 = sext i9 %mult_V_654" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1068 'sext' 'sext_ln17_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln17_481 = sext i9 %mult_V_654" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1069 'sext' 'sext_ln17_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.79ns)   --->   "%r_V_536 = sub i19 0, i19 %sext_ln1273_228"   --->   Operation 1070 'sub' 'r_V_536' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%mult_V_655 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_536, i32 10, i32 18"   --->   Operation 1071 'partselect' 'mult_V_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln17_482 = sext i9 %mult_V_655" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1072 'sext' 'sext_ln17_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.79ns)   --->   "%r_V_537 = sub i19 %sext_ln70_236, i19 %sext_ln1273_228"   --->   Operation 1073 'sub' 'r_V_537' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%mult_V_656 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_537, i32 10, i32 18"   --->   Operation 1074 'partselect' 'mult_V_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln17_483 = sext i9 %mult_V_656" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1075 'sext' 'sext_ln17_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%mult_V_657 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_166, i32 10, i32 15"   --->   Operation 1076 'partselect' 'mult_V_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln17_484 = sext i6 %mult_V_657" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1077 'sext' 'sext_ln17_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.78ns)   --->   "%r_V_538 = sub i17 0, i17 %sext_ln70_235"   --->   Operation 1078 'sub' 'r_V_538' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%mult_V_658 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_538, i32 10, i32 16"   --->   Operation 1079 'partselect' 'mult_V_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln17_485 = sext i7 %mult_V_658" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1080 'sext' 'sext_ln17_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln17_486 = sext i7 %mult_V_658" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1081 'sext' 'sext_ln17_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_166, i3 0"   --->   Operation 1082 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1273_229 = sext i19 %shl_ln1273_166"   --->   Operation 1083 'sext' 'sext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.80ns)   --->   "%r_V_539 = sub i20 0, i20 %sext_ln1273_229"   --->   Operation 1084 'sub' 'r_V_539' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%mult_V_659 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_539, i32 10, i32 19"   --->   Operation 1085 'partselect' 'mult_V_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln17_487 = sext i10 %mult_V_659" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1086 'sext' 'sext_ln17_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln17_488 = sext i10 %mult_V_659" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1087 'sext' 'sext_ln17_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (1.94ns)   --->   "%r_V_540 = mul i26 %sext_ln70_234, i26 67108552"   --->   Operation 1088 'mul' 'r_V_540' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%mult_V_660 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_540, i32 10, i32 25"   --->   Operation 1089 'partselect' 'mult_V_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (1.94ns)   --->   "%r_V_541 = mul i24 %sext_ln70_233, i24 16777145"   --->   Operation 1090 'mul' 'r_V_541' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%mult_V_661 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_541, i32 10, i32 23"   --->   Operation 1091 'partselect' 'mult_V_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln17_489 = sext i14 %mult_V_661" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1092 'sext' 'sext_ln17_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%mult_V_662 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_166, i32 6, i32 15"   --->   Operation 1093 'partselect' 'mult_V_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln17_490 = sext i10 %mult_V_662" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1094 'sext' 'sext_ln17_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln1273_207 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_166, i6 0"   --->   Operation 1095 'bitconcatenate' 'shl_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1273_230 = sext i22 %shl_ln1273_207"   --->   Operation 1096 'sext' 'sext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.82ns)   --->   "%r_V_542 = sub i23 %sext_ln70_231, i23 %sext_ln1273_230"   --->   Operation 1097 'sub' 'r_V_542' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%mult_V_663 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_542, i32 10, i32 22"   --->   Operation 1098 'partselect' 'mult_V_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln17_491 = sext i13 %mult_V_663" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1099 'sext' 'sext_ln17_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_166, i4 0"   --->   Operation 1100 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1273_231 = sext i20 %shl_ln1273_167"   --->   Operation 1101 'sext' 'sext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.80ns)   --->   "%r_V_543 = sub i21 %sext_ln1273_231, i21 %sext_ln1273_227"   --->   Operation 1102 'sub' 'r_V_543' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%mult_V_664 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_543, i32 10, i32 20"   --->   Operation 1103 'partselect' 'mult_V_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln17_492 = sext i11 %mult_V_664" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1104 'sext' 'sext_ln17_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%mult_V_665 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_166, i32 8, i32 15"   --->   Operation 1105 'partselect' 'mult_V_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln17_493 = sext i8 %mult_V_665" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1106 'sext' 'sext_ln17_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_166, i5 0"   --->   Operation 1107 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln1273_232 = sext i21 %shl_ln1273_168"   --->   Operation 1108 'sext' 'sext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.81ns)   --->   "%r_V_544 = sub i22 %sext_ln1273_232, i22 %sext_ln70_232"   --->   Operation 1109 'sub' 'r_V_544' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%mult_V_666 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_544, i32 10, i32 21"   --->   Operation 1110 'partselect' 'mult_V_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln17_494 = sext i12 %mult_V_666" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1111 'sext' 'sext_ln17_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (1.94ns)   --->   "%r_V_545 = mul i24 %sext_ln70_233, i24 73"   --->   Operation 1112 'mul' 'r_V_545' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%mult_V_667 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_545, i32 10, i32 23"   --->   Operation 1113 'partselect' 'mult_V_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln17_495 = sext i14 %mult_V_667" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1114 'sext' 'sext_ln17_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (1.94ns)   --->   "%r_V_546 = mul i24 %sext_ln70_233, i24 116"   --->   Operation 1115 'mul' 'r_V_546' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%mult_V_668 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_546, i32 10, i32 23"   --->   Operation 1116 'partselect' 'mult_V_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln17_496 = sext i14 %mult_V_668" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1117 'sext' 'sext_ln17_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_166, i1 0"   --->   Operation 1118 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln1273_233 = sext i17 %shl_ln1273_169"   --->   Operation 1119 'sext' 'sext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.79ns)   --->   "%r_V_547 = sub i18 0, i18 %sext_ln1273_233"   --->   Operation 1120 'sub' 'r_V_547' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%mult_V_669 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_547, i32 10, i32 17"   --->   Operation 1121 'partselect' 'mult_V_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln17_497 = sext i8 %mult_V_669" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1122 'sext' 'sext_ln17_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_670 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_166, i32 9, i32 15"   --->   Operation 1123 'partselect' 'mult_V_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln17_498 = sext i7 %mult_V_670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1124 'sext' 'sext_ln17_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln17_499 = sext i7 %mult_V_670" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1125 'sext' 'sext_ln17_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln70_237 = sext i16 %p_read_165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1126 'sext' 'sext_ln70_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln70_238 = sext i16 %p_read_165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1127 'sext' 'sext_ln70_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln70_239 = sext i16 %p_read_165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1128 'sext' 'sext_ln70_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln70_240 = sext i16 %p_read_165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1129 'sext' 'sext_ln70_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln70_241 = sext i16 %p_read_165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1130 'sext' 'sext_ln70_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln70_242 = sext i16 %p_read_165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1131 'sext' 'sext_ln70_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln70_243 = sext i16 %p_read_165" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1132 'sext' 'sext_ln70_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_165, i3 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln1273_234 = sext i19 %shl_ln1273_170"   --->   Operation 1134 'sext' 'sext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.80ns)   --->   "%r_V_548 = add i20 %sext_ln1273_234, i20 %sext_ln70_243"   --->   Operation 1135 'add' 'r_V_548' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%mult_V_671 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_548, i32 10, i32 19"   --->   Operation 1136 'partselect' 'mult_V_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln17_500 = sext i10 %mult_V_671" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1137 'sext' 'sext_ln17_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (1.94ns)   --->   "%r_V_549 = mul i22 %sext_ln70_242, i22 4194283"   --->   Operation 1138 'mul' 'r_V_549' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%mult_V_672 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_549, i32 10, i32 21"   --->   Operation 1139 'partselect' 'mult_V_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln17_501 = sext i12 %mult_V_672" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1140 'sext' 'sext_ln17_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.78ns)   --->   "%r_V_550 = sub i17 0, i17 %sext_ln70_241"   --->   Operation 1141 'sub' 'r_V_550' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_673 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_550, i32 10, i32 16"   --->   Operation 1142 'partselect' 'mult_V_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln17_502 = sext i7 %mult_V_673" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1143 'sext' 'sext_ln17_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln17_503 = sext i7 %mult_V_673" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1144 'sext' 'sext_ln17_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (1.94ns)   --->   "%r_V_551 = mul i25 %sext_ln70_240, i25 33554269"   --->   Operation 1145 'mul' 'r_V_551' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%mult_V_674 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_551, i32 10, i32 24"   --->   Operation 1146 'partselect' 'mult_V_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln818_110 = sext i15 %mult_V_674"   --->   Operation 1147 'sext' 'sext_ln818_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%mult_V_675 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_165, i32 7, i32 15"   --->   Operation 1148 'partselect' 'mult_V_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln17_504 = sext i9 %mult_V_675" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1149 'sext' 'sext_ln17_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_165, i7 0"   --->   Operation 1150 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1273_235 = sext i23 %shl_ln1273_235"   --->   Operation 1151 'sext' 'sext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.82ns)   --->   "%r_V_552 = sub i24 %sext_ln70_238, i24 %sext_ln1273_235"   --->   Operation 1152 'sub' 'r_V_552' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%mult_V_676 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_552, i32 10, i32 23"   --->   Operation 1153 'partselect' 'mult_V_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln17_505 = sext i14 %mult_V_676" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1154 'sext' 'sext_ln17_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (1.94ns)   --->   "%r_V_553 = mul i24 %sext_ln70_238, i24 16777135"   --->   Operation 1155 'mul' 'r_V_553' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%mult_V_677 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_553, i32 10, i32 23"   --->   Operation 1156 'partselect' 'mult_V_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln17_506 = sext i14 %mult_V_677" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1157 'sext' 'sext_ln17_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (1.94ns)   --->   "%r_V_554 = mul i24 %sext_ln70_238, i24 121"   --->   Operation 1158 'mul' 'r_V_554' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%mult_V_678 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_554, i32 10, i32 23"   --->   Operation 1159 'partselect' 'mult_V_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln17_507 = sext i14 %mult_V_678" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1160 'sext' 'sext_ln17_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_165, i4 0"   --->   Operation 1161 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln1273_236 = sext i20 %shl_ln1273_171"   --->   Operation 1162 'sext' 'sext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%shl_ln1273_172 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_165, i1 0"   --->   Operation 1163 'bitconcatenate' 'shl_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1273_237 = sext i17 %shl_ln1273_172"   --->   Operation 1164 'sext' 'sext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1273_238 = sext i17 %shl_ln1273_172"   --->   Operation 1165 'sext' 'sext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln1273_239 = sext i17 %shl_ln1273_172"   --->   Operation 1166 'sext' 'sext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.80ns)   --->   "%r_V_555 = sub i21 %sext_ln1273_236, i21 %sext_ln1273_239"   --->   Operation 1167 'sub' 'r_V_555' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%mult_V_679 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_555, i32 10, i32 20"   --->   Operation 1168 'partselect' 'mult_V_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln17_508 = sext i11 %mult_V_679" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1169 'sext' 'sext_ln17_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (1.94ns)   --->   "%r_V_556 = mul i23 %sext_ln70_239, i23 57"   --->   Operation 1170 'mul' 'r_V_556' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%mult_V_680 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_556, i32 10, i32 22"   --->   Operation 1171 'partselect' 'mult_V_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln17_509 = sext i13 %mult_V_680" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1172 'sext' 'sext_ln17_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (1.94ns)   --->   "%r_V_557 = mul i23 %sext_ln70_239, i23 45"   --->   Operation 1173 'mul' 'r_V_557' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_V_681 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_557, i32 10, i32 22"   --->   Operation 1174 'partselect' 'mult_V_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln17_510 = sext i13 %mult_V_681" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1175 'sext' 'sext_ln17_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (1.94ns)   --->   "%r_V_558 = mul i25 %sext_ln70_240, i25 242"   --->   Operation 1176 'mul' 'r_V_558' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%mult_V_682 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_558, i32 10, i32 24"   --->   Operation 1177 'partselect' 'mult_V_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (1.94ns)   --->   "%r_V_559 = mul i25 %sext_ln70_240, i25 33554198"   --->   Operation 1178 'mul' 'r_V_559' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%mult_V_683 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_559, i32 10, i32 24"   --->   Operation 1179 'partselect' 'mult_V_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln818_112 = sext i15 %mult_V_683"   --->   Operation 1180 'sext' 'sext_ln818_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (1.94ns)   --->   "%r_V_560 = mul i25 %sext_ln70_240, i25 33554282"   --->   Operation 1181 'mul' 'r_V_560' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%mult_V_684 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_560, i32 10, i32 24"   --->   Operation 1182 'partselect' 'mult_V_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln818_113 = sext i15 %mult_V_684"   --->   Operation 1183 'sext' 'sext_ln818_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (1.94ns)   --->   "%r_V_561 = mul i26 %sext_ln70_237, i26 375"   --->   Operation 1184 'mul' 'r_V_561' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%mult_V_685 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_561, i32 10, i32 25"   --->   Operation 1185 'partselect' 'mult_V_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%mult_V_686 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_165, i32 8, i32 15"   --->   Operation 1186 'partselect' 'mult_V_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln17_511 = sext i8 %mult_V_686" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1187 'sext' 'sext_ln17_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.80ns)   --->   "%r_V_562 = sub i20 %sext_ln1273_238, i20 %sext_ln1273_234"   --->   Operation 1188 'sub' 'r_V_562' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%mult_V_687 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_562, i32 10, i32 19"   --->   Operation 1189 'partselect' 'mult_V_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln17_512 = sext i10 %mult_V_687" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1190 'sext' 'sext_ln17_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%shl_ln1273_173 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_165, i8 0"   --->   Operation 1191 'bitconcatenate' 'shl_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1273_240 = sext i24 %shl_ln1273_173"   --->   Operation 1192 'sext' 'sext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_209 = sub i25 0, i25 %sext_ln1273_240"   --->   Operation 1193 'sub' 'sub_ln1273_209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1194 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_563 = sub i25 %sub_ln1273_209, i25 %sext_ln1273_237"   --->   Operation 1194 'sub' 'r_V_563' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%mult_V_688 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_563, i32 10, i32 24"   --->   Operation 1195 'partselect' 'mult_V_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln818_114 = sext i15 %mult_V_688"   --->   Operation 1196 'sext' 'sext_ln818_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln70_244 = sext i16 %p_read2084" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1197 'sext' 'sext_ln70_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln70_245 = sext i16 %p_read2084" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1198 'sext' 'sext_ln70_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln70_246 = sext i16 %p_read2084" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1199 'sext' 'sext_ln70_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln70_247 = sext i16 %p_read2084" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1200 'sext' 'sext_ln70_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln70_248 = sext i16 %p_read2084" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1201 'sext' 'sext_ln70_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln70_249 = sext i16 %p_read2084" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1202 'sext' 'sext_ln70_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%mult_V_689 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read2084, i32 10, i32 15"   --->   Operation 1203 'partselect' 'mult_V_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln17_513 = sext i6 %mult_V_689" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1204 'sext' 'sext_ln17_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln1273_247 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read2084, i2 0"   --->   Operation 1205 'bitconcatenate' 'shl_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1273_241 = sext i18 %shl_ln1273_247"   --->   Operation 1206 'sext' 'sext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.79ns)   --->   "%r_V_564 = sub i19 %sext_ln70_249, i19 %sext_ln1273_241"   --->   Operation 1207 'sub' 'r_V_564' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%mult_V_690 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_564, i32 10, i32 18"   --->   Operation 1208 'partselect' 'mult_V_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln17_514 = sext i9 %mult_V_690" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1209 'sext' 'sext_ln17_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (1.94ns)   --->   "%r_V_565 = mul i25 %sext_ln70_248, i25 33554247"   --->   Operation 1210 'mul' 'r_V_565' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%mult_V_691 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_565, i32 10, i32 24"   --->   Operation 1211 'partselect' 'mult_V_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln818_115 = sext i15 %mult_V_691"   --->   Operation 1212 'sext' 'sext_ln818_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.78ns)   --->   "%r_V_566 = sub i17 0, i17 %sext_ln70_247"   --->   Operation 1213 'sub' 'r_V_566' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%mult_V_692 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_566, i32 10, i32 16"   --->   Operation 1214 'partselect' 'mult_V_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln17_515 = sext i7 %mult_V_692" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1215 'sext' 'sext_ln17_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%shl_ln1273_174 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read2084, i3 0"   --->   Operation 1216 'bitconcatenate' 'shl_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1273_242 = sext i19 %shl_ln1273_174"   --->   Operation 1217 'sext' 'sext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%shl_ln1273_175 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2084, i1 0"   --->   Operation 1218 'bitconcatenate' 'shl_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln1273_243 = sext i17 %shl_ln1273_175"   --->   Operation 1219 'sext' 'sext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln1273_244 = sext i17 %shl_ln1273_175"   --->   Operation 1220 'sext' 'sext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln1273_245 = sext i17 %shl_ln1273_175"   --->   Operation 1221 'sext' 'sext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1273_246 = sext i17 %shl_ln1273_175"   --->   Operation 1222 'sext' 'sext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.80ns)   --->   "%r_V_567 = add i20 %sext_ln1273_242, i20 %sext_ln1273_246"   --->   Operation 1223 'add' 'r_V_567' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%mult_V_693 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_567, i32 10, i32 19"   --->   Operation 1224 'partselect' 'mult_V_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln17_516 = sext i10 %mult_V_693" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1225 'sext' 'sext_ln17_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%mult_V_694 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read2084, i32 9, i32 15"   --->   Operation 1226 'partselect' 'mult_V_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln17_517 = sext i7 %mult_V_694" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1227 'sext' 'sext_ln17_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (1.94ns)   --->   "%r_V_568 = mul i26 %sext_ln70_246, i26 280"   --->   Operation 1228 'mul' 'r_V_568' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%mult_V_695 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_568, i32 10, i32 25"   --->   Operation 1229 'partselect' 'mult_V_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%shl_ln1273_176 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read2084, i8 0"   --->   Operation 1230 'bitconcatenate' 'shl_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln1273_247 = sext i24 %shl_ln1273_176"   --->   Operation 1231 'sext' 'sext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.83ns)   --->   "%r_V_569 = add i25 %sext_ln1273_247, i25 %sext_ln1273_245"   --->   Operation 1232 'add' 'r_V_569' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_696 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_569, i32 10, i32 24"   --->   Operation 1233 'partselect' 'mult_V_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln818_116 = sext i15 %mult_V_696"   --->   Operation 1234 'sext' 'sext_ln818_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.79ns)   --->   "%r_V_570 = sub i19 %sext_ln1273_241, i19 %sext_ln70_249"   --->   Operation 1235 'sub' 'r_V_570' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%mult_V_697 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_570, i32 10, i32 18"   --->   Operation 1236 'partselect' 'mult_V_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln17_518 = sext i9 %mult_V_697" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1237 'sext' 'sext_ln17_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (1.94ns)   --->   "%r_V_571 = mul i24 %sext_ln70_245, i24 106"   --->   Operation 1238 'mul' 'r_V_571' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%mult_V_698 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_571, i32 10, i32 23"   --->   Operation 1239 'partselect' 'mult_V_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln17_519 = sext i14 %mult_V_698" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1240 'sext' 'sext_ln17_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (1.94ns)   --->   "%r_V_572 = mul i23 %sext_ln70_244, i23 49"   --->   Operation 1241 'mul' 'r_V_572' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%mult_V_699 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_572, i32 10, i32 22"   --->   Operation 1242 'partselect' 'mult_V_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln17_520 = sext i13 %mult_V_699" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1243 'sext' 'sext_ln17_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (1.94ns)   --->   "%r_V_573 = mul i23 %sext_ln70_244, i23 57"   --->   Operation 1244 'mul' 'r_V_573' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%mult_V_700 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_573, i32 10, i32 22"   --->   Operation 1245 'partselect' 'mult_V_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln17_521 = sext i13 %mult_V_700" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1246 'sext' 'sext_ln17_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%shl_ln1273_178 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read2084, i6 0"   --->   Operation 1247 'bitconcatenate' 'shl_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln1273_248 = sext i22 %shl_ln1273_178"   --->   Operation 1248 'sext' 'sext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.82ns)   --->   "%r_V_574 = sub i23 %sext_ln1273_244, i23 %sext_ln1273_248"   --->   Operation 1249 'sub' 'r_V_574' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%mult_V_701 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_574, i32 10, i32 22"   --->   Operation 1250 'partselect' 'mult_V_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln17_522 = sext i13 %mult_V_701" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1251 'sext' 'sext_ln17_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (1.94ns)   --->   "%r_V_575 = mul i23 %sext_ln70_244, i23 35"   --->   Operation 1252 'mul' 'r_V_575' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%mult_V_702 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_575, i32 10, i32 22"   --->   Operation 1253 'partselect' 'mult_V_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln17_523 = sext i13 %mult_V_702" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1254 'sext' 'sext_ln17_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (1.94ns)   --->   "%r_V_576 = mul i23 %sext_ln70_244, i23 54"   --->   Operation 1255 'mul' 'r_V_576' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%mult_V_703 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_576, i32 10, i32 22"   --->   Operation 1256 'partselect' 'mult_V_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln17_524 = sext i13 %mult_V_703" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1257 'sext' 'sext_ln17_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln17_525 = sext i13 %mult_V_703" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1258 'sext' 'sext_ln17_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.80ns)   --->   "%r_V_577 = sub i20 0, i20 %sext_ln1273_242"   --->   Operation 1259 'sub' 'r_V_577' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%mult_V_704 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_577, i32 10, i32 19"   --->   Operation 1260 'partselect' 'mult_V_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln17_526 = sext i10 %mult_V_704" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1261 'sext' 'sext_ln17_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.82ns)   --->   "%r_V_578 = sub i23 %sext_ln70_244, i23 %sext_ln1273_248"   --->   Operation 1262 'sub' 'r_V_578' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_578, i32 10, i32 22"   --->   Operation 1263 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln17_527 = sext i13 %mult_V_705" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1264 'sext' 'sext_ln17_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.79ns)   --->   "%r_V_579 = sub i18 0, i18 %sext_ln1273_243"   --->   Operation 1265 'sub' 'r_V_579' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%mult_V_706 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_579, i32 10, i32 17"   --->   Operation 1266 'partselect' 'mult_V_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln17_528 = sext i8 %mult_V_706" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1267 'sext' 'sext_ln17_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (1.94ns)   --->   "%r_V_580 = mul i23 %sext_ln70_244, i23 61"   --->   Operation 1268 'mul' 'r_V_580' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%mult_V_707 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_580, i32 10, i32 22"   --->   Operation 1269 'partselect' 'mult_V_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln17_529 = sext i13 %mult_V_707" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1270 'sext' 'sext_ln17_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln70_250 = sext i16 %p_read_164" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1271 'sext' 'sext_ln70_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.78ns)   --->   "%r_V_581 = sub i17 0, i17 %sext_ln70_250"   --->   Operation 1272 'sub' 'r_V_581' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%mult_V_708 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_581, i32 10, i32 16"   --->   Operation 1273 'partselect' 'mult_V_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln17_530 = sext i7 %mult_V_708" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1274 'sext' 'sext_ln17_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln17_531 = sext i7 %mult_V_708" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1275 'sext' 'sext_ln17_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln70_251 = sext i16 %p_read_163" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1276 'sext' 'sext_ln70_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln70_252 = sext i16 %p_read_163" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1277 'sext' 'sext_ln70_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln70_253 = sext i16 %p_read_163" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1278 'sext' 'sext_ln70_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln70_254 = sext i16 %p_read_163" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1279 'sext' 'sext_ln70_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln70_255 = sext i16 %p_read_163" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1280 'sext' 'sext_ln70_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln70_256 = sext i16 %p_read_163" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1281 'sext' 'sext_ln70_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln70_257 = sext i16 %p_read_163" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1282 'sext' 'sext_ln70_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%shl_ln1273_179 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_163, i2 0"   --->   Operation 1283 'bitconcatenate' 'shl_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln1273_249 = sext i18 %shl_ln1273_179"   --->   Operation 1284 'sext' 'sext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.79ns)   --->   "%r_V_582 = sub i19 %sext_ln1273_249, i19 %sext_ln70_257"   --->   Operation 1285 'sub' 'r_V_582' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%mult_V_709 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_582, i32 10, i32 18"   --->   Operation 1286 'partselect' 'mult_V_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln17_532 = sext i9 %mult_V_709" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1287 'sext' 'sext_ln17_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (1.94ns)   --->   "%r_V_583 = mul i25 %sext_ln70_256, i25 177"   --->   Operation 1288 'mul' 'r_V_583' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%mult_V_710 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_583, i32 10, i32 24"   --->   Operation 1289 'partselect' 'mult_V_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln818_117 = sext i15 %mult_V_710"   --->   Operation 1290 'sext' 'sext_ln818_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%shl_ln1273_180 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_163, i1 0"   --->   Operation 1291 'bitconcatenate' 'shl_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1273_250 = sext i17 %shl_ln1273_180"   --->   Operation 1292 'sext' 'sext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.79ns)   --->   "%r_V_584 = sub i18 0, i18 %sext_ln1273_250"   --->   Operation 1293 'sub' 'r_V_584' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%mult_V_711 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_584, i32 10, i32 17"   --->   Operation 1294 'partselect' 'mult_V_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln17_533 = sext i8 %mult_V_711" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1295 'sext' 'sext_ln17_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.78ns)   --->   "%r_V_585 = sub i17 0, i17 %sext_ln70_255"   --->   Operation 1296 'sub' 'r_V_585' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%mult_V_712 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_585, i32 10, i32 16"   --->   Operation 1297 'partselect' 'mult_V_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln17_534 = sext i7 %mult_V_712" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1298 'sext' 'sext_ln17_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln17_535 = sext i7 %mult_V_712" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1299 'sext' 'sext_ln17_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (1.94ns)   --->   "%r_V_586 = mul i26 %sext_ln70_254, i26 67108590"   --->   Operation 1300 'mul' 'r_V_586' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%mult_V_713 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_586, i32 10, i32 25"   --->   Operation 1301 'partselect' 'mult_V_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.79ns)   --->   "%r_V_587 = sub i19 %sext_ln70_257, i19 %sext_ln1273_249"   --->   Operation 1302 'sub' 'r_V_587' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%mult_V_714 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_587, i32 10, i32 18"   --->   Operation 1303 'partselect' 'mult_V_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln17_536 = sext i9 %mult_V_714" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1304 'sext' 'sext_ln17_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (1.94ns)   --->   "%r_V_588 = mul i22 %sext_ln70_253, i22 19"   --->   Operation 1305 'mul' 'r_V_588' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%mult_V_715 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_588, i32 10, i32 21"   --->   Operation 1306 'partselect' 'mult_V_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln17_537 = sext i12 %mult_V_715" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1307 'sext' 'sext_ln17_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%mult_V_716 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_163, i32 9, i32 15"   --->   Operation 1308 'partselect' 'mult_V_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln17_538 = sext i7 %mult_V_716" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1309 'sext' 'sext_ln17_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%mult_V_717 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_163, i32 10, i32 15"   --->   Operation 1310 'partselect' 'mult_V_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln17_539 = sext i6 %mult_V_717" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1311 'sext' 'sext_ln17_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (1.94ns)   --->   "%r_V_589 = mul i23 %sext_ln70_252, i23 58"   --->   Operation 1312 'mul' 'r_V_589' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%mult_V_718 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_589, i32 10, i32 22"   --->   Operation 1313 'partselect' 'mult_V_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln17_540 = sext i13 %mult_V_718" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1314 'sext' 'sext_ln17_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (1.94ns)   --->   "%r_V_590 = mul i24 %sext_ln70_251, i24 76"   --->   Operation 1315 'mul' 'r_V_590' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%mult_V_719 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_590, i32 10, i32 23"   --->   Operation 1316 'partselect' 'mult_V_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln17_541 = sext i14 %mult_V_719" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1317 'sext' 'sext_ln17_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%shl_ln1273_181 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_163, i7 0"   --->   Operation 1318 'bitconcatenate' 'shl_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1273_251 = sext i23 %shl_ln1273_181"   --->   Operation 1319 'sext' 'sext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%shl_ln1273_182 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_163, i5 0"   --->   Operation 1320 'bitconcatenate' 'shl_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln1273_252 = sext i21 %shl_ln1273_182"   --->   Operation 1321 'sext' 'sext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.82ns)   --->   "%r_V_591 = sub i24 %sext_ln1273_252, i24 %sext_ln1273_251"   --->   Operation 1322 'sub' 'r_V_591' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%mult_V_720 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_591, i32 10, i32 23"   --->   Operation 1323 'partselect' 'mult_V_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln818_118 = sext i14 %mult_V_720"   --->   Operation 1324 'sext' 'sext_ln818_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln70_258 = sext i16 %p_read_162" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1325 'sext' 'sext_ln70_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln70_259 = sext i16 %p_read_162" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1326 'sext' 'sext_ln70_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln70_260 = sext i16 %p_read_162" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1327 'sext' 'sext_ln70_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln70_261 = sext i16 %p_read_162" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1328 'sext' 'sext_ln70_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.78ns)   --->   "%r_V_592 = sub i17 0, i17 %sext_ln70_261"   --->   Operation 1329 'sub' 'r_V_592' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%mult_V_721 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_592, i32 10, i32 16"   --->   Operation 1330 'partselect' 'mult_V_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln17_542 = sext i7 %mult_V_721" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1331 'sext' 'sext_ln17_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln17_543 = sext i7 %mult_V_721" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1332 'sext' 'sext_ln17_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%shl_ln1273_183 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_162, i1 0"   --->   Operation 1333 'bitconcatenate' 'shl_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln1273_253 = sext i17 %shl_ln1273_183"   --->   Operation 1334 'sext' 'sext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.79ns)   --->   "%r_V_593 = sub i18 0, i18 %sext_ln1273_253"   --->   Operation 1335 'sub' 'r_V_593' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%mult_V_722 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_593, i32 10, i32 17"   --->   Operation 1336 'partselect' 'mult_V_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln17_544 = sext i8 %mult_V_722" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1337 'sext' 'sext_ln17_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln17_545 = sext i8 %mult_V_722" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1338 'sext' 'sext_ln17_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%shl_ln1273_253 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_162, i2 0"   --->   Operation 1339 'bitconcatenate' 'shl_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln1273_254 = sext i18 %shl_ln1273_253"   --->   Operation 1340 'sext' 'sext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.79ns)   --->   "%r_V_594 = sub i19 %sext_ln70_260, i19 %sext_ln1273_254"   --->   Operation 1341 'sub' 'r_V_594' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%mult_V_723 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_594, i32 10, i32 18"   --->   Operation 1342 'partselect' 'mult_V_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln17_546 = sext i9 %mult_V_723" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1343 'sext' 'sext_ln17_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%mult_V_724 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_162, i32 6, i32 15"   --->   Operation 1344 'partselect' 'mult_V_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln17_547 = sext i10 %mult_V_724" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1345 'sext' 'sext_ln17_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%mult_V_725 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_162, i32 9, i32 15"   --->   Operation 1346 'partselect' 'mult_V_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln17_548 = sext i7 %mult_V_725" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1347 'sext' 'sext_ln17_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (1.94ns)   --->   "%r_V_595 = mul i25 %sext_ln70_259, i25 212"   --->   Operation 1348 'mul' 'r_V_595' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%mult_V_726 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_595, i32 10, i32 24"   --->   Operation 1349 'partselect' 'mult_V_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln818_119 = sext i15 %mult_V_726"   --->   Operation 1350 'sext' 'sext_ln818_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.79ns)   --->   "%r_V_596 = sub i19 0, i19 %sext_ln1273_254"   --->   Operation 1351 'sub' 'r_V_596' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%mult_V_727 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_596, i32 10, i32 18"   --->   Operation 1352 'partselect' 'mult_V_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln17_549 = sext i9 %mult_V_727" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1353 'sext' 'sext_ln17_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%mult_V_728 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_162, i32 10, i32 15"   --->   Operation 1354 'partselect' 'mult_V_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln17_550 = sext i6 %mult_V_728" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1355 'sext' 'sext_ln17_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (1.94ns)   --->   "%r_V_597 = mul i23 %sext_ln70_258, i23 8388555"   --->   Operation 1356 'mul' 'r_V_597' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%mult_V_729 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_597, i32 10, i32 22"   --->   Operation 1357 'partselect' 'mult_V_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln17_551 = sext i13 %mult_V_729" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1358 'sext' 'sext_ln17_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln70_262 = sext i16 %p_read_161" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1359 'sext' 'sext_ln70_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln70_263 = sext i16 %p_read_161" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1360 'sext' 'sext_ln70_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln70_264 = sext i16 %p_read_161" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1361 'sext' 'sext_ln70_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln70_265 = sext i16 %p_read_161" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1362 'sext' 'sext_ln70_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln70_266 = sext i16 %p_read_161" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1363 'sext' 'sext_ln70_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln70_267 = sext i16 %p_read_161" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1364 'sext' 'sext_ln70_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln70_268 = sext i16 %p_read_161" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1365 'sext' 'sext_ln70_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%mult_V_730 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_161, i32 7, i32 15"   --->   Operation 1366 'partselect' 'mult_V_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln17_552 = sext i9 %mult_V_730" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1367 'sext' 'sext_ln17_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%shl_ln1273_185 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_161, i5 0"   --->   Operation 1368 'bitconcatenate' 'shl_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln1273_255 = sext i21 %shl_ln1273_185"   --->   Operation 1369 'sext' 'sext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%shl_ln1273_186 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_161, i1 0"   --->   Operation 1370 'bitconcatenate' 'shl_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1273_256 = sext i17 %shl_ln1273_186"   --->   Operation 1371 'sext' 'sext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln1273_257 = sext i17 %shl_ln1273_186"   --->   Operation 1372 'sext' 'sext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln1273_258 = sext i17 %shl_ln1273_186"   --->   Operation 1373 'sext' 'sext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.81ns)   --->   "%r_V_598 = sub i22 %sext_ln1273_258, i22 %sext_ln1273_255"   --->   Operation 1374 'sub' 'r_V_598' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%mult_V_731 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_598, i32 10, i32 21"   --->   Operation 1375 'partselect' 'mult_V_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln17_553 = sext i12 %mult_V_731" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1376 'sext' 'sext_ln17_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%shl_ln1273_187 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_161, i2 0"   --->   Operation 1377 'bitconcatenate' 'shl_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln1273_259 = sext i18 %shl_ln1273_187"   --->   Operation 1378 'sext' 'sext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.79ns)   --->   "%r_V_599 = sub i19 0, i19 %sext_ln1273_259"   --->   Operation 1379 'sub' 'r_V_599' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%mult_V_732 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_599, i32 10, i32 18"   --->   Operation 1380 'partselect' 'mult_V_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln17_554 = sext i9 %mult_V_732" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1381 'sext' 'sext_ln17_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.78ns)   --->   "%r_V_600 = sub i17 0, i17 %sext_ln70_268"   --->   Operation 1382 'sub' 'r_V_600' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%mult_V_733 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_600, i32 10, i32 16"   --->   Operation 1383 'partselect' 'mult_V_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln17_555 = sext i7 %mult_V_733" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1384 'sext' 'sext_ln17_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln17_556 = sext i7 %mult_V_733" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1385 'sext' 'sext_ln17_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.79ns)   --->   "%r_V_601 = add i19 %sext_ln1273_259, i19 %sext_ln70_267"   --->   Operation 1386 'add' 'r_V_601' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%mult_V_734 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_601, i32 10, i32 18"   --->   Operation 1387 'partselect' 'mult_V_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln17_557 = sext i9 %mult_V_734" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1388 'sext' 'sext_ln17_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (1.94ns)   --->   "%r_V_602 = mul i23 %sext_ln70_266, i23 47"   --->   Operation 1389 'mul' 'r_V_602' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%mult_V_735 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_602, i32 10, i32 22"   --->   Operation 1390 'partselect' 'mult_V_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln17_558 = sext i13 %mult_V_735" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1391 'sext' 'sext_ln17_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.80ns)   --->   "%r_V_603 = sub i19 %r_V_599, i19 %sext_ln70_267"   --->   Operation 1392 'sub' 'r_V_603' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%mult_V_736 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_603, i32 10, i32 18"   --->   Operation 1393 'partselect' 'mult_V_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln17_559 = sext i9 %mult_V_736" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1394 'sext' 'sext_ln17_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (1.94ns)   --->   "%r_V_604 = mul i24 %sext_ln70_265, i24 117"   --->   Operation 1395 'mul' 'r_V_604' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%mult_V_737 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_604, i32 10, i32 23"   --->   Operation 1396 'partselect' 'mult_V_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln17_560 = sext i14 %mult_V_737" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1397 'sext' 'sext_ln17_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_738 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_161, i32 10, i32 15"   --->   Operation 1398 'partselect' 'mult_V_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln17_561 = sext i6 %mult_V_738" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1399 'sext' 'sext_ln17_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%shl_ln1273_188 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_161, i3 0"   --->   Operation 1400 'bitconcatenate' 'shl_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln1273_260 = sext i19 %shl_ln1273_188"   --->   Operation 1401 'sext' 'sext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.80ns)   --->   "%r_V_605 = sub i20 %sext_ln1273_260, i20 %sext_ln70_264"   --->   Operation 1402 'sub' 'r_V_605' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%mult_V_739 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_605, i32 10, i32 19"   --->   Operation 1403 'partselect' 'mult_V_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln17_562 = sext i10 %mult_V_739" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1404 'sext' 'sext_ln17_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.79ns)   --->   "%r_V_606 = sub i18 0, i18 %sext_ln1273_257"   --->   Operation 1405 'sub' 'r_V_606' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%mult_V_740 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_606, i32 10, i32 17"   --->   Operation 1406 'partselect' 'mult_V_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln17_563 = sext i8 %mult_V_740" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1407 'sext' 'sext_ln17_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (1.94ns)   --->   "%r_V_607 = mul i26 %sext_ln70_263, i26 278"   --->   Operation 1408 'mul' 'r_V_607' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%mult_V_741 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_607, i32 10, i32 25"   --->   Operation 1409 'partselect' 'mult_V_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%mult_V_742 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_161, i32 9, i32 15"   --->   Operation 1410 'partselect' 'mult_V_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln17_564 = sext i7 %mult_V_742" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1411 'sext' 'sext_ln17_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (1.94ns)   --->   "%r_V_608 = mul i26 %sext_ln70_263, i26 296"   --->   Operation 1412 'mul' 'r_V_608' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%mult_V_743 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_608, i32 10, i32 25"   --->   Operation 1413 'partselect' 'mult_V_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (1.94ns)   --->   "%r_V_609 = mul i23 %sext_ln70_266, i23 8388555"   --->   Operation 1414 'mul' 'r_V_609' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%mult_V_744 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_609, i32 10, i32 22"   --->   Operation 1415 'partselect' 'mult_V_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln17_565 = sext i13 %mult_V_744" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1416 'sext' 'sext_ln17_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (1.94ns)   --->   "%r_V_610 = mul i25 %sext_ln70_262, i25 227"   --->   Operation 1417 'mul' 'r_V_610' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%mult_V_745 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_610, i32 10, i32 24"   --->   Operation 1418 'partselect' 'mult_V_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln818_120 = sext i15 %mult_V_745"   --->   Operation 1419 'sext' 'sext_ln818_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (1.94ns)   --->   "%r_V_611 = mul i23 %sext_ln70_266, i23 53"   --->   Operation 1420 'mul' 'r_V_611' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%mult_V_746 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_611, i32 10, i32 22"   --->   Operation 1421 'partselect' 'mult_V_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln17_566 = sext i13 %mult_V_746" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1422 'sext' 'sext_ln17_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (1.94ns)   --->   "%r_V_612 = mul i23 %sext_ln70_266, i23 37"   --->   Operation 1423 'mul' 'r_V_612' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%mult_V_747 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_612, i32 10, i32 22"   --->   Operation 1424 'partselect' 'mult_V_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln17_567 = sext i13 %mult_V_747" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1425 'sext' 'sext_ln17_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.80ns)   --->   "%r_V_613 = sub i20 %sext_ln1273_256, i20 %sext_ln1273_260"   --->   Operation 1426 'sub' 'r_V_613' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%mult_V_748 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_613, i32 10, i32 19"   --->   Operation 1427 'partselect' 'mult_V_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln17_568 = sext i10 %mult_V_748" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1428 'sext' 'sext_ln17_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln70_269 = sext i16 %p_read_160" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1429 'sext' 'sext_ln70_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.78ns)   --->   "%r_V_614 = sub i17 0, i17 %sext_ln70_269"   --->   Operation 1430 'sub' 'r_V_614' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%mult_V_749 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_614, i32 10, i32 16"   --->   Operation 1431 'partselect' 'mult_V_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln17_569 = sext i7 %mult_V_749" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1432 'sext' 'sext_ln17_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln17_570 = sext i7 %mult_V_749" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1433 'sext' 'sext_ln17_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln70_270 = sext i16 %p_read_159" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1434 'sext' 'sext_ln70_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln70_271 = sext i16 %p_read_159" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1435 'sext' 'sext_ln70_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln70_272 = sext i16 %p_read_159" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1436 'sext' 'sext_ln70_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i16 %p_read_159"   --->   Operation 1437 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln70_273 = sext i16 %p_read_159" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1438 'sext' 'sext_ln70_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (1.94ns)   --->   "%r_V_615 = mul i25 %sext_ln70_273, i25 33554258"   --->   Operation 1439 'mul' 'r_V_615' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%mult_V_750 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_615, i32 10, i32 24"   --->   Operation 1440 'partselect' 'mult_V_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln818_121 = sext i15 %mult_V_750"   --->   Operation 1441 'sext' 'sext_ln818_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (1.94ns)   --->   "%r_V_616 = mul i26 %sext_ln1270_9, i26 306"   --->   Operation 1442 'mul' 'r_V_616' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%mult_V_751 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_616, i32 10, i32 25"   --->   Operation 1443 'partselect' 'mult_V_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (1.94ns)   --->   "%mul_ln1270_53 = mul i26 %sext_ln1270_9, i26 67108255"   --->   Operation 1444 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%mult_V_752 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_53, i32 10, i32 25"   --->   Operation 1445 'partselect' 'mult_V_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%shl_ln1273_189 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_159, i2 0"   --->   Operation 1446 'bitconcatenate' 'shl_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln1273_261 = sext i18 %shl_ln1273_189"   --->   Operation 1447 'sext' 'sext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.79ns)   --->   "%r_V_617 = sub i19 %sext_ln1273_261, i19 %sext_ln70_272"   --->   Operation 1448 'sub' 'r_V_617' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%mult_V_753 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_617, i32 10, i32 18"   --->   Operation 1449 'partselect' 'mult_V_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln17_571 = sext i9 %mult_V_753" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1450 'sext' 'sext_ln17_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (1.94ns)   --->   "%r_V_618 = mul i25 %sext_ln70_273, i25 151"   --->   Operation 1451 'mul' 'r_V_618' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%mult_V_754 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_618, i32 10, i32 24"   --->   Operation 1452 'partselect' 'mult_V_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln818_122 = sext i15 %mult_V_754"   --->   Operation 1453 'sext' 'sext_ln818_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (1.94ns)   --->   "%r_V_619 = mul i24 %sext_ln70_271, i24 79"   --->   Operation 1454 'mul' 'r_V_619' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_755 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_619, i32 10, i32 23"   --->   Operation 1455 'partselect' 'mult_V_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln818_123 = sext i14 %mult_V_755"   --->   Operation 1456 'sext' 'sext_ln818_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%shl_ln1273_190 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_159, i7 0"   --->   Operation 1457 'bitconcatenate' 'shl_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln1273_262 = sext i23 %shl_ln1273_190"   --->   Operation 1458 'sext' 'sext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%shl_ln1273_191 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_159, i1 0"   --->   Operation 1459 'bitconcatenate' 'shl_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln1273_263 = sext i17 %shl_ln1273_191"   --->   Operation 1460 'sext' 'sext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.82ns)   --->   "%r_V_620 = sub i24 %sext_ln1273_263, i24 %sext_ln1273_262"   --->   Operation 1461 'sub' 'r_V_620' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%mult_V_756 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_620, i32 10, i32 23"   --->   Operation 1462 'partselect' 'mult_V_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln17_572 = sext i14 %mult_V_756" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1463 'sext' 'sext_ln17_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%mult_V_757 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_159, i32 4, i32 15"   --->   Operation 1464 'partselect' 'mult_V_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln17_573 = sext i12 %mult_V_757" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1465 'sext' 'sext_ln17_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (1.94ns)   --->   "%r_V_621 = mul i25 %sext_ln70_273, i25 33554290"   --->   Operation 1466 'mul' 'r_V_621' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%mult_V_758 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_621, i32 10, i32 24"   --->   Operation 1467 'partselect' 'mult_V_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln818_124 = sext i15 %mult_V_758"   --->   Operation 1468 'sext' 'sext_ln818_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (0.78ns)   --->   "%r_V_622 = sub i17 0, i17 %sext_ln70_270"   --->   Operation 1469 'sub' 'r_V_622' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%mult_V_759 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_622, i32 10, i32 16"   --->   Operation 1470 'partselect' 'mult_V_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln17_574 = sext i7 %mult_V_759" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1471 'sext' 'sext_ln17_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln17_575 = sext i7 %mult_V_759" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1472 'sext' 'sext_ln17_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%mult_V_760 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_159, i32 10, i32 15"   --->   Operation 1473 'partselect' 'mult_V_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln17_576 = sext i6 %mult_V_760" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1474 'sext' 'sext_ln17_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (1.94ns)   --->   "%r_V_623 = mul i26 %sext_ln1270_9, i26 67108577"   --->   Operation 1475 'mul' 'r_V_623' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%mult_V_761 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_623, i32 10, i32 25"   --->   Operation 1476 'partselect' 'mult_V_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (1.94ns)   --->   "%r_V_624 = mul i26 %sext_ln1270_9, i26 67108551"   --->   Operation 1477 'mul' 'r_V_624' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%mult_V_762 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_624, i32 10, i32 25"   --->   Operation 1478 'partselect' 'mult_V_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%mult_V_763 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_159, i32 9, i32 15"   --->   Operation 1479 'partselect' 'mult_V_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln17_577 = sext i7 %mult_V_763" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1480 'sext' 'sext_ln17_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln17_578 = sext i7 %mult_V_763" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1481 'sext' 'sext_ln17_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.79ns)   --->   "%r_V_625 = sub i19 0, i19 %sext_ln1273_261"   --->   Operation 1482 'sub' 'r_V_625' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1483 [1/1] (0.00ns)   --->   "%mult_V_764 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_625, i32 10, i32 18"   --->   Operation 1483 'partselect' 'mult_V_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln17_579 = sext i9 %mult_V_764" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1484 'sext' 'sext_ln17_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%mult_V_765 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_159, i32 8, i32 15"   --->   Operation 1485 'partselect' 'mult_V_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln17_580 = sext i8 %mult_V_765" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1486 'sext' 'sext_ln17_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.79ns)   --->   "%r_V_626 = sub i19 %sext_ln70_272, i19 %sext_ln1273_261"   --->   Operation 1487 'sub' 'r_V_626' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%mult_V_766 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_626, i32 10, i32 18"   --->   Operation 1488 'partselect' 'mult_V_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln17_581 = sext i9 %mult_V_766" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1489 'sext' 'sext_ln17_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.82ns)   --->   "%r_V_627 = sub i24 %sext_ln1273_262, i24 %sext_ln1273_263"   --->   Operation 1490 'sub' 'r_V_627' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%mult_V_767 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_627, i32 10, i32 23"   --->   Operation 1491 'partselect' 'mult_V_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln70_274 = sext i16 %p_read_158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1492 'sext' 'sext_ln70_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln70_275 = sext i16 %p_read_158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1493 'sext' 'sext_ln70_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln70_276 = sext i16 %p_read_158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1494 'sext' 'sext_ln70_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln70_277 = sext i16 %p_read_158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1495 'sext' 'sext_ln70_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i16 %p_read_158"   --->   Operation 1496 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln70_278 = sext i16 %p_read_158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1497 'sext' 'sext_ln70_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln70_279 = sext i16 %p_read_158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1498 'sext' 'sext_ln70_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln70_280 = sext i16 %p_read_158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1499 'sext' 'sext_ln70_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln70_281 = sext i16 %p_read_158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1500 'sext' 'sext_ln70_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (1.94ns)   --->   "%r_V_628 = mul i22 %sext_ln70_281, i22 27"   --->   Operation 1501 'mul' 'r_V_628' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%mult_V_768 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_628, i32 10, i32 21"   --->   Operation 1502 'partselect' 'mult_V_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln17_582 = sext i12 %mult_V_768" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1503 'sext' 'sext_ln17_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (1.94ns)   --->   "%r_V_629 = mul i25 %sext_ln70_280, i25 185"   --->   Operation 1504 'mul' 'r_V_629' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%mult_V_769 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_629, i32 10, i32 24"   --->   Operation 1505 'partselect' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%shl_ln1273_192 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_158, i1 0"   --->   Operation 1506 'bitconcatenate' 'shl_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln1273_264 = sext i17 %shl_ln1273_192"   --->   Operation 1507 'sext' 'sext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.79ns)   --->   "%r_V_630 = sub i18 0, i18 %sext_ln1273_264"   --->   Operation 1508 'sub' 'r_V_630' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%mult_V_770 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_630, i32 10, i32 17"   --->   Operation 1509 'partselect' 'mult_V_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln17_583 = sext i8 %mult_V_770" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1510 'sext' 'sext_ln17_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln17_584 = sext i8 %mult_V_770" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1511 'sext' 'sext_ln17_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.78ns)   --->   "%r_V_631 = sub i17 0, i17 %sext_ln70_279"   --->   Operation 1512 'sub' 'r_V_631' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%mult_V_771 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_631, i32 10, i32 16"   --->   Operation 1513 'partselect' 'mult_V_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln17_585 = sext i7 %mult_V_771" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1514 'sext' 'sext_ln17_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (1.94ns)   --->   "%r_V_632 = mul i21 %sext_ln70_278, i21 2097139"   --->   Operation 1515 'mul' 'r_V_632' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%mult_V_772 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_632, i32 10, i32 20"   --->   Operation 1516 'partselect' 'mult_V_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln17_586 = sext i11 %mult_V_772" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1517 'sext' 'sext_ln17_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (1.94ns)   --->   "%r_V_633 = mul i26 %sext_ln1270_10, i26 284"   --->   Operation 1518 'mul' 'r_V_633' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%mult_V_773 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_633, i32 10, i32 25"   --->   Operation 1519 'partselect' 'mult_V_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (1.94ns)   --->   "%mul_ln1270_54 = mul i26 %sext_ln1270_10, i26 67108024"   --->   Operation 1520 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%mult_V_774 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_54, i32 10, i32 25"   --->   Operation 1521 'partselect' 'mult_V_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (1.94ns)   --->   "%r_V_634 = mul i24 %sext_ln70_277, i24 121"   --->   Operation 1522 'mul' 'r_V_634' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%mult_V_775 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_634, i32 10, i32 23"   --->   Operation 1523 'partselect' 'mult_V_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln17_587 = sext i14 %mult_V_775" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1524 'sext' 'sext_ln17_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (1.94ns)   --->   "%r_V_635 = mul i23 %sext_ln70_276, i23 57"   --->   Operation 1525 'mul' 'r_V_635' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%mult_V_776 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_635, i32 10, i32 22"   --->   Operation 1526 'partselect' 'mult_V_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln17_588 = sext i13 %mult_V_776" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1527 'sext' 'sext_ln17_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%mult_V_777 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_158, i32 9, i32 15"   --->   Operation 1528 'partselect' 'mult_V_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln17_589 = sext i7 %mult_V_777" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1529 'sext' 'sext_ln17_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (1.94ns)   --->   "%r_V_636 = mul i25 %sext_ln70_280, i25 33554271"   --->   Operation 1530 'mul' 'r_V_636' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%mult_V_778 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_636, i32 10, i32 24"   --->   Operation 1531 'partselect' 'mult_V_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln818_127 = sext i15 %mult_V_778"   --->   Operation 1532 'sext' 'sext_ln818_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%shl_ln1273_193 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_158, i2 0"   --->   Operation 1533 'bitconcatenate' 'shl_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln1273_265 = sext i18 %shl_ln1273_193"   --->   Operation 1534 'sext' 'sext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.79ns)   --->   "%r_V_637 = sub i19 0, i19 %sext_ln1273_265"   --->   Operation 1535 'sub' 'r_V_637' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%mult_V_779 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_637, i32 10, i32 18"   --->   Operation 1536 'partselect' 'mult_V_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln17_590 = sext i9 %mult_V_779" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1537 'sext' 'sext_ln17_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.79ns)   --->   "%r_V_638 = sub i19 %sext_ln70_275, i19 %sext_ln1273_265"   --->   Operation 1538 'sub' 'r_V_638' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%mult_V_780 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_638, i32 10, i32 18"   --->   Operation 1539 'partselect' 'mult_V_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln17_591 = sext i9 %mult_V_780" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1540 'sext' 'sext_ln17_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (1.94ns)   --->   "%r_V_639 = mul i26 %sext_ln1270_10, i26 67108599"   --->   Operation 1541 'mul' 'r_V_639' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%mult_V_781 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_639, i32 10, i32 25"   --->   Operation 1542 'partselect' 'mult_V_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%shl_ln1273_262 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_158, i3 0"   --->   Operation 1543 'bitconcatenate' 'shl_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln1273_266 = sext i19 %shl_ln1273_262"   --->   Operation 1544 'sext' 'sext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.80ns)   --->   "%r_V_640 = sub i20 %sext_ln70_274, i20 %sext_ln1273_266"   --->   Operation 1545 'sub' 'r_V_640' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1546 [1/1] (0.00ns)   --->   "%mult_V_782 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_640, i32 10, i32 19"   --->   Operation 1546 'partselect' 'mult_V_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln17_592 = sext i10 %mult_V_782" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1547 'sext' 'sext_ln17_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.80ns)   --->   "%r_V_641 = sub i19 %r_V_637, i19 %sext_ln70_275"   --->   Operation 1548 'sub' 'r_V_641' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%mult_V_783 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_641, i32 10, i32 18"   --->   Operation 1549 'partselect' 'mult_V_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln17_593 = sext i9 %mult_V_783" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1550 'sext' 'sext_ln17_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln70_282 = sext i16 %p_read_157" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1551 'sext' 'sext_ln70_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln70_283 = sext i16 %p_read_157" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1552 'sext' 'sext_ln70_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln70_284 = sext i16 %p_read_157" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1553 'sext' 'sext_ln70_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln70_285 = sext i16 %p_read_157" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1554 'sext' 'sext_ln70_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln70_286 = sext i16 %p_read_157" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1555 'sext' 'sext_ln70_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%shl_ln1273_194 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_157, i2 0"   --->   Operation 1556 'bitconcatenate' 'shl_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln1273_267 = sext i18 %shl_ln1273_194"   --->   Operation 1557 'sext' 'sext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (0.79ns)   --->   "%r_V_651 = sub i19 0, i19 %sext_ln1273_267"   --->   Operation 1558 'sub' 'r_V_651' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.80ns)   --->   "%r_V_642 = sub i19 %r_V_651, i19 %sext_ln70_286"   --->   Operation 1559 'sub' 'r_V_642' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%mult_V_784 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_642, i32 10, i32 18"   --->   Operation 1560 'partselect' 'mult_V_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln17_594 = sext i9 %mult_V_784" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1561 'sext' 'sext_ln17_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln17_595 = sext i9 %mult_V_784" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1562 'sext' 'sext_ln17_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%mult_V_785 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_157, i32 10, i32 15"   --->   Operation 1563 'partselect' 'mult_V_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln17_596 = sext i6 %mult_V_785" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1564 'sext' 'sext_ln17_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln17_597 = sext i6 %mult_V_785" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1565 'sext' 'sext_ln17_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.79ns)   --->   "%r_V_643 = sub i19 %sext_ln70_286, i19 %sext_ln1273_267"   --->   Operation 1566 'sub' 'r_V_643' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%mult_V_786 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_643, i32 10, i32 18"   --->   Operation 1567 'partselect' 'mult_V_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln17_598 = sext i9 %mult_V_786" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1568 'sext' 'sext_ln17_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%shl_ln1273_195 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_157, i1 0"   --->   Operation 1569 'bitconcatenate' 'shl_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln1273_268 = sext i17 %shl_ln1273_195"   --->   Operation 1570 'sext' 'sext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1273_269 = sext i17 %shl_ln1273_195"   --->   Operation 1571 'sext' 'sext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.79ns)   --->   "%r_V_644 = sub i18 0, i18 %sext_ln1273_269"   --->   Operation 1572 'sub' 'r_V_644' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%mult_V_787 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_644, i32 10, i32 17"   --->   Operation 1573 'partselect' 'mult_V_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln17_599 = sext i8 %mult_V_787" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1574 'sext' 'sext_ln17_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.78ns)   --->   "%r_V_645 = sub i17 0, i17 %sext_ln70_285"   --->   Operation 1575 'sub' 'r_V_645' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%mult_V_788 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_645, i32 10, i32 16"   --->   Operation 1576 'partselect' 'mult_V_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln17_600 = sext i7 %mult_V_788" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1577 'sext' 'sext_ln17_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln17_601 = sext i7 %mult_V_788" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1578 'sext' 'sext_ln17_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%mult_V_789 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_157, i32 9, i32 15"   --->   Operation 1579 'partselect' 'mult_V_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln17_602 = sext i7 %mult_V_789" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1580 'sext' 'sext_ln17_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (1.94ns)   --->   "%mul_ln1270_55 = mul i26 %sext_ln70_282, i26 67108299"   --->   Operation 1581 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%mult_V_790 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_55, i32 10, i32 25"   --->   Operation 1582 'partselect' 'mult_V_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%shl_ln1273_196 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_157, i4 0"   --->   Operation 1583 'bitconcatenate' 'shl_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln1273_270 = sext i20 %shl_ln1273_196"   --->   Operation 1584 'sext' 'sext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_245 = sub i21 0, i21 %sext_ln1273_270"   --->   Operation 1585 'sub' 'sub_ln1273_245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1586 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_646 = sub i21 %sub_ln1273_245, i21 %sext_ln70_284"   --->   Operation 1586 'sub' 'r_V_646' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1587 [1/1] (0.00ns)   --->   "%mult_V_791 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_646, i32 10, i32 20"   --->   Operation 1587 'partselect' 'mult_V_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln17_603 = sext i11 %mult_V_791" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1588 'sext' 'sext_ln17_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (1.94ns)   --->   "%r_V_647 = mul i25 %sext_ln70_283, i25 33554269"   --->   Operation 1589 'mul' 'r_V_647' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%mult_V_792 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_647, i32 10, i32 24"   --->   Operation 1590 'partselect' 'mult_V_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln818_128 = sext i15 %mult_V_792"   --->   Operation 1591 'sext' 'sext_ln818_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (1.94ns)   --->   "%r_V_648 = mul i26 %sext_ln70_282, i26 372"   --->   Operation 1592 'mul' 'r_V_648' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%mult_V_793 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_648, i32 10, i32 25"   --->   Operation 1593 'partselect' 'mult_V_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (1.94ns)   --->   "%r_V_649 = mul i25 %sext_ln70_283, i25 33554295"   --->   Operation 1594 'mul' 'r_V_649' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%mult_V_794 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_649, i32 10, i32 24"   --->   Operation 1595 'partselect' 'mult_V_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln818_129 = sext i15 %mult_V_794"   --->   Operation 1596 'sext' 'sext_ln818_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_V_795 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_157, i32 8, i32 15"   --->   Operation 1597 'partselect' 'mult_V_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln17_604 = sext i8 %mult_V_795" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1598 'sext' 'sext_ln17_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%shl_ln1273_197 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_157, i3 0"   --->   Operation 1599 'bitconcatenate' 'shl_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln1273_271 = sext i19 %shl_ln1273_197"   --->   Operation 1600 'sext' 'sext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.80ns)   --->   "%r_V_650 = add i20 %sext_ln1273_271, i20 %sext_ln1273_268"   --->   Operation 1601 'add' 'r_V_650' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%mult_V_796 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_650, i32 10, i32 19"   --->   Operation 1602 'partselect' 'mult_V_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln17_605 = sext i10 %mult_V_796" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1603 'sext' 'sext_ln17_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%mult_V_797 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_651, i32 10, i32 18"   --->   Operation 1604 'partselect' 'mult_V_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln17_606 = sext i9 %mult_V_797" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1605 'sext' 'sext_ln17_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln17_607 = sext i9 %mult_V_797" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1606 'sext' 'sext_ln17_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (0.79ns)   --->   "%r_V_652 = add i19 %sext_ln1273_267, i19 %sext_ln70_286"   --->   Operation 1607 'add' 'r_V_652' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%mult_V_798 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_652, i32 10, i32 18"   --->   Operation 1608 'partselect' 'mult_V_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln17_608 = sext i9 %mult_V_798" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1609 'sext' 'sext_ln17_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln70_287 = sext i16 %p_read_156" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1610 'sext' 'sext_ln70_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln70_288 = sext i16 %p_read_156" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1611 'sext' 'sext_ln70_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln70_289 = sext i16 %p_read_156" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1612 'sext' 'sext_ln70_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln70_290 = sext i16 %p_read_156" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1613 'sext' 'sext_ln70_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln70_291 = sext i16 %p_read_156" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1614 'sext' 'sext_ln70_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln70_292 = sext i16 %p_read_156" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1615 'sext' 'sext_ln70_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%shl_ln1273_198 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_156, i8 0"   --->   Operation 1616 'bitconcatenate' 'shl_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1273_272 = sext i24 %shl_ln1273_198"   --->   Operation 1617 'sext' 'sext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%shl_ln1273_199 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_156, i5 0"   --->   Operation 1618 'bitconcatenate' 'shl_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln1273_273 = sext i21 %shl_ln1273_199"   --->   Operation 1619 'sext' 'sext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.83ns)   --->   "%r_V_653 = add i25 %sext_ln1273_272, i25 %sext_ln1273_273"   --->   Operation 1620 'add' 'r_V_653' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%mult_V_799 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_653, i32 10, i32 24"   --->   Operation 1621 'partselect' 'mult_V_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln818_130 = sext i15 %mult_V_799"   --->   Operation 1622 'sext' 'sext_ln818_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%mult_V_800 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_156, i32 10, i32 15"   --->   Operation 1623 'partselect' 'mult_V_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln17_609 = sext i6 %mult_V_800" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1624 'sext' 'sext_ln17_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%shl_ln1273_200 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_156, i6 0"   --->   Operation 1625 'bitconcatenate' 'shl_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln1273_274 = sext i22 %shl_ln1273_200"   --->   Operation 1626 'sext' 'sext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%shl_ln1273_201 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_156, i1 0"   --->   Operation 1627 'bitconcatenate' 'shl_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln1273_275 = sext i17 %shl_ln1273_201"   --->   Operation 1628 'sext' 'sext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln1273_276 = sext i17 %shl_ln1273_201"   --->   Operation 1629 'sext' 'sext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln1273_277 = sext i17 %shl_ln1273_201"   --->   Operation 1630 'sext' 'sext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.82ns)   --->   "%r_V_654 = add i23 %sext_ln1273_274, i23 %sext_ln1273_277"   --->   Operation 1631 'add' 'r_V_654' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_654, i32 10, i32 22"   --->   Operation 1632 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln17_610 = sext i13 %mult_V_801" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1633 'sext' 'sext_ln17_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (1.94ns)   --->   "%r_V_655 = mul i24 %sext_ln70_292, i24 77"   --->   Operation 1634 'mul' 'r_V_655' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%mult_V_802 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_655, i32 10, i32 23"   --->   Operation 1635 'partselect' 'mult_V_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln17_611 = sext i14 %mult_V_802" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1636 'sext' 'sext_ln17_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.78ns)   --->   "%r_V_656 = sub i17 0, i17 %sext_ln70_291"   --->   Operation 1637 'sub' 'r_V_656' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%mult_V_803 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_656, i32 10, i32 16"   --->   Operation 1638 'partselect' 'mult_V_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln17_612 = sext i7 %mult_V_803" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1639 'sext' 'sext_ln17_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln17_613 = sext i7 %mult_V_803" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1640 'sext' 'sext_ln17_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.83ns)   --->   "%r_V_657 = sub i25 %sext_ln1273_276, i25 %sext_ln1273_272"   --->   Operation 1641 'sub' 'r_V_657' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%mult_V_804 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_657, i32 10, i32 24"   --->   Operation 1642 'partselect' 'mult_V_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln818_131 = sext i15 %mult_V_804"   --->   Operation 1643 'sext' 'sext_ln818_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (1.94ns)   --->   "%mul_ln1270_56 = mul i26 %sext_ln70_288, i26 67108277"   --->   Operation 1644 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%mult_V_805 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_56, i32 10, i32 25"   --->   Operation 1645 'partselect' 'mult_V_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%shl_ln1273_202 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_156, i2 0"   --->   Operation 1646 'bitconcatenate' 'shl_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln1273_278 = sext i18 %shl_ln1273_202"   --->   Operation 1647 'sext' 'sext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.79ns)   --->   "%r_V_658 = sub i19 0, i19 %sext_ln1273_278"   --->   Operation 1648 'sub' 'r_V_658' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%mult_V_806 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_658, i32 10, i32 18"   --->   Operation 1649 'partselect' 'mult_V_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln17_614 = sext i9 %mult_V_806" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1650 'sext' 'sext_ln17_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.79ns)   --->   "%r_V_659 = sub i19 %sext_ln70_290, i19 %sext_ln1273_278"   --->   Operation 1651 'sub' 'r_V_659' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%mult_V_807 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_659, i32 10, i32 18"   --->   Operation 1652 'partselect' 'mult_V_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln17_615 = sext i9 %mult_V_807" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1653 'sext' 'sext_ln17_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%mult_V_808 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_156, i32 8, i32 15"   --->   Operation 1654 'partselect' 'mult_V_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln17_616 = sext i8 %mult_V_808" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1655 'sext' 'sext_ln17_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (1.94ns)   --->   "%r_V_660 = mul i23 %sext_ln70_289, i23 45"   --->   Operation 1656 'mul' 'r_V_660' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%mult_V_809 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_660, i32 10, i32 22"   --->   Operation 1657 'partselect' 'mult_V_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln17_617 = sext i13 %mult_V_809" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1658 'sext' 'sext_ln17_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (1.94ns)   --->   "%r_V_661 = mul i26 %sext_ln70_288, i26 265"   --->   Operation 1659 'mul' 'r_V_661' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%mult_V_810 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_661, i32 10, i32 25"   --->   Operation 1660 'partselect' 'mult_V_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.80ns)   --->   "%r_V_662 = sub i19 %r_V_658, i19 %sext_ln70_290"   --->   Operation 1661 'sub' 'r_V_662' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%mult_V_811 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_662, i32 10, i32 18"   --->   Operation 1662 'partselect' 'mult_V_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln17_618 = sext i9 %mult_V_811" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1663 'sext' 'sext_ln17_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln17_619 = sext i9 %mult_V_811" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1664 'sext' 'sext_ln17_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (1.94ns)   --->   "%r_V_663 = mul i25 %sext_ln70_287, i25 159"   --->   Operation 1665 'mul' 'r_V_663' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%mult_V_812 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_663, i32 10, i32 24"   --->   Operation 1666 'partselect' 'mult_V_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln818_132 = sext i15 %mult_V_812"   --->   Operation 1667 'sext' 'sext_ln818_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%shl_ln1273_203 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_156, i3 0"   --->   Operation 1668 'bitconcatenate' 'shl_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln1273_279 = sext i19 %shl_ln1273_203"   --->   Operation 1669 'sext' 'sext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.80ns)   --->   "%r_V_664 = sub i20 %sext_ln1273_279, i20 %sext_ln1273_275"   --->   Operation 1670 'sub' 'r_V_664' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%mult_V_813 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_664, i32 10, i32 19"   --->   Operation 1671 'partselect' 'mult_V_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln17_620 = sext i10 %mult_V_813" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1672 'sext' 'sext_ln17_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (1.94ns)   --->   "%r_V_665 = mul i24 %sext_ln70_292, i24 16777103"   --->   Operation 1673 'mul' 'r_V_665' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%mult_V_814 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_665, i32 10, i32 23"   --->   Operation 1674 'partselect' 'mult_V_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln17_621 = sext i14 %mult_V_814" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1675 'sext' 'sext_ln17_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (1.94ns)   --->   "%r_V_666 = mul i26 %sext_ln70_288, i26 67108561"   --->   Operation 1676 'mul' 'r_V_666' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%mult_V_815 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_666, i32 10, i32 25"   --->   Operation 1677 'partselect' 'mult_V_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln70_293 = sext i16 %p_read3094" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1678 'sext' 'sext_ln70_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln70_294 = sext i16 %p_read3094" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1679 'sext' 'sext_ln70_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln70_295 = sext i16 %p_read3094" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1680 'sext' 'sext_ln70_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln70_296 = sext i16 %p_read3094" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1681 'sext' 'sext_ln70_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln70_297 = sext i16 %p_read3094" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1682 'sext' 'sext_ln70_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln70_298 = sext i16 %p_read3094" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1683 'sext' 'sext_ln70_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%shl_ln1273_204 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read3094, i6 0"   --->   Operation 1684 'bitconcatenate' 'shl_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln1273_280 = sext i22 %shl_ln1273_204"   --->   Operation 1685 'sext' 'sext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%shl_ln1273_205 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read3094, i1 0"   --->   Operation 1686 'bitconcatenate' 'shl_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln1273_281 = sext i17 %shl_ln1273_205"   --->   Operation 1687 'sext' 'sext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln1273_282 = sext i17 %shl_ln1273_205"   --->   Operation 1688 'sext' 'sext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.82ns)   --->   "%r_V_667 = add i23 %sext_ln1273_280, i23 %sext_ln1273_282"   --->   Operation 1689 'add' 'r_V_667' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%mult_V_816 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_667, i32 10, i32 22"   --->   Operation 1690 'partselect' 'mult_V_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln17_622 = sext i13 %mult_V_816" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1691 'sext' 'sext_ln17_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%mult_V_817 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read3094, i32 10, i32 15"   --->   Operation 1692 'partselect' 'mult_V_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln17_623 = sext i6 %mult_V_817" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1693 'sext' 'sext_ln17_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (1.94ns)   --->   "%r_V_668 = mul i25 %sext_ln70_297, i25 220"   --->   Operation 1694 'mul' 'r_V_668' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%mult_V_818 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_668, i32 10, i32 24"   --->   Operation 1695 'partselect' 'mult_V_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln818_133 = sext i15 %mult_V_818"   --->   Operation 1696 'sext' 'sext_ln818_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%shl_ln1273_266 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read3094, i2 0"   --->   Operation 1697 'bitconcatenate' 'shl_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln1273_283 = sext i18 %shl_ln1273_266"   --->   Operation 1698 'sext' 'sext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.79ns)   --->   "%r_V_669 = sub i19 %sext_ln70_296, i19 %sext_ln1273_283"   --->   Operation 1699 'sub' 'r_V_669' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%mult_V_819 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_669, i32 10, i32 18"   --->   Operation 1700 'partselect' 'mult_V_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln17_624 = sext i9 %mult_V_819" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1701 'sext' 'sext_ln17_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.78ns)   --->   "%r_V_670 = sub i17 0, i17 %sext_ln70_298"   --->   Operation 1702 'sub' 'r_V_670' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%mult_V_820 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_670, i32 10, i32 16"   --->   Operation 1703 'partselect' 'mult_V_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln17_625 = sext i7 %mult_V_820" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1704 'sext' 'sext_ln17_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln17_626 = sext i7 %mult_V_820" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1705 'sext' 'sext_ln17_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%shl_ln1273_206 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read3094, i4 0"   --->   Operation 1706 'bitconcatenate' 'shl_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1273_284 = sext i20 %shl_ln1273_206"   --->   Operation 1707 'sext' 'sext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln1273_285 = sext i18 %shl_ln1273_266"   --->   Operation 1708 'sext' 'sext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.80ns)   --->   "%r_V_671 = sub i21 %sext_ln1273_284, i21 %sext_ln1273_285"   --->   Operation 1709 'sub' 'r_V_671' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%mult_V_821 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_671, i32 10, i32 20"   --->   Operation 1710 'partselect' 'mult_V_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln17_627 = sext i11 %mult_V_821" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1711 'sext' 'sext_ln17_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.79ns)   --->   "%r_V_672 = sub i19 0, i19 %sext_ln1273_283"   --->   Operation 1712 'sub' 'r_V_672' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%mult_V_822 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_672, i32 10, i32 18"   --->   Operation 1713 'partselect' 'mult_V_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln17_628 = sext i9 %mult_V_822" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1714 'sext' 'sext_ln17_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (1.94ns)   --->   "%r_V_673 = mul i25 %sext_ln70_297, i25 33554235"   --->   Operation 1715 'mul' 'r_V_673' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%mult_V_823 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_673, i32 10, i32 24"   --->   Operation 1716 'partselect' 'mult_V_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln818_134 = sext i15 %mult_V_823"   --->   Operation 1717 'sext' 'sext_ln818_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (1.94ns)   --->   "%r_V_674 = mul i24 %sext_ln70_294, i24 16777094"   --->   Operation 1718 'mul' 'r_V_674' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%mult_V_824 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_674, i32 10, i32 23"   --->   Operation 1719 'partselect' 'mult_V_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln818_135 = sext i14 %mult_V_824"   --->   Operation 1720 'sext' 'sext_ln818_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%shl_ln1273_309 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read3094, i3 0"   --->   Operation 1721 'bitconcatenate' 'shl_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln1273_286 = sext i19 %shl_ln1273_309"   --->   Operation 1722 'sext' 'sext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.80ns)   --->   "%r_V_675 = sub i20 %sext_ln70_295, i20 %sext_ln1273_286"   --->   Operation 1723 'sub' 'r_V_675' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%mult_V_825 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_675, i32 10, i32 19"   --->   Operation 1724 'partselect' 'mult_V_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln17_629 = sext i10 %mult_V_825" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1725 'sext' 'sext_ln17_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.80ns)   --->   "%r_V_676 = sub i21 %sext_ln1273_281, i21 %sext_ln1273_284"   --->   Operation 1726 'sub' 'r_V_676' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%mult_V_826 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_676, i32 10, i32 20"   --->   Operation 1727 'partselect' 'mult_V_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln17_630 = sext i11 %mult_V_826" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1728 'sext' 'sext_ln17_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (1.94ns)   --->   "%r_V_677 = mul i25 %sext_ln70_297, i25 167"   --->   Operation 1729 'mul' 'r_V_677' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%mult_V_827 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_677, i32 10, i32 24"   --->   Operation 1730 'partselect' 'mult_V_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln818_136 = sext i15 %mult_V_827"   --->   Operation 1731 'sext' 'sext_ln818_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (1.94ns)   --->   "%r_V_678 = mul i24 %sext_ln70_294, i24 84"   --->   Operation 1732 'mul' 'r_V_678' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%mult_V_828 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_678, i32 10, i32 23"   --->   Operation 1733 'partselect' 'mult_V_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln17_631 = sext i14 %mult_V_828" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1734 'sext' 'sext_ln17_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (1.94ns)   --->   "%r_V_679 = mul i24 %sext_ln70_294, i24 16777129"   --->   Operation 1735 'mul' 'r_V_679' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%mult_V_829 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_679, i32 10, i32 23"   --->   Operation 1736 'partselect' 'mult_V_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln818_137 = sext i14 %mult_V_829"   --->   Operation 1737 'sext' 'sext_ln818_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (1.94ns)   --->   "%r_V_680 = mul i25 %sext_ln70_297, i25 33554259"   --->   Operation 1738 'mul' 'r_V_680' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%mult_V_830 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_680, i32 10, i32 24"   --->   Operation 1739 'partselect' 'mult_V_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln818_138 = sext i15 %mult_V_830"   --->   Operation 1740 'sext' 'sext_ln818_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (1.94ns)   --->   "%r_V_681 = mul i25 %sext_ln70_297, i25 217"   --->   Operation 1741 'mul' 'r_V_681' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_681, i32 10, i32 24"   --->   Operation 1742 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln818_139 = sext i15 %mult_V_831"   --->   Operation 1743 'sext' 'sext_ln818_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (1.94ns)   --->   "%r_V_682 = mul i23 %sext_ln70_293, i23 38"   --->   Operation 1744 'mul' 'r_V_682' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%mult_V_832 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_682, i32 10, i32 22"   --->   Operation 1745 'partselect' 'mult_V_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln17_632 = sext i13 %mult_V_832" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1746 'sext' 'sext_ln17_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (1.94ns)   --->   "%r_V_683 = mul i25 %sext_ln70_297, i25 33554256"   --->   Operation 1747 'mul' 'r_V_683' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%mult_V_833 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_683, i32 10, i32 24"   --->   Operation 1748 'partselect' 'mult_V_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln818_140 = sext i15 %mult_V_833"   --->   Operation 1749 'sext' 'sext_ln818_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (1.94ns)   --->   "%r_V_684 = mul i24 %sext_ln70_294, i24 115"   --->   Operation 1750 'mul' 'r_V_684' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%mult_V_834 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_684, i32 10, i32 23"   --->   Operation 1751 'partselect' 'mult_V_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln17_633 = sext i14 %mult_V_834" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1752 'sext' 'sext_ln17_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (1.94ns)   --->   "%r_V_685 = mul i25 %sext_ln70_297, i25 33554285"   --->   Operation 1753 'mul' 'r_V_685' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%mult_V_835 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_685, i32 10, i32 24"   --->   Operation 1754 'partselect' 'mult_V_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln818_141 = sext i15 %mult_V_835"   --->   Operation 1755 'sext' 'sext_ln818_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln70_299 = sext i16 %p_read_155" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1756 'sext' 'sext_ln70_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln70_300 = sext i16 %p_read_155" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1757 'sext' 'sext_ln70_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln70_301 = sext i16 %p_read_155" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1758 'sext' 'sext_ln70_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln70_302 = sext i16 %p_read_155" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1759 'sext' 'sext_ln70_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%sext_ln70_303 = sext i16 %p_read_155" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1760 'sext' 'sext_ln70_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln70_304 = sext i16 %p_read_155" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1761 'sext' 'sext_ln70_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln70_305 = sext i16 %p_read_155" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1762 'sext' 'sext_ln70_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (1.94ns)   --->   "%r_V_686 = mul i25 %sext_ln70_305, i25 239"   --->   Operation 1763 'mul' 'r_V_686' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%mult_V_836 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_686, i32 10, i32 24"   --->   Operation 1764 'partselect' 'mult_V_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln818_142 = sext i15 %mult_V_836"   --->   Operation 1765 'sext' 'sext_ln818_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%mult_V_837 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_155, i32 8, i32 15"   --->   Operation 1766 'partselect' 'mult_V_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln17_634 = sext i8 %mult_V_837" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1767 'sext' 'sext_ln17_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (1.94ns)   --->   "%r_V_687 = mul i24 %sext_ln70_304, i24 16777124"   --->   Operation 1768 'mul' 'r_V_687' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%mult_V_838 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_687, i32 10, i32 23"   --->   Operation 1769 'partselect' 'mult_V_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln17_635 = sext i14 %mult_V_838" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1770 'sext' 'sext_ln17_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (1.94ns)   --->   "%r_V_688 = mul i21 %sext_ln70_303, i21 2097141"   --->   Operation 1771 'mul' 'r_V_688' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%mult_V_839 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_688, i32 10, i32 20"   --->   Operation 1772 'partselect' 'mult_V_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln17_636 = sext i11 %mult_V_839" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1773 'sext' 'sext_ln17_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (1.94ns)   --->   "%r_V_689 = mul i24 %sext_ln70_304, i24 89"   --->   Operation 1774 'mul' 'r_V_689' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%mult_V_840 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_689, i32 10, i32 23"   --->   Operation 1775 'partselect' 'mult_V_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.78ns)   --->   "%r_V_690 = sub i17 0, i17 %sext_ln70_302"   --->   Operation 1776 'sub' 'r_V_690' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%mult_V_841 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_690, i32 10, i32 16"   --->   Operation 1777 'partselect' 'mult_V_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln17_637 = sext i7 %mult_V_841" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1778 'sext' 'sext_ln17_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%shl_ln1273_208 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_155, i2 0"   --->   Operation 1779 'bitconcatenate' 'shl_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln1273_287 = sext i18 %shl_ln1273_208"   --->   Operation 1780 'sext' 'sext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.79ns)   --->   "%r_V_691 = sub i19 %sext_ln1273_287, i19 %sext_ln70_301"   --->   Operation 1781 'sub' 'r_V_691' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%mult_V_842 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_691, i32 10, i32 18"   --->   Operation 1782 'partselect' 'mult_V_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln17_638 = sext i9 %mult_V_842" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1783 'sext' 'sext_ln17_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%mult_V_843 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_155, i32 10, i32 15"   --->   Operation 1784 'partselect' 'mult_V_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln17_639 = sext i6 %mult_V_843" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1785 'sext' 'sext_ln17_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%shl_ln1273_209 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_155, i3 0"   --->   Operation 1786 'bitconcatenate' 'shl_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln1273_288 = sext i19 %shl_ln1273_209"   --->   Operation 1787 'sext' 'sext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%shl_ln1273_210 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_155, i1 0"   --->   Operation 1788 'bitconcatenate' 'shl_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln1273_289 = sext i17 %shl_ln1273_210"   --->   Operation 1789 'sext' 'sext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.80ns)   --->   "%r_V_692 = sub i20 %sext_ln1273_288, i20 %sext_ln1273_289"   --->   Operation 1790 'sub' 'r_V_692' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%mult_V_844 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_692, i32 10, i32 19"   --->   Operation 1791 'partselect' 'mult_V_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln17_640 = sext i10 %mult_V_844" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1792 'sext' 'sext_ln17_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%mult_V_845 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_155, i32 9, i32 15"   --->   Operation 1793 'partselect' 'mult_V_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln17_641 = sext i7 %mult_V_845" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1794 'sext' 'sext_ln17_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.79ns)   --->   "%r_V_693 = add i19 %sext_ln1273_287, i19 %sext_ln70_301"   --->   Operation 1795 'add' 'r_V_693' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%mult_V_846 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_693, i32 10, i32 18"   --->   Operation 1796 'partselect' 'mult_V_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln17_642 = sext i9 %mult_V_846" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1797 'sext' 'sext_ln17_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (1.94ns)   --->   "%r_V_694 = mul i26 %sext_ln70_300, i26 360"   --->   Operation 1798 'mul' 'r_V_694' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%mult_V_847 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_694, i32 10, i32 25"   --->   Operation 1799 'partselect' 'mult_V_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (1.94ns)   --->   "%r_V_695 = mul i23 %sext_ln70_299, i23 8388550"   --->   Operation 1800 'mul' 'r_V_695' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%mult_V_848 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_695, i32 10, i32 22"   --->   Operation 1801 'partselect' 'mult_V_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln17_643 = sext i13 %mult_V_848" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1802 'sext' 'sext_ln17_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.80ns)   --->   "%r_V_696 = sub i20 0, i20 %sext_ln1273_288"   --->   Operation 1803 'sub' 'r_V_696' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%mult_V_849 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_696, i32 10, i32 19"   --->   Operation 1804 'partselect' 'mult_V_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln17_644 = sext i10 %mult_V_849" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1805 'sext' 'sext_ln17_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln70_306 = sext i16 %p_read_154" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1806 'sext' 'sext_ln70_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln70_307 = sext i16 %p_read_154" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1807 'sext' 'sext_ln70_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln70_308 = sext i16 %p_read_154" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1808 'sext' 'sext_ln70_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln70_309 = sext i16 %p_read_154" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1809 'sext' 'sext_ln70_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln70_310 = sext i16 %p_read_154" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1810 'sext' 'sext_ln70_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln70_311 = sext i16 %p_read_154" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1811 'sext' 'sext_ln70_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (1.94ns)   --->   "%r_V_697 = mul i25 %sext_ln70_311, i25 33554237"   --->   Operation 1812 'mul' 'r_V_697' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%mult_V_850 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_697, i32 10, i32 24"   --->   Operation 1813 'partselect' 'mult_V_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln818_144 = sext i15 %mult_V_850"   --->   Operation 1814 'sext' 'sext_ln818_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.78ns)   --->   "%r_V_698 = sub i17 0, i17 %sext_ln70_310"   --->   Operation 1815 'sub' 'r_V_698' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%mult_V_851 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_698, i32 10, i32 16"   --->   Operation 1816 'partselect' 'mult_V_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln17_645 = sext i7 %mult_V_851" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1817 'sext' 'sext_ln17_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln17_646 = sext i7 %mult_V_851" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1818 'sext' 'sext_ln17_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (1.94ns)   --->   "%r_V_699 = mul i25 %sext_ln70_311, i25 182"   --->   Operation 1819 'mul' 'r_V_699' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%mult_V_852 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_699, i32 10, i32 24"   --->   Operation 1820 'partselect' 'mult_V_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln818_145 = sext i15 %mult_V_852"   --->   Operation 1821 'sext' 'sext_ln818_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (1.94ns)   --->   "%r_V_700 = mul i25 %sext_ln70_311, i25 154"   --->   Operation 1822 'mul' 'r_V_700' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%mult_V_853 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_700, i32 10, i32 24"   --->   Operation 1823 'partselect' 'mult_V_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln818_146 = sext i15 %mult_V_853"   --->   Operation 1824 'sext' 'sext_ln818_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (1.94ns)   --->   "%r_V_701 = mul i23 %sext_ln70_309, i23 8388571"   --->   Operation 1825 'mul' 'r_V_701' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%mult_V_854 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_701, i32 10, i32 22"   --->   Operation 1826 'partselect' 'mult_V_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln17_647 = sext i13 %mult_V_854" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1827 'sext' 'sext_ln17_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (1.94ns)   --->   "%r_V_702 = mul i24 %sext_ln70_308, i24 92"   --->   Operation 1828 'mul' 'r_V_702' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%mult_V_855 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_702, i32 10, i32 23"   --->   Operation 1829 'partselect' 'mult_V_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln17_648 = sext i14 %mult_V_855" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1830 'sext' 'sext_ln17_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (1.94ns)   --->   "%r_V_703 = mul i26 %sext_ln70_307, i26 307"   --->   Operation 1831 'mul' 'r_V_703' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%mult_V_856 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_703, i32 10, i32 25"   --->   Operation 1832 'partselect' 'mult_V_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%mult_V_857 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_154, i32 9, i32 15"   --->   Operation 1833 'partselect' 'mult_V_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln17_649 = sext i7 %mult_V_857" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1834 'sext' 'sext_ln17_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln17_650 = sext i7 %mult_V_857" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1835 'sext' 'sext_ln17_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (1.94ns)   --->   "%r_V_704 = mul i25 %sext_ln70_311, i25 33554270"   --->   Operation 1836 'mul' 'r_V_704' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%mult_V_858 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_704, i32 10, i32 24"   --->   Operation 1837 'partselect' 'mult_V_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln818_147 = sext i15 %mult_V_858"   --->   Operation 1838 'sext' 'sext_ln818_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%shl_ln1273_211 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_154, i1 0"   --->   Operation 1839 'bitconcatenate' 'shl_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln1273_290 = sext i17 %shl_ln1273_211"   --->   Operation 1840 'sext' 'sext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln1273_291 = sext i17 %shl_ln1273_211"   --->   Operation 1841 'sext' 'sext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.79ns)   --->   "%r_V_705 = sub i18 0, i18 %sext_ln1273_291"   --->   Operation 1842 'sub' 'r_V_705' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%mult_V_859 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_705, i32 10, i32 17"   --->   Operation 1843 'partselect' 'mult_V_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln17_651 = sext i8 %mult_V_859" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1844 'sext' 'sext_ln17_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%shl_ln1273_212 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_154, i5 0"   --->   Operation 1845 'bitconcatenate' 'shl_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln1273_292 = sext i21 %shl_ln1273_212"   --->   Operation 1846 'sext' 'sext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.81ns)   --->   "%r_V_706 = add i22 %sext_ln1273_292, i22 %sext_ln1273_290"   --->   Operation 1847 'add' 'r_V_706' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%mult_V_860 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_706, i32 10, i32 21"   --->   Operation 1848 'partselect' 'mult_V_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln17_652 = sext i12 %mult_V_860" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1849 'sext' 'sext_ln17_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (1.94ns)   --->   "%r_V_707 = mul i26 %sext_ln70_307, i26 286"   --->   Operation 1850 'mul' 'r_V_707' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%mult_V_861 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_707, i32 10, i32 25"   --->   Operation 1851 'partselect' 'mult_V_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%shl_ln1273_213 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_154, i2 0"   --->   Operation 1852 'bitconcatenate' 'shl_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln1273_293 = sext i18 %shl_ln1273_213"   --->   Operation 1853 'sext' 'sext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.79ns)   --->   "%r_V_708 = sub i19 0, i19 %sext_ln1273_293"   --->   Operation 1854 'sub' 'r_V_708' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_862 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_708, i32 10, i32 18"   --->   Operation 1855 'partselect' 'mult_V_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln17_653 = sext i9 %mult_V_862" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1856 'sext' 'sext_ln17_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%mult_V_863 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_154, i32 3, i32 15"   --->   Operation 1857 'partselect' 'mult_V_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln17_654 = sext i13 %mult_V_863" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1858 'sext' 'sext_ln17_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (1.94ns)   --->   "%r_V_709 = mul i24 %sext_ln70_308, i24 82"   --->   Operation 1859 'mul' 'r_V_709' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%mult_V_864 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_709, i32 10, i32 23"   --->   Operation 1860 'partselect' 'mult_V_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln17_655 = sext i14 %mult_V_864" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1861 'sext' 'sext_ln17_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.79ns)   --->   "%r_V_710 = add i19 %sext_ln1273_293, i19 %sext_ln70_306"   --->   Operation 1862 'add' 'r_V_710' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%mult_V_865 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_710, i32 10, i32 18"   --->   Operation 1863 'partselect' 'mult_V_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln17_656 = sext i9 %mult_V_865" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1864 'sext' 'sext_ln17_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i16 %p_read_153"   --->   Operation 1865 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln70_312 = sext i16 %p_read_153" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1866 'sext' 'sext_ln70_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln70_313 = sext i16 %p_read_153" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1867 'sext' 'sext_ln70_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln70_314 = sext i16 %p_read_153" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1868 'sext' 'sext_ln70_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln70_315 = sext i16 %p_read_153" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1869 'sext' 'sext_ln70_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (1.94ns)   --->   "%r_V_711 = mul i26 %sext_ln1270_11, i26 430"   --->   Operation 1870 'mul' 'r_V_711' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%mult_V_866 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_711, i32 10, i32 25"   --->   Operation 1871 'partselect' 'mult_V_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (1.94ns)   --->   "%r_V_712 = mul i26 %sext_ln1270_11, i26 67108532"   --->   Operation 1872 'mul' 'r_V_712' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%mult_V_867 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_712, i32 10, i32 25"   --->   Operation 1873 'partselect' 'mult_V_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (1.94ns)   --->   "%mul_ln1270_57 = mul i26 %sext_ln1270_11, i26 67107768"   --->   Operation 1874 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_868 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_57, i32 10, i32 25"   --->   Operation 1875 'partselect' 'mult_V_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%shl_ln1273_214 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_153, i4 0"   --->   Operation 1876 'bitconcatenate' 'shl_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln1273_294 = sext i20 %shl_ln1273_214"   --->   Operation 1877 'sext' 'sext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.80ns)   --->   "%r_V_713 = sub i21 0, i21 %sext_ln1273_294"   --->   Operation 1878 'sub' 'r_V_713' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%mult_V_869 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_713, i32 10, i32 20"   --->   Operation 1879 'partselect' 'mult_V_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln17_657 = sext i11 %mult_V_869" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1880 'sext' 'sext_ln17_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (1.94ns)   --->   "%r_V_714 = mul i26 %sext_ln1270_11, i26 332"   --->   Operation 1881 'mul' 'r_V_714' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%mult_V_870 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_714, i32 10, i32 25"   --->   Operation 1882 'partselect' 'mult_V_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (1.94ns)   --->   "%r_V_715 = mul i25 %sext_ln70_315, i25 33554258"   --->   Operation 1883 'mul' 'r_V_715' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%mult_V_871 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_715, i32 10, i32 24"   --->   Operation 1884 'partselect' 'mult_V_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (1.94ns)   --->   "%r_V_716 = mul i24 %sext_ln70_314, i24 75"   --->   Operation 1885 'mul' 'r_V_716' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%mult_V_872 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_716, i32 10, i32 23"   --->   Operation 1886 'partselect' 'mult_V_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln17_658 = sext i14 %mult_V_872" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1887 'sext' 'sext_ln17_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.78ns)   --->   "%r_V_717 = sub i17 0, i17 %sext_ln70_313"   --->   Operation 1888 'sub' 'r_V_717' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%mult_V_873 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_717, i32 10, i32 16"   --->   Operation 1889 'partselect' 'mult_V_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln17_659 = sext i7 %mult_V_873" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1890 'sext' 'sext_ln17_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (1.94ns)   --->   "%r_V_718 = mul i26 %sext_ln1270_11, i26 287"   --->   Operation 1891 'mul' 'r_V_718' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%mult_V_874 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_718, i32 10, i32 25"   --->   Operation 1892 'partselect' 'mult_V_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_153, i8 0"   --->   Operation 1893 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln1273_295 = sext i24 %shl_ln1273_215"   --->   Operation 1894 'sext' 'sext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_153, i3 0"   --->   Operation 1895 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln1273_296 = sext i19 %shl_ln1273_216"   --->   Operation 1896 'sext' 'sext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.83ns)   --->   "%r_V_719 = sub i25 %sext_ln1273_296, i25 %sext_ln1273_295"   --->   Operation 1897 'sub' 'r_V_719' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%mult_V_875 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_719, i32 10, i32 24"   --->   Operation 1898 'partselect' 'mult_V_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln818_149 = sext i15 %mult_V_875"   --->   Operation 1899 'sext' 'sext_ln818_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (1.94ns)   --->   "%r_V_720 = mul i23 %sext_ln70_312, i23 35"   --->   Operation 1900 'mul' 'r_V_720' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%mult_V_876 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_720, i32 10, i32 22"   --->   Operation 1901 'partselect' 'mult_V_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln17_660 = sext i13 %mult_V_876" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1902 'sext' 'sext_ln17_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (1.94ns)   --->   "%r_V_721 = mul i24 %sext_ln70_314, i24 92"   --->   Operation 1903 'mul' 'r_V_721' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%mult_V_877 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_721, i32 10, i32 23"   --->   Operation 1904 'partselect' 'mult_V_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (1.94ns)   --->   "%r_V_722 = mul i26 %sext_ln1270_11, i26 457"   --->   Operation 1905 'mul' 'r_V_722' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%mult_V_878 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_722, i32 10, i32 25"   --->   Operation 1906 'partselect' 'mult_V_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (1.94ns)   --->   "%r_V_723 = mul i25 %sext_ln70_315, i25 33554280"   --->   Operation 1907 'mul' 'r_V_723' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%mult_V_879 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_723, i32 10, i32 24"   --->   Operation 1908 'partselect' 'mult_V_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln818_151 = sext i15 %mult_V_879"   --->   Operation 1909 'sext' 'sext_ln818_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (1.94ns)   --->   "%mul_ln1270_58 = mul i26 %sext_ln1270_11, i26 545"   --->   Operation 1910 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%mult_V_880 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_58, i32 10, i32 25"   --->   Operation 1911 'partselect' 'mult_V_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (1.94ns)   --->   "%r_V_724 = mul i23 %sext_ln70_312, i23 42"   --->   Operation 1912 'mul' 'r_V_724' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%mult_V_881 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_724, i32 10, i32 22"   --->   Operation 1913 'partselect' 'mult_V_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln17_661 = sext i13 %mult_V_881" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1914 'sext' 'sext_ln17_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (1.94ns)   --->   "%r_V_725 = mul i23 %sext_ln70_312, i23 8388550"   --->   Operation 1915 'mul' 'r_V_725' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%mult_V_882 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_725, i32 10, i32 22"   --->   Operation 1916 'partselect' 'mult_V_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln17_662 = sext i13 %mult_V_882" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1917 'sext' 'sext_ln17_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (1.94ns)   --->   "%r_V_726 = mul i26 %sext_ln1270_11, i26 367"   --->   Operation 1918 'mul' 'r_V_726' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%mult_V_883 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_726, i32 10, i32 25"   --->   Operation 1919 'partselect' 'mult_V_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (1.94ns)   --->   "%r_V_727 = mul i25 %sext_ln70_315, i25 141"   --->   Operation 1920 'mul' 'r_V_727' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%mult_V_884 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_727, i32 10, i32 24"   --->   Operation 1921 'partselect' 'mult_V_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln818_152 = sext i15 %mult_V_884"   --->   Operation 1922 'sext' 'sext_ln818_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_885 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_153, i32 10, i32 15"   --->   Operation 1923 'partselect' 'mult_V_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln17_663 = sext i6 %mult_V_885" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1924 'sext' 'sext_ln17_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (1.94ns)   --->   "%r_V_728 = mul i25 %sext_ln70_315, i25 33554293"   --->   Operation 1925 'mul' 'r_V_728' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%mult_V_886 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_728, i32 10, i32 24"   --->   Operation 1926 'partselect' 'mult_V_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln818_153 = sext i15 %mult_V_886"   --->   Operation 1927 'sext' 'sext_ln818_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln70_316 = sext i16 %p_read_152" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1928 'sext' 'sext_ln70_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln70_317 = sext i16 %p_read_152" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1929 'sext' 'sext_ln70_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i16 %p_read_152"   --->   Operation 1930 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln70_318 = sext i16 %p_read_152" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1931 'sext' 'sext_ln70_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln70_319 = sext i16 %p_read_152" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1932 'sext' 'sext_ln70_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln70_320 = sext i16 %p_read_152" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1933 'sext' 'sext_ln70_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln70_321 = sext i16 %p_read_152" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1934 'sext' 'sext_ln70_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1935 [1/1] (1.94ns)   --->   "%r_V_729 = mul i26 %sext_ln1270_12, i26 67108558"   --->   Operation 1935 'mul' 'r_V_729' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%mult_V_887 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_729, i32 10, i32 25"   --->   Operation 1936 'partselect' 'mult_V_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_152, i1 0"   --->   Operation 1937 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln1273_297 = sext i17 %shl_ln1273_217"   --->   Operation 1938 'sext' 'sext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln1273_298 = sext i17 %shl_ln1273_217"   --->   Operation 1939 'sext' 'sext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.79ns)   --->   "%r_V_730 = sub i18 0, i18 %sext_ln1273_298"   --->   Operation 1940 'sub' 'r_V_730' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%mult_V_888 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_730, i32 10, i32 17"   --->   Operation 1941 'partselect' 'mult_V_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln17_664 = sext i8 %mult_V_888" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1942 'sext' 'sext_ln17_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (1.94ns)   --->   "%r_V_731 = mul i21 %sext_ln70_320, i21 13"   --->   Operation 1943 'mul' 'r_V_731' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%mult_V_889 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_731, i32 10, i32 20"   --->   Operation 1944 'partselect' 'mult_V_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln17_665 = sext i11 %mult_V_889" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1945 'sext' 'sext_ln17_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_152, i2 0"   --->   Operation 1946 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln1273_299 = sext i18 %shl_ln1273_218"   --->   Operation 1947 'sext' 'sext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln1273_300 = sext i18 %shl_ln1273_218"   --->   Operation 1948 'sext' 'sext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_267 = sub i19 0, i19 %sext_ln1273_300"   --->   Operation 1949 'sub' 'sub_ln1273_267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1950 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_732 = sub i19 %sub_ln1273_267, i19 %sext_ln70_319"   --->   Operation 1950 'sub' 'r_V_732' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%mult_V_890 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_732, i32 10, i32 18"   --->   Operation 1951 'partselect' 'mult_V_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln17_666 = sext i9 %mult_V_890" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1952 'sext' 'sext_ln17_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.78ns)   --->   "%r_V_733 = sub i17 0, i17 %sext_ln70_321"   --->   Operation 1953 'sub' 'r_V_733' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%mult_V_891 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_733, i32 10, i32 16"   --->   Operation 1954 'partselect' 'mult_V_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln17_667 = sext i7 %mult_V_891" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1955 'sext' 'sext_ln17_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (1.94ns)   --->   "%r_V_734 = mul i25 %sext_ln70_318, i25 197"   --->   Operation 1956 'mul' 'r_V_734' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%mult_V_892 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_734, i32 10, i32 24"   --->   Operation 1957 'partselect' 'mult_V_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln818_154 = sext i15 %mult_V_892"   --->   Operation 1958 'sext' 'sext_ln818_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (1.94ns)   --->   "%mul_ln1270_59 = mul i26 %sext_ln1270_12, i26 639"   --->   Operation 1959 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%mult_V_893 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_59, i32 10, i32 25"   --->   Operation 1960 'partselect' 'mult_V_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_152, i8 0"   --->   Operation 1961 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln1273_301 = sext i24 %shl_ln1273_219"   --->   Operation 1962 'sext' 'sext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.83ns)   --->   "%r_V_735 = add i25 %sext_ln1273_301, i25 %sext_ln1273_299"   --->   Operation 1963 'add' 'r_V_735' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%mult_V_894 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_735, i32 10, i32 24"   --->   Operation 1964 'partselect' 'mult_V_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln818_155 = sext i15 %mult_V_894"   --->   Operation 1965 'sext' 'sext_ln818_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (1.94ns)   --->   "%r_V_736 = mul i25 %sext_ln70_318, i25 33554293"   --->   Operation 1966 'mul' 'r_V_736' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%mult_V_895 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_736, i32 10, i32 24"   --->   Operation 1967 'partselect' 'mult_V_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln818_156 = sext i15 %mult_V_895"   --->   Operation 1968 'sext' 'sext_ln818_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (1.94ns)   --->   "%r_V_737 = mul i23 %sext_ln70_316, i23 8388570"   --->   Operation 1969 'mul' 'r_V_737' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%mult_V_896 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_737, i32 10, i32 22"   --->   Operation 1970 'partselect' 'mult_V_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln17_668 = sext i13 %mult_V_896" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1971 'sext' 'sext_ln17_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1972 [1/1] (0.79ns)   --->   "%r_V_738 = sub i19 %sext_ln70_319, i19 %sext_ln1273_300"   --->   Operation 1972 'sub' 'r_V_738' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%mult_V_897 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_738, i32 10, i32 18"   --->   Operation 1973 'partselect' 'mult_V_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln17_669 = sext i9 %mult_V_897" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1974 'sext' 'sext_ln17_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (1.94ns)   --->   "%r_V_739 = mul i24 %sext_ln70_317, i24 16777129"   --->   Operation 1975 'mul' 'r_V_739' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%mult_V_898 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_739, i32 10, i32 23"   --->   Operation 1976 'partselect' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln17_670 = sext i14 %mult_V_898" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1977 'sext' 'sext_ln17_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (1.94ns)   --->   "%r_V_740 = mul i24 %sext_ln70_317, i24 16777140"   --->   Operation 1978 'mul' 'r_V_740' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%mult_V_899 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_740, i32 10, i32 23"   --->   Operation 1979 'partselect' 'mult_V_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln17_671 = sext i14 %mult_V_899" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1980 'sext' 'sext_ln17_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (1.94ns)   --->   "%r_V_741 = mul i26 %sext_ln1270_12, i26 359"   --->   Operation 1981 'mul' 'r_V_741' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%mult_V_900 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_741, i32 10, i32 25"   --->   Operation 1982 'partselect' 'mult_V_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_152, i5 0"   --->   Operation 1983 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln1273_302 = sext i21 %shl_ln1273_220"   --->   Operation 1984 'sext' 'sext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.81ns)   --->   "%r_V_742 = sub i22 %sext_ln1273_297, i22 %sext_ln1273_302"   --->   Operation 1985 'sub' 'r_V_742' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%mult_V_901 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_742, i32 10, i32 21"   --->   Operation 1986 'partselect' 'mult_V_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln17_672 = sext i12 %mult_V_901" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1987 'sext' 'sext_ln17_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (1.94ns)   --->   "%r_V_743 = mul i25 %sext_ln70_318, i25 244"   --->   Operation 1988 'mul' 'r_V_743' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%mult_V_902 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_743, i32 10, i32 24"   --->   Operation 1989 'partselect' 'mult_V_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln818_157 = sext i15 %mult_V_902"   --->   Operation 1990 'sext' 'sext_ln818_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%mult_V_903 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_152, i32 8, i32 15"   --->   Operation 1991 'partselect' 'mult_V_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln17_673 = sext i8 %mult_V_903" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1992 'sext' 'sext_ln17_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (1.94ns)   --->   "%r_V_744 = mul i26 %sext_ln1270_12, i26 308"   --->   Operation 1993 'mul' 'r_V_744' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%mult_V_904 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_744, i32 10, i32 25"   --->   Operation 1994 'partselect' 'mult_V_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln70_322 = sext i16 %p_read_151" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1995 'sext' 'sext_ln70_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.78ns)   --->   "%r_V_745 = sub i17 0, i17 %sext_ln70_322"   --->   Operation 1996 'sub' 'r_V_745' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%mult_V_905 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_745, i32 10, i32 16"   --->   Operation 1997 'partselect' 'mult_V_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln17_674 = sext i7 %mult_V_905" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1998 'sext' 'sext_ln17_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln17_675 = sext i7 %mult_V_905" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1999 'sext' 'sext_ln17_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln70_323 = sext i16 %p_read_150" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2000 'sext' 'sext_ln70_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i16 %p_read_150"   --->   Operation 2001 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln70_324 = sext i16 %p_read_150" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2002 'sext' 'sext_ln70_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln70_325 = sext i16 %p_read_150" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2003 'sext' 'sext_ln70_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln70_326 = sext i16 %p_read_150" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2004 'sext' 'sext_ln70_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln70_327 = sext i16 %p_read_150" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2005 'sext' 'sext_ln70_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (1.94ns)   --->   "%r_V_746 = mul i24 %sext_ln70_327, i24 118"   --->   Operation 2006 'mul' 'r_V_746' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%mult_V_906 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_746, i32 10, i32 23"   --->   Operation 2007 'partselect' 'mult_V_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln17_676 = sext i14 %mult_V_906" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2008 'sext' 'sext_ln17_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (1.94ns)   --->   "%r_V_747 = mul i24 %sext_ln70_327, i24 92"   --->   Operation 2009 'mul' 'r_V_747' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%mult_V_907 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_747, i32 10, i32 23"   --->   Operation 2010 'partselect' 'mult_V_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln818_158 = sext i14 %mult_V_907"   --->   Operation 2011 'sext' 'sext_ln818_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (1.94ns)   --->   "%r_V_748 = mul i25 %sext_ln70_326, i25 157"   --->   Operation 2012 'mul' 'r_V_748' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%mult_V_908 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_748, i32 10, i32 24"   --->   Operation 2013 'partselect' 'mult_V_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln818_159 = sext i15 %mult_V_908"   --->   Operation 2014 'sext' 'sext_ln818_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_150, i7 0"   --->   Operation 2015 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln1273_303 = sext i23 %shl_ln1273_221"   --->   Operation 2016 'sext' 'sext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_272 = sub i24 0, i24 %sext_ln1273_303"   --->   Operation 2017 'sub' 'sub_ln1273_272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_150, i2 0"   --->   Operation 2018 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln1273_304 = sext i18 %shl_ln1273_222"   --->   Operation 2019 'sext' 'sext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln1273_305 = sext i18 %shl_ln1273_222"   --->   Operation 2020 'sext' 'sext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln1273_306 = sext i18 %shl_ln1273_222"   --->   Operation 2021 'sext' 'sext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_749 = sub i24 %sub_ln1273_272, i24 %sext_ln1273_306"   --->   Operation 2022 'sub' 'r_V_749' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2023 [1/1] (0.00ns)   --->   "%mult_V_909 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_749, i32 10, i32 23"   --->   Operation 2023 'partselect' 'mult_V_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln17_677 = sext i14 %mult_V_909" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2024 'sext' 'sext_ln17_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (1.94ns)   --->   "%r_V_750 = mul i26 %sext_ln1270_13, i26 67108569"   --->   Operation 2025 'mul' 'r_V_750' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%mult_V_910 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_750, i32 10, i32 25"   --->   Operation 2026 'partselect' 'mult_V_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (1.94ns)   --->   "%r_V_751 = mul i24 %sext_ln70_327, i24 16777124"   --->   Operation 2027 'mul' 'r_V_751' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%mult_V_911 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_751, i32 10, i32 23"   --->   Operation 2028 'partselect' 'mult_V_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln17_678 = sext i14 %mult_V_911" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2029 'sext' 'sext_ln17_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (1.94ns)   --->   "%r_V_752 = mul i25 %sext_ln70_326, i25 33554231"   --->   Operation 2030 'mul' 'r_V_752' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_V_912 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_752, i32 10, i32 24"   --->   Operation 2031 'partselect' 'mult_V_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln818_160 = sext i15 %mult_V_912"   --->   Operation 2032 'sext' 'sext_ln818_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%mult_V_913 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_150, i32 10, i32 15"   --->   Operation 2033 'partselect' 'mult_V_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln17_679 = sext i6 %mult_V_913" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2034 'sext' 'sext_ln17_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (1.94ns)   --->   "%r_V_753 = mul i26 %sext_ln1270_13, i26 67108475"   --->   Operation 2035 'mul' 'r_V_753' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%mult_V_914 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_753, i32 10, i32 25"   --->   Operation 2036 'partselect' 'mult_V_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.78ns)   --->   "%r_V_754 = sub i17 0, i17 %sext_ln70_324"   --->   Operation 2037 'sub' 'r_V_754' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%mult_V_915 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_754, i32 10, i32 16"   --->   Operation 2038 'partselect' 'mult_V_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln17_680 = sext i7 %mult_V_915" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2039 'sext' 'sext_ln17_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_150, i4 0"   --->   Operation 2040 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln1273_307 = sext i20 %shl_ln1273_223"   --->   Operation 2041 'sext' 'sext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (0.80ns)   --->   "%r_V_755 = add i21 %sext_ln1273_307, i21 %sext_ln1273_305"   --->   Operation 2042 'add' 'r_V_755' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%mult_V_916 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_755, i32 10, i32 20"   --->   Operation 2043 'partselect' 'mult_V_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln17_681 = sext i11 %mult_V_916" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2044 'sext' 'sext_ln17_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (1.94ns)   --->   "%mul_ln1270_60 = mul i26 %sext_ln1270_13, i26 67107949"   --->   Operation 2045 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%mult_V_917 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_60, i32 10, i32 25"   --->   Operation 2046 'partselect' 'mult_V_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (1.94ns)   --->   "%r_V_756 = mul i23 %sext_ln70_325, i23 49"   --->   Operation 2047 'mul' 'r_V_756' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%mult_V_918 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_756, i32 10, i32 22"   --->   Operation 2048 'partselect' 'mult_V_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln17_682 = sext i13 %mult_V_918" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2049 'sext' 'sext_ln17_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (1.94ns)   --->   "%r_V_757 = mul i25 %sext_ln70_326, i25 166"   --->   Operation 2050 'mul' 'r_V_757' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%mult_V_919 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_757, i32 10, i32 24"   --->   Operation 2051 'partselect' 'mult_V_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.00ns)   --->   "%mult_V_920 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_150, i32 9, i32 15"   --->   Operation 2052 'partselect' 'mult_V_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln17_683 = sext i7 %mult_V_920" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2053 'sext' 'sext_ln17_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (1.94ns)   --->   "%r_V_758 = mul i25 %sext_ln70_326, i25 33554293"   --->   Operation 2054 'mul' 'r_V_758' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%mult_V_921 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_758, i32 10, i32 24"   --->   Operation 2055 'partselect' 'mult_V_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln818_162 = sext i15 %mult_V_921"   --->   Operation 2056 'sext' 'sext_ln818_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (1.94ns)   --->   "%mul_ln1270_61 = mul i26 %sext_ln1270_13, i26 67108005"   --->   Operation 2057 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%mult_V_922 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_61, i32 10, i32 25"   --->   Operation 2058 'partselect' 'mult_V_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (1.94ns)   --->   "%r_V_759 = mul i23 %sext_ln70_325, i23 8388553"   --->   Operation 2059 'mul' 'r_V_759' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%mult_V_923 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_759, i32 10, i32 22"   --->   Operation 2060 'partselect' 'mult_V_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln17_684 = sext i13 %mult_V_923" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2061 'sext' 'sext_ln17_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (1.94ns)   --->   "%mul_ln1270_62 = mul i26 %sext_ln1270_13, i26 67107798"   --->   Operation 2062 'mul' 'mul_ln1270_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%mult_V_924 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_62, i32 10, i32 25"   --->   Operation 2063 'partselect' 'mult_V_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (1.94ns)   --->   "%r_V_760 = mul i23 %sext_ln70_325, i23 8388551"   --->   Operation 2064 'mul' 'r_V_760' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%mult_V_925 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_760, i32 10, i32 22"   --->   Operation 2065 'partselect' 'mult_V_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln17_685 = sext i13 %mult_V_925" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2066 'sext' 'sext_ln17_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_275 = sub i19 0, i19 %sext_ln1273_304"   --->   Operation 2067 'sub' 'sub_ln1273_275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2068 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_761 = sub i19 %sub_ln1273_275, i19 %sext_ln70_323"   --->   Operation 2068 'sub' 'r_V_761' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%mult_V_926 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_761, i32 10, i32 18"   --->   Operation 2069 'partselect' 'mult_V_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln17_686 = sext i9 %mult_V_926" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2070 'sext' 'sext_ln17_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (1.94ns)   --->   "%r_V_762 = mul i24 %sext_ln70_327, i24 16777118"   --->   Operation 2071 'mul' 'r_V_762' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%mult_V_927 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_762, i32 10, i32 23"   --->   Operation 2072 'partselect' 'mult_V_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln17_687 = sext i14 %mult_V_927" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2073 'sext' 'sext_ln17_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln70_328 = sext i16 %p_read_149" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2074 'sext' 'sext_ln70_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.78ns)   --->   "%r_V_763 = sub i17 0, i17 %sext_ln70_328"   --->   Operation 2075 'sub' 'r_V_763' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%mult_V_928 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_763, i32 10, i32 16"   --->   Operation 2076 'partselect' 'mult_V_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln17_688 = sext i7 %mult_V_928" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2077 'sext' 'sext_ln17_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln17_689 = sext i7 %mult_V_928" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2078 'sext' 'sext_ln17_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln70_329 = sext i16 %p_read_148" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2079 'sext' 'sext_ln70_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln70_330 = sext i16 %p_read_148" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2080 'sext' 'sext_ln70_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln70_331 = sext i16 %p_read_148" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2081 'sext' 'sext_ln70_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln70_332 = sext i16 %p_read_148" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2082 'sext' 'sext_ln70_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln70_333 = sext i16 %p_read_148" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2083 'sext' 'sext_ln70_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln70_334 = sext i16 %p_read_148" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2084 'sext' 'sext_ln70_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_148, i4 0"   --->   Operation 2085 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln1273_308 = sext i20 %shl_ln1273_224"   --->   Operation 2086 'sext' 'sext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_148, i1 0"   --->   Operation 2087 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln1273_309 = sext i17 %shl_ln1273_225"   --->   Operation 2088 'sext' 'sext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln1273_310 = sext i17 %shl_ln1273_225"   --->   Operation 2089 'sext' 'sext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.80ns)   --->   "%r_V_764 = add i21 %sext_ln1273_308, i21 %sext_ln1273_310"   --->   Operation 2090 'add' 'r_V_764' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%mult_V_929 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_764, i32 10, i32 20"   --->   Operation 2091 'partselect' 'mult_V_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln17_690 = sext i11 %mult_V_929" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2092 'sext' 'sext_ln17_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%mult_V_930 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_148, i32 10, i32 15"   --->   Operation 2093 'partselect' 'mult_V_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln17_691 = sext i6 %mult_V_930" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2094 'sext' 'sext_ln17_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (1.94ns)   --->   "%r_V_765 = mul i25 %sext_ln70_333, i25 33554277"   --->   Operation 2095 'mul' 'r_V_765' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%mult_V_931 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_765, i32 10, i32 24"   --->   Operation 2096 'partselect' 'mult_V_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln818_163 = sext i15 %mult_V_931"   --->   Operation 2097 'sext' 'sext_ln818_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (1.94ns)   --->   "%r_V_766 = mul i26 %sext_ln70_332, i26 349"   --->   Operation 2098 'mul' 'r_V_766' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%mult_V_932 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_766, i32 10, i32 25"   --->   Operation 2099 'partselect' 'mult_V_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.78ns)   --->   "%r_V_767 = sub i17 0, i17 %sext_ln70_334"   --->   Operation 2100 'sub' 'r_V_767' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%mult_V_933 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_767, i32 10, i32 16"   --->   Operation 2101 'partselect' 'mult_V_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln17_692 = sext i7 %mult_V_933" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2102 'sext' 'sext_ln17_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln17_693 = sext i7 %mult_V_933" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2103 'sext' 'sext_ln17_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.79ns)   --->   "%r_V_768 = sub i18 0, i18 %sext_ln1273_309"   --->   Operation 2104 'sub' 'r_V_768' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%mult_V_934 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_768, i32 10, i32 17"   --->   Operation 2105 'partselect' 'mult_V_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln17_694 = sext i8 %mult_V_934" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2106 'sext' 'sext_ln17_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln17_695 = sext i8 %mult_V_934" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2107 'sext' 'sext_ln17_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (1.94ns)   --->   "%r_V_769 = mul i26 %sext_ln70_332, i26 67108433"   --->   Operation 2108 'mul' 'r_V_769' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%mult_V_935 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_769, i32 10, i32 25"   --->   Operation 2109 'partselect' 'mult_V_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%mult_V_936 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_148, i32 7, i32 15"   --->   Operation 2110 'partselect' 'mult_V_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln17_696 = sext i9 %mult_V_936" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2111 'sext' 'sext_ln17_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2112 [1/1] (1.94ns)   --->   "%r_V_770 = mul i25 %sext_ln70_333, i25 166"   --->   Operation 2112 'mul' 'r_V_770' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%mult_V_937 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_770, i32 10, i32 24"   --->   Operation 2113 'partselect' 'mult_V_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln818_164 = sext i15 %mult_V_937"   --->   Operation 2114 'sext' 'sext_ln818_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (1.94ns)   --->   "%r_V_771 = mul i21 %sext_ln70_331, i21 13"   --->   Operation 2115 'mul' 'r_V_771' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%mult_V_938 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_771, i32 10, i32 20"   --->   Operation 2116 'partselect' 'mult_V_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln17_697 = sext i11 %mult_V_938" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2117 'sext' 'sext_ln17_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%shl_ln1273_313 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_148, i2 0"   --->   Operation 2118 'bitconcatenate' 'shl_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln1273_311 = sext i18 %shl_ln1273_313"   --->   Operation 2119 'sext' 'sext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.79ns)   --->   "%r_V_772 = sub i19 %sext_ln70_330, i19 %sext_ln1273_311"   --->   Operation 2120 'sub' 'r_V_772' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%mult_V_939 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_772, i32 10, i32 18"   --->   Operation 2121 'partselect' 'mult_V_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln17_698 = sext i9 %mult_V_939" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2122 'sext' 'sext_ln17_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (1.94ns)   --->   "%r_V_773 = mul i26 %sext_ln70_332, i26 67108484"   --->   Operation 2123 'mul' 'r_V_773' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%mult_V_940 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_773, i32 10, i32 25"   --->   Operation 2124 'partselect' 'mult_V_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (1.94ns)   --->   "%r_V_774 = mul i25 %sext_ln70_333, i25 213"   --->   Operation 2125 'mul' 'r_V_774' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2126 [1/1] (0.00ns)   --->   "%mult_V_941 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_774, i32 10, i32 24"   --->   Operation 2126 'partselect' 'mult_V_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln818_165 = sext i15 %mult_V_941"   --->   Operation 2127 'sext' 'sext_ln818_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (1.94ns)   --->   "%r_V_775 = mul i24 %sext_ln70_329, i24 16777125"   --->   Operation 2128 'mul' 'r_V_775' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2129 [1/1] (0.00ns)   --->   "%mult_V_942 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_775, i32 10, i32 23"   --->   Operation 2129 'partselect' 'mult_V_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln17_699 = sext i14 %mult_V_942" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2130 'sext' 'sext_ln17_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln70_335 = sext i16 %p_read_147" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2131 'sext' 'sext_ln70_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln70_336 = sext i16 %p_read_147" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2132 'sext' 'sext_ln70_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln70_337 = sext i16 %p_read_147" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2133 'sext' 'sext_ln70_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln70_338 = sext i16 %p_read_147" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2134 'sext' 'sext_ln70_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln70_339 = sext i16 %p_read_147" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2135 'sext' 'sext_ln70_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln70_340 = sext i16 %p_read_147" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2136 'sext' 'sext_ln70_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln70_341 = sext i16 %p_read_147" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2137 'sext' 'sext_ln70_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_147, i4 0"   --->   Operation 2138 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln1273_312 = sext i20 %shl_ln1273_226"   --->   Operation 2139 'sext' 'sext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.80ns)   --->   "%r_V_776 = sub i21 %sext_ln1273_312, i21 %sext_ln70_340"   --->   Operation 2140 'sub' 'r_V_776' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_943 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_776, i32 10, i32 20"   --->   Operation 2141 'partselect' 'mult_V_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln17_700 = sext i11 %mult_V_943" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2142 'sext' 'sext_ln17_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_147, i5 0"   --->   Operation 2143 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln1273_313 = sext i21 %shl_ln1273_227"   --->   Operation 2144 'sext' 'sext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln1273_314 = sext i21 %shl_ln1273_227"   --->   Operation 2145 'sext' 'sext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_281 = sub i22 0, i22 %sext_ln1273_314"   --->   Operation 2146 'sub' 'sub_ln1273_281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_147, i3 0"   --->   Operation 2147 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln1273_315 = sext i19 %shl_ln1273_228"   --->   Operation 2148 'sext' 'sext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln1273_316 = sext i19 %shl_ln1273_228"   --->   Operation 2149 'sext' 'sext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_777 = sub i22 %sub_ln1273_281, i22 %sext_ln1273_316"   --->   Operation 2150 'sub' 'r_V_777' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%mult_V_944 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_777, i32 10, i32 21"   --->   Operation 2151 'partselect' 'mult_V_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln17_701 = sext i12 %mult_V_944" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2152 'sext' 'sext_ln17_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_147, i2 0"   --->   Operation 2153 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln1273_317 = sext i18 %shl_ln1273_229"   --->   Operation 2154 'sext' 'sext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln1273_318 = sext i18 %shl_ln1273_229"   --->   Operation 2155 'sext' 'sext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_283 = sub i19 0, i19 %sext_ln1273_318"   --->   Operation 2156 'sub' 'sub_ln1273_283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2157 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_778 = sub i19 %sub_ln1273_283, i19 %sext_ln70_339"   --->   Operation 2157 'sub' 'r_V_778' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%mult_V_945 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_778, i32 10, i32 18"   --->   Operation 2158 'partselect' 'mult_V_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln17_702 = sext i9 %mult_V_945" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2159 'sext' 'sext_ln17_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_147, i6 0"   --->   Operation 2160 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln1273_319 = sext i22 %shl_ln1273_230"   --->   Operation 2161 'sext' 'sext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_285 = sub i23 0, i23 %sext_ln1273_319"   --->   Operation 2162 'sub' 'sub_ln1273_285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2163 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_779 = sub i23 %sub_ln1273_285, i23 %sext_ln1273_317"   --->   Operation 2163 'sub' 'r_V_779' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%mult_V_946 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_779, i32 10, i32 22"   --->   Operation 2164 'partselect' 'mult_V_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln17_703 = sext i13 %mult_V_946" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2165 'sext' 'sext_ln17_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (0.78ns)   --->   "%r_V_780 = sub i17 0, i17 %sext_ln70_338"   --->   Operation 2166 'sub' 'r_V_780' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%mult_V_947 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_780, i32 10, i32 16"   --->   Operation 2167 'partselect' 'mult_V_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln17_704 = sext i7 %mult_V_947" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2168 'sext' 'sext_ln17_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%mult_V_948 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_147, i32 9, i32 15"   --->   Operation 2169 'partselect' 'mult_V_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln17_705 = sext i7 %mult_V_948" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2170 'sext' 'sext_ln17_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (1.94ns)   --->   "%r_V_781 = mul i25 %sext_ln70_337, i25 146"   --->   Operation 2171 'mul' 'r_V_781' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%mult_V_949 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_781, i32 10, i32 24"   --->   Operation 2172 'partselect' 'mult_V_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln818_166 = sext i15 %mult_V_949"   --->   Operation 2173 'sext' 'sext_ln818_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (1.94ns)   --->   "%r_V_782 = mul i25 %sext_ln70_337, i25 133"   --->   Operation 2174 'mul' 'r_V_782' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%mult_V_950 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_782, i32 10, i32 24"   --->   Operation 2175 'partselect' 'mult_V_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln818_167 = sext i15 %mult_V_950"   --->   Operation 2176 'sext' 'sext_ln818_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.80ns)   --->   "%r_V_783 = sub i20 %sext_ln1273_315, i20 %sext_ln70_341"   --->   Operation 2177 'sub' 'r_V_783' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2178 [1/1] (0.00ns)   --->   "%mult_V_951 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_783, i32 10, i32 19"   --->   Operation 2178 'partselect' 'mult_V_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln17_706 = sext i10 %mult_V_951" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2179 'sext' 'sext_ln17_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2180 [1/1] (1.94ns)   --->   "%r_V_784 = mul i25 %sext_ln70_337, i25 161"   --->   Operation 2180 'mul' 'r_V_784' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%mult_V_952 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_784, i32 10, i32 24"   --->   Operation 2181 'partselect' 'mult_V_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_147, i1 0"   --->   Operation 2182 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln1273_320 = sext i17 %shl_ln1273_231"   --->   Operation 2183 'sext' 'sext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln1273_321 = sext i17 %shl_ln1273_231"   --->   Operation 2184 'sext' 'sext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.79ns)   --->   "%r_V_785 = sub i18 0, i18 %sext_ln1273_321"   --->   Operation 2185 'sub' 'r_V_785' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%mult_V_953 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_785, i32 10, i32 17"   --->   Operation 2186 'partselect' 'mult_V_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln17_707 = sext i8 %mult_V_953" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2187 'sext' 'sext_ln17_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (1.94ns)   --->   "%r_V_786 = mul i23 %sext_ln70_336, i23 47"   --->   Operation 2188 'mul' 'r_V_786' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%mult_V_954 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_786, i32 10, i32 22"   --->   Operation 2189 'partselect' 'mult_V_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln17_708 = sext i13 %mult_V_954" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2190 'sext' 'sext_ln17_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (1.94ns)   --->   "%r_V_787 = mul i24 %sext_ln70_335, i24 16777101"   --->   Operation 2191 'mul' 'r_V_787' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%mult_V_955 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_787, i32 10, i32 23"   --->   Operation 2192 'partselect' 'mult_V_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln17_709 = sext i14 %mult_V_955" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2193 'sext' 'sext_ln17_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_147, i8 0"   --->   Operation 2194 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln1273_322 = sext i24 %shl_ln1273_232"   --->   Operation 2195 'sext' 'sext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (0.83ns)   --->   "%r_V_788 = sub i25 %sext_ln1273_322, i25 %sext_ln1273_313"   --->   Operation 2196 'sub' 'r_V_788' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%mult_V_956 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_788, i32 10, i32 24"   --->   Operation 2197 'partselect' 'mult_V_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln818_169 = sext i15 %mult_V_956"   --->   Operation 2198 'sext' 'sext_ln818_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (0.80ns)   --->   "%r_V_789 = sub i20 %sext_ln70_341, i20 %sext_ln1273_315"   --->   Operation 2199 'sub' 'r_V_789' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%mult_V_957 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_789, i32 10, i32 19"   --->   Operation 2200 'partselect' 'mult_V_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln17_710 = sext i10 %mult_V_957" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2201 'sext' 'sext_ln17_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (1.94ns)   --->   "%r_V_790 = mul i24 %sext_ln70_335, i24 122"   --->   Operation 2202 'mul' 'r_V_790' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%mult_V_958 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_790, i32 10, i32 23"   --->   Operation 2203 'partselect' 'mult_V_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln818_170 = sext i14 %mult_V_958"   --->   Operation 2204 'sext' 'sext_ln818_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.80ns)   --->   "%r_V_791 = sub i20 %sext_ln1273_315, i20 %sext_ln1273_320"   --->   Operation 2205 'sub' 'r_V_791' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%mult_V_959 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_791, i32 10, i32 19"   --->   Operation 2206 'partselect' 'mult_V_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln17_711 = sext i10 %mult_V_959" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2207 'sext' 'sext_ln17_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (1.94ns)   --->   "%r_V_792 = mul i23 %sext_ln70_336, i23 49"   --->   Operation 2208 'mul' 'r_V_792' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%mult_V_960 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_792, i32 10, i32 22"   --->   Operation 2209 'partselect' 'mult_V_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln17_712 = sext i13 %mult_V_960" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2210 'sext' 'sext_ln17_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (1.94ns)   --->   "%r_V_793 = mul i23 %sext_ln70_336, i23 38"   --->   Operation 2211 'mul' 'r_V_793' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%mult_V_961 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_793, i32 10, i32 22"   --->   Operation 2212 'partselect' 'mult_V_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln17_713 = sext i13 %mult_V_961" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2213 'sext' 'sext_ln17_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (1.94ns)   --->   "%r_V_794 = mul i24 %sext_ln70_335, i24 67"   --->   Operation 2214 'mul' 'r_V_794' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%mult_V_962 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_794, i32 10, i32 23"   --->   Operation 2215 'partselect' 'mult_V_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln17_714 = sext i14 %mult_V_962" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2216 'sext' 'sext_ln17_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (1.94ns)   --->   "%r_V_795 = mul i25 %sext_ln70_337, i25 33554276"   --->   Operation 2217 'mul' 'r_V_795' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%mult_V_963 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_795, i32 10, i32 24"   --->   Operation 2218 'partselect' 'mult_V_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln818_171 = sext i15 %mult_V_963"   --->   Operation 2219 'sext' 'sext_ln818_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln70_342 = sext i16 %p_read40104" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2220 'sext' 'sext_ln70_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (0.78ns)   --->   "%r_V_796 = sub i17 0, i17 %sext_ln70_342"   --->   Operation 2221 'sub' 'r_V_796' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%mult_V_964 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_796, i32 10, i32 16"   --->   Operation 2222 'partselect' 'mult_V_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln17_715 = sext i7 %mult_V_964" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2223 'sext' 'sext_ln17_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln17_716 = sext i7 %mult_V_964" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2224 'sext' 'sext_ln17_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln70_343 = sext i16 %p_read_146" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2225 'sext' 'sext_ln70_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln70_344 = sext i16 %p_read_146" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2226 'sext' 'sext_ln70_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln70_345 = sext i16 %p_read_146" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2227 'sext' 'sext_ln70_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln70_346 = sext i16 %p_read_146" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2228 'sext' 'sext_ln70_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln70_347 = sext i16 %p_read_146" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2229 'sext' 'sext_ln70_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln70_348 = sext i16 %p_read_146" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2230 'sext' 'sext_ln70_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (1.94ns)   --->   "%r_V_797 = mul i25 %sext_ln70_348, i25 206"   --->   Operation 2231 'mul' 'r_V_797' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%mult_V_965 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_797, i32 10, i32 24"   --->   Operation 2232 'partselect' 'mult_V_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln818_172 = sext i15 %mult_V_965"   --->   Operation 2233 'sext' 'sext_ln818_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (1.94ns)   --->   "%r_V_798 = mul i22 %sext_ln70_347, i22 27"   --->   Operation 2234 'mul' 'r_V_798' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_798, i32 10, i32 21"   --->   Operation 2235 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln17_717 = sext i12 %mult_V_966" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2236 'sext' 'sext_ln17_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_146, i1 0"   --->   Operation 2237 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln1273_323 = sext i17 %shl_ln1273_233"   --->   Operation 2238 'sext' 'sext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.79ns)   --->   "%r_V_799 = sub i18 0, i18 %sext_ln1273_323"   --->   Operation 2239 'sub' 'r_V_799' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%mult_V_967 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_799, i32 10, i32 17"   --->   Operation 2240 'partselect' 'mult_V_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln17_718 = sext i8 %mult_V_967" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2241 'sext' 'sext_ln17_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%mult_V_968 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_146, i32 10, i32 15"   --->   Operation 2242 'partselect' 'mult_V_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln17_719 = sext i6 %mult_V_968" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2243 'sext' 'sext_ln17_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.78ns)   --->   "%r_V_800 = sub i17 0, i17 %sext_ln70_346"   --->   Operation 2244 'sub' 'r_V_800' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_800, i32 10, i32 16"   --->   Operation 2245 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln17_720 = sext i7 %mult_V_969" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2246 'sext' 'sext_ln17_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln17_721 = sext i7 %mult_V_969" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2247 'sext' 'sext_ln17_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_146, i3 0"   --->   Operation 2248 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln1273_324 = sext i19 %shl_ln1273_234"   --->   Operation 2249 'sext' 'sext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.80ns)   --->   "%r_V_801 = sub i20 0, i20 %sext_ln1273_324"   --->   Operation 2250 'sub' 'r_V_801' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%mult_V_970 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_801, i32 10, i32 19"   --->   Operation 2251 'partselect' 'mult_V_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln17_722 = sext i10 %mult_V_970" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2252 'sext' 'sext_ln17_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (1.94ns)   --->   "%mul_ln1270_63 = mul i26 %sext_ln70_344, i26 67108034"   --->   Operation 2253 'mul' 'mul_ln1270_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%mult_V_971 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_63, i32 10, i32 25"   --->   Operation 2254 'partselect' 'mult_V_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%shl_ln1273_321 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_146, i2 0"   --->   Operation 2255 'bitconcatenate' 'shl_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln1273_325 = sext i18 %shl_ln1273_321"   --->   Operation 2256 'sext' 'sext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (0.79ns)   --->   "%r_V_802 = sub i19 %sext_ln70_345, i19 %sext_ln1273_325"   --->   Operation 2257 'sub' 'r_V_802' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%mult_V_972 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_802, i32 10, i32 18"   --->   Operation 2258 'partselect' 'mult_V_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln17_723 = sext i9 %mult_V_972" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2259 'sext' 'sext_ln17_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.79ns)   --->   "%r_V_803 = sub i19 %sext_ln1273_325, i19 %sext_ln70_345"   --->   Operation 2260 'sub' 'r_V_803' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%mult_V_973 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_803, i32 10, i32 18"   --->   Operation 2261 'partselect' 'mult_V_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln17_724 = sext i9 %mult_V_973" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2262 'sext' 'sext_ln17_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (1.94ns)   --->   "%r_V_804 = mul i25 %sext_ln70_348, i25 33554267"   --->   Operation 2263 'mul' 'r_V_804' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%mult_V_974 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_804, i32 10, i32 24"   --->   Operation 2264 'partselect' 'mult_V_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln818_173 = sext i15 %mult_V_974"   --->   Operation 2265 'sext' 'sext_ln818_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (1.94ns)   --->   "%r_V_805 = mul i22 %sext_ln70_347, i22 29"   --->   Operation 2266 'mul' 'r_V_805' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2267 [1/1] (0.00ns)   --->   "%mult_V_975 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_805, i32 10, i32 21"   --->   Operation 2267 'partselect' 'mult_V_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln17_725 = sext i12 %mult_V_975" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2268 'sext' 'sext_ln17_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (1.94ns)   --->   "%r_V_806 = mul i25 %sext_ln70_348, i25 208"   --->   Operation 2269 'mul' 'r_V_806' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%mult_V_976 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_806, i32 10, i32 24"   --->   Operation 2270 'partselect' 'mult_V_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln818_174 = sext i15 %mult_V_976"   --->   Operation 2271 'sext' 'sext_ln818_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (1.94ns)   --->   "%mul_ln1270_64 = mul i26 %sext_ln70_344, i26 67108323"   --->   Operation 2272 'mul' 'mul_ln1270_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%mult_V_977 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_64, i32 10, i32 25"   --->   Operation 2273 'partselect' 'mult_V_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.79ns)   --->   "%r_V_807 = sub i19 0, i19 %sext_ln1273_325"   --->   Operation 2274 'sub' 'r_V_807' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%mult_V_978 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_807, i32 10, i32 18"   --->   Operation 2275 'partselect' 'mult_V_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln17_726 = sext i9 %mult_V_978" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2276 'sext' 'sext_ln17_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (1.94ns)   --->   "%r_V_808 = mul i26 %sext_ln70_344, i26 340"   --->   Operation 2277 'mul' 'r_V_808' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%mult_V_979 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_808, i32 10, i32 25"   --->   Operation 2278 'partselect' 'mult_V_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (0.80ns)   --->   "%r_V_809 = sub i19 %r_V_807, i19 %sext_ln70_345"   --->   Operation 2279 'sub' 'r_V_809' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2280 [1/1] (0.00ns)   --->   "%mult_V_980 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_809, i32 10, i32 18"   --->   Operation 2280 'partselect' 'mult_V_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln17_727 = sext i9 %mult_V_980" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2281 'sext' 'sext_ln17_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (1.94ns)   --->   "%r_V_810 = mul i24 %sext_ln70_343, i24 16777124"   --->   Operation 2282 'mul' 'r_V_810' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%mult_V_981 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_810, i32 10, i32 23"   --->   Operation 2283 'partselect' 'mult_V_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln17_728 = sext i14 %mult_V_981" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2284 'sext' 'sext_ln17_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i16 %p_read_145"   --->   Operation 2285 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln70_349 = sext i16 %p_read_145" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2286 'sext' 'sext_ln70_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln70_350 = sext i16 %p_read_145" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2287 'sext' 'sext_ln70_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln70_351 = sext i16 %p_read_145" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2288 'sext' 'sext_ln70_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln70_352 = sext i16 %p_read_145" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2289 'sext' 'sext_ln70_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln70_353 = sext i16 %p_read_145" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2290 'sext' 'sext_ln70_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (1.94ns)   --->   "%r_V_811 = mul i25 %sext_ln70_353, i25 162"   --->   Operation 2291 'mul' 'r_V_811' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%mult_V_982 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_811, i32 10, i32 24"   --->   Operation 2292 'partselect' 'mult_V_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln818_175 = sext i15 %mult_V_982"   --->   Operation 2293 'sext' 'sext_ln818_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_145, i1 0"   --->   Operation 2294 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln1273_326 = sext i17 %shl_ln1273_236"   --->   Operation 2295 'sext' 'sext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln1273_327 = sext i17 %shl_ln1273_236"   --->   Operation 2296 'sext' 'sext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.79ns)   --->   "%r_V_812 = sub i18 0, i18 %sext_ln1273_327"   --->   Operation 2297 'sub' 'r_V_812' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%mult_V_983 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_812, i32 10, i32 17"   --->   Operation 2298 'partselect' 'mult_V_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln17_729 = sext i8 %mult_V_983" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2299 'sext' 'sext_ln17_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln17_730 = sext i8 %mult_V_983" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2300 'sext' 'sext_ln17_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_145, i2 0"   --->   Operation 2301 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln1273_328 = sext i18 %shl_ln1273_237"   --->   Operation 2302 'sext' 'sext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln1273_329 = sext i18 %shl_ln1273_237"   --->   Operation 2303 'sext' 'sext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.79ns)   --->   "%r_V_813 = sub i19 0, i19 %sext_ln1273_329"   --->   Operation 2304 'sub' 'r_V_813' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2305 [1/1] (0.00ns)   --->   "%mult_V_984 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_813, i32 10, i32 18"   --->   Operation 2305 'partselect' 'mult_V_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln17_731 = sext i9 %mult_V_984" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2306 'sext' 'sext_ln17_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%shl_ln1273_238 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_145, i5 0"   --->   Operation 2307 'bitconcatenate' 'shl_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln1273_330 = sext i21 %shl_ln1273_238"   --->   Operation 2308 'sext' 'sext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2309 [1/1] (0.81ns)   --->   "%r_V_814 = add i22 %sext_ln1273_330, i22 %sext_ln1273_328"   --->   Operation 2309 'add' 'r_V_814' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%mult_V_985 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_814, i32 10, i32 21"   --->   Operation 2310 'partselect' 'mult_V_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln17_732 = sext i12 %mult_V_985" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2311 'sext' 'sext_ln17_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (0.78ns)   --->   "%r_V_815 = sub i17 0, i17 %sext_ln70_352"   --->   Operation 2312 'sub' 'r_V_815' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%mult_V_986 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_815, i32 10, i32 16"   --->   Operation 2313 'partselect' 'mult_V_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln17_733 = sext i7 %mult_V_986" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2314 'sext' 'sext_ln17_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%mult_V_987 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_145, i32 9, i32 15"   --->   Operation 2315 'partselect' 'mult_V_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln17_734 = sext i7 %mult_V_987" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2316 'sext' 'sext_ln17_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%shl_ln1273_239 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_145, i3 0"   --->   Operation 2317 'bitconcatenate' 'shl_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln1273_331 = sext i19 %shl_ln1273_239"   --->   Operation 2318 'sext' 'sext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.80ns)   --->   "%r_V_816 = sub i20 %sext_ln1273_331, i20 %sext_ln1273_326"   --->   Operation 2319 'sub' 'r_V_816' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%mult_V_988 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_816, i32 10, i32 19"   --->   Operation 2320 'partselect' 'mult_V_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln17_735 = sext i10 %mult_V_988" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2321 'sext' 'sext_ln17_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.80ns)   --->   "%r_V_817 = sub i19 %r_V_813, i19 %sext_ln70_350"   --->   Operation 2322 'sub' 'r_V_817' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%mult_V_989 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_817, i32 10, i32 18"   --->   Operation 2323 'partselect' 'mult_V_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln17_736 = sext i9 %mult_V_989" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2324 'sext' 'sext_ln17_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (1.94ns)   --->   "%r_V_818 = mul i26 %sext_ln1270_14, i26 67108594"   --->   Operation 2325 'mul' 'r_V_818' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%mult_V_990 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_818, i32 10, i32 25"   --->   Operation 2326 'partselect' 'mult_V_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (1.94ns)   --->   "%r_V_819 = mul i23 %sext_ln70_349, i23 51"   --->   Operation 2327 'mul' 'r_V_819' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%mult_V_991 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_819, i32 10, i32 22"   --->   Operation 2328 'partselect' 'mult_V_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln17_737 = sext i13 %mult_V_991" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2329 'sext' 'sext_ln17_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (1.94ns)   --->   "%r_V_820 = mul i25 %sext_ln70_353, i25 149"   --->   Operation 2330 'mul' 'r_V_820' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%mult_V_992 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_820, i32 10, i32 24"   --->   Operation 2331 'partselect' 'mult_V_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln818_176 = sext i15 %mult_V_992"   --->   Operation 2332 'sext' 'sext_ln818_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%shl_ln1273_324 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_145, i4 0"   --->   Operation 2333 'bitconcatenate' 'shl_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln1273_332 = sext i20 %shl_ln1273_324"   --->   Operation 2334 'sext' 'sext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (0.80ns)   --->   "%r_V_821 = sub i21 %sext_ln70_351, i21 %sext_ln1273_332"   --->   Operation 2335 'sub' 'r_V_821' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%mult_V_993 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_821, i32 10, i32 20"   --->   Operation 2336 'partselect' 'mult_V_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln17_738 = sext i11 %mult_V_993" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2337 'sext' 'sext_ln17_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.80ns)   --->   "%r_V_822 = sub i20 %sext_ln1273_326, i20 %sext_ln1273_331"   --->   Operation 2338 'sub' 'r_V_822' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_994 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_822, i32 10, i32 19"   --->   Operation 2339 'partselect' 'mult_V_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln17_739 = sext i10 %mult_V_994" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2340 'sext' 'sext_ln17_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (1.94ns)   --->   "%mul_ln1270_65 = mul i26 %sext_ln1270_14, i26 67108283"   --->   Operation 2341 'mul' 'mul_ln1270_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%mult_V_995 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_65, i32 10, i32 25"   --->   Operation 2342 'partselect' 'mult_V_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.79ns)   --->   "%r_V_823 = sub i19 %sext_ln70_350, i19 %sext_ln1273_329"   --->   Operation 2343 'sub' 'r_V_823' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%mult_V_996 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_823, i32 10, i32 18"   --->   Operation 2344 'partselect' 'mult_V_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln17_740 = sext i9 %mult_V_996" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2345 'sext' 'sext_ln17_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%mult_V_997 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_145, i32 7, i32 15"   --->   Operation 2346 'partselect' 'mult_V_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln17_741 = sext i9 %mult_V_997" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2347 'sext' 'sext_ln17_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln70_354 = sext i16 %p_read_144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2348 'sext' 'sext_ln70_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln70_355 = sext i16 %p_read_144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2349 'sext' 'sext_ln70_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln70_356 = sext i16 %p_read_144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2350 'sext' 'sext_ln70_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln70_357 = sext i16 %p_read_144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2351 'sext' 'sext_ln70_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln70_358 = sext i16 %p_read_144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2352 'sext' 'sext_ln70_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln70_359 = sext i16 %p_read_144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2353 'sext' 'sext_ln70_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln70_360 = sext i16 %p_read_144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2354 'sext' 'sext_ln70_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%shl_ln1273_240 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_144, i2 0"   --->   Operation 2355 'bitconcatenate' 'shl_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln1273_333 = sext i18 %shl_ln1273_240"   --->   Operation 2356 'sext' 'sext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln1273_334 = sext i18 %shl_ln1273_240"   --->   Operation 2357 'sext' 'sext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.79ns)   --->   "%r_V_824 = add i19 %sext_ln1273_334, i19 %sext_ln70_360"   --->   Operation 2358 'add' 'r_V_824' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%mult_V_998 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_824, i32 10, i32 18"   --->   Operation 2359 'partselect' 'mult_V_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln17_742 = sext i9 %mult_V_998" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2360 'sext' 'sext_ln17_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.78ns)   --->   "%r_V_825 = sub i17 0, i17 %sext_ln70_359"   --->   Operation 2361 'sub' 'r_V_825' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%mult_V_999 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_825, i32 10, i32 16"   --->   Operation 2362 'partselect' 'mult_V_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln17_743 = sext i7 %mult_V_999" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2363 'sext' 'sext_ln17_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln17_744 = sext i7 %mult_V_999" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2364 'sext' 'sext_ln17_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%shl_ln1273_241 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_144, i1 0"   --->   Operation 2365 'bitconcatenate' 'shl_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln1273_335 = sext i17 %shl_ln1273_241"   --->   Operation 2366 'sext' 'sext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln1273_336 = sext i17 %shl_ln1273_241"   --->   Operation 2367 'sext' 'sext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln1273_337 = sext i17 %shl_ln1273_241"   --->   Operation 2368 'sext' 'sext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln1273_338 = sext i17 %shl_ln1273_241"   --->   Operation 2369 'sext' 'sext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (0.79ns)   --->   "%r_V_826 = sub i18 0, i18 %sext_ln1273_338"   --->   Operation 2370 'sub' 'r_V_826' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%mult_V_1000 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_826, i32 10, i32 17"   --->   Operation 2371 'partselect' 'mult_V_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln17_745 = sext i8 %mult_V_1000" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2372 'sext' 'sext_ln17_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln17_746 = sext i8 %mult_V_1000" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2373 'sext' 'sext_ln17_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (0.00ns)   --->   "%shl_ln1273_242 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_144, i6 0"   --->   Operation 2374 'bitconcatenate' 'shl_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln1273_339 = sext i22 %shl_ln1273_242"   --->   Operation 2375 'sext' 'sext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%shl_ln1273_243 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_144, i4 0"   --->   Operation 2376 'bitconcatenate' 'shl_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln1273_340 = sext i20 %shl_ln1273_243"   --->   Operation 2377 'sext' 'sext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln1273_341 = sext i20 %shl_ln1273_243"   --->   Operation 2378 'sext' 'sext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.82ns)   --->   "%r_V_827 = sub i23 %sext_ln1273_341, i23 %sext_ln1273_339"   --->   Operation 2379 'sub' 'r_V_827' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%mult_V_1001 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_827, i32 10, i32 22"   --->   Operation 2380 'partselect' 'mult_V_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln17_747 = sext i13 %mult_V_1001" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2381 'sext' 'sext_ln17_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (1.94ns)   --->   "%r_V_828 = mul i24 %sext_ln70_358, i24 103"   --->   Operation 2382 'mul' 'r_V_828' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2383 [1/1] (0.00ns)   --->   "%mult_V_1002 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_828, i32 10, i32 23"   --->   Operation 2383 'partselect' 'mult_V_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln17_748 = sext i14 %mult_V_1002" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2384 'sext' 'sext_ln17_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%mult_V_1003 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_144, i32 7, i32 15"   --->   Operation 2385 'partselect' 'mult_V_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln17_749 = sext i9 %mult_V_1003" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2386 'sext' 'sext_ln17_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (1.94ns)   --->   "%r_V_829 = mul i23 %sext_ln70_357, i23 39"   --->   Operation 2387 'mul' 'r_V_829' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2388 [1/1] (0.00ns)   --->   "%mult_V_1004 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_829, i32 10, i32 22"   --->   Operation 2388 'partselect' 'mult_V_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%sext_ln17_750 = sext i13 %mult_V_1004" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2389 'sext' 'sext_ln17_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (1.94ns)   --->   "%r_V_830 = mul i26 %sext_ln70_356, i26 67108587"   --->   Operation 2390 'mul' 'r_V_830' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%mult_V_1005 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_830, i32 10, i32 25"   --->   Operation 2391 'partselect' 'mult_V_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.82ns)   --->   "%r_V_831 = sub i23 %sext_ln1273_339, i23 %sext_ln70_357"   --->   Operation 2392 'sub' 'r_V_831' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%mult_V_1006 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_831, i32 10, i32 22"   --->   Operation 2393 'partselect' 'mult_V_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln17_751 = sext i13 %mult_V_1006" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2394 'sext' 'sext_ln17_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (1.94ns)   --->   "%r_V_832 = mul i21 %sext_ln70_355, i21 11"   --->   Operation 2395 'mul' 'r_V_832' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%mult_V_1007 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_832, i32 10, i32 20"   --->   Operation 2396 'partselect' 'mult_V_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln17_752 = sext i11 %mult_V_1007" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2397 'sext' 'sext_ln17_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%shl_ln1273_244 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_144, i3 0"   --->   Operation 2398 'bitconcatenate' 'shl_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1273_342 = sext i19 %shl_ln1273_244"   --->   Operation 2399 'sext' 'sext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.80ns)   --->   "%r_V_833 = sub i20 %sext_ln1273_337, i20 %sext_ln1273_342"   --->   Operation 2400 'sub' 'r_V_833' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%mult_V_1008 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_833, i32 10, i32 19"   --->   Operation 2401 'partselect' 'mult_V_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln17_753 = sext i10 %mult_V_1008" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2402 'sext' 'sext_ln17_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%shl_ln1273_245 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_144, i5 0"   --->   Operation 2403 'bitconcatenate' 'shl_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln1273_343 = sext i21 %shl_ln1273_245"   --->   Operation 2404 'sext' 'sext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.81ns)   --->   "%r_V_834 = add i22 %sext_ln1273_343, i22 %sext_ln1273_336"   --->   Operation 2405 'add' 'r_V_834' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%mult_V_1009 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_834, i32 10, i32 21"   --->   Operation 2406 'partselect' 'mult_V_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln17_754 = sext i12 %mult_V_1009" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2407 'sext' 'sext_ln17_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%shl_ln1273_246 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_144, i7 0"   --->   Operation 2408 'bitconcatenate' 'shl_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln1273_344 = sext i23 %shl_ln1273_246"   --->   Operation 2409 'sext' 'sext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (0.82ns)   --->   "%r_V_835 = sub i24 %sext_ln1273_344, i24 %sext_ln1273_335"   --->   Operation 2410 'sub' 'r_V_835' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%mult_V_1010 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_835, i32 10, i32 23"   --->   Operation 2411 'partselect' 'mult_V_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln818_177 = sext i14 %mult_V_1010"   --->   Operation 2412 'sext' 'sext_ln818_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (0.80ns)   --->   "%r_V_836 = sub i21 %sext_ln1273_340, i21 %sext_ln1273_333"   --->   Operation 2413 'sub' 'r_V_836' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%mult_V_1011 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_836, i32 10, i32 20"   --->   Operation 2414 'partselect' 'mult_V_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln17_755 = sext i11 %mult_V_1011" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2415 'sext' 'sext_ln17_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (1.94ns)   --->   "%r_V_837 = mul i25 %sext_ln70_354, i25 33554239"   --->   Operation 2416 'mul' 'r_V_837' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%mult_V_1012 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_837, i32 10, i32 24"   --->   Operation 2417 'partselect' 'mult_V_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln818_178 = sext i15 %mult_V_1012"   --->   Operation 2418 'sext' 'sext_ln818_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln70_361 = sext i16 %p_read_143" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2419 'sext' 'sext_ln70_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln70_362 = sext i16 %p_read_143" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2420 'sext' 'sext_ln70_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln70_363 = sext i16 %p_read_143" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2421 'sext' 'sext_ln70_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln70_364 = sext i16 %p_read_143" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2422 'sext' 'sext_ln70_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%shl_ln1273_328 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_143, i2 0"   --->   Operation 2423 'bitconcatenate' 'shl_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln1273_345 = sext i18 %shl_ln1273_328"   --->   Operation 2424 'sext' 'sext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.79ns)   --->   "%r_V_838 = sub i19 %sext_ln70_364, i19 %sext_ln1273_345"   --->   Operation 2425 'sub' 'r_V_838' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%mult_V_1013 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_838, i32 10, i32 18"   --->   Operation 2426 'partselect' 'mult_V_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln17_756 = sext i9 %mult_V_1013" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2427 'sext' 'sext_ln17_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%mult_V_1014 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_143, i32 10, i32 15"   --->   Operation 2428 'partselect' 'mult_V_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln17_757 = sext i6 %mult_V_1014" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2429 'sext' 'sext_ln17_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (1.94ns)   --->   "%r_V_839 = mul i26 %sext_ln70_363, i26 311"   --->   Operation 2430 'mul' 'r_V_839' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%mult_V_1015 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_839, i32 10, i32 25"   --->   Operation 2431 'partselect' 'mult_V_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (0.78ns)   --->   "%r_V_840 = sub i17 0, i17 %sext_ln70_362"   --->   Operation 2432 'sub' 'r_V_840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%mult_V_1016 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_840, i32 10, i32 16"   --->   Operation 2433 'partselect' 'mult_V_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln17_758 = sext i7 %mult_V_1016" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2434 'sext' 'sext_ln17_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln17_759 = sext i7 %mult_V_1016" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2435 'sext' 'sext_ln17_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (1.94ns)   --->   "%r_V_841 = mul i26 %sext_ln70_363, i26 67108508"   --->   Operation 2436 'mul' 'r_V_841' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%mult_V_1017 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_841, i32 10, i32 25"   --->   Operation 2437 'partselect' 'mult_V_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln1273_346 = sext i18 %shl_ln1273_328"   --->   Operation 2438 'sext' 'sext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_313 = sub i19 0, i19 %sext_ln1273_345"   --->   Operation 2439 'sub' 'sub_ln1273_313' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2440 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_842 = sub i19 %sub_ln1273_313, i19 %sext_ln70_364"   --->   Operation 2440 'sub' 'r_V_842' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%mult_V_1018 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_842, i32 10, i32 18"   --->   Operation 2441 'partselect' 'mult_V_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln17_760 = sext i9 %mult_V_1018" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2442 'sext' 'sext_ln17_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln17_761 = sext i9 %mult_V_1018" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2443 'sext' 'sext_ln17_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%shl_ln1273_248 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_143, i6 0"   --->   Operation 2444 'bitconcatenate' 'shl_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln1273_347 = sext i22 %shl_ln1273_248"   --->   Operation 2445 'sext' 'sext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_315 = sub i23 0, i23 %sext_ln1273_347"   --->   Operation 2446 'sub' 'sub_ln1273_315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%shl_ln1273_249 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_143, i1 0"   --->   Operation 2447 'bitconcatenate' 'shl_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln1273_348 = sext i17 %shl_ln1273_249"   --->   Operation 2448 'sext' 'sext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_843 = sub i23 %sub_ln1273_315, i23 %sext_ln1273_348"   --->   Operation 2449 'sub' 'r_V_843' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%mult_V_1019 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_843, i32 10, i32 22"   --->   Operation 2450 'partselect' 'mult_V_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln17_762 = sext i13 %mult_V_1019" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2451 'sext' 'sext_ln17_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (1.94ns)   --->   "%r_V_844 = mul i25 %sext_ln70_361, i25 33554246"   --->   Operation 2452 'mul' 'r_V_844' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%mult_V_1020 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_844, i32 10, i32 24"   --->   Operation 2453 'partselect' 'mult_V_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln818_179 = sext i15 %mult_V_1020"   --->   Operation 2454 'sext' 'sext_ln818_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (0.79ns)   --->   "%r_V_845 = sub i19 %sext_ln1273_345, i19 %sext_ln70_364"   --->   Operation 2455 'sub' 'r_V_845' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%mult_V_1021 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_845, i32 10, i32 18"   --->   Operation 2456 'partselect' 'mult_V_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln17_763 = sext i9 %mult_V_1021" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2457 'sext' 'sext_ln17_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2458 [1/1] (0.82ns)   --->   "%r_V_846 = sub i23 %sext_ln1273_346, i23 %sext_ln1273_347"   --->   Operation 2458 'sub' 'r_V_846' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%mult_V_1022 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_846, i32 10, i32 22"   --->   Operation 2459 'partselect' 'mult_V_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln17_764 = sext i13 %mult_V_1022" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2460 'sext' 'sext_ln17_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (1.94ns)   --->   "%r_V_847 = mul i25 %sext_ln70_361, i25 209"   --->   Operation 2461 'mul' 'r_V_847' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2462 [1/1] (0.00ns)   --->   "%mult_V_1023 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_847, i32 10, i32 24"   --->   Operation 2462 'partselect' 'mult_V_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln818_180 = sext i15 %mult_V_1023"   --->   Operation 2463 'sext' 'sext_ln818_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.82ns)   --->   "%r_V_848 = sub i23 %sext_ln1273_348, i23 %sext_ln1273_347"   --->   Operation 2464 'sub' 'r_V_848' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%mult_V_1024 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_848, i32 10, i32 22"   --->   Operation 2465 'partselect' 'mult_V_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln17_765 = sext i13 %mult_V_1024" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2466 'sext' 'sext_ln17_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%mult_V_1025 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_143, i32 9, i32 15"   --->   Operation 2467 'partselect' 'mult_V_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%sext_ln17_766 = sext i7 %mult_V_1025" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2468 'sext' 'sext_ln17_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln70_365 = sext i16 %p_read_142" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2469 'sext' 'sext_ln70_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln70_366 = sext i16 %p_read_142" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2470 'sext' 'sext_ln70_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln70_367 = sext i16 %p_read_142" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2471 'sext' 'sext_ln70_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln70_368 = sext i16 %p_read_142" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2472 'sext' 'sext_ln70_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln70_369 = sext i16 %p_read_142" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2473 'sext' 'sext_ln70_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln70_370 = sext i16 %p_read_142" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2474 'sext' 'sext_ln70_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (1.94ns)   --->   "%r_V_849 = mul i24 %sext_ln70_370, i24 109"   --->   Operation 2475 'mul' 'r_V_849' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%mult_V_1026 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_849, i32 10, i32 23"   --->   Operation 2476 'partselect' 'mult_V_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln17_767 = sext i14 %mult_V_1026" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2477 'sext' 'sext_ln17_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%shl_ln1273_329 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_142, i3 0"   --->   Operation 2478 'bitconcatenate' 'shl_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln1273_349 = sext i19 %shl_ln1273_329"   --->   Operation 2479 'sext' 'sext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.80ns)   --->   "%r_V_850 = sub i20 %sext_ln70_368, i20 %sext_ln1273_349"   --->   Operation 2480 'sub' 'r_V_850' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2481 [1/1] (0.00ns)   --->   "%mult_V_1027 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_850, i32 10, i32 19"   --->   Operation 2481 'partselect' 'mult_V_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln17_768 = sext i10 %mult_V_1027" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2482 'sext' 'sext_ln17_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%shl_ln1273_250 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_142, i1 0"   --->   Operation 2483 'bitconcatenate' 'shl_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln1273_350 = sext i17 %shl_ln1273_250"   --->   Operation 2484 'sext' 'sext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln1273_351 = sext i17 %shl_ln1273_250"   --->   Operation 2485 'sext' 'sext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.79ns)   --->   "%r_V_851 = sub i18 0, i18 %sext_ln1273_351"   --->   Operation 2486 'sub' 'r_V_851' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%mult_V_1028 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_851, i32 10, i32 17"   --->   Operation 2487 'partselect' 'mult_V_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln17_769 = sext i8 %mult_V_1028" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2488 'sext' 'sext_ln17_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%shl_ln1273_251 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_142, i5 0"   --->   Operation 2489 'bitconcatenate' 'shl_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln1273_352 = sext i21 %shl_ln1273_251"   --->   Operation 2490 'sext' 'sext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%shl_ln1273_252 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_142, i2 0"   --->   Operation 2491 'bitconcatenate' 'shl_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln1273_353 = sext i18 %shl_ln1273_252"   --->   Operation 2492 'sext' 'sext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln1273_354 = sext i18 %shl_ln1273_252"   --->   Operation 2493 'sext' 'sext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln1273_355 = sext i18 %shl_ln1273_252"   --->   Operation 2494 'sext' 'sext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (0.81ns)   --->   "%r_V_852 = sub i22 %sext_ln1273_355, i22 %sext_ln1273_352"   --->   Operation 2495 'sub' 'r_V_852' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%mult_V_1029 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_852, i32 10, i32 21"   --->   Operation 2496 'partselect' 'mult_V_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%sext_ln17_770 = sext i12 %mult_V_1029" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2497 'sext' 'sext_ln17_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.78ns)   --->   "%r_V_853 = sub i17 0, i17 %sext_ln70_367"   --->   Operation 2498 'sub' 'r_V_853' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%mult_V_1030 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_853, i32 10, i32 16"   --->   Operation 2499 'partselect' 'mult_V_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln17_771 = sext i7 %mult_V_1030" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2500 'sext' 'sext_ln17_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln17_772 = sext i7 %mult_V_1030" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2501 'sext' 'sext_ln17_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (0.80ns)   --->   "%r_V_854 = sub i20 %sext_ln1273_350, i20 %sext_ln1273_349"   --->   Operation 2502 'sub' 'r_V_854' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_854, i32 10, i32 19"   --->   Operation 2503 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln17_773 = sext i10 %mult_V_1031" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2504 'sext' 'sext_ln17_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (1.94ns)   --->   "%r_V_855 = mul i25 %sext_ln70_366, i25 172"   --->   Operation 2505 'mul' 'r_V_855' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%mult_V_1032 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_855, i32 10, i32 24"   --->   Operation 2506 'partselect' 'mult_V_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln818_181 = sext i15 %mult_V_1032"   --->   Operation 2507 'sext' 'sext_ln818_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (1.94ns)   --->   "%r_V_856 = mul i25 %sext_ln70_366, i25 33554293"   --->   Operation 2508 'mul' 'r_V_856' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%mult_V_1033 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_856, i32 10, i32 24"   --->   Operation 2509 'partselect' 'mult_V_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln818_182 = sext i15 %mult_V_1033"   --->   Operation 2510 'sext' 'sext_ln818_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (1.94ns)   --->   "%r_V_857 = mul i24 %sext_ln70_370, i24 16777143"   --->   Operation 2511 'mul' 'r_V_857' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%mult_V_1034 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_857, i32 10, i32 23"   --->   Operation 2512 'partselect' 'mult_V_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln17_774 = sext i14 %mult_V_1034" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2513 'sext' 'sext_ln17_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.79ns)   --->   "%r_V_858 = sub i19 %sext_ln1273_354, i19 %sext_ln70_369"   --->   Operation 2514 'sub' 'r_V_858' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%mult_V_1035 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_858, i32 10, i32 18"   --->   Operation 2515 'partselect' 'mult_V_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln17_775 = sext i9 %mult_V_1035" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2516 'sext' 'sext_ln17_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (1.94ns)   --->   "%r_V_859 = mul i24 %sext_ln70_370, i24 106"   --->   Operation 2517 'mul' 'r_V_859' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%mult_V_1036 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_859, i32 10, i32 23"   --->   Operation 2518 'partselect' 'mult_V_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln17_776 = sext i14 %mult_V_1036" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2519 'sext' 'sext_ln17_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%shl_ln1273_254 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_142, i6 0"   --->   Operation 2520 'bitconcatenate' 'shl_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln1273_356 = sext i22 %shl_ln1273_254"   --->   Operation 2521 'sext' 'sext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (0.82ns)   --->   "%r_V_860 = add i23 %sext_ln1273_356, i23 %sext_ln1273_353"   --->   Operation 2522 'add' 'r_V_860' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%mult_V_1037 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_860, i32 10, i32 22"   --->   Operation 2523 'partselect' 'mult_V_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln17_777 = sext i13 %mult_V_1037" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2524 'sext' 'sext_ln17_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (1.94ns)   --->   "%r_V_861 = mul i25 %sext_ln70_366, i25 243"   --->   Operation 2525 'mul' 'r_V_861' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%mult_V_1038 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_861, i32 10, i32 24"   --->   Operation 2526 'partselect' 'mult_V_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln818_183 = sext i15 %mult_V_1038"   --->   Operation 2527 'sext' 'sext_ln818_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.00ns)   --->   "%mult_V_1039 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_142, i32 10, i32 15"   --->   Operation 2528 'partselect' 'mult_V_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln17_778 = sext i6 %mult_V_1039" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2529 'sext' 'sext_ln17_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.79ns)   --->   "%r_V_862 = sub i19 %sext_ln70_369, i19 %sext_ln1273_354"   --->   Operation 2530 'sub' 'r_V_862' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%mult_V_1040 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_862, i32 10, i32 18"   --->   Operation 2531 'partselect' 'mult_V_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln17_779 = sext i9 %mult_V_1040" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2532 'sext' 'sext_ln17_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.79ns)   --->   "%r_V_863 = sub i19 0, i19 %sext_ln1273_354"   --->   Operation 2533 'sub' 'r_V_863' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%mult_V_1041 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_863, i32 10, i32 18"   --->   Operation 2534 'partselect' 'mult_V_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln17_780 = sext i9 %mult_V_1041" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2535 'sext' 'sext_ln17_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (1.94ns)   --->   "%r_V_864 = mul i24 %sext_ln70_370, i24 95"   --->   Operation 2536 'mul' 'r_V_864' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%mult_V_1042 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_864, i32 10, i32 23"   --->   Operation 2537 'partselect' 'mult_V_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln17_781 = sext i14 %mult_V_1042" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2538 'sext' 'sext_ln17_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.80ns)   --->   "%r_V_865 = sub i20 %sext_ln1273_349, i20 %sext_ln1273_350"   --->   Operation 2539 'sub' 'r_V_865' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%mult_V_1043 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_865, i32 10, i32 19"   --->   Operation 2540 'partselect' 'mult_V_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln17_782 = sext i10 %mult_V_1043" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2541 'sext' 'sext_ln17_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (0.80ns)   --->   "%r_V_866 = sub i20 %sext_ln1273_349, i20 %sext_ln70_368"   --->   Operation 2542 'sub' 'r_V_866' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%mult_V_1044 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_866, i32 10, i32 19"   --->   Operation 2543 'partselect' 'mult_V_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%sext_ln17_783 = sext i10 %mult_V_1044" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2544 'sext' 'sext_ln17_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (1.94ns)   --->   "%r_V_867 = mul i26 %sext_ln70_365, i26 67108595"   --->   Operation 2545 'mul' 'r_V_867' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%mult_V_1045 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_867, i32 10, i32 25"   --->   Operation 2546 'partselect' 'mult_V_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln70_371 = sext i16 %p_read_141" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2547 'sext' 'sext_ln70_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln70_372 = sext i16 %p_read_141" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2548 'sext' 'sext_ln70_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln70_373 = sext i16 %p_read_141" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2549 'sext' 'sext_ln70_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln70_374 = sext i16 %p_read_141" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2550 'sext' 'sext_ln70_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln70_375 = sext i16 %p_read_141" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2551 'sext' 'sext_ln70_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%sext_ln70_376 = sext i16 %p_read_141" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2552 'sext' 'sext_ln70_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (1.94ns)   --->   "%r_V_868 = mul i24 %sext_ln70_376, i24 67"   --->   Operation 2553 'mul' 'r_V_868' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%mult_V_1046 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_868, i32 10, i32 23"   --->   Operation 2554 'partselect' 'mult_V_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln17_784 = sext i14 %mult_V_1046" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2555 'sext' 'sext_ln17_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%shl_ln1273_255 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_141, i2 0"   --->   Operation 2556 'bitconcatenate' 'shl_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln1273_357 = sext i18 %shl_ln1273_255"   --->   Operation 2557 'sext' 'sext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.79ns)   --->   "%r_V_869 = sub i19 %sext_ln1273_357, i19 %sext_ln70_375"   --->   Operation 2558 'sub' 'r_V_869' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%mult_V_1047 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_869, i32 10, i32 18"   --->   Operation 2559 'partselect' 'mult_V_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%sext_ln17_785 = sext i9 %mult_V_1047" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2560 'sext' 'sext_ln17_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.78ns)   --->   "%r_V_870 = sub i17 0, i17 %sext_ln70_374"   --->   Operation 2561 'sub' 'r_V_870' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%mult_V_1048 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_870, i32 10, i32 16"   --->   Operation 2562 'partselect' 'mult_V_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln17_786 = sext i7 %mult_V_1048" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2563 'sext' 'sext_ln17_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln17_787 = sext i7 %mult_V_1048" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2564 'sext' 'sext_ln17_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (0.00ns)   --->   "%shl_ln1273_256 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_141, i1 0"   --->   Operation 2565 'bitconcatenate' 'shl_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln1273_358 = sext i17 %shl_ln1273_256"   --->   Operation 2566 'sext' 'sext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.79ns)   --->   "%r_V_871 = sub i18 0, i18 %sext_ln1273_358"   --->   Operation 2567 'sub' 'r_V_871' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2568 [1/1] (0.00ns)   --->   "%mult_V_1049 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_871, i32 10, i32 17"   --->   Operation 2568 'partselect' 'mult_V_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln17_788 = sext i8 %mult_V_1049" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2569 'sext' 'sext_ln17_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (1.94ns)   --->   "%r_V_872 = mul i24 %sext_ln70_376, i24 16777115"   --->   Operation 2570 'mul' 'r_V_872' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2571 [1/1] (0.00ns)   --->   "%mult_V_1050 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_872, i32 10, i32 23"   --->   Operation 2571 'partselect' 'mult_V_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%sext_ln17_789 = sext i14 %mult_V_1050" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2572 'sext' 'sext_ln17_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (1.94ns)   --->   "%r_V_873 = mul i26 %sext_ln70_373, i26 67108364"   --->   Operation 2573 'mul' 'r_V_873' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2574 [1/1] (0.00ns)   --->   "%mult_V_1051 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_873, i32 10, i32 25"   --->   Operation 2574 'partselect' 'mult_V_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2575 [1/1] (0.79ns)   --->   "%r_V_874 = sub i19 %sext_ln70_375, i19 %sext_ln1273_357"   --->   Operation 2575 'sub' 'r_V_874' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%mult_V_1052 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_874, i32 10, i32 18"   --->   Operation 2576 'partselect' 'mult_V_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln17_790 = sext i9 %mult_V_1052" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2577 'sext' 'sext_ln17_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%shl_ln1273_257 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_141, i3 0"   --->   Operation 2578 'bitconcatenate' 'shl_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln1273_359 = sext i19 %shl_ln1273_257"   --->   Operation 2579 'sext' 'sext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2580 [1/1] (0.80ns)   --->   "%r_V_875 = sub i20 %sext_ln1273_359, i20 %sext_ln70_372"   --->   Operation 2580 'sub' 'r_V_875' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%mult_V_1053 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_875, i32 10, i32 19"   --->   Operation 2581 'partselect' 'mult_V_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln17_791 = sext i10 %mult_V_1053" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2582 'sext' 'sext_ln17_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%mult_V_1054 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_141, i32 10, i32 15"   --->   Operation 2583 'partselect' 'mult_V_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln17_792 = sext i6 %mult_V_1054" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2584 'sext' 'sext_ln17_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (1.94ns)   --->   "%r_V_876 = mul i21 %sext_ln70_371, i21 13"   --->   Operation 2585 'mul' 'r_V_876' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%mult_V_1055 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_876, i32 10, i32 20"   --->   Operation 2586 'partselect' 'mult_V_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln17_793 = sext i11 %mult_V_1055" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2587 'sext' 'sext_ln17_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i16 %p_read_140"   --->   Operation 2588 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln70_377 = sext i16 %p_read_140" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2589 'sext' 'sext_ln70_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln70_378 = sext i16 %p_read_140" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2590 'sext' 'sext_ln70_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln70_379 = sext i16 %p_read_140" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2591 'sext' 'sext_ln70_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln70_380 = sext i16 %p_read_140" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2592 'sext' 'sext_ln70_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln70_381 = sext i16 %p_read_140" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2593 'sext' 'sext_ln70_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (1.94ns)   --->   "%r_V_877 = mul i25 %sext_ln70_381, i25 33554233"   --->   Operation 2594 'mul' 'r_V_877' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%mult_V_1056 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_877, i32 10, i32 24"   --->   Operation 2595 'partselect' 'mult_V_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln818_184 = sext i15 %mult_V_1056"   --->   Operation 2596 'sext' 'sext_ln818_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (0.78ns)   --->   "%r_V_878 = sub i17 0, i17 %sext_ln70_380"   --->   Operation 2597 'sub' 'r_V_878' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%mult_V_1057 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_878, i32 10, i32 16"   --->   Operation 2598 'partselect' 'mult_V_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln17_794 = sext i7 %mult_V_1057" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2599 'sext' 'sext_ln17_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln17_795 = sext i7 %mult_V_1057" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2600 'sext' 'sext_ln17_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%mult_V_1058 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_140, i32 9, i32 15"   --->   Operation 2601 'partselect' 'mult_V_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln17_796 = sext i7 %mult_V_1058" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2602 'sext' 'sext_ln17_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (1.94ns)   --->   "%r_V_879 = mul i24 %sext_ln70_379, i24 67"   --->   Operation 2603 'mul' 'r_V_879' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%mult_V_1059 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_879, i32 10, i32 23"   --->   Operation 2604 'partselect' 'mult_V_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln17_797 = sext i14 %mult_V_1059" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2605 'sext' 'sext_ln17_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.00ns)   --->   "%shl_ln1273_258 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_140, i5 0"   --->   Operation 2606 'bitconcatenate' 'shl_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln1273_360 = sext i21 %shl_ln1273_258"   --->   Operation 2607 'sext' 'sext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_333 = sub i22 0, i22 %sext_ln1273_360"   --->   Operation 2608 'sub' 'sub_ln1273_333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2609 [1/1] (0.00ns)   --->   "%shl_ln1273_259 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_140, i3 0"   --->   Operation 2609 'bitconcatenate' 'shl_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln1273_361 = sext i19 %shl_ln1273_259"   --->   Operation 2610 'sext' 'sext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln1273_362 = sext i19 %shl_ln1273_259"   --->   Operation 2611 'sext' 'sext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_880 = sub i22 %sub_ln1273_333, i22 %sext_ln1273_362"   --->   Operation 2612 'sub' 'r_V_880' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%mult_V_1060 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_880, i32 10, i32 21"   --->   Operation 2613 'partselect' 'mult_V_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln17_798 = sext i12 %mult_V_1060" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2614 'sext' 'sext_ln17_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%shl_ln1273_260 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_140, i1 0"   --->   Operation 2615 'bitconcatenate' 'shl_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln1273_363 = sext i17 %shl_ln1273_260"   --->   Operation 2616 'sext' 'sext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln1273_364 = sext i17 %shl_ln1273_260"   --->   Operation 2617 'sext' 'sext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln1273_365 = sext i17 %shl_ln1273_260"   --->   Operation 2618 'sext' 'sext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.80ns)   --->   "%r_V_881 = sub i20 %sext_ln1273_361, i20 %sext_ln1273_365"   --->   Operation 2619 'sub' 'r_V_881' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%mult_V_1061 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_881, i32 10, i32 19"   --->   Operation 2620 'partselect' 'mult_V_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln17_799 = sext i10 %mult_V_1061" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2621 'sext' 'sext_ln17_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln17_800 = sext i10 %mult_V_1061" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2622 'sext' 'sext_ln17_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (1.94ns)   --->   "%r_V_882 = mul i22 %sext_ln70_377, i22 4194281"   --->   Operation 2623 'mul' 'r_V_882' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%mult_V_1062 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_882, i32 10, i32 21"   --->   Operation 2624 'partselect' 'mult_V_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln17_801 = sext i12 %mult_V_1062" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2625 'sext' 'sext_ln17_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (0.79ns)   --->   "%r_V_883 = sub i18 0, i18 %sext_ln1273_364"   --->   Operation 2626 'sub' 'r_V_883' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%mult_V_1063 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_883, i32 10, i32 17"   --->   Operation 2627 'partselect' 'mult_V_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln17_802 = sext i8 %mult_V_1063" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2628 'sext' 'sext_ln17_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln17_803 = sext i8 %mult_V_1063" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2629 'sext' 'sext_ln17_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%shl_ln1273_330 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_140, i2 0"   --->   Operation 2630 'bitconcatenate' 'shl_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln1273_366 = sext i18 %shl_ln1273_330"   --->   Operation 2631 'sext' 'sext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2632 [1/1] (0.79ns)   --->   "%r_V_884 = sub i19 %sext_ln70_378, i19 %sext_ln1273_366"   --->   Operation 2632 'sub' 'r_V_884' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%mult_V_1064 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_884, i32 10, i32 18"   --->   Operation 2633 'partselect' 'mult_V_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln17_804 = sext i9 %mult_V_1064" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2634 'sext' 'sext_ln17_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln17_805 = sext i9 %mult_V_1064" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2635 'sext' 'sext_ln17_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (1.94ns)   --->   "%r_V_885 = mul i25 %sext_ln70_381, i25 33554275"   --->   Operation 2636 'mul' 'r_V_885' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%mult_V_1065 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_885, i32 10, i32 24"   --->   Operation 2637 'partselect' 'mult_V_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln818_185 = sext i15 %mult_V_1065"   --->   Operation 2638 'sext' 'sext_ln818_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (1.94ns)   --->   "%r_V_886 = mul i25 %sext_ln70_381, i25 33554222"   --->   Operation 2639 'mul' 'r_V_886' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%mult_V_1066 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_886, i32 10, i32 24"   --->   Operation 2640 'partselect' 'mult_V_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln818_186 = sext i15 %mult_V_1066"   --->   Operation 2641 'sext' 'sext_ln818_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%shl_ln1273_261 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_140, i7 0"   --->   Operation 2642 'bitconcatenate' 'shl_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln1273_367 = sext i23 %shl_ln1273_261"   --->   Operation 2643 'sext' 'sext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (0.82ns)   --->   "%r_V_887 = sub i24 %sext_ln1273_367, i24 %sext_ln1273_363"   --->   Operation 2644 'sub' 'r_V_887' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%mult_V_1067 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_887, i32 10, i32 23"   --->   Operation 2645 'partselect' 'mult_V_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln17_806 = sext i14 %mult_V_1067" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2646 'sext' 'sext_ln17_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%mult_V_1068 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_140, i32 10, i32 15"   --->   Operation 2647 'partselect' 'mult_V_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln17_807 = sext i6 %mult_V_1068" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2648 'sext' 'sext_ln17_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2649 [1/1] (1.94ns)   --->   "%mul_ln1270_66 = mul i26 %sext_ln1270_15, i26 573"   --->   Operation 2649 'mul' 'mul_ln1270_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%mult_V_1069 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_66, i32 10, i32 25"   --->   Operation 2650 'partselect' 'mult_V_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.79ns)   --->   "%r_V_888 = add i19 %sext_ln1273_366, i19 %sext_ln70_378"   --->   Operation 2651 'add' 'r_V_888' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%mult_V_1070 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_888, i32 10, i32 18"   --->   Operation 2652 'partselect' 'mult_V_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln17_808 = sext i9 %mult_V_1070" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2653 'sext' 'sext_ln17_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln70_382 = sext i16 %p_read_139" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2654 'sext' 'sext_ln70_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (0.78ns)   --->   "%r_V_889 = sub i17 0, i17 %sext_ln70_382"   --->   Operation 2655 'sub' 'r_V_889' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%mult_V_1071 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_889, i32 10, i32 16"   --->   Operation 2656 'partselect' 'mult_V_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln17_809 = sext i7 %mult_V_1071" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2657 'sext' 'sext_ln17_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln17_810 = sext i7 %mult_V_1071" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2658 'sext' 'sext_ln17_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln70_383 = sext i16 %p_read_138" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2659 'sext' 'sext_ln70_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln70_384 = sext i16 %p_read_138" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2660 'sext' 'sext_ln70_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%sext_ln70_385 = sext i16 %p_read_138" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2661 'sext' 'sext_ln70_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln70_386 = sext i16 %p_read_138" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2662 'sext' 'sext_ln70_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln70_387 = sext i16 %p_read_138" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2663 'sext' 'sext_ln70_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln70_388 = sext i16 %p_read_138" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2664 'sext' 'sext_ln70_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%shl_ln1273_263 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_138, i1 0"   --->   Operation 2665 'bitconcatenate' 'shl_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln1273_368 = sext i17 %shl_ln1273_263"   --->   Operation 2666 'sext' 'sext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln1273_369 = sext i17 %shl_ln1273_263"   --->   Operation 2667 'sext' 'sext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln1273_370 = sext i17 %shl_ln1273_263"   --->   Operation 2668 'sext' 'sext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2669 [1/1] (0.79ns)   --->   "%r_V_890 = sub i18 0, i18 %sext_ln1273_370"   --->   Operation 2669 'sub' 'r_V_890' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%mult_V_1072 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_890, i32 10, i32 17"   --->   Operation 2670 'partselect' 'mult_V_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln17_811 = sext i8 %mult_V_1072" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2671 'sext' 'sext_ln17_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%shl_ln1273_331 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_138, i2 0"   --->   Operation 2672 'bitconcatenate' 'shl_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln1273_371 = sext i18 %shl_ln1273_331"   --->   Operation 2673 'sext' 'sext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.79ns)   --->   "%r_V_891 = sub i19 %sext_ln70_387, i19 %sext_ln1273_371"   --->   Operation 2674 'sub' 'r_V_891' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%mult_V_1073 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_891, i32 10, i32 18"   --->   Operation 2675 'partselect' 'mult_V_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln17_812 = sext i9 %mult_V_1073" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2676 'sext' 'sext_ln17_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (1.94ns)   --->   "%r_V_892 = mul i22 %sext_ln70_386, i22 4194283"   --->   Operation 2677 'mul' 'r_V_892' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%mult_V_1074 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_892, i32 10, i32 21"   --->   Operation 2678 'partselect' 'mult_V_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln17_813 = sext i12 %mult_V_1074" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2679 'sext' 'sext_ln17_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%shl_ln1273_264 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_138, i4 0"   --->   Operation 2680 'bitconcatenate' 'shl_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln1273_372 = sext i20 %shl_ln1273_264"   --->   Operation 2681 'sext' 'sext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_340 = sub i21 0, i21 %sext_ln1273_372"   --->   Operation 2682 'sub' 'sub_ln1273_340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2683 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_893 = sub i21 %sub_ln1273_340, i21 %sext_ln1273_369"   --->   Operation 2683 'sub' 'r_V_893' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%mult_V_1075 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_893, i32 10, i32 20"   --->   Operation 2684 'partselect' 'mult_V_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln17_814 = sext i11 %mult_V_1075" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2685 'sext' 'sext_ln17_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.78ns)   --->   "%r_V_894 = sub i17 0, i17 %sext_ln70_388"   --->   Operation 2686 'sub' 'r_V_894' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%mult_V_1076 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_894, i32 10, i32 16"   --->   Operation 2687 'partselect' 'mult_V_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln17_815 = sext i7 %mult_V_1076" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2688 'sext' 'sext_ln17_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2689 [1/1] (1.94ns)   --->   "%r_V_895 = mul i25 %sext_ln70_385, i25 247"   --->   Operation 2689 'mul' 'r_V_895' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%mult_V_1077 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_895, i32 10, i32 24"   --->   Operation 2690 'partselect' 'mult_V_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln818_187 = sext i15 %mult_V_1077"   --->   Operation 2691 'sext' 'sext_ln818_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%shl_ln1273_265 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_138, i3 0"   --->   Operation 2692 'bitconcatenate' 'shl_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln1273_373 = sext i19 %shl_ln1273_265"   --->   Operation 2693 'sext' 'sext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.80ns)   --->   "%r_V_896 = sub i20 %sext_ln1273_373, i20 %sext_ln1273_368"   --->   Operation 2694 'sub' 'r_V_896' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%mult_V_1078 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_896, i32 10, i32 19"   --->   Operation 2695 'partselect' 'mult_V_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln17_816 = sext i10 %mult_V_1078" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2696 'sext' 'sext_ln17_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (0.00ns)   --->   "%mult_V_1079 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_138, i32 9, i32 15"   --->   Operation 2697 'partselect' 'mult_V_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln17_817 = sext i7 %mult_V_1079" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2698 'sext' 'sext_ln17_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%mult_V_1080 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_138, i32 8, i32 15"   --->   Operation 2699 'partselect' 'mult_V_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln17_818 = sext i8 %mult_V_1080" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2700 'sext' 'sext_ln17_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%mult_V_1081 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_138, i32 10, i32 15"   --->   Operation 2701 'partselect' 'mult_V_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln17_819 = sext i6 %mult_V_1081" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2702 'sext' 'sext_ln17_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (1.94ns)   --->   "%r_V_897 = mul i26 %sext_ln70_384, i26 318"   --->   Operation 2703 'mul' 'r_V_897' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%mult_V_1082 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_897, i32 10, i32 25"   --->   Operation 2704 'partselect' 'mult_V_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.79ns)   --->   "%r_V_898 = sub i19 0, i19 %sext_ln1273_371"   --->   Operation 2705 'sub' 'r_V_898' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%mult_V_1083 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_898, i32 10, i32 18"   --->   Operation 2706 'partselect' 'mult_V_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln17_820 = sext i9 %mult_V_1083" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2707 'sext' 'sext_ln17_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2708 [1/1] (0.80ns)   --->   "%r_V_899 = add i20 %sext_ln1273_373, i20 %sext_ln1273_368"   --->   Operation 2708 'add' 'r_V_899' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%mult_V_1084 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_899, i32 10, i32 19"   --->   Operation 2709 'partselect' 'mult_V_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln17_821 = sext i10 %mult_V_1084" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2710 'sext' 'sext_ln17_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.79ns)   --->   "%r_V_900 = sub i19 %sext_ln1273_371, i19 %sext_ln70_387"   --->   Operation 2711 'sub' 'r_V_900' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%mult_V_1085 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_900, i32 10, i32 18"   --->   Operation 2712 'partselect' 'mult_V_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln17_822 = sext i9 %mult_V_1085" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2713 'sext' 'sext_ln17_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (1.94ns)   --->   "%r_V_901 = mul i24 %sext_ln70_383, i24 16777110"   --->   Operation 2714 'mul' 'r_V_901' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%mult_V_1086 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_901, i32 10, i32 23"   --->   Operation 2715 'partselect' 'mult_V_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln17_823 = sext i14 %mult_V_1086" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2716 'sext' 'sext_ln17_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln70_389 = sext i16 %p_read50114" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2717 'sext' 'sext_ln70_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln70_390 = sext i16 %p_read50114" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2718 'sext' 'sext_ln70_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln70_391 = sext i16 %p_read50114" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2719 'sext' 'sext_ln70_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln70_392 = sext i16 %p_read50114" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2720 'sext' 'sext_ln70_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln70_393 = sext i16 %p_read50114" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2721 'sext' 'sext_ln70_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln70_394 = sext i16 %p_read50114" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2722 'sext' 'sext_ln70_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln70_395 = sext i16 %p_read50114" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2723 'sext' 'sext_ln70_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln70_396 = sext i16 %p_read50114" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2724 'sext' 'sext_ln70_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (1.94ns)   --->   "%r_V_902 = mul i25 %sext_ln70_396, i25 33554270"   --->   Operation 2725 'mul' 'r_V_902' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%mult_V_1087 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_902, i32 10, i32 24"   --->   Operation 2726 'partselect' 'mult_V_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln818_188 = sext i15 %mult_V_1087"   --->   Operation 2727 'sext' 'sext_ln818_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2728 [1/1] (0.78ns)   --->   "%r_V_903 = sub i17 0, i17 %sext_ln70_395"   --->   Operation 2728 'sub' 'r_V_903' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%mult_V_1088 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_903, i32 10, i32 16"   --->   Operation 2729 'partselect' 'mult_V_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln17_824 = sext i7 %mult_V_1088" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2730 'sext' 'sext_ln17_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln17_825 = sext i7 %mult_V_1088" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2731 'sext' 'sext_ln17_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns)   --->   "%shl_ln1273_267 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read50114, i2 0"   --->   Operation 2732 'bitconcatenate' 'shl_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln1273_374 = sext i18 %shl_ln1273_267"   --->   Operation 2733 'sext' 'sext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (0.79ns)   --->   "%r_V_904 = sub i19 %sext_ln1273_374, i19 %sext_ln70_394"   --->   Operation 2734 'sub' 'r_V_904' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%mult_V_1089 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_904, i32 10, i32 18"   --->   Operation 2735 'partselect' 'mult_V_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (0.00ns)   --->   "%sext_ln17_826 = sext i9 %mult_V_1089" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2736 'sext' 'sext_ln17_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln17_827 = sext i9 %mult_V_1089" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2737 'sext' 'sext_ln17_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%mult_V_1090 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read50114, i32 10, i32 15"   --->   Operation 2738 'partselect' 'mult_V_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln17_828 = sext i6 %mult_V_1090" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2739 'sext' 'sext_ln17_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%shl_ln1273_268 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read50114, i1 0"   --->   Operation 2740 'bitconcatenate' 'shl_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln1273_375 = sext i17 %shl_ln1273_268"   --->   Operation 2741 'sext' 'sext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (0.79ns)   --->   "%r_V_905 = sub i18 0, i18 %sext_ln1273_375"   --->   Operation 2742 'sub' 'r_V_905' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%mult_V_1091 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_905, i32 10, i32 17"   --->   Operation 2743 'partselect' 'mult_V_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln17_829 = sext i8 %mult_V_1091" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2744 'sext' 'sext_ln17_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (1.94ns)   --->   "%r_V_906 = mul i25 %sext_ln70_396, i25 142"   --->   Operation 2745 'mul' 'r_V_906' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%mult_V_1092 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_906, i32 10, i32 24"   --->   Operation 2746 'partselect' 'mult_V_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln818_189 = sext i15 %mult_V_1092"   --->   Operation 2747 'sext' 'sext_ln818_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2748 [1/1] (0.79ns)   --->   "%r_V_907 = sub i19 %sext_ln70_394, i19 %sext_ln1273_374"   --->   Operation 2748 'sub' 'r_V_907' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%mult_V_1093 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_907, i32 10, i32 18"   --->   Operation 2749 'partselect' 'mult_V_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln17_830 = sext i9 %mult_V_1093" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2750 'sext' 'sext_ln17_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (1.94ns)   --->   "%r_V_908 = mul i24 %sext_ln70_393, i24 16777095"   --->   Operation 2751 'mul' 'r_V_908' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%mult_V_1094 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_908, i32 10, i32 23"   --->   Operation 2752 'partselect' 'mult_V_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln17_831 = sext i14 %mult_V_1094" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2753 'sext' 'sext_ln17_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (0.00ns)   --->   "%shl_ln1273_269 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read50114, i7 0"   --->   Operation 2754 'bitconcatenate' 'shl_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln1273_376 = sext i23 %shl_ln1273_269"   --->   Operation 2755 'sext' 'sext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%shl_ln1273_270 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read50114, i3 0"   --->   Operation 2756 'bitconcatenate' 'shl_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln1273_377 = sext i19 %shl_ln1273_270"   --->   Operation 2757 'sext' 'sext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.82ns)   --->   "%r_V_909 = sub i24 %sext_ln1273_376, i24 %sext_ln1273_377"   --->   Operation 2758 'sub' 'r_V_909' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%mult_V_1095 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_909, i32 10, i32 23"   --->   Operation 2759 'partselect' 'mult_V_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln17_832 = sext i14 %mult_V_1095" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2760 'sext' 'sext_ln17_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%shl_ln1273_271 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read50114, i5 0"   --->   Operation 2761 'bitconcatenate' 'shl_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln1273_378 = sext i21 %shl_ln1273_271"   --->   Operation 2762 'sext' 'sext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2763 [1/1] (0.81ns)   --->   "%r_V_910 = add i22 %sext_ln1273_378, i22 %sext_ln70_390"   --->   Operation 2763 'add' 'r_V_910' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%mult_V_1096 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_910, i32 10, i32 21"   --->   Operation 2764 'partselect' 'mult_V_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln17_833 = sext i12 %mult_V_1096" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2765 'sext' 'sext_ln17_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.79ns)   --->   "%r_V_911 = sub i19 0, i19 %sext_ln1273_374"   --->   Operation 2766 'sub' 'r_V_911' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%mult_V_1097 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_911, i32 10, i32 18"   --->   Operation 2767 'partselect' 'mult_V_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln17_834 = sext i9 %mult_V_1097" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2768 'sext' 'sext_ln17_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2769 [1/1] (1.94ns)   --->   "%r_V_912 = mul i22 %sext_ln70_390, i22 4194281"   --->   Operation 2769 'mul' 'r_V_912' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%mult_V_1098 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_912, i32 10, i32 21"   --->   Operation 2770 'partselect' 'mult_V_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln17_835 = sext i12 %mult_V_1098" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2771 'sext' 'sext_ln17_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (1.94ns)   --->   "%r_V_913 = mul i25 %sext_ln70_396, i25 33554254"   --->   Operation 2772 'mul' 'r_V_913' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%mult_V_1099 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_913, i32 10, i32 24"   --->   Operation 2773 'partselect' 'mult_V_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln818_190 = sext i15 %mult_V_1099"   --->   Operation 2774 'sext' 'sext_ln818_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (1.94ns)   --->   "%r_V_914 = mul i23 %sext_ln70_392, i23 8388573"   --->   Operation 2775 'mul' 'r_V_914' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%mult_V_1100 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_914, i32 10, i32 22"   --->   Operation 2776 'partselect' 'mult_V_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln17_836 = sext i13 %mult_V_1100" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2777 'sext' 'sext_ln17_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%shl_ln1273_332 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read50114, i4 0"   --->   Operation 2778 'bitconcatenate' 'shl_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln1273_379 = sext i20 %shl_ln1273_332"   --->   Operation 2779 'sext' 'sext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.80ns)   --->   "%r_V_915 = sub i21 %sext_ln70_391, i21 %sext_ln1273_379"   --->   Operation 2780 'sub' 'r_V_915' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%mult_V_1101 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_915, i32 10, i32 20"   --->   Operation 2781 'partselect' 'mult_V_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln17_837 = sext i11 %mult_V_1101" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2782 'sext' 'sext_ln17_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (1.94ns)   --->   "%r_V_916 = mul i26 %sext_ln70_389, i26 313"   --->   Operation 2783 'mul' 'r_V_916' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%mult_V_1102 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_916, i32 10, i32 25"   --->   Operation 2784 'partselect' 'mult_V_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln70_397 = sext i16 %p_read_137" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2785 'sext' 'sext_ln70_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln70_398 = sext i16 %p_read_137" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2786 'sext' 'sext_ln70_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln70_399 = sext i16 %p_read_137" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2787 'sext' 'sext_ln70_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln70_400 = sext i16 %p_read_137" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2788 'sext' 'sext_ln70_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln70_401 = sext i16 %p_read_137" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2789 'sext' 'sext_ln70_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (1.94ns)   --->   "%r_V_917 = mul i26 %sext_ln70_401, i26 67108375"   --->   Operation 2790 'mul' 'r_V_917' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%mult_V_1103 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_917, i32 10, i32 25"   --->   Operation 2791 'partselect' 'mult_V_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.78ns)   --->   "%r_V_918 = sub i17 0, i17 %sext_ln70_400"   --->   Operation 2792 'sub' 'r_V_918' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%mult_V_1104 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_918, i32 10, i32 16"   --->   Operation 2793 'partselect' 'mult_V_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln17_838 = sext i7 %mult_V_1104" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2794 'sext' 'sext_ln17_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln17_839 = sext i7 %mult_V_1104" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2795 'sext' 'sext_ln17_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (1.94ns)   --->   "%r_V_919 = mul i25 %sext_ln70_399, i25 166"   --->   Operation 2796 'mul' 'r_V_919' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%mult_V_1105 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_919, i32 10, i32 24"   --->   Operation 2797 'partselect' 'mult_V_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln818_191 = sext i15 %mult_V_1105"   --->   Operation 2798 'sext' 'sext_ln818_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%mult_V_1106 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_137, i32 9, i32 15"   --->   Operation 2799 'partselect' 'mult_V_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln17_840 = sext i7 %mult_V_1106" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2800 'sext' 'sext_ln17_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%shl_ln1273_272 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_137, i5 0"   --->   Operation 2801 'bitconcatenate' 'shl_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln1273_380 = sext i21 %shl_ln1273_272"   --->   Operation 2802 'sext' 'sext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%shl_ln1273_273 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_137, i3 0"   --->   Operation 2803 'bitconcatenate' 'shl_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln1273_381 = sext i19 %shl_ln1273_273"   --->   Operation 2804 'sext' 'sext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln1273_382 = sext i19 %shl_ln1273_273"   --->   Operation 2805 'sext' 'sext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (0.81ns)   --->   "%r_V_920 = add i22 %sext_ln1273_380, i22 %sext_ln1273_382"   --->   Operation 2806 'add' 'r_V_920' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%mult_V_1107 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_920, i32 10, i32 21"   --->   Operation 2807 'partselect' 'mult_V_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln17_841 = sext i12 %mult_V_1107" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2808 'sext' 'sext_ln17_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (1.94ns)   --->   "%r_V_921 = mul i26 %sext_ln70_401, i26 419"   --->   Operation 2809 'mul' 'r_V_921' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%mult_V_1108 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_921, i32 10, i32 25"   --->   Operation 2810 'partselect' 'mult_V_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%shl_ln1273_274 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_137, i1 0"   --->   Operation 2811 'bitconcatenate' 'shl_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln1273_383 = sext i17 %shl_ln1273_274"   --->   Operation 2812 'sext' 'sext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln1273_384 = sext i17 %shl_ln1273_274"   --->   Operation 2813 'sext' 'sext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.80ns)   --->   "%r_V_922 = sub i20 %sext_ln1273_384, i20 %sext_ln1273_381"   --->   Operation 2814 'sub' 'r_V_922' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%mult_V_1109 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_922, i32 10, i32 19"   --->   Operation 2815 'partselect' 'mult_V_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln17_842 = sext i10 %mult_V_1109" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2816 'sext' 'sext_ln17_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.79ns)   --->   "%r_V_923 = sub i18 0, i18 %sext_ln1273_383"   --->   Operation 2817 'sub' 'r_V_923' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%mult_V_1110 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_923, i32 10, i32 17"   --->   Operation 2818 'partselect' 'mult_V_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln17_843 = sext i8 %mult_V_1110" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2819 'sext' 'sext_ln17_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%shl_ln1273_275 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_137, i6 0"   --->   Operation 2820 'bitconcatenate' 'shl_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln1273_385 = sext i22 %shl_ln1273_275"   --->   Operation 2821 'sext' 'sext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%shl_ln1273_276 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_137, i2 0"   --->   Operation 2822 'bitconcatenate' 'shl_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln1273_386 = sext i18 %shl_ln1273_276"   --->   Operation 2823 'sext' 'sext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.82ns)   --->   "%r_V_924 = sub i23 %sext_ln1273_386, i23 %sext_ln1273_385"   --->   Operation 2824 'sub' 'r_V_924' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%mult_V_1111 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_924, i32 10, i32 22"   --->   Operation 2825 'partselect' 'mult_V_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln17_844 = sext i13 %mult_V_1111" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2826 'sext' 'sext_ln17_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (1.94ns)   --->   "%r_V_925 = mul i23 %sext_ln70_398, i23 8388555"   --->   Operation 2827 'mul' 'r_V_925' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%mult_V_1112 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_925, i32 10, i32 22"   --->   Operation 2828 'partselect' 'mult_V_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%sext_ln17_845 = sext i13 %mult_V_1112" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2829 'sext' 'sext_ln17_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (1.94ns)   --->   "%r_V_926 = mul i24 %sext_ln70_397, i24 85"   --->   Operation 2830 'mul' 'r_V_926' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%mult_V_1113 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_926, i32 10, i32 23"   --->   Operation 2831 'partselect' 'mult_V_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln17_846 = sext i14 %mult_V_1113" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2832 'sext' 'sext_ln17_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (1.94ns)   --->   "%r_V_927 = mul i25 %sext_ln70_399, i25 148"   --->   Operation 2833 'mul' 'r_V_927' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%mult_V_1114 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_927, i32 10, i32 24"   --->   Operation 2834 'partselect' 'mult_V_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln818_192 = sext i15 %mult_V_1114"   --->   Operation 2835 'sext' 'sext_ln818_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%mult_V_1115 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_137, i32 10, i32 15"   --->   Operation 2836 'partselect' 'mult_V_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln17_847 = sext i6 %mult_V_1115" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2837 'sext' 'sext_ln17_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (1.94ns)   --->   "%r_V_928 = mul i24 %sext_ln70_397, i24 102"   --->   Operation 2838 'mul' 'r_V_928' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%mult_V_1116 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_928, i32 10, i32 23"   --->   Operation 2839 'partselect' 'mult_V_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln17_848 = sext i14 %mult_V_1116" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2840 'sext' 'sext_ln17_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (1.94ns)   --->   "%r_V_929 = mul i26 %sext_ln70_401, i26 329"   --->   Operation 2841 'mul' 'r_V_929' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2842 [1/1] (0.00ns)   --->   "%mult_V_1117 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_929, i32 10, i32 25"   --->   Operation 2842 'partselect' 'mult_V_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%sext_ln70_402 = sext i16 %p_read_136" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2843 'sext' 'sext_ln70_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln70_403 = sext i16 %p_read_136" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2844 'sext' 'sext_ln70_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%sext_ln70_404 = sext i16 %p_read_136" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2845 'sext' 'sext_ln70_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln70_405 = sext i16 %p_read_136" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2846 'sext' 'sext_ln70_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln70_406 = sext i16 %p_read_136" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2847 'sext' 'sext_ln70_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.78ns)   --->   "%r_V_930 = sub i17 0, i17 %sext_ln70_406"   --->   Operation 2848 'sub' 'r_V_930' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%mult_V_1118 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_930, i32 10, i32 16"   --->   Operation 2849 'partselect' 'mult_V_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%sext_ln17_849 = sext i7 %mult_V_1118" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2850 'sext' 'sext_ln17_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln17_850 = sext i7 %mult_V_1118" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2851 'sext' 'sext_ln17_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%mult_V_1119 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_136, i32 9, i32 15"   --->   Operation 2852 'partselect' 'mult_V_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln17_851 = sext i7 %mult_V_1119" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2853 'sext' 'sext_ln17_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (1.94ns)   --->   "%r_V_931 = mul i24 %sext_ln70_405, i24 98"   --->   Operation 2854 'mul' 'r_V_931' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%mult_V_1120 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_931, i32 10, i32 23"   --->   Operation 2855 'partselect' 'mult_V_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln17_852 = sext i14 %mult_V_1120" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2856 'sext' 'sext_ln17_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (1.94ns)   --->   "%r_V_932 = mul i23 %sext_ln70_404, i23 8388561"   --->   Operation 2857 'mul' 'r_V_932' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%mult_V_1121 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_932, i32 10, i32 22"   --->   Operation 2858 'partselect' 'mult_V_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln17_853 = sext i13 %mult_V_1121" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2859 'sext' 'sext_ln17_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (1.94ns)   --->   "%r_V_933 = mul i25 %sext_ln70_403, i25 33554285"   --->   Operation 2860 'mul' 'r_V_933' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%mult_V_1122 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_933, i32 10, i32 24"   --->   Operation 2861 'partselect' 'mult_V_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln818_193 = sext i15 %mult_V_1122"   --->   Operation 2862 'sext' 'sext_ln818_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (1.94ns)   --->   "%r_V_934 = mul i23 %sext_ln70_404, i23 8388570"   --->   Operation 2863 'mul' 'r_V_934' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%mult_V_1123 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_934, i32 10, i32 22"   --->   Operation 2864 'partselect' 'mult_V_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln17_854 = sext i13 %mult_V_1123" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2865 'sext' 'sext_ln17_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (0.00ns)   --->   "%mult_V_1124 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_136, i32 10, i32 15"   --->   Operation 2866 'partselect' 'mult_V_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln17_855 = sext i6 %mult_V_1124" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2867 'sext' 'sext_ln17_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%shl_ln1273_277 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_136, i2 0"   --->   Operation 2868 'bitconcatenate' 'shl_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln1273_387 = sext i18 %shl_ln1273_277"   --->   Operation 2869 'sext' 'sext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.79ns)   --->   "%r_V_935 = sub i19 %sext_ln1273_387, i19 %sext_ln70_402"   --->   Operation 2870 'sub' 'r_V_935' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%mult_V_1125 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_935, i32 10, i32 18"   --->   Operation 2871 'partselect' 'mult_V_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln17_856 = sext i9 %mult_V_1125" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2872 'sext' 'sext_ln17_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%shl_ln1273_278 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_136, i1 0"   --->   Operation 2873 'bitconcatenate' 'shl_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln1273_388 = sext i17 %shl_ln1273_278"   --->   Operation 2874 'sext' 'sext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (0.79ns)   --->   "%r_V_936 = sub i18 0, i18 %sext_ln1273_388"   --->   Operation 2875 'sub' 'r_V_936' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%mult_V_1126 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_936, i32 10, i32 17"   --->   Operation 2876 'partselect' 'mult_V_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln17_857 = sext i8 %mult_V_1126" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2877 'sext' 'sext_ln17_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (0.79ns)   --->   "%r_V_937 = sub i19 %sext_ln70_402, i19 %sext_ln1273_387"   --->   Operation 2878 'sub' 'r_V_937' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%mult_V_1127 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_937, i32 10, i32 18"   --->   Operation 2879 'partselect' 'mult_V_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln17_858 = sext i9 %mult_V_1127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2880 'sext' 'sext_ln17_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (1.94ns)   --->   "%r_V_938 = mul i24 %sext_ln70_405, i24 108"   --->   Operation 2881 'mul' 'r_V_938' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%mult_V_1128 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_938, i32 10, i32 23"   --->   Operation 2882 'partselect' 'mult_V_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln17_859 = sext i14 %mult_V_1128" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2883 'sext' 'sext_ln17_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (1.94ns)   --->   "%r_V_939 = mul i23 %sext_ln70_404, i23 44"   --->   Operation 2884 'mul' 'r_V_939' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%mult_V_1129 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_939, i32 10, i32 22"   --->   Operation 2885 'partselect' 'mult_V_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln17_860 = sext i13 %mult_V_1129" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2886 'sext' 'sext_ln17_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (1.94ns)   --->   "%r_V_940 = mul i24 %sext_ln70_405, i24 16777131"   --->   Operation 2887 'mul' 'r_V_940' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%mult_V_1130 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_940, i32 10, i32 23"   --->   Operation 2888 'partselect' 'mult_V_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln17_861 = sext i14 %mult_V_1130" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2889 'sext' 'sext_ln17_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln70_407 = sext i16 %p_read_135" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2890 'sext' 'sext_ln70_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln70_408 = sext i16 %p_read_135" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2891 'sext' 'sext_ln70_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i16 %p_read_135"   --->   Operation 2892 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln70_409 = sext i16 %p_read_135" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2893 'sext' 'sext_ln70_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln70_410 = sext i16 %p_read_135" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2894 'sext' 'sext_ln70_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln70_411 = sext i16 %p_read_135" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2895 'sext' 'sext_ln70_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (1.94ns)   --->   "%r_V_941 = mul i25 %sext_ln70_411, i25 33554205"   --->   Operation 2896 'mul' 'r_V_941' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%mult_V_1131 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_941, i32 10, i32 24"   --->   Operation 2897 'partselect' 'mult_V_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln818_194 = sext i15 %mult_V_1131"   --->   Operation 2898 'sext' 'sext_ln818_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (1.94ns)   --->   "%r_V_942 = mul i22 %sext_ln70_410, i22 25"   --->   Operation 2899 'mul' 'r_V_942' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2900 [1/1] (0.00ns)   --->   "%mult_V_1132 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_942, i32 10, i32 21"   --->   Operation 2900 'partselect' 'mult_V_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln17_862 = sext i12 %mult_V_1132" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2901 'sext' 'sext_ln17_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%shl_ln1273_279 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_135, i2 0"   --->   Operation 2902 'bitconcatenate' 'shl_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln1273_389 = sext i18 %shl_ln1273_279"   --->   Operation 2903 'sext' 'sext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.79ns)   --->   "%r_V_943 = sub i19 0, i19 %sext_ln1273_389"   --->   Operation 2904 'sub' 'r_V_943' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%mult_V_1133 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_943, i32 10, i32 18"   --->   Operation 2905 'partselect' 'mult_V_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln17_863 = sext i9 %mult_V_1133" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2906 'sext' 'sext_ln17_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.00ns)   --->   "%mult_V_1134 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_135, i32 8, i32 15"   --->   Operation 2907 'partselect' 'mult_V_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln17_864 = sext i8 %mult_V_1134" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2908 'sext' 'sext_ln17_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (0.79ns)   --->   "%r_V_944 = sub i19 %sext_ln70_409, i19 %sext_ln1273_389"   --->   Operation 2909 'sub' 'r_V_944' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%mult_V_1135 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_944, i32 10, i32 18"   --->   Operation 2910 'partselect' 'mult_V_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln17_865 = sext i9 %mult_V_1135" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2911 'sext' 'sext_ln17_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (1.94ns)   --->   "%mul_ln1270_67 = mul i26 %sext_ln1270_16, i26 620"   --->   Operation 2912 'mul' 'mul_ln1270_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%mult_V_1136 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_67, i32 10, i32 25"   --->   Operation 2913 'partselect' 'mult_V_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.78ns)   --->   "%r_V_945 = sub i17 0, i17 %sext_ln70_408"   --->   Operation 2914 'sub' 'r_V_945' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%mult_V_1137 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_945, i32 10, i32 16"   --->   Operation 2915 'partselect' 'mult_V_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln17_866 = sext i7 %mult_V_1137" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2916 'sext' 'sext_ln17_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (1.94ns)   --->   "%r_V_946 = mul i23 %sext_ln70_407, i23 59"   --->   Operation 2917 'mul' 'r_V_946' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%mult_V_1138 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_946, i32 10, i32 22"   --->   Operation 2918 'partselect' 'mult_V_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%sext_ln17_867 = sext i13 %mult_V_1138" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2919 'sext' 'sext_ln17_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%shl_ln1273_280 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_135, i5 0"   --->   Operation 2920 'bitconcatenate' 'shl_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln1273_390 = sext i21 %shl_ln1273_280"   --->   Operation 2921 'sext' 'sext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln1273_391 = sext i21 %shl_ln1273_280"   --->   Operation 2922 'sext' 'sext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%shl_ln1273_281 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_135, i1 0"   --->   Operation 2923 'bitconcatenate' 'shl_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln1273_392 = sext i17 %shl_ln1273_281"   --->   Operation 2924 'sext' 'sext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%sext_ln1273_393 = sext i17 %shl_ln1273_281"   --->   Operation 2925 'sext' 'sext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln1273_394 = sext i17 %shl_ln1273_281"   --->   Operation 2926 'sext' 'sext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (0.81ns)   --->   "%r_V_947 = add i22 %sext_ln1273_391, i22 %sext_ln1273_394"   --->   Operation 2927 'add' 'r_V_947' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%mult_V_1139 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_947, i32 10, i32 21"   --->   Operation 2928 'partselect' 'mult_V_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%sext_ln17_868 = sext i12 %mult_V_1139" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2929 'sext' 'sext_ln17_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%shl_ln1273_282 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_135, i8 0"   --->   Operation 2930 'bitconcatenate' 'shl_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%sext_ln1273_395 = sext i24 %shl_ln1273_282"   --->   Operation 2931 'sext' 'sext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (0.83ns)   --->   "%r_V_948 = add i25 %sext_ln1273_395, i25 %sext_ln1273_390"   --->   Operation 2932 'add' 'r_V_948' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%mult_V_1140 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_948, i32 10, i32 24"   --->   Operation 2933 'partselect' 'mult_V_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln818_195 = sext i15 %mult_V_1140"   --->   Operation 2934 'sext' 'sext_ln818_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%mult_V_1141 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_135, i32 10, i32 15"   --->   Operation 2935 'partselect' 'mult_V_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln17_869 = sext i6 %mult_V_1141" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2936 'sext' 'sext_ln17_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%mult_V_1142 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_135, i32 2, i32 15"   --->   Operation 2937 'partselect' 'mult_V_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln17_870 = sext i14 %mult_V_1142" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2938 'sext' 'sext_ln17_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_360 = sub i22 0, i22 %sext_ln1273_391"   --->   Operation 2939 'sub' 'sub_ln1273_360' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2940 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_949 = sub i22 %sub_ln1273_360, i22 %sext_ln70_410"   --->   Operation 2940 'sub' 'r_V_949' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2941 [1/1] (0.00ns)   --->   "%mult_V_1143 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_949, i32 10, i32 21"   --->   Operation 2941 'partselect' 'mult_V_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln17_871 = sext i12 %mult_V_1143" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2942 'sext' 'sext_ln17_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%shl_ln1273_283 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_135, i3 0"   --->   Operation 2943 'bitconcatenate' 'shl_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln1273_396 = sext i19 %shl_ln1273_283"   --->   Operation 2944 'sext' 'sext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_362 = sub i20 0, i20 %sext_ln1273_396"   --->   Operation 2945 'sub' 'sub_ln1273_362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2946 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_950 = sub i20 %sub_ln1273_362, i20 %sext_ln1273_393"   --->   Operation 2946 'sub' 'r_V_950' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%mult_V_1144 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_950, i32 10, i32 19"   --->   Operation 2947 'partselect' 'mult_V_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln17_872 = sext i10 %mult_V_1144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2948 'sext' 'sext_ln17_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.80ns)   --->   "%r_V_951 = sub i19 %r_V_943, i19 %sext_ln70_409"   --->   Operation 2949 'sub' 'r_V_951' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%mult_V_1145 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_951, i32 10, i32 18"   --->   Operation 2950 'partselect' 'mult_V_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln17_873 = sext i9 %mult_V_1145" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2951 'sext' 'sext_ln17_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (0.79ns)   --->   "%r_V_952 = sub i18 0, i18 %sext_ln1273_392"   --->   Operation 2952 'sub' 'r_V_952' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%mult_V_1146 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_952, i32 10, i32 17"   --->   Operation 2953 'partselect' 'mult_V_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln17_874 = sext i8 %mult_V_1146" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2954 'sext' 'sext_ln17_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (1.94ns)   --->   "%r_V_953 = mul i25 %sext_ln70_411, i25 175"   --->   Operation 2955 'mul' 'r_V_953' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%mult_V_1147 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_953, i32 10, i32 24"   --->   Operation 2956 'partselect' 'mult_V_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln818_196 = sext i15 %mult_V_1147"   --->   Operation 2957 'sext' 'sext_ln818_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i16 %p_read_134"   --->   Operation 2958 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln70_412 = sext i16 %p_read_134" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2959 'sext' 'sext_ln70_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln70_413 = sext i16 %p_read_134" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2960 'sext' 'sext_ln70_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln70_414 = sext i16 %p_read_134" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2961 'sext' 'sext_ln70_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln70_415 = sext i16 %p_read_134" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2962 'sext' 'sext_ln70_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln70_416 = sext i16 %p_read_134" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2963 'sext' 'sext_ln70_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln70_417 = sext i16 %p_read_134" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2964 'sext' 'sext_ln70_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (1.94ns)   --->   "%r_V_954 = mul i26 %sext_ln1270_17, i26 348"   --->   Operation 2965 'mul' 'r_V_954' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%mult_V_1148 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_954, i32 10, i32 25"   --->   Operation 2966 'partselect' 'mult_V_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%mult_V_1149 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_134, i32 7, i32 15"   --->   Operation 2967 'partselect' 'mult_V_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln17_875 = sext i9 %mult_V_1149" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2968 'sext' 'sext_ln17_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%mult_V_1150 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_134, i32 10, i32 15"   --->   Operation 2969 'partselect' 'mult_V_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln17_876 = sext i6 %mult_V_1150" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2970 'sext' 'sext_ln17_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%shl_ln1273_284 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_134, i2 0"   --->   Operation 2971 'bitconcatenate' 'shl_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (0.00ns)   --->   "%sext_ln1273_397 = sext i18 %shl_ln1273_284"   --->   Operation 2972 'sext' 'sext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.79ns)   --->   "%r_V_955 = sub i19 %sext_ln1273_397, i19 %sext_ln70_417"   --->   Operation 2973 'sub' 'r_V_955' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%mult_V_1151 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_955, i32 10, i32 18"   --->   Operation 2974 'partselect' 'mult_V_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln17_877 = sext i9 %mult_V_1151" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2975 'sext' 'sext_ln17_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (1.94ns)   --->   "%r_V_956 = mul i22 %sext_ln70_416, i22 4194281"   --->   Operation 2976 'mul' 'r_V_956' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%mult_V_1152 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_956, i32 10, i32 21"   --->   Operation 2977 'partselect' 'mult_V_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln17_878 = sext i12 %mult_V_1152" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2978 'sext' 'sext_ln17_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%shl_ln1273_285 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_134, i5 0"   --->   Operation 2979 'bitconcatenate' 'shl_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln1273_398 = sext i21 %shl_ln1273_285"   --->   Operation 2980 'sext' 'sext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%shl_ln1273_286 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_134, i3 0"   --->   Operation 2981 'bitconcatenate' 'shl_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln1273_399 = sext i19 %shl_ln1273_286"   --->   Operation 2982 'sext' 'sext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (0.81ns)   --->   "%r_V_957 = add i22 %sext_ln1273_398, i22 %sext_ln1273_399"   --->   Operation 2983 'add' 'r_V_957' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%mult_V_1153 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_957, i32 10, i32 21"   --->   Operation 2984 'partselect' 'mult_V_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln17_879 = sext i12 %mult_V_1153" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2985 'sext' 'sext_ln17_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (1.94ns)   --->   "%r_V_958 = mul i26 %sext_ln1270_17, i26 67108596"   --->   Operation 2986 'mul' 'r_V_958' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%mult_V_1154 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_958, i32 10, i32 25"   --->   Operation 2987 'partselect' 'mult_V_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (0.00ns)   --->   "%shl_ln1273_287 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_134, i4 0"   --->   Operation 2988 'bitconcatenate' 'shl_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln1273_400 = sext i20 %shl_ln1273_287"   --->   Operation 2989 'sext' 'sext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.80ns)   --->   "%r_V_959 = sub i21 0, i21 %sext_ln1273_400"   --->   Operation 2990 'sub' 'r_V_959' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%mult_V_1155 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_959, i32 10, i32 20"   --->   Operation 2991 'partselect' 'mult_V_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln17_880 = sext i11 %mult_V_1155" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2992 'sext' 'sext_ln17_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (1.94ns)   --->   "%r_V_960 = mul i24 %sext_ln70_415, i24 16777112"   --->   Operation 2993 'mul' 'r_V_960' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%mult_V_1156 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_960, i32 10, i32 23"   --->   Operation 2994 'partselect' 'mult_V_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln17_881 = sext i14 %mult_V_1156" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2995 'sext' 'sext_ln17_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (0.78ns)   --->   "%r_V_961 = sub i17 0, i17 %sext_ln70_414"   --->   Operation 2996 'sub' 'r_V_961' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%mult_V_1157 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_961, i32 10, i32 16"   --->   Operation 2997 'partselect' 'mult_V_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln17_882 = sext i7 %mult_V_1157" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2998 'sext' 'sext_ln17_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln17_883 = sext i7 %mult_V_1157" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2999 'sext' 'sext_ln17_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (1.94ns)   --->   "%r_V_962 = mul i23 %sext_ln70_413, i23 50"   --->   Operation 3000 'mul' 'r_V_962' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3001 [1/1] (0.00ns)   --->   "%mult_V_1158 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_962, i32 10, i32 22"   --->   Operation 3001 'partselect' 'mult_V_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln17_884 = sext i13 %mult_V_1158" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3002 'sext' 'sext_ln17_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.79ns)   --->   "%r_V_963 = add i19 %sext_ln1273_397, i19 %sext_ln70_417"   --->   Operation 3003 'add' 'r_V_963' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%mult_V_1159 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_963, i32 10, i32 18"   --->   Operation 3004 'partselect' 'mult_V_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln17_885 = sext i9 %mult_V_1159" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3005 'sext' 'sext_ln17_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (1.94ns)   --->   "%r_V_964 = mul i25 %sext_ln70_412, i25 135"   --->   Operation 3006 'mul' 'r_V_964' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3007 [1/1] (0.00ns)   --->   "%mult_V_1160 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_964, i32 10, i32 24"   --->   Operation 3007 'partselect' 'mult_V_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln818_197 = sext i15 %mult_V_1160"   --->   Operation 3008 'sext' 'sext_ln818_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (1.94ns)   --->   "%r_V_965 = mul i24 %sext_ln70_415, i24 67"   --->   Operation 3009 'mul' 'r_V_965' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%mult_V_1161 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_965, i32 10, i32 23"   --->   Operation 3010 'partselect' 'mult_V_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln17_886 = sext i14 %mult_V_1161" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3011 'sext' 'sext_ln17_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (1.94ns)   --->   "%r_V_966 = mul i25 %sext_ln70_412, i25 33554253"   --->   Operation 3012 'mul' 'r_V_966' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3013 [1/1] (0.00ns)   --->   "%mult_V_1162 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_966, i32 10, i32 24"   --->   Operation 3013 'partselect' 'mult_V_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln818_198 = sext i15 %mult_V_1162"   --->   Operation 3014 'sext' 'sext_ln818_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (0.81ns)   --->   "%r_V_967 = sub i22 %sext_ln1273_398, i22 %sext_ln70_416"   --->   Operation 3015 'sub' 'r_V_967' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%mult_V_1163 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_967, i32 10, i32 21"   --->   Operation 3016 'partselect' 'mult_V_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln17_887 = sext i12 %mult_V_1163" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3017 'sext' 'sext_ln17_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (1.94ns)   --->   "%mul_ln1270_68 = mul i26 %sext_ln1270_17, i26 67108106"   --->   Operation 3018 'mul' 'mul_ln1270_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%mult_V_1164 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_68, i32 10, i32 25"   --->   Operation 3019 'partselect' 'mult_V_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (1.94ns)   --->   "%r_V_968 = mul i26 %sext_ln1270_17, i26 67108577"   --->   Operation 3020 'mul' 'r_V_968' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%mult_V_1165 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_968, i32 10, i32 25"   --->   Operation 3021 'partselect' 'mult_V_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln70_418 = sext i16 %p_read_133" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3022 'sext' 'sext_ln70_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln70_419 = sext i16 %p_read_133" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3023 'sext' 'sext_ln70_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.00ns)   --->   "%sext_ln70_420 = sext i16 %p_read_133" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3024 'sext' 'sext_ln70_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln70_421 = sext i16 %p_read_133" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3025 'sext' 'sext_ln70_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln70_422 = sext i16 %p_read_133" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3026 'sext' 'sext_ln70_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln70_423 = sext i16 %p_read_133" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3027 'sext' 'sext_ln70_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln70_424 = sext i16 %p_read_133" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3028 'sext' 'sext_ln70_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%shl_ln1273_288 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_133, i3 0"   --->   Operation 3029 'bitconcatenate' 'shl_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln1273_401 = sext i19 %shl_ln1273_288"   --->   Operation 3030 'sext' 'sext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_370 = sub i20 0, i20 %sext_ln1273_401"   --->   Operation 3031 'sub' 'sub_ln1273_370' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%shl_ln1273_289 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_133, i1 0"   --->   Operation 3032 'bitconcatenate' 'shl_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln1273_402 = sext i17 %shl_ln1273_289"   --->   Operation 3033 'sext' 'sext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln1273_403 = sext i17 %shl_ln1273_289"   --->   Operation 3034 'sext' 'sext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln1273_404 = sext i17 %shl_ln1273_289"   --->   Operation 3035 'sext' 'sext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln1273_405 = sext i17 %shl_ln1273_289"   --->   Operation 3036 'sext' 'sext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_969 = sub i20 %sub_ln1273_370, i20 %sext_ln1273_405"   --->   Operation 3037 'sub' 'r_V_969' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%mult_V_1166 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_969, i32 10, i32 19"   --->   Operation 3038 'partselect' 'mult_V_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln17_888 = sext i10 %mult_V_1166" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3039 'sext' 'sext_ln17_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%shl_ln1273_290 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_133, i2 0"   --->   Operation 3040 'bitconcatenate' 'shl_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.00ns)   --->   "%sext_ln1273_406 = sext i18 %shl_ln1273_290"   --->   Operation 3041 'sext' 'sext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln1273_407 = sext i18 %shl_ln1273_290"   --->   Operation 3042 'sext' 'sext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln1273_408 = sext i18 %shl_ln1273_290"   --->   Operation 3043 'sext' 'sext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (0.79ns)   --->   "%r_V_970 = add i19 %sext_ln1273_408, i19 %sext_ln70_424"   --->   Operation 3044 'add' 'r_V_970' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3045 [1/1] (0.00ns)   --->   "%mult_V_1167 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_970, i32 10, i32 18"   --->   Operation 3045 'partselect' 'mult_V_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln17_889 = sext i9 %mult_V_1167" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3046 'sext' 'sext_ln17_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (0.78ns)   --->   "%r_V_971 = sub i17 0, i17 %sext_ln70_423"   --->   Operation 3047 'sub' 'r_V_971' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%mult_V_1168 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_971, i32 10, i32 16"   --->   Operation 3048 'partselect' 'mult_V_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln17_890 = sext i7 %mult_V_1168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3049 'sext' 'sext_ln17_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln17_891 = sext i7 %mult_V_1168" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3050 'sext' 'sext_ln17_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.79ns)   --->   "%r_V_972 = sub i18 0, i18 %sext_ln1273_404"   --->   Operation 3051 'sub' 'r_V_972' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%mult_V_1169 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_972, i32 10, i32 17"   --->   Operation 3052 'partselect' 'mult_V_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln17_892 = sext i8 %mult_V_1169" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3053 'sext' 'sext_ln17_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (1.94ns)   --->   "%r_V_973 = mul i26 %sext_ln70_422, i26 398"   --->   Operation 3054 'mul' 'r_V_973' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%mult_V_1170 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_973, i32 10, i32 25"   --->   Operation 3055 'partselect' 'mult_V_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (1.94ns)   --->   "%r_V_974 = mul i23 %sext_ln70_421, i23 51"   --->   Operation 3056 'mul' 'r_V_974' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%mult_V_1171 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_974, i32 10, i32 22"   --->   Operation 3057 'partselect' 'mult_V_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln17_893 = sext i13 %mult_V_1171" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3058 'sext' 'sext_ln17_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (1.94ns)   --->   "%r_V_975 = mul i25 %sext_ln70_420, i25 157"   --->   Operation 3059 'mul' 'r_V_975' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3060 [1/1] (0.00ns)   --->   "%mult_V_1172 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_975, i32 10, i32 24"   --->   Operation 3060 'partselect' 'mult_V_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln818_199 = sext i15 %mult_V_1172"   --->   Operation 3061 'sext' 'sext_ln818_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (1.94ns)   --->   "%r_V_976 = mul i26 %sext_ln70_422, i26 67108525"   --->   Operation 3062 'mul' 'r_V_976' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%mult_V_1173 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_976, i32 10, i32 25"   --->   Operation 3063 'partselect' 'mult_V_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%shl_ln1273_291 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_133, i6 0"   --->   Operation 3064 'bitconcatenate' 'shl_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln1273_409 = sext i22 %shl_ln1273_291"   --->   Operation 3065 'sext' 'sext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3066 [1/1] (0.82ns)   --->   "%r_V_977 = sub i23 %sext_ln1273_409, i23 %sext_ln1273_407"   --->   Operation 3066 'sub' 'r_V_977' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%mult_V_1174 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_977, i32 10, i32 22"   --->   Operation 3067 'partselect' 'mult_V_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln17_894 = sext i13 %mult_V_1174" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3068 'sext' 'sext_ln17_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%shl_ln1273_292 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_133, i5 0"   --->   Operation 3069 'bitconcatenate' 'shl_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln1273_410 = sext i21 %shl_ln1273_292"   --->   Operation 3070 'sext' 'sext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (0.81ns)   --->   "%r_V_978 = sub i22 %sext_ln1273_410, i22 %sext_ln1273_406"   --->   Operation 3071 'sub' 'r_V_978' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%mult_V_1175 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_978, i32 10, i32 21"   --->   Operation 3072 'partselect' 'mult_V_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns)   --->   "%sext_ln17_895 = sext i12 %mult_V_1175" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3073 'sext' 'sext_ln17_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (1.94ns)   --->   "%r_V_979 = mul i26 %sext_ln70_422, i26 67108550"   --->   Operation 3074 'mul' 'r_V_979' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3075 [1/1] (0.00ns)   --->   "%mult_V_1176 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_979, i32 10, i32 25"   --->   Operation 3075 'partselect' 'mult_V_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3076 [1/1] (1.94ns)   --->   "%r_V_980 = mul i25 %sext_ln70_420, i25 135"   --->   Operation 3076 'mul' 'r_V_980' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%mult_V_1177 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_980, i32 10, i32 24"   --->   Operation 3077 'partselect' 'mult_V_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln818_200 = sext i15 %mult_V_1177"   --->   Operation 3078 'sext' 'sext_ln818_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%shl_ln1273_293 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_133, i7 0"   --->   Operation 3079 'bitconcatenate' 'shl_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln1273_411 = sext i23 %shl_ln1273_293"   --->   Operation 3080 'sext' 'sext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3081 [1/1] (0.82ns)   --->   "%r_V_981 = sub i24 %sext_ln1273_403, i24 %sext_ln1273_411"   --->   Operation 3081 'sub' 'r_V_981' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%mult_V_1178 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_981, i32 10, i32 23"   --->   Operation 3082 'partselect' 'mult_V_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln17_896 = sext i14 %mult_V_1178" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3083 'sext' 'sext_ln17_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (1.94ns)   --->   "%r_V_982 = mul i25 %sext_ln70_420, i25 194"   --->   Operation 3084 'mul' 'r_V_982' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3085 [1/1] (0.00ns)   --->   "%mult_V_1179 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_982, i32 10, i32 24"   --->   Operation 3085 'partselect' 'mult_V_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3086 [1/1] (0.00ns)   --->   "%sext_ln818_201 = sext i15 %mult_V_1179"   --->   Operation 3086 'sext' 'sext_ln818_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3087 [1/1] (1.94ns)   --->   "%mul_ln1270_69 = mul i26 %sext_ln70_422, i26 67107980"   --->   Operation 3087 'mul' 'mul_ln1270_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%mult_V_1180 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_69, i32 10, i32 25"   --->   Operation 3088 'partselect' 'mult_V_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (1.94ns)   --->   "%r_V_983 = mul i26 %sext_ln70_422, i26 67108559"   --->   Operation 3089 'mul' 'r_V_983' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%mult_V_1181 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_983, i32 10, i32 25"   --->   Operation 3090 'partselect' 'mult_V_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (1.94ns)   --->   "%r_V_984 = mul i22 %sext_ln70_419, i22 22"   --->   Operation 3091 'mul' 'r_V_984' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%mult_V_1182 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_984, i32 10, i32 21"   --->   Operation 3092 'partselect' 'mult_V_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln17_897 = sext i12 %mult_V_1182" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3093 'sext' 'sext_ln17_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (1.94ns)   --->   "%r_V_985 = mul i24 %sext_ln70_418, i24 79"   --->   Operation 3094 'mul' 'r_V_985' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3095 [1/1] (0.00ns)   --->   "%mult_V_1183 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_985, i32 10, i32 23"   --->   Operation 3095 'partselect' 'mult_V_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln17_898 = sext i14 %mult_V_1183" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3096 'sext' 'sext_ln17_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_377 = sub i22 0, i22 %sext_ln1273_410"   --->   Operation 3097 'sub' 'sub_ln1273_377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3098 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_986 = sub i22 %sub_ln1273_377, i22 %sext_ln1273_402"   --->   Operation 3098 'sub' 'r_V_986' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%mult_V_1184 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_986, i32 10, i32 21"   --->   Operation 3099 'partselect' 'mult_V_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln17_899 = sext i12 %mult_V_1184" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3100 'sext' 'sext_ln17_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (1.94ns)   --->   "%r_V_987 = mul i26 %sext_ln70_422, i26 67108527"   --->   Operation 3101 'mul' 'r_V_987' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%mult_V_1185 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_987, i32 10, i32 25"   --->   Operation 3102 'partselect' 'mult_V_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (1.94ns)   --->   "%mul_ln1270_70 = mul i26 %sext_ln70_422, i26 67107996"   --->   Operation 3103 'mul' 'mul_ln1270_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%mult_V_1186 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_70, i32 10, i32 25"   --->   Operation 3104 'partselect' 'mult_V_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (1.94ns)   --->   "%r_V_988 = mul i25 %sext_ln70_420, i25 166"   --->   Operation 3105 'mul' 'r_V_988' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%mult_V_1187 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_988, i32 10, i32 24"   --->   Operation 3106 'partselect' 'mult_V_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%sext_ln818_202 = sext i15 %mult_V_1187"   --->   Operation 3107 'sext' 'sext_ln818_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (1.94ns)   --->   "%r_V_989 = mul i26 %sext_ln70_422, i26 325"   --->   Operation 3108 'mul' 'r_V_989' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%mult_V_1188 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_989, i32 10, i32 25"   --->   Operation 3109 'partselect' 'mult_V_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln70_425 = sext i16 %p_read_132" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3110 'sext' 'sext_ln70_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.78ns)   --->   "%r_V_990 = sub i17 0, i17 %sext_ln70_425"   --->   Operation 3111 'sub' 'r_V_990' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%mult_V_1189 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_990, i32 10, i32 16"   --->   Operation 3112 'partselect' 'mult_V_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln17_900 = sext i7 %mult_V_1189" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3113 'sext' 'sext_ln17_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln17_901 = sext i7 %mult_V_1189" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3114 'sext' 'sext_ln17_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln70_426 = sext i16 %p_read_131" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3115 'sext' 'sext_ln70_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln70_427 = sext i16 %p_read_131" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3116 'sext' 'sext_ln70_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln70_428 = sext i16 %p_read_131" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3117 'sext' 'sext_ln70_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln70_429 = sext i16 %p_read_131" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3118 'sext' 'sext_ln70_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.78ns)   --->   "%r_V_991 = sub i17 0, i17 %sext_ln70_429"   --->   Operation 3119 'sub' 'r_V_991' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%mult_V_1190 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_991, i32 10, i32 16"   --->   Operation 3120 'partselect' 'mult_V_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln17_902 = sext i7 %mult_V_1190" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3121 'sext' 'sext_ln17_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.00ns)   --->   "%sext_ln17_903 = sext i7 %mult_V_1190" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3122 'sext' 'sext_ln17_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3123 [1/1] (1.94ns)   --->   "%r_V_992 = mul i24 %sext_ln70_428, i24 16777130"   --->   Operation 3123 'mul' 'r_V_992' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3124 [1/1] (0.00ns)   --->   "%mult_V_1191 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_992, i32 10, i32 23"   --->   Operation 3124 'partselect' 'mult_V_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln818_203 = sext i14 %mult_V_1191"   --->   Operation 3125 'sext' 'sext_ln818_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%shl_ln1273_333 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_131, i2 0"   --->   Operation 3126 'bitconcatenate' 'shl_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln1273_412 = sext i18 %shl_ln1273_333"   --->   Operation 3127 'sext' 'sext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (0.79ns)   --->   "%r_V_993 = sub i19 %sext_ln70_427, i19 %sext_ln1273_412"   --->   Operation 3128 'sub' 'r_V_993' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%mult_V_1192 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_993, i32 10, i32 18"   --->   Operation 3129 'partselect' 'mult_V_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln17_904 = sext i9 %mult_V_1192" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3130 'sext' 'sext_ln17_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%mult_V_1193 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_131, i32 10, i32 15"   --->   Operation 3131 'partselect' 'mult_V_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln17_905 = sext i6 %mult_V_1193" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3132 'sext' 'sext_ln17_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (1.94ns)   --->   "%r_V_994 = mul i23 %sext_ln70_426, i23 54"   --->   Operation 3133 'mul' 'r_V_994' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%mult_V_1194 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_994, i32 10, i32 22"   --->   Operation 3134 'partselect' 'mult_V_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln17_906 = sext i13 %mult_V_1194" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3135 'sext' 'sext_ln17_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%shl_ln1273_294 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_131, i1 0"   --->   Operation 3136 'bitconcatenate' 'shl_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln1273_413 = sext i17 %shl_ln1273_294"   --->   Operation 3137 'sext' 'sext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.79ns)   --->   "%r_V_995 = sub i18 0, i18 %sext_ln1273_413"   --->   Operation 3138 'sub' 'r_V_995' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%mult_V_1195 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_995, i32 10, i32 17"   --->   Operation 3139 'partselect' 'mult_V_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln17_907 = sext i8 %mult_V_1195" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3140 'sext' 'sext_ln17_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln17_908 = sext i8 %mult_V_1195" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3141 'sext' 'sext_ln17_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln70_430 = sext i16 %p_read_130" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3142 'sext' 'sext_ln70_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln70_431 = sext i16 %p_read_130" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3143 'sext' 'sext_ln70_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln70_432 = sext i16 %p_read_130" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3144 'sext' 'sext_ln70_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln70_433 = sext i16 %p_read_130" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3145 'sext' 'sext_ln70_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln70_434 = sext i16 %p_read_130" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3146 'sext' 'sext_ln70_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3147 [1/1] (1.94ns)   --->   "%r_V_996 = mul i26 %sext_ln70_434, i26 263"   --->   Operation 3147 'mul' 'r_V_996' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%mult_V_1196 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_996, i32 10, i32 25"   --->   Operation 3148 'partselect' 'mult_V_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (0.00ns)   --->   "%mult_V_1197 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_130, i32 10, i32 15"   --->   Operation 3149 'partselect' 'mult_V_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln17_909 = sext i6 %mult_V_1197" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3150 'sext' 'sext_ln17_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%shl_ln1273_295 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_130, i1 0"   --->   Operation 3151 'bitconcatenate' 'shl_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln1273_414 = sext i17 %shl_ln1273_295"   --->   Operation 3152 'sext' 'sext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3153 [1/1] (0.00ns)   --->   "%sext_ln1273_415 = sext i17 %shl_ln1273_295"   --->   Operation 3153 'sext' 'sext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3154 [1/1] (0.79ns)   --->   "%r_V_997 = sub i18 0, i18 %sext_ln1273_415"   --->   Operation 3154 'sub' 'r_V_997' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3155 [1/1] (0.00ns)   --->   "%mult_V_1198 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_997, i32 10, i32 17"   --->   Operation 3155 'partselect' 'mult_V_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln17_910 = sext i8 %mult_V_1198" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3156 'sext' 'sext_ln17_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.78ns)   --->   "%r_V_998 = sub i17 0, i17 %sext_ln70_433"   --->   Operation 3157 'sub' 'r_V_998' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3158 [1/1] (0.00ns)   --->   "%mult_V_1199 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_998, i32 10, i32 16"   --->   Operation 3158 'partselect' 'mult_V_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln17_911 = sext i7 %mult_V_1199" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3159 'sext' 'sext_ln17_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln17_912 = sext i7 %mult_V_1199" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3160 'sext' 'sext_ln17_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3161 [1/1] (1.94ns)   --->   "%r_V_999 = mul i23 %sext_ln70_432, i23 53"   --->   Operation 3161 'mul' 'r_V_999' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3162 [1/1] (0.00ns)   --->   "%mult_V_1200 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_999, i32 10, i32 22"   --->   Operation 3162 'partselect' 'mult_V_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3163 [1/1] (0.00ns)   --->   "%sext_ln17_913 = sext i13 %mult_V_1200" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3163 'sext' 'sext_ln17_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%shl_ln1273_296 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_130, i5 0"   --->   Operation 3164 'bitconcatenate' 'shl_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln1273_416 = sext i21 %shl_ln1273_296"   --->   Operation 3165 'sext' 'sext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (0.81ns)   --->   "%r_V_1000 = add i22 %sext_ln1273_416, i22 %sext_ln1273_414"   --->   Operation 3166 'add' 'r_V_1000' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%mult_V_1201 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1000, i32 10, i32 21"   --->   Operation 3167 'partselect' 'mult_V_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%sext_ln17_914 = sext i12 %mult_V_1201" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3168 'sext' 'sext_ln17_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%shl_ln1273_297 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_130, i2 0"   --->   Operation 3169 'bitconcatenate' 'shl_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.00ns)   --->   "%sext_ln1273_417 = sext i18 %shl_ln1273_297"   --->   Operation 3170 'sext' 'sext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_384 = sub i19 0, i19 %sext_ln1273_417"   --->   Operation 3171 'sub' 'sub_ln1273_384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3172 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1001 = sub i19 %sub_ln1273_384, i19 %sext_ln70_431"   --->   Operation 3172 'sub' 'r_V_1001' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3173 [1/1] (0.00ns)   --->   "%mult_V_1202 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1001, i32 10, i32 18"   --->   Operation 3173 'partselect' 'mult_V_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln17_915 = sext i9 %mult_V_1202" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3174 'sext' 'sext_ln17_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (1.94ns)   --->   "%r_V_1002 = mul i24 %sext_ln70_430, i24 16777119"   --->   Operation 3175 'mul' 'r_V_1002' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%mult_V_1203 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1002, i32 10, i32 23"   --->   Operation 3176 'partselect' 'mult_V_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln17_916 = sext i14 %mult_V_1203" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3177 'sext' 'sext_ln17_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3178 [1/1] (1.94ns)   --->   "%r_V_1003 = mul i24 %sext_ln70_430, i24 82"   --->   Operation 3178 'mul' 'r_V_1003' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%mult_V_1204 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1003, i32 10, i32 23"   --->   Operation 3179 'partselect' 'mult_V_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln17_917 = sext i14 %mult_V_1204" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3180 'sext' 'sext_ln17_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3181 [1/1] (1.94ns)   --->   "%r_V_1004 = mul i23 %sext_ln70_432, i23 8388554"   --->   Operation 3181 'mul' 'r_V_1004' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%mult_V_1205 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1004, i32 10, i32 22"   --->   Operation 3182 'partselect' 'mult_V_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln17_918 = sext i13 %mult_V_1205" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3183 'sext' 'sext_ln17_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3184 [1/1] (0.79ns)   --->   "%r_V_1005 = add i19 %sext_ln1273_417, i19 %sext_ln70_431"   --->   Operation 3184 'add' 'r_V_1005' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%mult_V_1206 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1005, i32 10, i32 18"   --->   Operation 3185 'partselect' 'mult_V_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln17_919 = sext i9 %mult_V_1206" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3186 'sext' 'sext_ln17_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (1.94ns)   --->   "%r_V_1006 = mul i24 %sext_ln70_430, i24 83"   --->   Operation 3187 'mul' 'r_V_1006' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%mult_V_1207 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1006, i32 10, i32 23"   --->   Operation 3188 'partselect' 'mult_V_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%sext_ln17_920 = sext i14 %mult_V_1207" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3189 'sext' 'sext_ln17_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.79ns)   --->   "%r_V_1007 = sub i19 %sext_ln70_431, i19 %sext_ln1273_417"   --->   Operation 3190 'sub' 'r_V_1007' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3191 [1/1] (0.00ns)   --->   "%mult_V_1208 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1007, i32 10, i32 18"   --->   Operation 3191 'partselect' 'mult_V_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln17_921 = sext i9 %mult_V_1208" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3192 'sext' 'sext_ln17_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3193 [1/1] (0.00ns)   --->   "%shl_ln1273_298 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_130, i3 0"   --->   Operation 3193 'bitconcatenate' 'shl_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln1273_418 = sext i19 %shl_ln1273_298"   --->   Operation 3194 'sext' 'sext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (0.80ns)   --->   "%r_V_1008 = sub i20 0, i20 %sext_ln1273_418"   --->   Operation 3195 'sub' 'r_V_1008' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%mult_V_1209 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1008, i32 10, i32 19"   --->   Operation 3196 'partselect' 'mult_V_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln17_922 = sext i10 %mult_V_1209" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3197 'sext' 'sext_ln17_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln70_435 = sext i16 %p_read_129" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3198 'sext' 'sext_ln70_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln70_436 = sext i16 %p_read_129" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3199 'sext' 'sext_ln70_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln70_437 = sext i16 %p_read_129" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3200 'sext' 'sext_ln70_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln70_438 = sext i16 %p_read_129" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3201 'sext' 'sext_ln70_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln70_439 = sext i16 %p_read_129" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3202 'sext' 'sext_ln70_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.00ns)   --->   "%shl_ln1273_299 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_129, i7 0"   --->   Operation 3203 'bitconcatenate' 'shl_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln1273_419 = sext i23 %shl_ln1273_299"   --->   Operation 3204 'sext' 'sext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_387 = sub i24 0, i24 %sext_ln1273_419"   --->   Operation 3205 'sub' 'sub_ln1273_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%shl_ln1273_300 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_129, i3 0"   --->   Operation 3206 'bitconcatenate' 'shl_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln1273_420 = sext i19 %shl_ln1273_300"   --->   Operation 3207 'sext' 'sext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3208 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1009 = sub i24 %sub_ln1273_387, i24 %sext_ln1273_420"   --->   Operation 3208 'sub' 'r_V_1009' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3209 [1/1] (0.00ns)   --->   "%mult_V_1210 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1009, i32 10, i32 23"   --->   Operation 3209 'partselect' 'mult_V_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln17_923 = sext i14 %mult_V_1210" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3210 'sext' 'sext_ln17_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.78ns)   --->   "%r_V_1010 = sub i17 0, i17 %sext_ln70_438"   --->   Operation 3211 'sub' 'r_V_1010' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%mult_V_1211 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1010, i32 10, i32 16"   --->   Operation 3212 'partselect' 'mult_V_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln17_924 = sext i7 %mult_V_1211" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3213 'sext' 'sext_ln17_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3214 [1/1] (0.00ns)   --->   "%sext_ln17_925 = sext i7 %mult_V_1211" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3214 'sext' 'sext_ln17_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3215 [1/1] (0.00ns)   --->   "%mult_V_1212 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_129, i32 9, i32 15"   --->   Operation 3215 'partselect' 'mult_V_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln17_926 = sext i7 %mult_V_1212" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3216 'sext' 'sext_ln17_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (1.94ns)   --->   "%r_V_1011 = mul i25 %sext_ln70_437, i25 145"   --->   Operation 3217 'mul' 'r_V_1011' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3218 [1/1] (0.00ns)   --->   "%mult_V_1213 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1011, i32 10, i32 24"   --->   Operation 3218 'partselect' 'mult_V_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln818_204 = sext i15 %mult_V_1213"   --->   Operation 3219 'sext' 'sext_ln818_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (1.94ns)   --->   "%r_V_1012 = mul i24 %sext_ln70_436, i24 16777145"   --->   Operation 3220 'mul' 'r_V_1012' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%mult_V_1214 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1012, i32 10, i32 23"   --->   Operation 3221 'partselect' 'mult_V_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln17_927 = sext i14 %mult_V_1214" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3222 'sext' 'sext_ln17_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3223 [1/1] (1.94ns)   --->   "%mul_ln1270_71 = mul i26 %sext_ln70_435, i26 750"   --->   Operation 3223 'mul' 'mul_ln1270_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%mult_V_1215 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_71, i32 10, i32 25"   --->   Operation 3224 'partselect' 'mult_V_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (1.94ns)   --->   "%r_V_1013 = mul i25 %sext_ln70_437, i25 162"   --->   Operation 3225 'mul' 'r_V_1013' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%mult_V_1216 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1013, i32 10, i32 24"   --->   Operation 3226 'partselect' 'mult_V_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln818_205 = sext i15 %mult_V_1216"   --->   Operation 3227 'sext' 'sext_ln818_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (1.94ns)   --->   "%r_V_1014 = mul i26 %sext_ln70_435, i26 391"   --->   Operation 3228 'mul' 'r_V_1014' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3229 [1/1] (0.00ns)   --->   "%mult_V_1217 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1014, i32 10, i32 25"   --->   Operation 3229 'partselect' 'mult_V_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (0.00ns)   --->   "%shl_ln1273_301 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_129, i8 0"   --->   Operation 3230 'bitconcatenate' 'shl_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln1273_421 = sext i24 %shl_ln1273_301"   --->   Operation 3231 'sext' 'sext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_390 = sub i25 0, i25 %sext_ln1273_421"   --->   Operation 3232 'sub' 'sub_ln1273_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3233 [1/1] (0.00ns)   --->   "%shl_ln1273_302 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_129, i5 0"   --->   Operation 3233 'bitconcatenate' 'shl_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln1273_422 = sext i21 %shl_ln1273_302"   --->   Operation 3234 'sext' 'sext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln1273_423 = sext i21 %shl_ln1273_302"   --->   Operation 3235 'sext' 'sext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3236 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1015 = sub i25 %sub_ln1273_390, i25 %sext_ln1273_423"   --->   Operation 3236 'sub' 'r_V_1015' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3237 [1/1] (0.00ns)   --->   "%mult_V_1218 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1015, i32 10, i32 24"   --->   Operation 3237 'partselect' 'mult_V_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln818_206 = sext i15 %mult_V_1218"   --->   Operation 3238 'sext' 'sext_ln818_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (0.00ns)   --->   "%mult_V_1219 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_129, i32 8, i32 15"   --->   Operation 3239 'partselect' 'mult_V_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (0.00ns)   --->   "%sext_ln17_928 = sext i8 %mult_V_1219" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3240 'sext' 'sext_ln17_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3241 [1/1] (1.94ns)   --->   "%r_V_1016 = mul i25 %sext_ln70_437, i25 33554282"   --->   Operation 3241 'mul' 'r_V_1016' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3242 [1/1] (0.00ns)   --->   "%mult_V_1220 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1016, i32 10, i32 24"   --->   Operation 3242 'partselect' 'mult_V_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln818_207 = sext i15 %mult_V_1220"   --->   Operation 3243 'sext' 'sext_ln818_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%shl_ln1273_303 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_129, i1 0"   --->   Operation 3244 'bitconcatenate' 'shl_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln1273_424 = sext i17 %shl_ln1273_303"   --->   Operation 3245 'sext' 'sext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln1273_425 = sext i17 %shl_ln1273_303"   --->   Operation 3246 'sext' 'sext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3247 [1/1] (0.79ns)   --->   "%r_V_1017 = sub i18 0, i18 %sext_ln1273_425"   --->   Operation 3247 'sub' 'r_V_1017' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3248 [1/1] (0.00ns)   --->   "%mult_V_1221 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1017, i32 10, i32 17"   --->   Operation 3248 'partselect' 'mult_V_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln17_929 = sext i8 %mult_V_1221" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3249 'sext' 'sext_ln17_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%shl_ln1273_304 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_129, i6 0"   --->   Operation 3250 'bitconcatenate' 'shl_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln1273_426 = sext i22 %shl_ln1273_304"   --->   Operation 3251 'sext' 'sext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3252 [1/1] (0.82ns)   --->   "%r_V_1018 = add i23 %sext_ln1273_426, i23 %sext_ln1273_424"   --->   Operation 3252 'add' 'r_V_1018' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3253 [1/1] (0.00ns)   --->   "%mult_V_1222 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1018, i32 10, i32 22"   --->   Operation 3253 'partselect' 'mult_V_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln17_930 = sext i13 %mult_V_1222" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3254 'sext' 'sext_ln17_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%mult_V_1223 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_129, i32 10, i32 15"   --->   Operation 3255 'partselect' 'mult_V_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%sext_ln17_931 = sext i6 %mult_V_1223" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3256 'sext' 'sext_ln17_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%shl_ln1273_305 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_129, i9 0"   --->   Operation 3257 'bitconcatenate' 'shl_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln1273_427 = sext i25 %shl_ln1273_305"   --->   Operation 3258 'sext' 'sext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (0.83ns)   --->   "%r_V_1019 = add i26 %sext_ln1273_427, i26 %sext_ln1273_422"   --->   Operation 3259 'add' 'r_V_1019' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3260 [1/1] (0.00ns)   --->   "%mult_V_1224 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1019, i32 10, i32 25"   --->   Operation 3260 'partselect' 'mult_V_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%shl_ln1273_334 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_129, i2 0"   --->   Operation 3261 'bitconcatenate' 'shl_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln1273_428 = sext i18 %shl_ln1273_334"   --->   Operation 3262 'sext' 'sext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3263 [1/1] (0.79ns)   --->   "%r_V_1020 = sub i19 %sext_ln70_439, i19 %sext_ln1273_428"   --->   Operation 3263 'sub' 'r_V_1020' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%mult_V_1225 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1020, i32 10, i32 18"   --->   Operation 3264 'partselect' 'mult_V_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln17_932 = sext i9 %mult_V_1225" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3265 'sext' 'sext_ln17_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3266 [1/1] (1.94ns)   --->   "%r_V_1021 = mul i25 %sext_ln70_437, i25 234"   --->   Operation 3266 'mul' 'r_V_1021' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3267 [1/1] (0.00ns)   --->   "%mult_V_1226 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1021, i32 10, i32 24"   --->   Operation 3267 'partselect' 'mult_V_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3268 [1/1] (0.00ns)   --->   "%mult_V_1227 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_129, i32 6, i32 15"   --->   Operation 3268 'partselect' 'mult_V_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln17_933 = sext i10 %mult_V_1227" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3269 'sext' 'sext_ln17_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (1.94ns)   --->   "%r_V_1022 = mul i25 %sext_ln70_437, i25 229"   --->   Operation 3270 'mul' 'r_V_1022' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%mult_V_1228 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1022, i32 10, i32 24"   --->   Operation 3271 'partselect' 'mult_V_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln818_209 = sext i15 %mult_V_1228"   --->   Operation 3272 'sext' 'sext_ln818_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln70_440 = sext i16 %p_read60124" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3273 'sext' 'sext_ln70_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln70_441 = sext i16 %p_read60124" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3274 'sext' 'sext_ln70_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i16 %p_read60124"   --->   Operation 3275 'sext' 'sext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln70_442 = sext i16 %p_read60124" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3276 'sext' 'sext_ln70_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3277 [1/1] (0.00ns)   --->   "%sext_ln70_443 = sext i16 %p_read60124" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3277 'sext' 'sext_ln70_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln70_444 = sext i16 %p_read60124" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3278 'sext' 'sext_ln70_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln70_445 = sext i16 %p_read60124" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3279 'sext' 'sext_ln70_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3280 [1/1] (1.94ns)   --->   "%r_V_1023 = mul i26 %sext_ln1270_18, i26 67108551"   --->   Operation 3280 'mul' 'r_V_1023' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%mult_V_1229 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1023, i32 10, i32 25"   --->   Operation 3281 'partselect' 'mult_V_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (0.78ns)   --->   "%r_V_1024 = sub i17 0, i17 %sext_ln70_445"   --->   Operation 3282 'sub' 'r_V_1024' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (0.00ns)   --->   "%mult_V_1230 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1024, i32 10, i32 16"   --->   Operation 3283 'partselect' 'mult_V_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln17_934 = sext i7 %mult_V_1230" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3284 'sext' 'sext_ln17_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln17_935 = sext i7 %mult_V_1230" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3285 'sext' 'sext_ln17_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%shl_ln1273_306 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read60124, i6 0"   --->   Operation 3286 'bitconcatenate' 'shl_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln1273_429 = sext i22 %shl_ln1273_306"   --->   Operation 3287 'sext' 'sext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%shl_ln1273_307 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read60124, i4 0"   --->   Operation 3288 'bitconcatenate' 'shl_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln1273_430 = sext i20 %shl_ln1273_307"   --->   Operation 3289 'sext' 'sext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (0.82ns)   --->   "%r_V_1025 = sub i23 %sext_ln1273_430, i23 %sext_ln1273_429"   --->   Operation 3290 'sub' 'r_V_1025' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%mult_V_1231 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1025, i32 10, i32 22"   --->   Operation 3291 'partselect' 'mult_V_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln17_936 = sext i13 %mult_V_1231" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3292 'sext' 'sext_ln17_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (0.00ns)   --->   "%mult_V_1232 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read60124, i32 4, i32 15"   --->   Operation 3293 'partselect' 'mult_V_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln17_937 = sext i12 %mult_V_1232" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3294 'sext' 'sext_ln17_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (1.94ns)   --->   "%r_V_1026 = mul i24 %sext_ln70_443, i24 100"   --->   Operation 3295 'mul' 'r_V_1026' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3296 [1/1] (0.00ns)   --->   "%mult_V_1233 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1026, i32 10, i32 23"   --->   Operation 3296 'partselect' 'mult_V_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln17_938 = sext i14 %mult_V_1233" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3297 'sext' 'sext_ln17_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3298 [1/1] (0.00ns)   --->   "%shl_ln1273_335 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read60124, i2 0"   --->   Operation 3298 'bitconcatenate' 'shl_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln1273_431 = sext i18 %shl_ln1273_335"   --->   Operation 3299 'sext' 'sext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.79ns)   --->   "%r_V_1027 = sub i19 %sext_ln70_442, i19 %sext_ln1273_431"   --->   Operation 3300 'sub' 'r_V_1027' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3301 [1/1] (0.00ns)   --->   "%mult_V_1234 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1027, i32 10, i32 18"   --->   Operation 3301 'partselect' 'mult_V_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln17_939 = sext i9 %mult_V_1234" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3302 'sext' 'sext_ln17_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%mult_V_1235 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read60124, i32 8, i32 15"   --->   Operation 3303 'partselect' 'mult_V_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln17_940 = sext i8 %mult_V_1235" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3304 'sext' 'sext_ln17_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3305 [1/1] (1.94ns)   --->   "%mul_ln1270_72 = mul i26 %sext_ln1270_18, i26 67108078"   --->   Operation 3305 'mul' 'mul_ln1270_72' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3306 [1/1] (0.00ns)   --->   "%mult_V_1236 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_72, i32 10, i32 25"   --->   Operation 3306 'partselect' 'mult_V_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3307 [1/1] (1.94ns)   --->   "%r_V_1028 = mul i24 %sext_ln70_443, i24 106"   --->   Operation 3307 'mul' 'r_V_1028' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3308 [1/1] (0.00ns)   --->   "%mult_V_1237 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1028, i32 10, i32 23"   --->   Operation 3308 'partselect' 'mult_V_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln17_941 = sext i14 %mult_V_1237" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3309 'sext' 'sext_ln17_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.00ns)   --->   "%shl_ln1273_308 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read60124, i1 0"   --->   Operation 3310 'bitconcatenate' 'shl_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln1273_432 = sext i17 %shl_ln1273_308"   --->   Operation 3311 'sext' 'sext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (0.79ns)   --->   "%r_V_1029 = sub i18 0, i18 %sext_ln1273_432"   --->   Operation 3312 'sub' 'r_V_1029' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3313 [1/1] (0.00ns)   --->   "%mult_V_1238 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1029, i32 10, i32 17"   --->   Operation 3313 'partselect' 'mult_V_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln17_942 = sext i8 %mult_V_1238" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3314 'sext' 'sext_ln17_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (1.94ns)   --->   "%r_V_1030 = mul i23 %sext_ln70_441, i23 8388571"   --->   Operation 3315 'mul' 'r_V_1030' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3316 [1/1] (0.00ns)   --->   "%mult_V_1239 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1030, i32 10, i32 22"   --->   Operation 3316 'partselect' 'mult_V_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%sext_ln17_943 = sext i13 %mult_V_1239" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3317 'sext' 'sext_ln17_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.79ns)   --->   "%r_V_1031 = sub i19 0, i19 %sext_ln1273_431"   --->   Operation 3318 'sub' 'r_V_1031' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3319 [1/1] (0.00ns)   --->   "%mult_V_1240 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1031, i32 10, i32 18"   --->   Operation 3319 'partselect' 'mult_V_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln17_944 = sext i9 %mult_V_1240" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3320 'sext' 'sext_ln17_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.00ns)   --->   "%shl_ln1273_310 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read60124, i5 0"   --->   Operation 3321 'bitconcatenate' 'shl_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln1273_433 = sext i21 %shl_ln1273_310"   --->   Operation 3322 'sext' 'sext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (0.81ns)   --->   "%r_V_1032 = add i22 %sext_ln1273_433, i22 %sext_ln70_444"   --->   Operation 3323 'add' 'r_V_1032' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%mult_V_1241 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1032, i32 10, i32 21"   --->   Operation 3324 'partselect' 'mult_V_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln17_945 = sext i12 %mult_V_1241" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3325 'sext' 'sext_ln17_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3326 [1/1] (1.94ns)   --->   "%r_V_1033 = mul i24 %sext_ln70_443, i24 91"   --->   Operation 3326 'mul' 'r_V_1033' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%mult_V_1242 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1033, i32 10, i32 23"   --->   Operation 3327 'partselect' 'mult_V_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.00ns)   --->   "%sext_ln17_946 = sext i14 %mult_V_1242" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3328 'sext' 'sext_ln17_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3329 [1/1] (0.00ns)   --->   "%mult_V_1243 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read60124, i32 10, i32 15"   --->   Operation 3329 'partselect' 'mult_V_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%sext_ln17_947 = sext i6 %mult_V_1243" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3330 'sext' 'sext_ln17_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (1.94ns)   --->   "%r_V_1034 = mul i21 %sext_ln70_440, i21 2097141"   --->   Operation 3331 'mul' 'r_V_1034' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3332 [1/1] (0.00ns)   --->   "%mult_V_1244 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1034, i32 10, i32 20"   --->   Operation 3332 'partselect' 'mult_V_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln17_948 = sext i11 %mult_V_1244" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3333 'sext' 'sext_ln17_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln70_446 = sext i16 %p_read_128" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3334 'sext' 'sext_ln70_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln70_447 = sext i16 %p_read_128" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3335 'sext' 'sext_ln70_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln70_448 = sext i16 %p_read_128" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3336 'sext' 'sext_ln70_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln70_449 = sext i16 %p_read_128" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3337 'sext' 'sext_ln70_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (0.00ns)   --->   "%sext_ln70_450 = sext i16 %p_read_128" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3338 'sext' 'sext_ln70_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3339 [1/1] (1.94ns)   --->   "%r_V_1035 = mul i25 %sext_ln70_450, i25 156"   --->   Operation 3339 'mul' 'r_V_1035' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3340 [1/1] (0.00ns)   --->   "%mult_V_1245 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1035, i32 10, i32 24"   --->   Operation 3340 'partselect' 'mult_V_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3341 [1/1] (0.00ns)   --->   "%shl_ln1273_336 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_128, i2 0"   --->   Operation 3341 'bitconcatenate' 'shl_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln1273_434 = sext i18 %shl_ln1273_336"   --->   Operation 3342 'sext' 'sext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.79ns)   --->   "%r_V_1036 = sub i19 %sext_ln70_449, i19 %sext_ln1273_434"   --->   Operation 3343 'sub' 'r_V_1036' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3344 [1/1] (0.00ns)   --->   "%mult_V_1246 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1036, i32 10, i32 18"   --->   Operation 3344 'partselect' 'mult_V_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln17_949 = sext i9 %mult_V_1246" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3345 'sext' 'sext_ln17_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3346 [1/1] (0.00ns)   --->   "%shl_ln1273_311 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_128, i4 0"   --->   Operation 3346 'bitconcatenate' 'shl_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln1273_435 = sext i20 %shl_ln1273_311"   --->   Operation 3347 'sext' 'sext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (0.00ns)   --->   "%shl_ln1273_312 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_128, i1 0"   --->   Operation 3348 'bitconcatenate' 'shl_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln1273_436 = sext i17 %shl_ln1273_312"   --->   Operation 3349 'sext' 'sext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln1273_437 = sext i17 %shl_ln1273_312"   --->   Operation 3350 'sext' 'sext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3351 [1/1] (0.80ns)   --->   "%r_V_1037 = sub i21 %sext_ln1273_437, i21 %sext_ln1273_435"   --->   Operation 3351 'sub' 'r_V_1037' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3352 [1/1] (0.00ns)   --->   "%mult_V_1247 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1037, i32 10, i32 20"   --->   Operation 3352 'partselect' 'mult_V_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3353 [1/1] (0.00ns)   --->   "%sext_ln17_950 = sext i11 %mult_V_1247" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3353 'sext' 'sext_ln17_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3354 [1/1] (0.79ns)   --->   "%r_V_1038 = sub i19 %sext_ln1273_434, i19 %sext_ln70_449"   --->   Operation 3354 'sub' 'r_V_1038' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3355 [1/1] (0.00ns)   --->   "%mult_V_1248 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1038, i32 10, i32 18"   --->   Operation 3355 'partselect' 'mult_V_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln17_951 = sext i9 %mult_V_1248" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3356 'sext' 'sext_ln17_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln17_952 = sext i9 %mult_V_1248" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3357 'sext' 'sext_ln17_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3358 [1/1] (0.78ns)   --->   "%r_V_1039 = sub i17 0, i17 %sext_ln70_448"   --->   Operation 3358 'sub' 'r_V_1039' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3359 [1/1] (0.00ns)   --->   "%mult_V_1249 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1039, i32 10, i32 16"   --->   Operation 3359 'partselect' 'mult_V_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln17_953 = sext i7 %mult_V_1249" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3360 'sext' 'sext_ln17_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln17_954 = sext i7 %mult_V_1249" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3361 'sext' 'sext_ln17_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_400 = sub i19 0, i19 %sext_ln1273_434"   --->   Operation 3362 'sub' 'sub_ln1273_400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3363 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1040 = sub i19 %sub_ln1273_400, i19 %sext_ln70_449"   --->   Operation 3363 'sub' 'r_V_1040' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%mult_V_1250 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1040, i32 10, i32 18"   --->   Operation 3364 'partselect' 'mult_V_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln17_955 = sext i9 %mult_V_1250" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3365 'sext' 'sext_ln17_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3366 [1/1] (0.79ns)   --->   "%r_V_1041 = sub i18 0, i18 %sext_ln1273_436"   --->   Operation 3366 'sub' 'r_V_1041' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%mult_V_1251 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1041, i32 10, i32 17"   --->   Operation 3367 'partselect' 'mult_V_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln17_956 = sext i8 %mult_V_1251" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3368 'sext' 'sext_ln17_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3369 [1/1] (1.94ns)   --->   "%r_V_1042 = mul i24 %sext_ln70_447, i24 99"   --->   Operation 3369 'mul' 'r_V_1042' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%mult_V_1252 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1042, i32 10, i32 23"   --->   Operation 3370 'partselect' 'mult_V_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln17_957 = sext i14 %mult_V_1252" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3371 'sext' 'sext_ln17_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3372 [1/1] (0.00ns)   --->   "%mult_V_1253 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_128, i32 10, i32 15"   --->   Operation 3372 'partselect' 'mult_V_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln17_958 = sext i6 %mult_V_1253" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3373 'sext' 'sext_ln17_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.00ns)   --->   "%shl_ln1273_314 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_128, i6 0"   --->   Operation 3374 'bitconcatenate' 'shl_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln1273_438 = sext i22 %shl_ln1273_314"   --->   Operation 3375 'sext' 'sext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3376 [1/1] (0.82ns)   --->   "%r_V_1043 = add i23 %sext_ln1273_438, i23 %sext_ln70_446"   --->   Operation 3376 'add' 'r_V_1043' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3377 [1/1] (0.00ns)   --->   "%mult_V_1254 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1043, i32 10, i32 22"   --->   Operation 3377 'partselect' 'mult_V_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln17_959 = sext i13 %mult_V_1254" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3378 'sext' 'sext_ln17_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3379 [1/1] (1.94ns)   --->   "%r_V_1044 = mul i23 %sext_ln70_446, i23 46"   --->   Operation 3379 'mul' 'r_V_1044' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3380 [1/1] (0.00ns)   --->   "%mult_V_1255 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1044, i32 10, i32 22"   --->   Operation 3380 'partselect' 'mult_V_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln17_960 = sext i13 %mult_V_1255" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3381 'sext' 'sext_ln17_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%mult_V_1256 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_128, i32 9, i32 15"   --->   Operation 3382 'partselect' 'mult_V_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln17_961 = sext i7 %mult_V_1256" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3383 'sext' 'sext_ln17_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln17_962 = sext i7 %mult_V_1256" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3384 'sext' 'sext_ln17_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3385 [1/1] (1.94ns)   --->   "%r_V_1045 = mul i23 %sext_ln70_446, i23 43"   --->   Operation 3385 'mul' 'r_V_1045' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3386 [1/1] (0.00ns)   --->   "%mult_V_1257 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1045, i32 10, i32 22"   --->   Operation 3386 'partselect' 'mult_V_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln17_963 = sext i13 %mult_V_1257" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3387 'sext' 'sext_ln17_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.00ns)   --->   "%mult_V_1258 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_128, i32 8, i32 15"   --->   Operation 3388 'partselect' 'mult_V_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln17_964 = sext i8 %mult_V_1258" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3389 'sext' 'sext_ln17_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%shl_ln1273_315 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_128, i5 0"   --->   Operation 3390 'bitconcatenate' 'shl_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln1273_439 = sext i21 %shl_ln1273_315"   --->   Operation 3391 'sext' 'sext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (0.00ns)   --->   "%shl_ln1273_316 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_128, i3 0"   --->   Operation 3392 'bitconcatenate' 'shl_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln1273_440 = sext i19 %shl_ln1273_316"   --->   Operation 3393 'sext' 'sext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.81ns)   --->   "%r_V_1046 = sub i22 %sext_ln1273_439, i22 %sext_ln1273_440"   --->   Operation 3394 'sub' 'r_V_1046' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3395 [1/1] (0.00ns)   --->   "%mult_V_1259 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1046, i32 10, i32 21"   --->   Operation 3395 'partselect' 'mult_V_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln17_965 = sext i12 %mult_V_1259" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3396 'sext' 'sext_ln17_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln70_451 = sext i16 %p_read_127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3397 'sext' 'sext_ln70_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln70_452 = sext i16 %p_read_127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3398 'sext' 'sext_ln70_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln70_453 = sext i16 %p_read_127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3399 'sext' 'sext_ln70_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln70_454 = sext i16 %p_read_127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3400 'sext' 'sext_ln70_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln70_455 = sext i16 %p_read_127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3401 'sext' 'sext_ln70_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln70_456 = sext i16 %p_read_127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3402 'sext' 'sext_ln70_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln70_457 = sext i16 %p_read_127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3403 'sext' 'sext_ln70_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln70_458 = sext i16 %p_read_127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3404 'sext' 'sext_ln70_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (1.94ns)   --->   "%r_V_1047 = mul i25 %sext_ln70_458, i25 251"   --->   Operation 3405 'mul' 'r_V_1047' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3406 [1/1] (0.00ns)   --->   "%mult_V_1260 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1047, i32 10, i32 24"   --->   Operation 3406 'partselect' 'mult_V_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln818_211 = sext i15 %mult_V_1260"   --->   Operation 3407 'sext' 'sext_ln818_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.00ns)   --->   "%shl_ln1273_317 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_127, i8 0"   --->   Operation 3408 'bitconcatenate' 'shl_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln1273_441 = sext i24 %shl_ln1273_317"   --->   Operation 3409 'sext' 'sext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.00ns)   --->   "%shl_ln1273_318 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_127, i4 0"   --->   Operation 3410 'bitconcatenate' 'shl_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln1273_442 = sext i20 %shl_ln1273_318"   --->   Operation 3411 'sext' 'sext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3412 [1/1] (0.83ns)   --->   "%r_V_1048 = add i25 %sext_ln1273_441, i25 %sext_ln1273_442"   --->   Operation 3412 'add' 'r_V_1048' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3413 [1/1] (0.00ns)   --->   "%mult_V_1261 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1048, i32 10, i32 24"   --->   Operation 3413 'partselect' 'mult_V_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3414 [1/1] (0.00ns)   --->   "%sext_ln818_212 = sext i15 %mult_V_1261"   --->   Operation 3414 'sext' 'sext_ln818_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (1.94ns)   --->   "%r_V_1049 = mul i24 %sext_ln70_457, i24 79"   --->   Operation 3415 'mul' 'r_V_1049' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3416 [1/1] (0.00ns)   --->   "%mult_V_1262 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1049, i32 10, i32 23"   --->   Operation 3416 'partselect' 'mult_V_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln17_966 = sext i14 %mult_V_1262" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3417 'sext' 'sext_ln17_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3418 [1/1] (1.94ns)   --->   "%mul_ln1270_73 = mul i26 %sext_ln70_451, i26 67108225"   --->   Operation 3418 'mul' 'mul_ln1270_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%mult_V_1263 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_73, i32 10, i32 25"   --->   Operation 3419 'partselect' 'mult_V_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (0.78ns)   --->   "%r_V_1050 = sub i17 0, i17 %sext_ln70_455"   --->   Operation 3420 'sub' 'r_V_1050' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3421 [1/1] (0.00ns)   --->   "%mult_V_1264 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1050, i32 10, i32 16"   --->   Operation 3421 'partselect' 'mult_V_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln17_967 = sext i7 %mult_V_1264" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3422 'sext' 'sext_ln17_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln17_968 = sext i7 %mult_V_1264" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3423 'sext' 'sext_ln17_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%shl_ln1273_337 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_127, i2 0"   --->   Operation 3424 'bitconcatenate' 'shl_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln1273_443 = sext i18 %shl_ln1273_337"   --->   Operation 3425 'sext' 'sext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3426 [1/1] (0.79ns)   --->   "%r_V_1051 = sub i19 %sext_ln70_454, i19 %sext_ln1273_443"   --->   Operation 3426 'sub' 'r_V_1051' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3427 [1/1] (0.00ns)   --->   "%mult_V_1265 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1051, i32 10, i32 18"   --->   Operation 3427 'partselect' 'mult_V_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln17_969 = sext i9 %mult_V_1265" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3428 'sext' 'sext_ln17_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (1.94ns)   --->   "%r_V_1052 = mul i22 %sext_ln70_453, i22 21"   --->   Operation 3429 'mul' 'r_V_1052' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3430 [1/1] (0.00ns)   --->   "%mult_V_1266 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1052, i32 10, i32 21"   --->   Operation 3430 'partselect' 'mult_V_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln17_970 = sext i12 %mult_V_1266" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3431 'sext' 'sext_ln17_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (1.94ns)   --->   "%r_V_1053 = mul i24 %sext_ln70_457, i24 85"   --->   Operation 3432 'mul' 'r_V_1053' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3433 [1/1] (0.00ns)   --->   "%mult_V_1267 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1053, i32 10, i32 23"   --->   Operation 3433 'partselect' 'mult_V_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln17_971 = sext i14 %mult_V_1267" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3434 'sext' 'sext_ln17_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (1.94ns)   --->   "%mul_ln1270_74 = mul i26 %sext_ln70_451, i26 67108100"   --->   Operation 3435 'mul' 'mul_ln1270_74' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%mult_V_1268 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_74, i32 10, i32 25"   --->   Operation 3436 'partselect' 'mult_V_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (1.94ns)   --->   "%r_V_1054 = mul i24 %sext_ln70_457, i24 87"   --->   Operation 3437 'mul' 'r_V_1054' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3438 [1/1] (0.00ns)   --->   "%mult_V_1269 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1054, i32 10, i32 23"   --->   Operation 3438 'partselect' 'mult_V_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln17_972 = sext i14 %mult_V_1269" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3439 'sext' 'sext_ln17_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3440 [1/1] (0.00ns)   --->   "%mult_V_1270 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_127, i32 9, i32 15"   --->   Operation 3440 'partselect' 'mult_V_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln17_973 = sext i7 %mult_V_1270" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3441 'sext' 'sext_ln17_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3442 [1/1] (0.00ns)   --->   "%mult_V_1271 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_127, i32 10, i32 15"   --->   Operation 3442 'partselect' 'mult_V_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln17_974 = sext i6 %mult_V_1271" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3443 'sext' 'sext_ln17_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (1.94ns)   --->   "%r_V_1055 = mul i24 %sext_ln70_457, i24 99"   --->   Operation 3444 'mul' 'r_V_1055' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3445 [1/1] (0.00ns)   --->   "%mult_V_1272 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1055, i32 10, i32 23"   --->   Operation 3445 'partselect' 'mult_V_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln17_975 = sext i14 %mult_V_1272" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3446 'sext' 'sext_ln17_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.00ns)   --->   "%mult_V_1273 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_127, i32 6, i32 15"   --->   Operation 3447 'partselect' 'mult_V_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln17_976 = sext i10 %mult_V_1273" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3448 'sext' 'sext_ln17_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (1.94ns)   --->   "%r_V_1056 = mul i25 %sext_ln70_458, i25 33554256"   --->   Operation 3449 'mul' 'r_V_1056' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3450 [1/1] (0.00ns)   --->   "%mult_V_1274 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1056, i32 10, i32 24"   --->   Operation 3450 'partselect' 'mult_V_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln818_213 = sext i15 %mult_V_1274"   --->   Operation 3451 'sext' 'sext_ln818_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3452 [1/1] (0.00ns)   --->   "%shl_ln1273_319 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_127, i1 0"   --->   Operation 3452 'bitconcatenate' 'shl_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln1273_444 = sext i17 %shl_ln1273_319"   --->   Operation 3453 'sext' 'sext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3454 [1/1] (0.79ns)   --->   "%r_V_1057 = sub i18 0, i18 %sext_ln1273_444"   --->   Operation 3454 'sub' 'r_V_1057' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3455 [1/1] (0.00ns)   --->   "%mult_V_1275 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1057, i32 10, i32 17"   --->   Operation 3455 'partselect' 'mult_V_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln17_977 = sext i8 %mult_V_1275" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3456 'sext' 'sext_ln17_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%shl_ln1273_320 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_127, i7 0"   --->   Operation 3457 'bitconcatenate' 'shl_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln1273_445 = sext i23 %shl_ln1273_320"   --->   Operation 3458 'sext' 'sext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln1273_446 = sext i18 %shl_ln1273_337"   --->   Operation 3459 'sext' 'sext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln1273_447 = sext i18 %shl_ln1273_337"   --->   Operation 3460 'sext' 'sext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.82ns)   --->   "%r_V_1058 = sub i24 %sext_ln1273_447, i24 %sext_ln1273_445"   --->   Operation 3461 'sub' 'r_V_1058' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3462 [1/1] (0.00ns)   --->   "%mult_V_1276 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1058, i32 10, i32 23"   --->   Operation 3462 'partselect' 'mult_V_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln17_978 = sext i14 %mult_V_1276" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3463 'sext' 'sext_ln17_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3464 [1/1] (0.00ns)   --->   "%shl_ln1273_338 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_127, i3 0"   --->   Operation 3464 'bitconcatenate' 'shl_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln1273_448 = sext i19 %shl_ln1273_338"   --->   Operation 3465 'sext' 'sext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3466 [1/1] (0.80ns)   --->   "%r_V_1059 = sub i20 %sext_ln70_456, i20 %sext_ln1273_448"   --->   Operation 3466 'sub' 'r_V_1059' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3467 [1/1] (0.00ns)   --->   "%mult_V_1277 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1059, i32 10, i32 19"   --->   Operation 3467 'partselect' 'mult_V_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln17_979 = sext i10 %mult_V_1277" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3468 'sext' 'sext_ln17_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3469 [1/1] (1.94ns)   --->   "%r_V_1060 = mul i24 %sext_ln70_457, i24 16777142"   --->   Operation 3469 'mul' 'r_V_1060' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3470 [1/1] (0.00ns)   --->   "%mult_V_1278 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1060, i32 10, i32 23"   --->   Operation 3470 'partselect' 'mult_V_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln17_980 = sext i14 %mult_V_1278" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3471 'sext' 'sext_ln17_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3472 [1/1] (1.94ns)   --->   "%r_V_1061 = mul i23 %sext_ln70_452, i23 8388569"   --->   Operation 3472 'mul' 'r_V_1061' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3473 [1/1] (0.00ns)   --->   "%mult_V_1279 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1061, i32 10, i32 22"   --->   Operation 3473 'partselect' 'mult_V_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3474 [1/1] (0.00ns)   --->   "%sext_ln17_981 = sext i13 %mult_V_1279" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3474 'sext' 'sext_ln17_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3475 [1/1] (1.94ns)   --->   "%r_V_1062 = mul i26 %sext_ln70_451, i26 67108487"   --->   Operation 3475 'mul' 'r_V_1062' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%mult_V_1280 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1062, i32 10, i32 25"   --->   Operation 3476 'partselect' 'mult_V_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.00ns)   --->   "%shl_ln1273_322 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_127, i5 0"   --->   Operation 3477 'bitconcatenate' 'shl_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln1273_449 = sext i21 %shl_ln1273_322"   --->   Operation 3478 'sext' 'sext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_407 = sub i22 0, i22 %sext_ln1273_449"   --->   Operation 3479 'sub' 'sub_ln1273_407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3480 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1063 = sub i22 %sub_ln1273_407, i22 %sext_ln1273_446"   --->   Operation 3480 'sub' 'r_V_1063' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3481 [1/1] (0.00ns)   --->   "%mult_V_1281 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1063, i32 10, i32 21"   --->   Operation 3481 'partselect' 'mult_V_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln17_982 = sext i12 %mult_V_1281" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3482 'sext' 'sext_ln17_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln70_459 = sext i16 %p_read_126" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3483 'sext' 'sext_ln70_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln70_460 = sext i16 %p_read_126" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3484 'sext' 'sext_ln70_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln70_461 = sext i16 %p_read_126" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3485 'sext' 'sext_ln70_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3486 [1/1] (0.00ns)   --->   "%sext_ln70_462 = sext i16 %p_read_126" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3486 'sext' 'sext_ln70_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln70_463 = sext i16 %p_read_126" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3487 'sext' 'sext_ln70_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln70_464 = sext i16 %p_read_126" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3488 'sext' 'sext_ln70_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln70_465 = sext i16 %p_read_126" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3489 'sext' 'sext_ln70_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3490 [1/1] (0.00ns)   --->   "%shl_ln1273_339 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_126, i3 0"   --->   Operation 3490 'bitconcatenate' 'shl_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln1273_450 = sext i19 %shl_ln1273_339"   --->   Operation 3491 'sext' 'sext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3492 [1/1] (0.80ns)   --->   "%r_V_1064 = sub i20 %sext_ln70_464, i20 %sext_ln1273_450"   --->   Operation 3492 'sub' 'r_V_1064' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3493 [1/1] (0.00ns)   --->   "%mult_V_1282 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1064, i32 10, i32 19"   --->   Operation 3493 'partselect' 'mult_V_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln17_983 = sext i10 %mult_V_1282" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3494 'sext' 'sext_ln17_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3495 [1/1] (0.78ns)   --->   "%r_V_1065 = sub i17 0, i17 %sext_ln70_463"   --->   Operation 3495 'sub' 'r_V_1065' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3496 [1/1] (0.00ns)   --->   "%mult_V_1283 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1065, i32 10, i32 16"   --->   Operation 3496 'partselect' 'mult_V_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln17_984 = sext i7 %mult_V_1283" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3497 'sext' 'sext_ln17_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3498 [1/1] (0.00ns)   --->   "%shl_ln1273_323 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_126, i2 0"   --->   Operation 3498 'bitconcatenate' 'shl_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln1273_451 = sext i18 %shl_ln1273_323"   --->   Operation 3499 'sext' 'sext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3500 [1/1] (0.79ns)   --->   "%r_V_1066 = sub i19 %sext_ln1273_451, i19 %sext_ln70_465"   --->   Operation 3500 'sub' 'r_V_1066' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3501 [1/1] (0.00ns)   --->   "%mult_V_1284 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1066, i32 10, i32 18"   --->   Operation 3501 'partselect' 'mult_V_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln17_985 = sext i9 %mult_V_1284" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3502 'sext' 'sext_ln17_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (1.94ns)   --->   "%r_V_1067 = mul i24 %sext_ln70_462, i24 106"   --->   Operation 3503 'mul' 'r_V_1067' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3504 [1/1] (0.00ns)   --->   "%mult_V_1285 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1067, i32 10, i32 23"   --->   Operation 3504 'partselect' 'mult_V_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3505 [1/1] (0.00ns)   --->   "%sext_ln17_986 = sext i14 %mult_V_1285" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3505 'sext' 'sext_ln17_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3506 [1/1] (1.94ns)   --->   "%r_V_1068 = mul i24 %sext_ln70_462, i24 16777142"   --->   Operation 3506 'mul' 'r_V_1068' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3507 [1/1] (0.00ns)   --->   "%mult_V_1286 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1068, i32 10, i32 23"   --->   Operation 3507 'partselect' 'mult_V_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3508 [1/1] (0.00ns)   --->   "%sext_ln17_987 = sext i14 %mult_V_1286" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3508 'sext' 'sext_ln17_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3509 [1/1] (1.94ns)   --->   "%mul_ln1270_75 = mul i26 %sext_ln70_459, i26 67108322"   --->   Operation 3509 'mul' 'mul_ln1270_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%mult_V_1287 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_75, i32 10, i32 25"   --->   Operation 3510 'partselect' 'mult_V_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln1273_452 = sext i19 %shl_ln1273_339"   --->   Operation 3511 'sext' 'sext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3512 [1/1] (0.80ns)   --->   "%r_V_1069 = add i20 %sext_ln1273_450, i20 %sext_ln70_464"   --->   Operation 3512 'add' 'r_V_1069' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%mult_V_1288 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1069, i32 10, i32 19"   --->   Operation 3513 'partselect' 'mult_V_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln17_988 = sext i10 %mult_V_1288" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3514 'sext' 'sext_ln17_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3515 [1/1] (1.94ns)   --->   "%r_V_1070 = mul i24 %sext_ln70_462, i24 16777137"   --->   Operation 3515 'mul' 'r_V_1070' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3516 [1/1] (0.00ns)   --->   "%mult_V_1289 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1070, i32 10, i32 23"   --->   Operation 3516 'partselect' 'mult_V_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln17_989 = sext i14 %mult_V_1289" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3517 'sext' 'sext_ln17_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3518 [1/1] (1.94ns)   --->   "%r_V_1071 = mul i25 %sext_ln70_461, i25 195"   --->   Operation 3518 'mul' 'r_V_1071' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3519 [1/1] (0.00ns)   --->   "%mult_V_1290 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1071, i32 10, i32 24"   --->   Operation 3519 'partselect' 'mult_V_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln818_214 = sext i15 %mult_V_1290"   --->   Operation 3520 'sext' 'sext_ln818_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3521 [1/1] (0.00ns)   --->   "%shl_ln1273_325 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_126, i1 0"   --->   Operation 3521 'bitconcatenate' 'shl_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln1273_453 = sext i17 %shl_ln1273_325"   --->   Operation 3522 'sext' 'sext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3523 [1/1] (0.79ns)   --->   "%r_V_1072 = sub i18 0, i18 %sext_ln1273_453"   --->   Operation 3523 'sub' 'r_V_1072' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3524 [1/1] (0.00ns)   --->   "%mult_V_1291 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1072, i32 10, i32 17"   --->   Operation 3524 'partselect' 'mult_V_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln17_990 = sext i8 %mult_V_1291" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3525 'sext' 'sext_ln17_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (0.00ns)   --->   "%mult_V_1292 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_126, i32 10, i32 15"   --->   Operation 3526 'partselect' 'mult_V_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln17_991 = sext i6 %mult_V_1292" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3527 'sext' 'sext_ln17_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3528 [1/1] (1.94ns)   --->   "%r_V_1073 = mul i25 %sext_ln70_461, i25 33554222"   --->   Operation 3528 'mul' 'r_V_1073' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3529 [1/1] (0.00ns)   --->   "%mult_V_1293 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1073, i32 10, i32 24"   --->   Operation 3529 'partselect' 'mult_V_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln818_215 = sext i15 %mult_V_1293"   --->   Operation 3530 'sext' 'sext_ln818_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (1.94ns)   --->   "%r_V_1074 = mul i25 %sext_ln70_461, i25 133"   --->   Operation 3531 'mul' 'r_V_1074' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%mult_V_1294 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1074, i32 10, i32 24"   --->   Operation 3532 'partselect' 'mult_V_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln818_216 = sext i15 %mult_V_1294"   --->   Operation 3533 'sext' 'sext_ln818_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3534 [1/1] (1.94ns)   --->   "%r_V_1075 = mul i23 %sext_ln70_460, i23 45"   --->   Operation 3534 'mul' 'r_V_1075' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%mult_V_1295 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1075, i32 10, i32 22"   --->   Operation 3535 'partselect' 'mult_V_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln17_992 = sext i13 %mult_V_1295" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3536 'sext' 'sext_ln17_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3537 [1/1] (0.00ns)   --->   "%shl_ln1273_326 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_126, i8 0"   --->   Operation 3537 'bitconcatenate' 'shl_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln1273_454 = sext i24 %shl_ln1273_326"   --->   Operation 3538 'sext' 'sext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3539 [1/1] (0.83ns)   --->   "%r_V_1076 = sub i25 %sext_ln1273_454, i25 %sext_ln70_461"   --->   Operation 3539 'sub' 'r_V_1076' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%mult_V_1296 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1076, i32 10, i32 24"   --->   Operation 3540 'partselect' 'mult_V_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln818_217 = sext i15 %mult_V_1296"   --->   Operation 3541 'sext' 'sext_ln818_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3542 [1/1] (1.94ns)   --->   "%r_V_1077 = mul i25 %sext_ln70_461, i25 33554181"   --->   Operation 3542 'mul' 'r_V_1077' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3543 [1/1] (0.00ns)   --->   "%mult_V_1297 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1077, i32 10, i32 24"   --->   Operation 3543 'partselect' 'mult_V_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln818_218 = sext i15 %mult_V_1297"   --->   Operation 3544 'sext' 'sext_ln818_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (1.94ns)   --->   "%r_V_1078 = mul i26 %sext_ln70_459, i26 261"   --->   Operation 3545 'mul' 'r_V_1078' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3546 [1/1] (0.00ns)   --->   "%mult_V_1298 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1078, i32 10, i32 25"   --->   Operation 3546 'partselect' 'mult_V_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%shl_ln1273_327 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_126, i6 0"   --->   Operation 3547 'bitconcatenate' 'shl_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln1273_455 = sext i22 %shl_ln1273_327"   --->   Operation 3548 'sext' 'sext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_413 = sub i23 0, i23 %sext_ln1273_455"   --->   Operation 3549 'sub' 'sub_ln1273_413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3550 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1079 = sub i23 %sub_ln1273_413, i23 %sext_ln1273_452"   --->   Operation 3550 'sub' 'r_V_1079' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3551 [1/1] (0.00ns)   --->   "%mult_V_1299 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1079, i32 10, i32 22"   --->   Operation 3551 'partselect' 'mult_V_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln17_993 = sext i13 %mult_V_1299" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3552 'sext' 'sext_ln17_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3553 [1/1] (0.75ns)   --->   "%add_ln813 = add i14 %sext_ln17_527, i14 %sext_ln17_662"   --->   Operation 3553 'add' 'add_ln813' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i14 %add_ln813"   --->   Operation 3554 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3555 [1/1] (0.74ns)   --->   "%add_ln813_690 = add i13 %sext_ln17_899, i13 156"   --->   Operation 3555 'add' 'add_ln813_690' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln813_455 = sext i13 %add_ln813_690"   --->   Operation 3556 'sext' 'sext_ln813_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_691 = add i15 %sext_ln813_455, i15 %sext_ln813"   --->   Operation 3557 'add' 'add_ln813_691' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3558 [1/1] (0.70ns)   --->   "%add_ln813_692 = add i8 %sext_ln17_305, i8 %sext_ln17_315"   --->   Operation 3558 'add' 'add_ln813_692' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln813_456 = sext i8 %add_ln813_692"   --->   Operation 3559 'sext' 'sext_ln813_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.70ns)   --->   "%add_ln813_693 = add i8 %sext_ln17_340, i8 %sext_ln17_352"   --->   Operation 3560 'add' 'add_ln813_693' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln813_457 = sext i8 %add_ln813_693"   --->   Operation 3561 'sext' 'sext_ln813_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3562 [1/1] (0.70ns)   --->   "%add_ln813_694 = add i9 %sext_ln813_457, i9 %sext_ln17_323"   --->   Operation 3562 'add' 'add_ln813_694' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln813_458 = sext i9 %add_ln813_694"   --->   Operation 3563 'sext' 'sext_ln813_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3564 [1/1] (0.71ns)   --->   "%add_ln813_695 = add i10 %sext_ln813_458, i10 %sext_ln813_456"   --->   Operation 3564 'add' 'add_ln813_695' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln813_459 = sext i10 %add_ln813_695"   --->   Operation 3565 'sext' 'sext_ln813_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3566 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_696 = add i15 %sext_ln813_459, i15 %add_ln813_691"   --->   Operation 3566 'add' 'add_ln813_696' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3567 [1/1] (0.70ns)   --->   "%add_ln813_697 = add i8 %sext_ln17_380, i8 %sext_ln17_399"   --->   Operation 3567 'add' 'add_ln813_697' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln813_460 = sext i8 %add_ln813_697"   --->   Operation 3568 'sext' 'sext_ln813_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.70ns)   --->   "%add_ln813_698 = add i8 %sext_ln17_428, i8 %sext_ln17_439"   --->   Operation 3569 'add' 'add_ln813_698' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln813_461 = sext i8 %add_ln813_698"   --->   Operation 3570 'sext' 'sext_ln813_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3571 [1/1] (0.70ns)   --->   "%add_ln813_699 = add i9 %sext_ln813_461, i9 %sext_ln17_409"   --->   Operation 3571 'add' 'add_ln813_699' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln813_462 = sext i9 %add_ln813_699"   --->   Operation 3572 'sext' 'sext_ln813_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.71ns)   --->   "%add_ln813_700 = add i10 %sext_ln813_462, i10 %sext_ln813_460"   --->   Operation 3573 'add' 'add_ln813_700' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln813_463 = sext i10 %add_ln813_700"   --->   Operation 3574 'sext' 'sext_ln813_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.70ns)   --->   "%add_ln813_701 = add i8 %sext_ln17_442, i8 %sext_ln17_458"   --->   Operation 3575 'add' 'add_ln813_701' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln813_464 = sext i8 %add_ln813_701"   --->   Operation 3576 'sext' 'sext_ln813_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3577 [1/1] (0.70ns)   --->   "%add_ln813_702 = add i8 %sext_ln17_531, i8 %sext_ln17_535"   --->   Operation 3577 'add' 'add_ln813_702' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln813_465 = sext i8 %add_ln813_702"   --->   Operation 3578 'sext' 'sext_ln813_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3579 [1/1] (0.70ns)   --->   "%add_ln813_703 = add i9 %sext_ln813_465, i9 %sext_ln17_479"   --->   Operation 3579 'add' 'add_ln813_703' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln813_466 = sext i9 %add_ln813_703"   --->   Operation 3580 'sext' 'sext_ln813_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3581 [1/1] (0.71ns)   --->   "%add_ln813_704 = add i10 %sext_ln813_466, i10 %sext_ln813_464"   --->   Operation 3581 'add' 'add_ln813_704' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln813_467 = sext i10 %add_ln813_704"   --->   Operation 3582 'sext' 'sext_ln813_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3583 [1/1] (0.72ns)   --->   "%add_ln813_705 = add i11 %sext_ln813_467, i11 %sext_ln813_463"   --->   Operation 3583 'add' 'add_ln813_705' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3584 [1/1] (0.70ns)   --->   "%add_ln813_707 = add i8 %sext_ln17_543, i8 %sext_ln17_556"   --->   Operation 3584 'add' 'add_ln813_707' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln813_469 = sext i8 %add_ln813_707"   --->   Operation 3585 'sext' 'sext_ln813_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3586 [1/1] (0.70ns)   --->   "%add_ln813_708 = add i8 %sext_ln17_575, i8 %sext_ln17_646"   --->   Operation 3586 'add' 'add_ln813_708' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln813_470 = sext i8 %add_ln813_708"   --->   Operation 3587 'sext' 'sext_ln813_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3588 [1/1] (0.70ns)   --->   "%add_ln813_709 = add i9 %sext_ln813_470, i9 %sext_ln813_469"   --->   Operation 3588 'add' 'add_ln813_709' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln813_471 = sext i9 %add_ln813_709"   --->   Operation 3589 'sext' 'sext_ln813_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3590 [1/1] (0.70ns)   --->   "%add_ln813_710 = add i8 %sext_ln17_675, i8 %sext_ln17_680"   --->   Operation 3590 'add' 'add_ln813_710' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln813_472 = sext i8 %add_ln813_710"   --->   Operation 3591 'sext' 'sext_ln813_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.70ns)   --->   "%add_ln813_711 = add i8 %sext_ln17_693, i8 %sext_ln17_721"   --->   Operation 3592 'add' 'add_ln813_711' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln813_473 = sext i8 %add_ln813_711"   --->   Operation 3593 'sext' 'sext_ln813_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3594 [1/1] (0.70ns)   --->   "%add_ln813_712 = add i9 %sext_ln813_473, i9 %sext_ln17_689"   --->   Operation 3594 'add' 'add_ln813_712' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln813_474 = sext i9 %add_ln813_712"   --->   Operation 3595 'sext' 'sext_ln813_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3596 [1/1] (0.71ns)   --->   "%add_ln813_713 = add i10 %sext_ln813_474, i10 %sext_ln813_472"   --->   Operation 3596 'add' 'add_ln813_713' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln813_475 = sext i10 %add_ln813_713"   --->   Operation 3597 'sext' 'sext_ln813_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.72ns)   --->   "%add_ln813_714 = add i11 %sext_ln813_475, i11 %sext_ln813_471"   --->   Operation 3598 'add' 'add_ln813_714' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3599 [1/1] (0.70ns)   --->   "%add_ln813_715 = add i8 %sext_ln17_733, i8 %sext_ln17_759"   --->   Operation 3599 'add' 'add_ln813_715' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln813_477 = sext i8 %add_ln813_715"   --->   Operation 3600 'sext' 'sext_ln813_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3601 [1/1] (0.70ns)   --->   "%add_ln813_716 = add i8 %sext_ln17_787, i8 %sext_ln17_810"   --->   Operation 3601 'add' 'add_ln813_716' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln813_478 = sext i8 %add_ln813_716"   --->   Operation 3602 'sext' 'sext_ln813_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (0.70ns)   --->   "%add_ln813_717 = add i9 %sext_ln813_478, i9 %sext_ln17_772"   --->   Operation 3603 'add' 'add_ln813_717' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln813_479 = sext i9 %add_ln813_717"   --->   Operation 3604 'sext' 'sext_ln813_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3605 [1/1] (0.71ns)   --->   "%add_ln813_718 = add i10 %sext_ln813_479, i10 %sext_ln813_477"   --->   Operation 3605 'add' 'add_ln813_718' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln813_480 = sext i10 %add_ln813_718"   --->   Operation 3606 'sext' 'sext_ln813_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3607 [1/1] (0.70ns)   --->   "%add_ln813_719 = add i8 %sext_ln17_815, i8 %sext_ln17_825"   --->   Operation 3607 'add' 'add_ln813_719' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln813_481 = sext i8 %add_ln813_719"   --->   Operation 3608 'sext' 'sext_ln813_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3609 [1/1] (0.70ns)   --->   "%add_ln813_720 = add i8 %sext_ln17_901, i8 %sext_ln17_903"   --->   Operation 3609 'add' 'add_ln813_720' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln813_482 = sext i8 %add_ln813_720"   --->   Operation 3610 'sext' 'sext_ln813_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3611 [1/1] (0.70ns)   --->   "%add_ln813_721 = add i9 %sext_ln813_482, i9 %sext_ln17_839"   --->   Operation 3611 'add' 'add_ln813_721' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln813_483 = sext i9 %add_ln813_721"   --->   Operation 3612 'sext' 'sext_ln813_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3613 [1/1] (0.71ns)   --->   "%add_ln813_722 = add i10 %sext_ln813_483, i10 %sext_ln813_481"   --->   Operation 3613 'add' 'add_ln813_722' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln813_484 = sext i10 %add_ln813_722"   --->   Operation 3614 'sext' 'sext_ln813_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.72ns)   --->   "%add_ln813_723 = add i11 %sext_ln813_484, i11 %sext_ln813_480"   --->   Operation 3615 'add' 'add_ln813_723' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_726 = add i16 %mult_V_635, i16 %mult_V_866"   --->   Operation 3616 'add' 'add_ln813_726' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3617 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_727 = add i16 %add_ln813_726, i16 %mult_V_464"   --->   Operation 3617 'add' 'add_ln813_727' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_728 = add i16 %mult_V_1103, i16 %mult_V_1148"   --->   Operation 3618 'add' 'add_ln813_728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3619 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_729 = add i16 %add_ln813_728, i16 %mult_V_887"   --->   Operation 3619 'add' 'add_ln813_729' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3620 [1/1] (0.78ns)   --->   "%add_ln813_731 = add i16 %mult_V_1229, i16 %sext_ln818_66"   --->   Operation 3620 'add' 'add_ln813_731' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_733 = add i16 %sext_ln818_80, i16 %sext_ln818_99"   --->   Operation 3621 'add' 'add_ln813_733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3622 [1/1] (0.77ns)   --->   "%add_ln813_734 = add i16 %sext_ln818_121, i16 %sext_ln818_130"   --->   Operation 3622 'add' 'add_ln813_734' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3623 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_735 = add i16 %add_ln813_734, i16 %add_ln813_733"   --->   Operation 3623 'add' 'add_ln813_735' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_738 = add i16 %sext_ln818_144, i16 %sext_ln818_172"   --->   Operation 3624 'add' 'add_ln813_738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3625 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_739 = add i16 %add_ln813_738, i16 %sext_ln818_142"   --->   Operation 3625 'add' 'add_ln813_739' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_740 = add i16 %sext_ln818_175, i16 %sext_ln818_184"   --->   Operation 3626 'add' 'add_ln813_740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3627 [1/1] (0.77ns)   --->   "%add_ln813_741 = add i16 %sext_ln818_188, i16 %sext_ln818_194"   --->   Operation 3627 'add' 'add_ln813_741' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3628 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_742 = add i16 %add_ln813_741, i16 %add_ln813_740"   --->   Operation 3628 'add' 'add_ln813_742' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3629 [1/1] (0.77ns)   --->   "%add_ln813_744 = add i16 %sext_ln818_211, i16 %sext_ln818"   --->   Operation 3629 'add' 'add_ln813_744' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3630 [1/1] (0.76ns)   --->   "%add_ln813_746 = add i15 %sext_ln17_385, i15 %sext_ln17_676"   --->   Operation 3630 'add' 'add_ln813_746' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln813_488 = sext i15 %add_ln813_746"   --->   Operation 3631 'sext' 'sext_ln813_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.76ns)   --->   "%add_ln813_747 = add i15 %sext_ln17_767, i15 %sext_ln17_784"   --->   Operation 3632 'add' 'add_ln813_747' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln813_489 = sext i15 %add_ln813_747"   --->   Operation 3633 'sext' 'sext_ln813_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3634 [1/1] (0.77ns)   --->   "%add_ln813_748 = add i16 %sext_ln813_489, i16 %sext_ln813_488"   --->   Operation 3634 'add' 'add_ln813_748' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3635 [1/1] (0.75ns)   --->   "%add_ln813_752 = add i14 %sext_ln17_374, i14 %sext_ln17_622"   --->   Operation 3635 'add' 'add_ln813_752' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln813_490 = sext i14 %add_ln813_752"   --->   Operation 3636 'sext' 'sext_ln813_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3637 [1/1] (0.76ns)   --->   "%add_ln813_753 = add i15 %sext_ln813_490, i15 %sext_ln17_923"   --->   Operation 3637 'add' 'add_ln813_753' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3638 [1/1] (0.74ns)   --->   "%add_ln813_754 = add i13 %sext_ln17_454, i13 %sext_ln17_582"   --->   Operation 3638 'add' 'add_ln813_754' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln813_492 = sext i13 %add_ln813_754"   --->   Operation 3639 'sext' 'sext_ln813_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3640 [1/1] (0.75ns)   --->   "%add_ln813_755 = add i14 %sext_ln813_492, i14 %sext_ln17_398"   --->   Operation 3640 'add' 'add_ln813_755' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3641 [1/1] (0.73ns)   --->   "%add_ln813_757 = add i12 %sext_ln17_700, i12 %sext_ln17_500"   --->   Operation 3641 'add' 'add_ln813_757' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln813_494 = sext i12 %add_ln813_757"   --->   Operation 3642 'sext' 'sext_ln813_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_758 = add i13 %sext_ln813_494, i13 %sext_ln17_690"   --->   Operation 3643 'add' 'add_ln813_758' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3644 [1/1] (0.72ns)   --->   "%add_ln813_759 = add i11 %sext_ln17_888, i11 %sext_ln17_481"   --->   Operation 3644 'add' 'add_ln813_759' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln813_495 = sext i11 %add_ln813_759"   --->   Operation 3645 'sext' 'sext_ln813_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.71ns)   --->   "%add_ln813_760 = add i10 %sext_ln17_532, i10 %sext_ln17_552"   --->   Operation 3646 'add' 'add_ln813_760' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln813_496 = sext i10 %add_ln813_760"   --->   Operation 3647 'sext' 'sext_ln813_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3648 [1/1] (0.73ns)   --->   "%add_ln813_761 = add i12 %sext_ln813_496, i12 %sext_ln813_495"   --->   Operation 3648 'add' 'add_ln813_761' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln813_497 = sext i12 %add_ln813_761"   --->   Operation 3649 'sext' 'sext_ln813_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_762 = add i13 %sext_ln813_497, i13 %add_ln813_758"   --->   Operation 3650 'add' 'add_ln813_762' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3651 [1/1] (0.71ns)   --->   "%add_ln813_764 = add i10 %sext_ln17_756, i10 950"   --->   Operation 3651 'add' 'add_ln813_764' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln813_499 = sext i10 %add_ln813_764"   --->   Operation 3652 'sext' 'sext_ln813_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_765 = add i11 %sext_ln813_499, i11 %sext_ln17_595"   --->   Operation 3653 'add' 'add_ln813_765' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3654 [1/1] (0.70ns)   --->   "%add_ln813_766 = add i9 %sext_ln17_350, i9 %sext_ln17_811"   --->   Operation 3654 'add' 'add_ln813_766' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln813_500 = sext i9 %add_ln813_766"   --->   Operation 3655 'sext' 'sext_ln813_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3656 [1/1] (0.70ns)   --->   "%add_ln813_767 = add i8 %sext_ln17_322, i8 %sext_ln17_531"   --->   Operation 3656 'add' 'add_ln813_767' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln813_501 = sext i8 %add_ln813_767"   --->   Operation 3657 'sext' 'sext_ln813_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3658 [1/1] (0.71ns)   --->   "%add_ln813_768 = add i10 %sext_ln813_501, i10 %sext_ln813_500"   --->   Operation 3658 'add' 'add_ln813_768' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln813_502 = sext i10 %add_ln813_768"   --->   Operation 3659 'sext' 'sext_ln813_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3660 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_769 = add i11 %sext_ln813_502, i11 %add_ln813_765"   --->   Operation 3660 'add' 'add_ln813_769' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3661 [1/1] (0.70ns)   --->   "%add_ln813_770 = add i8 %sext_ln17_688, i8 %sext_ln17_810"   --->   Operation 3661 'add' 'add_ln813_770' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln813_504 = sext i8 %add_ln813_770"   --->   Operation 3662 'sext' 'sext_ln813_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.70ns)   --->   "%add_ln813_771 = add i9 %sext_ln813_504, i9 %sext_ln17_542"   --->   Operation 3663 'add' 'add_ln813_771' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln813_505 = sext i9 %add_ln813_771"   --->   Operation 3664 'sext' 'sext_ln813_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3665 [1/1] (0.70ns)   --->   "%add_ln813_772 = add i7 %sext_ln17_440, i7 %sext_ln17_513"   --->   Operation 3665 'add' 'add_ln813_772' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln813_506 = sext i7 %add_ln813_772"   --->   Operation 3666 'sext' 'sext_ln813_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (0.70ns)   --->   "%add_ln813_773 = add i9 %sext_ln813_506, i9 %sext_ln813_482"   --->   Operation 3667 'add' 'add_ln813_773' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln813_507 = sext i9 %add_ln813_773"   --->   Operation 3668 'sext' 'sext_ln813_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3669 [1/1] (0.71ns)   --->   "%add_ln813_774 = add i10 %sext_ln813_507, i10 %sext_ln813_505"   --->   Operation 3669 'add' 'add_ln813_774' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3670 [1/1] (0.70ns)   --->   "%add_ln813_778 = add i8 %sext_ln17_291, i8 %sext_ln17_305"   --->   Operation 3670 'add' 'add_ln813_778' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3671 [1/1] (0.00ns)   --->   "%sext_ln813_510 = sext i8 %add_ln813_778"   --->   Operation 3671 'sext' 'sext_ln813_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3672 [1/1] (0.70ns)   --->   "%add_ln813_779 = add i8 %sext_ln17_340, i8 %sext_ln17_364"   --->   Operation 3672 'add' 'add_ln813_779' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln813_511 = sext i8 %add_ln813_779"   --->   Operation 3673 'sext' 'sext_ln813_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.70ns)   --->   "%add_ln813_780 = add i9 %sext_ln813_511, i9 %sext_ln813_510"   --->   Operation 3674 'add' 'add_ln813_780' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln813_512 = sext i9 %add_ln813_780"   --->   Operation 3675 'sext' 'sext_ln813_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3676 [1/1] (0.70ns)   --->   "%add_ln813_781 = add i8 %sext_ln17_380, i8 %sext_ln17_386"   --->   Operation 3676 'add' 'add_ln813_781' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln813_513 = sext i8 %add_ln813_781"   --->   Operation 3677 'sext' 'sext_ln813_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3678 [1/1] (0.70ns)   --->   "%add_ln813_782 = add i8 %sext_ln17_408, i8 %sext_ln17_428"   --->   Operation 3678 'add' 'add_ln813_782' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln813_514 = sext i8 %add_ln813_782"   --->   Operation 3679 'sext' 'sext_ln813_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3680 [1/1] (0.70ns)   --->   "%add_ln813_783 = add i9 %sext_ln813_514, i9 %sext_ln813_513"   --->   Operation 3680 'add' 'add_ln813_783' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln813_515 = sext i9 %add_ln813_783"   --->   Operation 3681 'sext' 'sext_ln813_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3682 [1/1] (0.71ns)   --->   "%add_ln813_784 = add i10 %sext_ln813_515, i10 %sext_ln813_512"   --->   Operation 3682 'add' 'add_ln813_784' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3683 [1/1] (0.70ns)   --->   "%add_ln813_785 = add i8 %sext_ln17_437, i8 %sext_ln17_442"   --->   Operation 3683 'add' 'add_ln813_785' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3684 [1/1] (0.00ns)   --->   "%sext_ln813_517 = sext i8 %add_ln813_785"   --->   Operation 3684 'sext' 'sext_ln813_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3685 [1/1] (0.70ns)   --->   "%add_ln813_786 = add i8 %sext_ln17_469, i8 %sext_ln17_478"   --->   Operation 3685 'add' 'add_ln813_786' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln813_518 = sext i8 %add_ln813_786"   --->   Operation 3686 'sext' 'sext_ln813_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.70ns)   --->   "%add_ln813_787 = add i9 %sext_ln813_518, i9 %sext_ln813_517"   --->   Operation 3687 'add' 'add_ln813_787' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln813_519 = sext i9 %add_ln813_787"   --->   Operation 3688 'sext' 'sext_ln813_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3689 [1/1] (0.70ns)   --->   "%add_ln813_788 = add i8 %sext_ln17_486, i8 %sext_ln17_503"   --->   Operation 3689 'add' 'add_ln813_788' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln813_520 = sext i8 %add_ln813_788"   --->   Operation 3690 'sext' 'sext_ln813_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.70ns)   --->   "%add_ln813_789 = add i8 %sext_ln17_556, i8 %sext_ln17_575"   --->   Operation 3691 'add' 'add_ln813_789' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln813_521 = sext i8 %add_ln813_789"   --->   Operation 3692 'sext' 'sext_ln813_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3693 [1/1] (0.70ns)   --->   "%add_ln813_790 = add i9 %sext_ln813_521, i9 %sext_ln17_530"   --->   Operation 3693 'add' 'add_ln813_790' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln813_522 = sext i9 %add_ln813_790"   --->   Operation 3694 'sext' 'sext_ln813_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3695 [1/1] (0.71ns)   --->   "%add_ln813_791 = add i10 %sext_ln813_522, i10 %sext_ln813_520"   --->   Operation 3695 'add' 'add_ln813_791' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln813_523 = sext i10 %add_ln813_791"   --->   Operation 3696 'sext' 'sext_ln813_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3697 [1/1] (0.72ns)   --->   "%add_ln813_792 = add i11 %sext_ln813_523, i11 %sext_ln813_519"   --->   Operation 3697 'add' 'add_ln813_792' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3698 [1/1] (0.70ns)   --->   "%add_ln813_794 = add i8 %sext_ln17_585, i8 %sext_ln17_601"   --->   Operation 3698 'add' 'add_ln813_794' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln813_526 = sext i8 %add_ln813_794"   --->   Operation 3699 'sext' 'sext_ln813_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (0.70ns)   --->   "%add_ln813_795 = add i8 %sext_ln17_637, i8 %sext_ln17_646"   --->   Operation 3700 'add' 'add_ln813_795' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln813_527 = sext i8 %add_ln813_795"   --->   Operation 3701 'sext' 'sext_ln813_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3702 [1/1] (0.70ns)   --->   "%add_ln813_796 = add i9 %sext_ln813_527, i9 %sext_ln813_526"   --->   Operation 3702 'add' 'add_ln813_796' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln813_528 = sext i9 %add_ln813_796"   --->   Operation 3703 'sext' 'sext_ln813_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3704 [1/1] (0.70ns)   --->   "%add_ln813_797 = add i8 %sext_ln17_680, i8 %sext_ln17_704"   --->   Operation 3704 'add' 'add_ln813_797' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln813_529 = sext i8 %add_ln813_797"   --->   Operation 3705 'sext' 'sext_ln813_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3706 [1/1] (0.70ns)   --->   "%add_ln813_798 = add i9 %sext_ln813_478, i9 %sext_ln17_744"   --->   Operation 3706 'add' 'add_ln813_798' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3707 [1/1] (0.00ns)   --->   "%sext_ln813_530 = sext i9 %add_ln813_798"   --->   Operation 3707 'sext' 'sext_ln813_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3708 [1/1] (0.71ns)   --->   "%add_ln813_799 = add i10 %sext_ln813_530, i10 %sext_ln813_529"   --->   Operation 3708 'add' 'add_ln813_799' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln813_531 = sext i10 %add_ln813_799"   --->   Operation 3709 'sext' 'sext_ln813_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (0.72ns)   --->   "%add_ln813_800 = add i11 %sext_ln813_531, i11 %sext_ln813_528"   --->   Operation 3710 'add' 'add_ln813_800' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3711 [1/1] (0.70ns)   --->   "%add_ln813_801 = add i8 %sext_ln17_825, i8 %sext_ln17_838"   --->   Operation 3711 'add' 'add_ln813_801' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln813_533 = sext i8 %add_ln813_801"   --->   Operation 3712 'sext' 'sext_ln813_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3713 [1/1] (0.70ns)   --->   "%add_ln813_802 = add i8 %sext_ln17_850, i8 %sext_ln17_866"   --->   Operation 3713 'add' 'add_ln813_802' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln813_534 = sext i8 %add_ln813_802"   --->   Operation 3714 'sext' 'sext_ln813_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3715 [1/1] (0.70ns)   --->   "%add_ln813_803 = add i9 %sext_ln813_534, i9 %sext_ln813_533"   --->   Operation 3715 'add' 'add_ln813_803' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln813_535 = sext i9 %add_ln813_803"   --->   Operation 3716 'sext' 'sext_ln813_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.70ns)   --->   "%add_ln813_804 = add i8 %sext_ln17_883, i8 %sext_ln17_912"   --->   Operation 3717 'add' 'add_ln813_804' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln813_536 = sext i8 %add_ln813_804"   --->   Operation 3718 'sext' 'sext_ln813_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3719 [1/1] (0.70ns)   --->   "%add_ln813_805 = add i8 %sext_ln17_968, i8 242"   --->   Operation 3719 'add' 'add_ln813_805' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln813_537 = sext i8 %add_ln813_805"   --->   Operation 3720 'sext' 'sext_ln813_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.70ns)   --->   "%add_ln813_806 = add i9 %sext_ln813_537, i9 %sext_ln17_935"   --->   Operation 3721 'add' 'add_ln813_806' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3722 [1/1] (0.00ns)   --->   "%sext_ln813_538 = sext i9 %add_ln813_806"   --->   Operation 3722 'sext' 'sext_ln813_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3723 [1/1] (0.71ns)   --->   "%add_ln813_807 = add i10 %sext_ln813_538, i10 %sext_ln813_536"   --->   Operation 3723 'add' 'add_ln813_807' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3724 [1/1] (0.00ns)   --->   "%sext_ln813_539 = sext i10 %add_ln813_807"   --->   Operation 3724 'sext' 'sext_ln813_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3725 [1/1] (0.72ns)   --->   "%add_ln813_808 = add i11 %sext_ln813_539, i11 %sext_ln813_535"   --->   Operation 3725 'add' 'add_ln813_808' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3726 [1/1] (0.70ns)   --->   "%add_ln813_811 = add i8 %sext_ln17_315, i8 %sext_ln17_322"   --->   Operation 3726 'add' 'add_ln813_811' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3727 [1/1] (0.00ns)   --->   "%sext_ln813_543 = sext i8 %add_ln813_811"   --->   Operation 3727 'sext' 'sext_ln813_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3728 [1/1] (0.70ns)   --->   "%add_ln813_812 = add i8 %sext_ln17_380, i8 %sext_ln17_428"   --->   Operation 3728 'add' 'add_ln813_812' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln813_544 = sext i8 %add_ln813_812"   --->   Operation 3729 'sext' 'sext_ln813_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3730 [1/1] (0.70ns)   --->   "%add_ln813_813 = add i9 %sext_ln813_544, i9 %sext_ln813_543"   --->   Operation 3730 'add' 'add_ln813_813' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln813_545 = sext i9 %add_ln813_813"   --->   Operation 3731 'sext' 'sext_ln813_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (0.70ns)   --->   "%add_ln813_814 = add i8 %sext_ln17_437, i8 %sext_ln17_469"   --->   Operation 3732 'add' 'add_ln813_814' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln813_546 = sext i8 %add_ln813_814"   --->   Operation 3733 'sext' 'sext_ln813_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3734 [1/1] (0.70ns)   --->   "%add_ln813_815 = add i8 %sext_ln17_478, i8 %sext_ln17_503"   --->   Operation 3734 'add' 'add_ln813_815' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln813_547 = sext i8 %add_ln813_815"   --->   Operation 3735 'sext' 'sext_ln813_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (0.70ns)   --->   "%add_ln813_816 = add i9 %sext_ln813_547, i9 %sext_ln813_546"   --->   Operation 3736 'add' 'add_ln813_816' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3737 [1/1] (0.00ns)   --->   "%sext_ln813_548 = sext i9 %add_ln813_816"   --->   Operation 3737 'sext' 'sext_ln813_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3738 [1/1] (0.71ns)   --->   "%add_ln813_817 = add i10 %sext_ln813_548, i10 %sext_ln813_545"   --->   Operation 3738 'add' 'add_ln813_817' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln813_549 = sext i10 %add_ln813_817"   --->   Operation 3739 'sext' 'sext_ln813_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3740 [1/1] (0.70ns)   --->   "%add_ln813_818 = add i8 %sext_ln17_535, i8 %sext_ln17_543"   --->   Operation 3740 'add' 'add_ln813_818' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%sext_ln813_550 = sext i8 %add_ln813_818"   --->   Operation 3741 'sext' 'sext_ln813_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.70ns)   --->   "%add_ln813_819 = add i8 %sext_ln17_556, i8 %sext_ln17_570"   --->   Operation 3742 'add' 'add_ln813_819' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln813_551 = sext i8 %add_ln813_819"   --->   Operation 3743 'sext' 'sext_ln813_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3744 [1/1] (0.70ns)   --->   "%add_ln813_820 = add i9 %sext_ln813_551, i9 %sext_ln813_550"   --->   Operation 3744 'add' 'add_ln813_820' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln813_552 = sext i9 %add_ln813_820"   --->   Operation 3745 'sext' 'sext_ln813_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.70ns)   --->   "%add_ln813_821 = add i8 %sext_ln17_575, i8 %sext_ln17_613"   --->   Operation 3746 'add' 'add_ln813_821' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln813_553 = sext i8 %add_ln813_821"   --->   Operation 3747 'sext' 'sext_ln813_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3748 [1/1] (0.70ns)   --->   "%add_ln813_822 = add i9 %sext_ln813_527, i9 %sext_ln813_553"   --->   Operation 3748 'add' 'add_ln813_822' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln813_554 = sext i9 %add_ln813_822"   --->   Operation 3749 'sext' 'sext_ln813_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3750 [1/1] (0.71ns)   --->   "%add_ln813_823 = add i10 %sext_ln813_554, i10 %sext_ln813_552"   --->   Operation 3750 'add' 'add_ln813_823' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln813_555 = sext i10 %add_ln813_823"   --->   Operation 3751 'sext' 'sext_ln813_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (0.72ns)   --->   "%add_ln813_824 = add i11 %sext_ln813_555, i11 %sext_ln813_549"   --->   Operation 3752 'add' 'add_ln813_824' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3753 [1/1] (0.70ns)   --->   "%add_ln813_825 = add i8 %sext_ln17_659, i8 %sext_ln17_667"   --->   Operation 3753 'add' 'add_ln813_825' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln813_557 = sext i8 %add_ln813_825"   --->   Operation 3754 'sext' 'sext_ln813_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (0.70ns)   --->   "%add_ln813_826 = add i8 %sext_ln17_675, i8 %sext_ln17_688"   --->   Operation 3755 'add' 'add_ln813_826' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln813_558 = sext i8 %add_ln813_826"   --->   Operation 3756 'sext' 'sext_ln813_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3757 [1/1] (0.70ns)   --->   "%add_ln813_827 = add i9 %sext_ln813_558, i9 %sext_ln813_557"   --->   Operation 3757 'add' 'add_ln813_827' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln813_559 = sext i9 %add_ln813_827"   --->   Operation 3758 'sext' 'sext_ln813_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3759 [1/1] (0.70ns)   --->   "%add_ln813_828 = add i8 %sext_ln17_693, i8 %sext_ln17_716"   --->   Operation 3759 'add' 'add_ln813_828' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln813_560 = sext i8 %add_ln813_828"   --->   Operation 3760 'sext' 'sext_ln813_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.70ns)   --->   "%add_ln813_829 = add i8 %sext_ln17_787, i8 %sext_ln17_795"   --->   Operation 3761 'add' 'add_ln813_829' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln813_561 = sext i8 %add_ln813_829"   --->   Operation 3762 'sext' 'sext_ln813_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3763 [1/1] (0.70ns)   --->   "%add_ln813_830 = add i9 %sext_ln813_561, i9 %sext_ln813_560"   --->   Operation 3763 'add' 'add_ln813_830' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln813_562 = sext i9 %add_ln813_830"   --->   Operation 3764 'sext' 'sext_ln813_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3765 [1/1] (0.71ns)   --->   "%add_ln813_831 = add i10 %sext_ln813_562, i10 %sext_ln813_559"   --->   Operation 3765 'add' 'add_ln813_831' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3766 [1/1] (0.70ns)   --->   "%add_ln813_832 = add i8 %sext_ln17_810, i8 %sext_ln17_838"   --->   Operation 3766 'add' 'add_ln813_832' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "%sext_ln813_564 = sext i8 %add_ln813_832"   --->   Operation 3767 'sext' 'sext_ln813_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (0.70ns)   --->   "%add_ln813_833 = add i8 %sext_ln17_866, i8 %sext_ln17_891"   --->   Operation 3768 'add' 'add_ln813_833' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln813_565 = sext i8 %add_ln813_833"   --->   Operation 3769 'sext' 'sext_ln813_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3770 [1/1] (0.70ns)   --->   "%add_ln813_834 = add i9 %sext_ln813_565, i9 %sext_ln813_564"   --->   Operation 3770 'add' 'add_ln813_834' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln813_566 = sext i9 %add_ln813_834"   --->   Operation 3771 'sext' 'sext_ln813_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln813_567 = sext i8 %add_ln813_720"   --->   Operation 3772 'sext' 'sext_ln813_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3773 [1/1] (0.70ns)   --->   "%add_ln813_835 = add i8 %sext_ln17_968, i8 254"   --->   Operation 3773 'add' 'add_ln813_835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln813_568 = sext i8 %add_ln813_835"   --->   Operation 3774 'sext' 'sext_ln813_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3775 [1/1] (0.70ns)   --->   "%add_ln813_836 = add i9 %sext_ln813_568, i9 %sext_ln17_925"   --->   Operation 3775 'add' 'add_ln813_836' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln813_569 = sext i9 %add_ln813_836"   --->   Operation 3776 'sext' 'sext_ln813_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.71ns)   --->   "%add_ln813_837 = add i10 %sext_ln813_569, i10 %sext_ln813_567"   --->   Operation 3777 'add' 'add_ln813_837' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln813_570 = sext i10 %add_ln813_837"   --->   Operation 3778 'sext' 'sext_ln813_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.72ns)   --->   "%add_ln813_838 = add i11 %sext_ln813_570, i11 %sext_ln813_566"   --->   Operation 3779 'add' 'add_ln813_838' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_841 = add i16 %mult_V_861, i16 %mult_V_900"   --->   Operation 3780 'add' 'add_ln813_841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3781 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_842 = add i16 %add_ln813_841, i16 %mult_V_649"   --->   Operation 3781 'add' 'add_ln813_842' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_843 = add i16 %mult_V_977, i16 %mult_V_1224"   --->   Operation 3782 'add' 'add_ln813_843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3783 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_844 = add i16 %add_ln813_843, i16 %mult_V_940"   --->   Operation 3783 'add' 'add_ln813_844' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3784 [1/1] (0.77ns)   --->   "%add_ln813_846 = add i16 %sext_ln818_98, i16 %sext_ln818_113"   --->   Operation 3784 'add' 'add_ln813_846' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_848 = add i16 %sext_ln818_140, i16 %sext_ln818_192"   --->   Operation 3785 'add' 'add_ln813_848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3786 [1/1] (0.77ns)   --->   "%add_ln813_849 = add i16 %sext_ln818_198, i16 %sext_ln818_88"   --->   Operation 3786 'add' 'add_ln813_849' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3787 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_850 = add i16 %add_ln813_849, i16 %add_ln813_848"   --->   Operation 3787 'add' 'add_ln813_850' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3788 [1/1] (0.76ns)   --->   "%add_ln813_853 = add i15 %sext_ln17_495, i15 %sext_ln17_621"   --->   Operation 3788 'add' 'add_ln813_853' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln813_574 = sext i15 %add_ln813_853"   --->   Operation 3789 'sext' 'sext_ln813_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.77ns)   --->   "%add_ln813_854 = add i16 %sext_ln813_574, i16 %sext_ln818_91"   --->   Operation 3790 'add' 'add_ln813_854' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3791 [1/1] (0.76ns)   --->   "%add_ln813_855 = add i15 %sext_ln17_978, i15 %sext_ln17_371"   --->   Operation 3791 'add' 'add_ln813_855' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln813_575 = sext i15 %add_ln813_855"   --->   Operation 3792 'sext' 'sext_ln813_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.77ns)   --->   "%add_ln813_856 = add i16 %sext_ln813_575, i16 %sext_ln818_170"   --->   Operation 3793 'add' 'add_ln813_856' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3794 [1/1] (0.75ns)   --->   "%add_ln813_858 = add i14 %sext_ln17_525, i14 %sext_ln17_661"   --->   Operation 3794 'add' 'add_ln813_858' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln813_576 = sext i14 %add_ln813_858"   --->   Operation 3795 'sext' 'sext_ln813_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3796 [1/1] (0.76ns)   --->   "%add_ln813_859 = add i15 %sext_ln813_576, i15 %sext_ln17_432"   --->   Operation 3796 'add' 'add_ln813_859' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3797 [1/1] (0.75ns)   --->   "%add_ln813_860 = add i14 %sext_ln17_684, i14 %sext_ln17_765"   --->   Operation 3797 'add' 'add_ln813_860' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln813_578 = sext i14 %add_ln813_860"   --->   Operation 3798 'sext' 'sext_ln813_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3799 [1/1] (0.74ns)   --->   "%add_ln813_861 = add i13 %sext_ln17_336, i13 %sext_ln17_384"   --->   Operation 3799 'add' 'add_ln813_861' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln813_579 = sext i13 %add_ln813_861"   --->   Operation 3800 'sext' 'sext_ln813_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.76ns)   --->   "%add_ln813_862 = add i15 %sext_ln813_579, i15 %sext_ln813_578"   --->   Operation 3801 'add' 'add_ln813_862' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3802 [1/1] (0.74ns)   --->   "%add_ln813_866 = add i13 %sext_ln17_897, i13 %sext_ln17_945"   --->   Operation 3802 'add' 'add_ln813_866' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln813_581 = sext i13 %add_ln813_866"   --->   Operation 3803 'sext' 'sext_ln813_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (0.75ns)   --->   "%add_ln813_867 = add i14 %sext_ln813_581, i14 %sext_ln17_835"   --->   Operation 3804 'add' 'add_ln813_867' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3805 [1/1] (0.73ns)   --->   "%add_ln813_868 = add i12 %sext_ln17_359, i12 %sext_ln17_451"   --->   Operation 3805 'add' 'add_ln813_868' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "%sext_ln813_583 = sext i12 %add_ln813_868"   --->   Operation 3806 'sext' 'sext_ln813_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (0.74ns)   --->   "%add_ln813_869 = add i13 %sext_ln813_583, i13 %sext_ln17_299"   --->   Operation 3807 'add' 'add_ln813_869' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3808 [1/1] (0.72ns)   --->   "%add_ln813_871 = add i11 %sext_ln17_605, i11 %sext_ln17_753"   --->   Operation 3808 'add' 'add_ln813_871' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln813_585 = sext i11 %add_ln813_871"   --->   Operation 3809 'sext' 'sext_ln813_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3810 [1/1] (0.73ns)   --->   "%add_ln813_872 = add i12 %sext_ln813_585, i12 %sext_ln17_321"   --->   Operation 3810 'add' 'add_ln813_872' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln813_586 = sext i12 %add_ln813_872"   --->   Operation 3811 'sext' 'sext_ln813_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3812 [1/1] (0.72ns)   --->   "%add_ln813_873 = add i11 %sext_ln17_821, i11 285"   --->   Operation 3812 'add' 'add_ln813_873' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln813_587 = sext i11 %add_ln813_873"   --->   Operation 3813 'sext' 'sext_ln813_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3814 [1/1] (0.71ns)   --->   "%add_ln813_874 = add i10 %sext_ln17_308, i10 %sext_ln17_591"   --->   Operation 3814 'add' 'add_ln813_874' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln813_588 = sext i10 %add_ln813_874"   --->   Operation 3815 'sext' 'sext_ln813_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.73ns)   --->   "%add_ln813_875 = add i12 %sext_ln813_588, i12 %sext_ln813_587"   --->   Operation 3816 'add' 'add_ln813_875' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln813_589 = sext i12 %add_ln813_875"   --->   Operation 3817 'sext' 'sext_ln813_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3818 [1/1] (0.74ns)   --->   "%add_ln813_876 = add i13 %sext_ln813_589, i13 %sext_ln813_586"   --->   Operation 3818 'add' 'add_ln813_876' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3819 [1/1] (0.70ns)   --->   "%add_ln813_878 = add i9 %sext_ln17_461, i9 %sext_ln17_533"   --->   Operation 3819 'add' 'add_ln813_878' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "%sext_ln813_591 = sext i9 %add_ln813_878"   --->   Operation 3820 'sext' 'sext_ln813_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.71ns)   --->   "%add_ln813_879 = add i10 %sext_ln813_591, i10 %sext_ln17_779"   --->   Operation 3821 'add' 'add_ln813_879' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3822 [1/1] (0.00ns)   --->   "%sext_ln813_592 = sext i10 %add_ln813_879"   --->   Operation 3822 'sext' 'sext_ln813_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3823 [1/1] (0.70ns)   --->   "%add_ln813_880 = add i9 %sext_ln17_964, i9 %sext_ln17_438"   --->   Operation 3823 'add' 'add_ln813_880' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln813_593 = sext i9 %add_ln813_880"   --->   Operation 3824 'sext' 'sext_ln813_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3825 [1/1] (0.71ns)   --->   "%add_ln813_881 = add i10 %sext_ln813_593, i10 %sext_ln17_908"   --->   Operation 3825 'add' 'add_ln813_881' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln813_594 = sext i10 %add_ln813_881"   --->   Operation 3826 'sext' 'sext_ln813_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3827 [1/1] (0.72ns)   --->   "%add_ln813_882 = add i11 %sext_ln813_594, i11 %sext_ln813_592"   --->   Operation 3827 'add' 'add_ln813_882' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3828 [1/1] (0.70ns)   --->   "%add_ln813_883 = add i8 %sext_ln17_548, i8 %sext_ln17_810"   --->   Operation 3828 'add' 'add_ln813_883' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln813_596 = sext i8 %add_ln813_883"   --->   Operation 3829 'sext' 'sext_ln813_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3830 [1/1] (0.70ns)   --->   "%add_ln813_884 = add i9 %sext_ln813_596, i9 %sext_ln17_479"   --->   Operation 3830 'add' 'add_ln813_884' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3831 [1/1] (0.00ns)   --->   "%sext_ln813_597 = sext i9 %add_ln813_884"   --->   Operation 3831 'sext' 'sext_ln813_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3832 [1/1] (0.70ns)   --->   "%add_ln813_885 = add i8 %sext_ln17_866, i8 %sext_ln17_912"   --->   Operation 3832 'add' 'add_ln813_885' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3833 [1/1] (0.00ns)   --->   "%sext_ln813_598 = sext i8 %add_ln813_885"   --->   Operation 3833 'sext' 'sext_ln813_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3834 [1/1] (0.70ns)   --->   "%add_ln813_886 = add i7 %sext_ln17_792, i7 %sext_ln17_807"   --->   Operation 3834 'add' 'add_ln813_886' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln813_599 = sext i7 %add_ln813_886"   --->   Operation 3835 'sext' 'sext_ln813_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3836 [1/1] (0.70ns)   --->   "%add_ln813_887 = add i9 %sext_ln813_599, i9 %sext_ln813_598"   --->   Operation 3836 'add' 'add_ln813_887' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln813_600 = sext i9 %add_ln813_887"   --->   Operation 3837 'sext' 'sext_ln813_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3838 [1/1] (0.71ns)   --->   "%add_ln813_888 = add i10 %sext_ln813_600, i10 %sext_ln813_597"   --->   Operation 3838 'add' 'add_ln813_888' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_892 = add i16 %mult_V_685, i16 %mult_V_847"   --->   Operation 3839 'add' 'add_ln813_892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3840 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_893 = add i16 %add_ln813_892, i16 %mult_V_594"   --->   Operation 3840 'add' 'add_ln813_893' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_894 = add i16 %sext_ln818_85, i16 %sext_ln818_120"   --->   Operation 3841 'add' 'add_ln813_894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3842 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_895 = add i16 %add_ln813_894, i16 %sext_ln818_76"   --->   Operation 3842 'add' 'add_ln813_895' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3843 [1/1] (0.76ns)   --->   "%add_ln813_897 = add i15 %sext_ln17_496, i15 %sext_ln17_859"   --->   Operation 3843 'add' 'add_ln813_897' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3844 [1/1] (0.76ns)   --->   "%add_ln813_899 = add i15 %sext_ln17_898, i15 %sext_ln17_920"   --->   Operation 3844 'add' 'add_ln813_899' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln813_605 = sext i15 %add_ln813_899"   --->   Operation 3845 'sext' 'sext_ln813_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3846 [1/1] (0.76ns)   --->   "%add_ln813_900 = add i15 %sext_ln17_946, i15 %sext_ln17_465"   --->   Operation 3846 'add' 'add_ln813_900' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln813_606 = sext i15 %add_ln813_900"   --->   Operation 3847 'sext' 'sext_ln813_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3848 [1/1] (0.77ns)   --->   "%add_ln813_901 = add i16 %sext_ln813_606, i16 %sext_ln813_605"   --->   Operation 3848 'add' 'add_ln813_901' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3849 [1/1] (0.72ns)   --->   "%add_ln813_904 = add i11 %sext_ln17_320, i11 1727"   --->   Operation 3849 'add' 'add_ln813_904' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln813_607 = sext i11 %add_ln813_904"   --->   Operation 3850 'sext' 'sext_ln813_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3851 [1/1] (0.74ns)   --->   "%add_ln813_905 = add i13 %sext_ln813_607, i13 %sext_ln17_754"   --->   Operation 3851 'add' 'add_ln813_905' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3852 [1/1] (0.72ns)   --->   "%add_ln813_906 = add i11 %sext_ln17_711, i11 %sext_ln17_872"   --->   Operation 3852 'add' 'add_ln813_906' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln813_609 = sext i11 %add_ln813_906"   --->   Operation 3853 'sext' 'sext_ln813_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3854 [1/1] (0.73ns)   --->   "%add_ln813_907 = add i12 %sext_ln813_609, i12 %sext_ln17_526"   --->   Operation 3854 'add' 'add_ln813_907' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3855 [1/1] (0.71ns)   --->   "%add_ln813_909 = add i10 %sext_ln17_309, i10 %sext_ln17_406"   --->   Operation 3855 'add' 'add_ln813_909' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln813_611 = sext i10 %add_ln813_909"   --->   Operation 3856 'sext' 'sext_ln813_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3857 [1/1] (0.72ns)   --->   "%add_ln813_910 = add i11 %sext_ln813_611, i11 %sext_ln17_979"   --->   Operation 3857 'add' 'add_ln813_910' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3858 [1/1] (0.71ns)   --->   "%add_ln813_911 = add i10 %sext_ln17_418, i10 %sext_ln17_445"   --->   Operation 3858 'add' 'add_ln813_911' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln813_613 = sext i10 %add_ln813_911"   --->   Operation 3859 'sext' 'sext_ln813_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3860 [1/1] (0.71ns)   --->   "%add_ln813_912 = add i10 %sext_ln17_619, i10 %sext_ln17_628"   --->   Operation 3860 'add' 'add_ln813_912' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln813_614 = sext i10 %add_ln813_912"   --->   Operation 3861 'sext' 'sext_ln813_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3862 [1/1] (0.72ns)   --->   "%add_ln813_913 = add i11 %sext_ln813_614, i11 %sext_ln813_613"   --->   Operation 3862 'add' 'add_ln813_913' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3863 [1/1] (0.71ns)   --->   "%add_ln813_917 = add i10 %sext_ln17_726, i10 %sext_ln17_761"   --->   Operation 3863 'add' 'add_ln813_917' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln813_618 = sext i10 %add_ln813_917"   --->   Operation 3864 'sext' 'sext_ln813_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3865 [1/1] (0.72ns)   --->   "%add_ln813_918 = add i11 %sext_ln813_618, i11 %sext_ln17_653"   --->   Operation 3865 'add' 'add_ln813_918' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3866 [1/1] (0.71ns)   --->   "%add_ln813_919 = add i10 %sext_ln17_805, i10 %sext_ln17_695"   --->   Operation 3866 'add' 'add_ln813_919' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln813_620 = sext i10 %add_ln813_919"   --->   Operation 3867 'sext' 'sext_ln813_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3868 [1/1] (0.72ns)   --->   "%add_ln813_920 = add i11 %sext_ln813_620, i11 %sext_ln17_780"   --->   Operation 3868 'add' 'add_ln813_920' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3869 [1/1] (0.70ns)   --->   "%add_ln813_922 = add i8 %sext_ln17_352, i8 %sext_ln17_386"   --->   Operation 3869 'add' 'add_ln813_922' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3870 [1/1] (0.00ns)   --->   "%sext_ln813_622 = sext i8 %add_ln813_922"   --->   Operation 3870 'sext' 'sext_ln813_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3871 [1/1] (0.70ns)   --->   "%add_ln813_923 = add i9 %sext_ln813_622, i9 %sext_ln17_730"   --->   Operation 3871 'add' 'add_ln813_923' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln813_623 = sext i9 %add_ln813_923"   --->   Operation 3872 'sext' 'sext_ln813_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3873 [1/1] (0.70ns)   --->   "%add_ln813_924 = add i8 %sext_ln17_437, i8 %sext_ln17_439"   --->   Operation 3873 'add' 'add_ln813_924' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln813_624 = sext i8 %add_ln813_924"   --->   Operation 3874 'sext' 'sext_ln813_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3875 [1/1] (0.70ns)   --->   "%add_ln813_925 = add i9 %sext_ln813_465, i9 %sext_ln813_624"   --->   Operation 3875 'add' 'add_ln813_925' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3876 [1/1] (0.00ns)   --->   "%sext_ln813_625 = sext i9 %add_ln813_925"   --->   Operation 3876 'sext' 'sext_ln813_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3877 [1/1] (0.71ns)   --->   "%add_ln813_926 = add i10 %sext_ln813_625, i10 %sext_ln813_623"   --->   Operation 3877 'add' 'add_ln813_926' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3878 [1/1] (0.70ns)   --->   "%add_ln813_928 = add i8 %sext_ln17_602, i8 %sext_ln17_659"   --->   Operation 3878 'add' 'add_ln813_928' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln813_628 = sext i8 %add_ln813_928"   --->   Operation 3879 'sext' 'sext_ln813_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3880 [1/1] (0.70ns)   --->   "%add_ln813_929 = add i9 %sext_ln813_628, i9 %sext_ln17_574"   --->   Operation 3880 'add' 'add_ln813_929' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln813_629 = sext i9 %add_ln813_929"   --->   Operation 3881 'sext' 'sext_ln813_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3882 [1/1] (0.70ns)   --->   "%add_ln813_930 = add i8 %sext_ln17_680, i8 %sext_ln17_688"   --->   Operation 3882 'add' 'add_ln813_930' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln813_630 = sext i8 %add_ln813_930"   --->   Operation 3883 'sext' 'sext_ln813_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3884 [1/1] (0.70ns)   --->   "%add_ln813_931 = add i9 %sext_ln813_630, i9 %sext_ln17_674"   --->   Operation 3884 'add' 'add_ln813_931' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln813_631 = sext i9 %add_ln813_931"   --->   Operation 3885 'sext' 'sext_ln813_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3886 [1/1] (0.71ns)   --->   "%add_ln813_932 = add i10 %sext_ln813_631, i10 %sext_ln813_629"   --->   Operation 3886 'add' 'add_ln813_932' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln813_632 = sext i10 %add_ln813_932"   --->   Operation 3887 'sext' 'sext_ln813_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3888 [1/1] (0.70ns)   --->   "%add_ln813_933 = add i8 %sext_ln17_815, i8 %sext_ln17_840"   --->   Operation 3888 'add' 'add_ln813_933' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln813_633 = sext i8 %add_ln813_933"   --->   Operation 3889 'sext' 'sext_ln813_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3890 [1/1] (0.70ns)   --->   "%add_ln813_934 = add i9 %sext_ln813_633, i9 %sext_ln17_715"   --->   Operation 3890 'add' 'add_ln813_934' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3891 [1/1] (0.00ns)   --->   "%sext_ln813_634 = sext i9 %add_ln813_934"   --->   Operation 3891 'sext' 'sext_ln813_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3892 [1/1] (0.70ns)   --->   "%add_ln813_935 = add i8 %sext_ln17_883, i8 %sext_ln17_901"   --->   Operation 3892 'add' 'add_ln813_935' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln813_635 = sext i8 %add_ln813_935"   --->   Operation 3893 'sext' 'sext_ln813_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3894 [1/1] (0.70ns)   --->   "%add_ln813_936 = add i7 %sext_ln17_468, i7 %sext_ln17_550"   --->   Operation 3894 'add' 'add_ln813_936' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln813_636 = sext i7 %add_ln813_936"   --->   Operation 3895 'sext' 'sext_ln813_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (0.70ns)   --->   "%add_ln813_937 = add i9 %sext_ln813_636, i9 %sext_ln813_635"   --->   Operation 3896 'add' 'add_ln813_937' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3897 [1/1] (0.00ns)   --->   "%sext_ln813_637 = sext i9 %add_ln813_937"   --->   Operation 3897 'sext' 'sext_ln813_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3898 [1/1] (0.71ns)   --->   "%add_ln813_938 = add i10 %sext_ln813_637, i10 %sext_ln813_634"   --->   Operation 3898 'add' 'add_ln813_938' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln813_638 = sext i10 %add_ln813_938"   --->   Operation 3899 'sext' 'sext_ln813_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3900 [1/1] (0.72ns)   --->   "%add_ln813_939 = add i11 %sext_ln813_638, i11 %sext_ln813_632"   --->   Operation 3900 'add' 'add_ln813_939' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln813_641 = sext i8 %add_ln813_692"   --->   Operation 3901 'sext' 'sext_ln813_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3902 [1/1] (0.70ns)   --->   "%add_ln813_942 = add i9 %sext_ln813_641, i9 414"   --->   Operation 3902 'add' 'add_ln813_942' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln813_642 = sext i9 %add_ln813_942"   --->   Operation 3903 'sext' 'sext_ln813_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3904 [1/1] (0.70ns)   --->   "%add_ln813_943 = add i8 %sext_ln17_364, i8 %sext_ln17_428"   --->   Operation 3904 'add' 'add_ln813_943' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln813_643 = sext i8 %add_ln813_943"   --->   Operation 3905 'sext' 'sext_ln813_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3906 [1/1] (0.70ns)   --->   "%add_ln813_944 = add i9 %sext_ln813_643, i9 %sext_ln17_339"   --->   Operation 3906 'add' 'add_ln813_944' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln813_644 = sext i9 %add_ln813_944"   --->   Operation 3907 'sext' 'sext_ln813_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3908 [1/1] (0.71ns)   --->   "%add_ln813_945 = add i10 %sext_ln813_644, i10 %sext_ln813_642"   --->   Operation 3908 'add' 'add_ln813_945' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln813_645 = sext i10 %add_ln813_945"   --->   Operation 3909 'sext' 'sext_ln813_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3910 [1/1] (0.70ns)   --->   "%add_ln813_946 = add i8 %sext_ln17_469, i8 %sext_ln17_486"   --->   Operation 3910 'add' 'add_ln813_946' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln813_646 = sext i8 %add_ln813_946"   --->   Operation 3911 'sext' 'sext_ln813_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3912 [1/1] (0.70ns)   --->   "%add_ln813_947 = add i9 %sext_ln813_646, i9 %sext_ln17_438"   --->   Operation 3912 'add' 'add_ln813_947' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln813_647 = sext i9 %add_ln813_947"   --->   Operation 3913 'sext' 'sext_ln813_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3914 [1/1] (0.70ns)   --->   "%add_ln813_948 = add i8 %sext_ln17_503, i8 %sext_ln17_531"   --->   Operation 3914 'add' 'add_ln813_948' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3915 [1/1] (0.00ns)   --->   "%sext_ln813_648 = sext i8 %add_ln813_948"   --->   Operation 3915 'sext' 'sext_ln813_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3916 [1/1] (0.70ns)   --->   "%add_ln813_949 = add i9 %sext_ln813_550, i9 %sext_ln813_648"   --->   Operation 3916 'add' 'add_ln813_949' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln813_649 = sext i9 %add_ln813_949"   --->   Operation 3917 'sext' 'sext_ln813_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3918 [1/1] (0.71ns)   --->   "%add_ln813_950 = add i10 %sext_ln813_649, i10 %sext_ln813_647"   --->   Operation 3918 'add' 'add_ln813_950' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln813_650 = sext i10 %add_ln813_950"   --->   Operation 3919 'sext' 'sext_ln813_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3920 [1/1] (0.72ns)   --->   "%add_ln813_951 = add i11 %sext_ln813_650, i11 %sext_ln813_645"   --->   Operation 3920 'add' 'add_ln813_951' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3921 [1/1] (0.70ns)   --->   "%add_ln813_952 = add i8 %sext_ln17_601, i8 %sext_ln17_675"   --->   Operation 3921 'add' 'add_ln813_952' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln813_652 = sext i8 %add_ln813_952"   --->   Operation 3922 'sext' 'sext_ln813_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3923 [1/1] (0.70ns)   --->   "%add_ln813_953 = add i9 %sext_ln813_652, i9 %sext_ln17_574"   --->   Operation 3923 'add' 'add_ln813_953' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln813_653 = sext i9 %add_ln813_953"   --->   Operation 3924 'sext' 'sext_ln813_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3925 [1/1] (0.70ns)   --->   "%add_ln813_954 = add i8 %sext_ln17_688, i8 %sext_ln17_693"   --->   Operation 3925 'add' 'add_ln813_954' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3926 [1/1] (0.00ns)   --->   "%sext_ln813_654 = sext i8 %add_ln813_954"   --->   Operation 3926 'sext' 'sext_ln813_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3927 [1/1] (0.70ns)   --->   "%add_ln813_955 = add i8 %sext_ln17_704, i8 %sext_ln17_743"   --->   Operation 3927 'add' 'add_ln813_955' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln813_655 = sext i8 %add_ln813_955"   --->   Operation 3928 'sext' 'sext_ln813_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3929 [1/1] (0.70ns)   --->   "%add_ln813_956 = add i9 %sext_ln813_655, i9 %sext_ln813_654"   --->   Operation 3929 'add' 'add_ln813_956' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln813_656 = sext i9 %add_ln813_956"   --->   Operation 3930 'sext' 'sext_ln813_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3931 [1/1] (0.71ns)   --->   "%add_ln813_957 = add i10 %sext_ln813_656, i10 %sext_ln813_653"   --->   Operation 3931 'add' 'add_ln813_957' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln813_657 = sext i10 %add_ln813_957"   --->   Operation 3932 'sext' 'sext_ln813_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3933 [1/1] (0.70ns)   --->   "%add_ln813_958 = add i8 %sext_ln17_838, i8 %sext_ln17_866"   --->   Operation 3933 'add' 'add_ln813_958' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln813_658 = sext i8 %add_ln813_958"   --->   Operation 3934 'sext' 'sext_ln813_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3935 [1/1] (0.70ns)   --->   "%add_ln813_959 = add i9 %sext_ln813_658, i9 %sext_ln17_772"   --->   Operation 3935 'add' 'add_ln813_959' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln813_659 = sext i9 %add_ln813_959"   --->   Operation 3936 'sext' 'sext_ln813_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3937 [1/1] (0.70ns)   --->   "%add_ln813_960 = add i8 %sext_ln17_891, i8 %sext_ln17_924"   --->   Operation 3937 'add' 'add_ln813_960' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln813_660 = sext i8 %add_ln813_960"   --->   Operation 3938 'sext' 'sext_ln813_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3939 [1/1] (0.70ns)   --->   "%add_ln813_961 = add i8 %sext_ln17_934, i8 %sext_ln17_968"   --->   Operation 3939 'add' 'add_ln813_961' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln813_661 = sext i8 %add_ln813_961"   --->   Operation 3940 'sext' 'sext_ln813_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3941 [1/1] (0.70ns)   --->   "%add_ln813_962 = add i9 %sext_ln813_661, i9 %sext_ln813_660"   --->   Operation 3941 'add' 'add_ln813_962' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln813_662 = sext i9 %add_ln813_962"   --->   Operation 3942 'sext' 'sext_ln813_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3943 [1/1] (0.71ns)   --->   "%add_ln813_963 = add i10 %sext_ln813_662, i10 %sext_ln813_659"   --->   Operation 3943 'add' 'add_ln813_963' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3944 [1/1] (0.00ns)   --->   "%sext_ln813_663 = sext i10 %add_ln813_963"   --->   Operation 3944 'sext' 'sext_ln813_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3945 [1/1] (0.72ns)   --->   "%add_ln813_964 = add i11 %sext_ln813_663, i11 %sext_ln813_657"   --->   Operation 3945 'add' 'add_ln813_964' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3946 [1/1] (0.70ns)   --->   "%add_ln813_966 = add i8 %sext_ln17_305, i8 212"   --->   Operation 3946 'add' 'add_ln813_966' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3947 [1/1] (0.00ns)   --->   "%sext_ln813_666 = sext i8 %add_ln813_966"   --->   Operation 3947 'sext' 'sext_ln813_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3948 [1/1] (0.70ns)   --->   "%add_ln813_967 = add i9 %sext_ln813_666, i9 %sext_ln17_290"   --->   Operation 3948 'add' 'add_ln813_967' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln813_667 = sext i9 %add_ln813_967"   --->   Operation 3949 'sext' 'sext_ln813_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3950 [1/1] (0.70ns)   --->   "%add_ln813_968 = add i8 %sext_ln17_322, i8 %sext_ln17_380"   --->   Operation 3950 'add' 'add_ln813_968' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln813_668 = sext i8 %add_ln813_968"   --->   Operation 3951 'sext' 'sext_ln813_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3952 [1/1] (0.70ns)   --->   "%add_ln813_969 = add i9 %sext_ln813_668, i9 %sext_ln17_314"   --->   Operation 3952 'add' 'add_ln813_969' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln813_669 = sext i9 %add_ln813_969"   --->   Operation 3953 'sext' 'sext_ln813_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3954 [1/1] (0.71ns)   --->   "%add_ln813_970 = add i10 %sext_ln813_669, i10 %sext_ln813_667"   --->   Operation 3954 'add' 'add_ln813_970' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln813_670 = sext i10 %add_ln813_970"   --->   Operation 3955 'sext' 'sext_ln813_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3956 [1/1] (0.70ns)   --->   "%add_ln813_971 = add i8 %sext_ln17_437, i8 %sext_ln17_458"   --->   Operation 3956 'add' 'add_ln813_971' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln813_671 = sext i8 %add_ln813_971"   --->   Operation 3957 'sext' 'sext_ln813_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3958 [1/1] (0.70ns)   --->   "%add_ln813_972 = add i9 %sext_ln813_671, i9 %sext_ln17_427"   --->   Operation 3958 'add' 'add_ln813_972' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln813_672 = sext i9 %add_ln813_972"   --->   Operation 3959 'sext' 'sext_ln813_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3960 [1/1] (0.70ns)   --->   "%add_ln813_973 = add i8 %sext_ln17_515, i8 %sext_ln17_570"   --->   Operation 3960 'add' 'add_ln813_973' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln813_673 = sext i8 %add_ln813_973"   --->   Operation 3961 'sext' 'sext_ln813_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3962 [1/1] (0.70ns)   --->   "%add_ln813_974 = add i9 %sext_ln813_673, i9 %sext_ln813_646"   --->   Operation 3962 'add' 'add_ln813_974' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln813_674 = sext i9 %add_ln813_974"   --->   Operation 3963 'sext' 'sext_ln813_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3964 [1/1] (0.71ns)   --->   "%add_ln813_975 = add i10 %sext_ln813_674, i10 %sext_ln813_672"   --->   Operation 3964 'add' 'add_ln813_975' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln813_675 = sext i10 %add_ln813_975"   --->   Operation 3965 'sext' 'sext_ln813_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3966 [1/1] (0.72ns)   --->   "%add_ln813_976 = add i11 %sext_ln813_675, i11 %sext_ln813_670"   --->   Operation 3966 'add' 'add_ln813_976' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3967 [1/1] (0.70ns)   --->   "%add_ln813_977 = add i8 %sext_ln17_626, i8 %sext_ln17_646"   --->   Operation 3967 'add' 'add_ln813_977' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3968 [1/1] (0.00ns)   --->   "%sext_ln813_677 = sext i8 %add_ln813_977"   --->   Operation 3968 'sext' 'sext_ln813_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3969 [1/1] (0.70ns)   --->   "%add_ln813_978 = add i9 %sext_ln813_677, i9 %sext_ln17_600"   --->   Operation 3969 'add' 'add_ln813_978' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln813_678 = sext i9 %add_ln813_978"   --->   Operation 3970 'sext' 'sext_ln813_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3971 [1/1] (0.70ns)   --->   "%add_ln813_979 = add i8 %sext_ln17_667, i8 %sext_ln17_688"   --->   Operation 3971 'add' 'add_ln813_979' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln813_679 = sext i8 %add_ln813_979"   --->   Operation 3972 'sext' 'sext_ln813_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3973 [1/1] (0.70ns)   --->   "%add_ln813_980 = add i8 %sext_ln17_693, i8 %sext_ln17_743"   --->   Operation 3973 'add' 'add_ln813_980' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln813_680 = sext i8 %add_ln813_980"   --->   Operation 3974 'sext' 'sext_ln813_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3975 [1/1] (0.70ns)   --->   "%add_ln813_981 = add i9 %sext_ln813_680, i9 %sext_ln813_679"   --->   Operation 3975 'add' 'add_ln813_981' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3976 [1/1] (0.00ns)   --->   "%sext_ln813_681 = sext i9 %add_ln813_981"   --->   Operation 3976 'sext' 'sext_ln813_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3977 [1/1] (0.71ns)   --->   "%add_ln813_982 = add i10 %sext_ln813_681, i10 %sext_ln813_678"   --->   Operation 3977 'add' 'add_ln813_982' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln813_682 = sext i10 %add_ln813_982"   --->   Operation 3978 'sext' 'sext_ln813_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3979 [1/1] (0.70ns)   --->   "%add_ln813_983 = add i9 %sext_ln813_561, i9 %sext_ln17_758"   --->   Operation 3979 'add' 'add_ln813_983' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln813_683 = sext i9 %add_ln813_983"   --->   Operation 3980 'sext' 'sext_ln813_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3981 [1/1] (0.70ns)   --->   "%add_ln813_984 = add i9 %sext_ln813_661, i9 %sext_ln813_534"   --->   Operation 3981 'add' 'add_ln813_984' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln813_684 = sext i9 %add_ln813_984"   --->   Operation 3982 'sext' 'sext_ln813_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3983 [1/1] (0.71ns)   --->   "%add_ln813_985 = add i10 %sext_ln813_684, i10 %sext_ln813_683"   --->   Operation 3983 'add' 'add_ln813_985' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln813_685 = sext i10 %add_ln813_985"   --->   Operation 3984 'sext' 'sext_ln813_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3985 [1/1] (0.72ns)   --->   "%add_ln813_986 = add i11 %sext_ln813_685, i11 %sext_ln813_682"   --->   Operation 3985 'add' 'add_ln813_986' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3986 [1/1] (0.70ns)   --->   "%add_ln813_988 = add i7 %sext_ln17_302, i7 79"   --->   Operation 3986 'add' 'add_ln813_988' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3987 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i7 %add_ln813_988"   --->   Operation 3987 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3988 [1/1] (0.70ns)   --->   "%add_ln813_989 = add i9 %zext_ln813, i9 %sext_ln17_4"   --->   Operation 3988 'add' 'add_ln813_989' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln813_688 = sext i9 %add_ln813_989"   --->   Operation 3989 'sext' 'sext_ln813_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_990 = add i16 %mult_V_751, i16 %mult_V_867"   --->   Operation 3990 'add' 'add_ln813_990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3991 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_991 = add i16 %add_ln813_990, i16 %mult_V_601"   --->   Operation 3991 'add' 'add_ln813_991' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_992 = add i16 %sext_ln818_212, i16 %sext_ln818_158"   --->   Operation 3992 'add' 'add_ln813_992' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3993 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_993 = add i16 %add_ln813_992, i16 %sext_ln818_117"   --->   Operation 3993 'add' 'add_ln813_993' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3994 [1/1] (0.74ns)   --->   "%add_ln813_995 = add i13 %sext_ln17_553, i13 %sext_ln17_701"   --->   Operation 3994 'add' 'add_ln813_995' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln813_689 = sext i13 %add_ln813_995"   --->   Operation 3995 'sext' 'sext_ln813_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3996 [1/1] (0.75ns)   --->   "%add_ln813_996 = add i14 %sext_ln813_689, i14 %sext_ln17_501"   --->   Operation 3996 'add' 'add_ln813_996' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3997 [1/1] (0.74ns)   --->   "%add_ln813_997 = add i13 %sext_ln17_862, i13 %sext_ln17_455"   --->   Operation 3997 'add' 'add_ln813_997' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3998 [1/1] (0.00ns)   --->   "%sext_ln813_691 = sext i13 %add_ln813_997"   --->   Operation 3998 'sext' 'sext_ln813_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3999 [1/1] (0.75ns)   --->   "%add_ln813_998 = add i14 %sext_ln813_691, i14 %sext_ln17_717"   --->   Operation 3999 'add' 'add_ln813_998' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4000 [1/1] (0.72ns)   --->   "%add_ln813_1001 = add i11 %sext_ln17_768, i11 %sext_ln17_983"   --->   Operation 4000 'add' 'add_ln813_1001' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln813_694 = sext i11 %add_ln813_1001"   --->   Operation 4001 'sext' 'sext_ln813_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4002 [1/1] (0.73ns)   --->   "%add_ln813_1002 = add i12 %sext_ln813_694, i12 %sext_ln17_407"   --->   Operation 4002 'add' 'add_ln813_1002' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4003 [1/1] (0.71ns)   --->   "%add_ln813_1003 = add i10 %sext_ln17_324, i10 %sext_ln17_375"   --->   Operation 4003 'add' 'add_ln813_1003' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln813_696 = sext i10 %add_ln813_1003"   --->   Operation 4004 'sext' 'sext_ln813_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4005 [1/1] (0.72ns)   --->   "%add_ln813_1004 = add i11 %sext_ln813_696, i11 %sext_ln813_688"   --->   Operation 4005 'add' 'add_ln813_1004' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4006 [1/1] (0.71ns)   --->   "%add_ln813_1006 = add i10 %sext_ln17_467, i10 %sext_ln17_482"   --->   Operation 4006 'add' 'add_ln813_1006' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4007 [1/1] (0.00ns)   --->   "%sext_ln813_698 = sext i10 %add_ln813_1006"   --->   Operation 4007 'sext' 'sext_ln813_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4008 [1/1] (0.72ns)   --->   "%add_ln813_1007 = add i11 %sext_ln813_698, i11 %sext_ln17_422"   --->   Operation 4008 'add' 'add_ln813_1007' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln813_699 = sext i11 %add_ln813_1007"   --->   Operation 4009 'sext' 'sext_ln813_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4010 [1/1] (0.71ns)   --->   "%add_ln813_1008 = add i10 %sext_ln17_514, i10 %sext_ln17_742"   --->   Operation 4010 'add' 'add_ln813_1008' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln813_700 = sext i10 %add_ln813_1008"   --->   Operation 4011 'sext' 'sext_ln813_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4012 [1/1] (0.71ns)   --->   "%add_ln813_1009 = add i10 %sext_ln17_785, i10 %sext_ln17_812"   --->   Operation 4012 'add' 'add_ln813_1009' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln813_701 = sext i10 %add_ln813_1009"   --->   Operation 4013 'sext' 'sext_ln813_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4014 [1/1] (0.72ns)   --->   "%add_ln813_1010 = add i11 %sext_ln813_701, i11 %sext_ln813_700"   --->   Operation 4014 'add' 'add_ln813_1010' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln813_702 = sext i11 %add_ln813_1010"   --->   Operation 4015 'sext' 'sext_ln813_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4016 [1/1] (0.73ns)   --->   "%add_ln813_1011 = add i12 %sext_ln813_702, i12 %sext_ln813_699"   --->   Operation 4016 'add' 'add_ln813_1011' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4017 [1/1] (0.71ns)   --->   "%add_ln813_1014 = add i10 %sext_ln17_889, i10 %sext_ln17_949"   --->   Operation 4017 'add' 'add_ln813_1014' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln813_705 = sext i10 %add_ln813_1014"   --->   Operation 4018 'sext' 'sext_ln813_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4019 [1/1] (0.72ns)   --->   "%add_ln813_1015 = add i11 %sext_ln813_705, i11 %sext_ln17_875"   --->   Operation 4019 'add' 'add_ln813_1015' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4020 [1/1] (0.70ns)   --->   "%add_ln813_1016 = add i9 %sext_ln17_664, i9 %sext_ln17_730"   --->   Operation 4020 'add' 'add_ln813_1016' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4021 [1/1] (0.00ns)   --->   "%sext_ln813_707 = sext i9 %add_ln813_1016"   --->   Operation 4021 'sext' 'sext_ln813_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4022 [1/1] (0.71ns)   --->   "%add_ln813_1017 = add i10 %sext_ln813_707, i10 %sext_ln17_545"   --->   Operation 4022 'add' 'add_ln813_1017' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4023 [1/1] (0.70ns)   --->   "%add_ln813_1019 = add i8 %sext_ln17_386, i8 %sext_ln17_399"   --->   Operation 4023 'add' 'add_ln813_1019' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4024 [1/1] (0.00ns)   --->   "%sext_ln813_709 = sext i8 %add_ln813_1019"   --->   Operation 4024 'sext' 'sext_ln813_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4025 [1/1] (0.70ns)   --->   "%add_ln813_1020 = add i9 %sext_ln813_709, i9 %sext_ln17_351"   --->   Operation 4025 'add' 'add_ln813_1020' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln813_710 = sext i9 %add_ln813_1020"   --->   Operation 4026 'sext' 'sext_ln813_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4027 [1/1] (0.70ns)   --->   "%add_ln813_1021 = add i8 %sext_ln17_531, i8 %sext_ln17_570"   --->   Operation 4027 'add' 'add_ln813_1021' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4028 [1/1] (0.00ns)   --->   "%sext_ln813_711 = sext i8 %add_ln813_1021"   --->   Operation 4028 'sext' 'sext_ln813_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4029 [1/1] (0.70ns)   --->   "%add_ln813_1022 = add i8 %sext_ln17_646, i8 %sext_ln17_675"   --->   Operation 4029 'add' 'add_ln813_1022' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4030 [1/1] (0.00ns)   --->   "%sext_ln813_712 = sext i8 %add_ln813_1022"   --->   Operation 4030 'sext' 'sext_ln813_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4031 [1/1] (0.70ns)   --->   "%add_ln813_1023 = add i9 %sext_ln813_712, i9 %sext_ln813_711"   --->   Operation 4031 'add' 'add_ln813_1023' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln813_713 = sext i9 %add_ln813_1023"   --->   Operation 4032 'sext' 'sext_ln813_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4033 [1/1] (0.71ns)   --->   "%add_ln813_1024 = add i10 %sext_ln813_713, i10 %sext_ln813_710"   --->   Operation 4033 'add' 'add_ln813_1024' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4034 [1/1] (0.70ns)   --->   "%add_ln813_1026 = add i8 %sext_ln17_838, i8 %sext_ln17_850"   --->   Operation 4034 'add' 'add_ln813_1026' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln813_716 = sext i8 %add_ln813_1026"   --->   Operation 4035 'sext' 'sext_ln813_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4036 [1/1] (0.70ns)   --->   "%add_ln813_1027 = add i9 %sext_ln813_716, i9 %sext_ln17_824"   --->   Operation 4036 'add' 'add_ln813_1027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln813_717 = sext i9 %add_ln813_1027"   --->   Operation 4037 'sext' 'sext_ln813_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4038 [1/1] (0.70ns)   --->   "%add_ln813_1028 = add i8 %sext_ln17_903, i8 %sext_ln17_934"   --->   Operation 4038 'add' 'add_ln813_1028' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4039 [1/1] (0.00ns)   --->   "%sext_ln813_718 = sext i8 %add_ln813_1028"   --->   Operation 4039 'sext' 'sext_ln813_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4040 [1/1] (0.70ns)   --->   "%add_ln813_1029 = add i9 %sext_ln813_718, i9 %sext_ln17_900"   --->   Operation 4040 'add' 'add_ln813_1029' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4041 [1/1] (0.00ns)   --->   "%sext_ln813_719 = sext i9 %add_ln813_1029"   --->   Operation 4041 'sext' 'sext_ln813_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4042 [1/1] (0.71ns)   --->   "%add_ln813_1030 = add i10 %sext_ln813_719, i10 %sext_ln813_717"   --->   Operation 4042 'add' 'add_ln813_1030' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln813_720 = sext i10 %add_ln813_1030"   --->   Operation 4043 'sext' 'sext_ln813_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4044 [1/1] (0.70ns)   --->   "%add_ln813_1031 = add i7 %sext_ln17_597, i7 %sext_ln17_609"   --->   Operation 4044 'add' 'add_ln813_1031' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln813_721 = sext i7 %add_ln813_1031"   --->   Operation 4045 'sext' 'sext_ln813_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4046 [1/1] (0.70ns)   --->   "%add_ln813_1032 = add i8 %sext_ln813_721, i8 %sext_ln17_361"   --->   Operation 4046 'add' 'add_ln813_1032' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln813_722 = sext i8 %add_ln813_1032"   --->   Operation 4047 'sext' 'sext_ln813_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4048 [1/1] (0.70ns)   --->   "%add_ln813_1033 = add i7 %sext_ln17_623, i7 %sext_ln17_691"   --->   Operation 4048 'add' 'add_ln813_1033' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln813_723 = sext i7 %add_ln813_1033"   --->   Operation 4049 'sext' 'sext_ln813_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4050 [1/1] (0.70ns)   --->   "%add_ln813_1034 = add i7 %sext_ln17_757, i7 %sext_ln17_909"   --->   Operation 4050 'add' 'add_ln813_1034' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln813_724 = sext i7 %add_ln813_1034"   --->   Operation 4051 'sext' 'sext_ln813_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4052 [1/1] (0.70ns)   --->   "%add_ln813_1035 = add i8 %sext_ln813_724, i8 %sext_ln813_723"   --->   Operation 4052 'add' 'add_ln813_1035' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln813_725 = sext i8 %add_ln813_1035"   --->   Operation 4053 'sext' 'sext_ln813_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4054 [1/1] (0.70ns)   --->   "%add_ln813_1036 = add i9 %sext_ln813_725, i9 %sext_ln813_722"   --->   Operation 4054 'add' 'add_ln813_1036' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln813_726 = sext i9 %add_ln813_1036"   --->   Operation 4055 'sext' 'sext_ln813_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4056 [1/1] (0.72ns)   --->   "%add_ln813_1037 = add i11 %sext_ln813_726, i11 %sext_ln813_720"   --->   Operation 4056 'add' 'add_ln813_1037' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1040 = add i16 %mult_V_752, i16 %mult_V_868"   --->   Operation 4057 'add' 'add_ln813_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4058 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1041 = add i16 %add_ln813_1040, i16 %mult_V_408"   --->   Operation 4058 'add' 'add_ln813_1041' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1042 = add i16 %sext_ln818_100, i16 %sext_ln818_115"   --->   Operation 4059 'add' 'add_ln813_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4060 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1043 = add i16 %add_ln813_1042, i16 %mult_V_1015"   --->   Operation 4060 'add' 'add_ln813_1043' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4061 [1/1] (0.77ns)   --->   "%add_ln813_1045 = add i16 %sext_ln818_133, i16 %sext_ln818_159"   --->   Operation 4061 'add' 'add_ln813_1045' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1047 = add i16 %sext_ln818_163, i16 %sext_ln818_78"   --->   Operation 4062 'add' 'add_ln813_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4063 [1/1] (0.76ns)   --->   "%add_ln813_1048 = add i15 %sext_ln17_966, i15 %sext_ln17_456"   --->   Operation 4063 'add' 'add_ln813_1048' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln813_729 = sext i15 %add_ln813_1048"   --->   Operation 4064 'sext' 'sext_ln813_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4065 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1049 = add i16 %sext_ln813_729, i16 %add_ln813_1047"   --->   Operation 4065 'add' 'add_ln813_1049' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4066 [1/1] (0.74ns)   --->   "%add_ln813_1052 = add i13 %sext_ln17_813, i13 %sext_ln17_313"   --->   Operation 4066 'add' 'add_ln813_1052' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln813_730 = sext i13 %add_ln813_1052"   --->   Operation 4067 'sext' 'sext_ln813_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4068 [1/1] (0.75ns)   --->   "%add_ln813_1053 = add i14 %sext_ln813_730, i14 %sext_ln17_610"   --->   Operation 4068 'add' 'add_ln813_1053' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4069 [1/1] (0.73ns)   --->   "%add_ln813_1054 = add i12 %sext_ln17_665, i12 %sext_ln17_950"   --->   Operation 4069 'add' 'add_ln813_1054' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln813_732 = sext i12 %add_ln813_1054"   --->   Operation 4070 'sext' 'sext_ln813_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4071 [1/1] (0.72ns)   --->   "%add_ln813_1055 = add i11 %sext_ln17_338, i11 1693"   --->   Operation 4071 'add' 'add_ln813_1055' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln813_733 = sext i11 %add_ln813_1055"   --->   Operation 4072 'sext' 'sext_ln813_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4073 [1/1] (0.74ns)   --->   "%add_ln813_1056 = add i13 %sext_ln813_733, i13 %sext_ln813_732"   --->   Operation 4073 'add' 'add_ln813_1056' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4074 [1/1] (0.71ns)   --->   "%add_ln813_1058 = add i10 %sext_ln17_387, i10 %sext_ln17_483"   --->   Operation 4074 'add' 'add_ln813_1058' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln813_735 = sext i10 %add_ln813_1058"   --->   Operation 4075 'sext' 'sext_ln813_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4076 [1/1] (0.72ns)   --->   "%add_ln813_1059 = add i11 %sext_ln813_735, i11 %sext_ln17_303"   --->   Operation 4076 'add' 'add_ln813_1059' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4077 [1/1] (0.00ns)   --->   "%sext_ln813_736 = sext i11 %add_ln813_1059"   --->   Operation 4077 'sext' 'sext_ln813_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4078 [1/1] (0.71ns)   --->   "%add_ln813_1060 = add i10 %sext_ln17_546, i10 %sext_ln17_554"   --->   Operation 4078 'add' 'add_ln813_1060' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln813_737 = sext i10 %add_ln813_1060"   --->   Operation 4079 'sext' 'sext_ln813_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4080 [1/1] (0.71ns)   --->   "%add_ln813_1061 = add i10 %sext_ln17_598, i10 %sext_ln17_702"   --->   Operation 4080 'add' 'add_ln813_1061' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln813_738 = sext i10 %add_ln813_1061"   --->   Operation 4081 'sext' 'sext_ln813_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4082 [1/1] (0.72ns)   --->   "%add_ln813_1062 = add i11 %sext_ln813_738, i11 %sext_ln813_737"   --->   Operation 4082 'add' 'add_ln813_1062' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4083 [1/1] (0.00ns)   --->   "%sext_ln813_739 = sext i11 %add_ln813_1062"   --->   Operation 4083 'sext' 'sext_ln813_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4084 [1/1] (0.73ns)   --->   "%add_ln813_1063 = add i12 %sext_ln813_739, i12 %sext_ln813_736"   --->   Operation 4084 'add' 'add_ln813_1063' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4085 [1/1] (0.71ns)   --->   "%add_ln813_1066 = add i10 %sext_ln17_827, i10 %sext_ln17_863"   --->   Operation 4085 'add' 'add_ln813_1066' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4086 [1/1] (0.00ns)   --->   "%sext_ln813_742 = sext i10 %add_ln813_1066"   --->   Operation 4086 'sext' 'sext_ln813_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4087 [1/1] (0.72ns)   --->   "%add_ln813_1067 = add i11 %sext_ln813_742, i11 %sext_ln17_731"   --->   Operation 4087 'add' 'add_ln813_1067' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4088 [1/1] (0.70ns)   --->   "%add_ln813_1068 = add i9 %sext_ln17_400, i9 %sext_ln17_533"   --->   Operation 4088 'add' 'add_ln813_1068' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln813_744 = sext i9 %add_ln813_1068"   --->   Operation 4089 'sext' 'sext_ln813_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4090 [1/1] (0.71ns)   --->   "%add_ln813_1069 = add i10 %sext_ln813_744, i10 %sext_ln17_377"   --->   Operation 4090 'add' 'add_ln813_1069' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4091 [1/1] (0.70ns)   --->   "%add_ln813_1071 = add i9 %sext_ln17_769, i9 %sext_ln17_910"   --->   Operation 4091 'add' 'add_ln813_1071' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln813_746 = sext i9 %add_ln813_1071"   --->   Operation 4092 'sext' 'sext_ln813_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4093 [1/1] (0.71ns)   --->   "%add_ln813_1072 = add i10 %sext_ln813_746, i10 %sext_ln17_718"   --->   Operation 4093 'add' 'add_ln813_1072' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4094 [1/1] (0.00ns)   --->   "%sext_ln813_747 = sext i10 %add_ln813_1072"   --->   Operation 4094 'sext' 'sext_ln813_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4095 [1/1] (0.70ns)   --->   "%add_ln813_1073 = add i8 %sext_ln17_408, i8 %sext_ln17_437"   --->   Operation 4095 'add' 'add_ln813_1073' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln813_748 = sext i8 %add_ln813_1073"   --->   Operation 4096 'sext' 'sext_ln813_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4097 [1/1] (0.70ns)   --->   "%add_ln813_1074 = add i8 %sext_ln17_439, i8 %sext_ln17_442"   --->   Operation 4097 'add' 'add_ln813_1074' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln813_749 = sext i8 %add_ln813_1074"   --->   Operation 4098 'sext' 'sext_ln813_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4099 [1/1] (0.70ns)   --->   "%add_ln813_1075 = add i9 %sext_ln813_749, i9 %sext_ln813_748"   --->   Operation 4099 'add' 'add_ln813_1075' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln813_750 = sext i9 %add_ln813_1075"   --->   Operation 4100 'sext' 'sext_ln813_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4101 [1/1] (0.72ns)   --->   "%add_ln813_1076 = add i11 %sext_ln813_750, i11 %sext_ln813_747"   --->   Operation 4101 'add' 'add_ln813_1076' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4102 [1/1] (0.70ns)   --->   "%add_ln813_1078 = add i8 %sext_ln17_570, i8 %sext_ln17_646"   --->   Operation 4102 'add' 'add_ln813_1078' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4103 [1/1] (0.00ns)   --->   "%sext_ln813_753 = sext i8 %add_ln813_1078"   --->   Operation 4103 'sext' 'sext_ln813_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4104 [1/1] (0.70ns)   --->   "%add_ln813_1079 = add i9 %sext_ln813_753, i9 %sext_ln17_502"   --->   Operation 4104 'add' 'add_ln813_1079' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln813_754 = sext i9 %add_ln813_1079"   --->   Operation 4105 'sext' 'sext_ln813_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4106 [1/1] (0.70ns)   --->   "%add_ln813_1080 = add i8 %sext_ln17_688, i8 %sext_ln17_743"   --->   Operation 4106 'add' 'add_ln813_1080' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4107 [1/1] (0.00ns)   --->   "%sext_ln813_755 = sext i8 %add_ln813_1080"   --->   Operation 4107 'sext' 'sext_ln813_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4108 [1/1] (0.70ns)   --->   "%add_ln813_1081 = add i8 %sext_ln17_795, i8 %sext_ln17_810"   --->   Operation 4108 'add' 'add_ln813_1081' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln813_756 = sext i8 %add_ln813_1081"   --->   Operation 4109 'sext' 'sext_ln813_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4110 [1/1] (0.70ns)   --->   "%add_ln813_1082 = add i9 %sext_ln813_756, i9 %sext_ln813_755"   --->   Operation 4110 'add' 'add_ln813_1082' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4111 [1/1] (0.00ns)   --->   "%sext_ln813_757 = sext i9 %add_ln813_1082"   --->   Operation 4111 'sext' 'sext_ln813_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4112 [1/1] (0.71ns)   --->   "%add_ln813_1083 = add i10 %sext_ln813_757, i10 %sext_ln813_754"   --->   Operation 4112 'add' 'add_ln813_1083' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4113 [1/1] (0.00ns)   --->   "%sext_ln813_758 = sext i10 %add_ln813_1083"   --->   Operation 4113 'sext' 'sext_ln813_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4114 [1/1] (0.70ns)   --->   "%add_ln813_1084 = add i8 %sext_ln17_903, i8 %sext_ln17_924"   --->   Operation 4114 'add' 'add_ln813_1084' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln813_759 = sext i8 %add_ln813_1084"   --->   Operation 4115 'sext' 'sext_ln813_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4116 [1/1] (0.70ns)   --->   "%add_ln813_1085 = add i9 %sext_ln813_759, i9 %sext_ln17_890"   --->   Operation 4116 'add' 'add_ln813_1085' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln813_760 = sext i9 %add_ln813_1085"   --->   Operation 4117 'sext' 'sext_ln813_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4118 [1/1] (0.70ns)   --->   "%add_ln813_1086 = add i8 %sext_ln17_934, i8 %sext_ln17_984"   --->   Operation 4118 'add' 'add_ln813_1086' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln813_761 = sext i8 %add_ln813_1086"   --->   Operation 4119 'sext' 'sext_ln813_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4120 [1/1] (0.70ns)   --->   "%add_ln813_1087 = add i7 %sext_ln17_468, i7 %sext_ln17_876"   --->   Operation 4120 'add' 'add_ln813_1087' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4121 [1/1] (0.00ns)   --->   "%sext_ln813_762 = sext i7 %add_ln813_1087"   --->   Operation 4121 'sext' 'sext_ln813_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4122 [1/1] (0.70ns)   --->   "%add_ln813_1088 = add i9 %sext_ln813_762, i9 %sext_ln813_761"   --->   Operation 4122 'add' 'add_ln813_1088' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4123 [1/1] (0.00ns)   --->   "%sext_ln813_763 = sext i9 %add_ln813_1088"   --->   Operation 4123 'sext' 'sext_ln813_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4124 [1/1] (0.71ns)   --->   "%add_ln813_1089 = add i10 %sext_ln813_763, i10 %sext_ln813_760"   --->   Operation 4124 'add' 'add_ln813_1089' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln813_764 = sext i10 %add_ln813_1089"   --->   Operation 4125 'sext' 'sext_ln813_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4126 [1/1] (0.72ns)   --->   "%add_ln813_1090 = add i11 %sext_ln813_764, i11 %sext_ln813_758"   --->   Operation 4126 'add' 'add_ln813_1090' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4127 [1/1] (0.70ns)   --->   "%add_ln813_1093 = add i9 %sext_ln17_3, i9 384"   --->   Operation 4127 'add' 'add_ln813_1093' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4128 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i9 %add_ln813_1093"   --->   Operation 4128 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1094 = add i16 %mult_V_638, i16 %mult_V_932"   --->   Operation 4129 'add' 'add_ln813_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4130 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1095 = add i16 %add_ln813_1094, i16 %mult_V_499"   --->   Operation 4130 'add' 'add_ln813_1095' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1096 = add i16 %sext_ln818_104, i16 %sext_ln818_110"   --->   Operation 4131 'add' 'add_ln813_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4132 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1097 = add i16 %add_ln813_1096, i16 %sext_ln818_89"   --->   Operation 4132 'add' 'add_ln813_1097' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4133 [1/1] (0.76ns)   --->   "%add_ln813_1099 = add i15 %sext_ln17_611, i15 %sext_ln17_677"   --->   Operation 4133 'add' 'add_ln813_1099' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4134 [1/1] (0.00ns)   --->   "%sext_ln813_767 = sext i15 %add_ln813_1099"   --->   Operation 4134 'sext' 'sext_ln813_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1100 = add i16 %sext_ln813_767, i16 %sext_ln818_145"   --->   Operation 4135 'add' 'add_ln813_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4136 [1/1] (0.75ns)   --->   "%add_ln813_1101 = add i14 %sext_ln17_703, i14 %sext_ln17_936"   --->   Operation 4136 'add' 'add_ln813_1101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4137 [1/1] (0.00ns)   --->   "%sext_ln813_768 = sext i14 %add_ln813_1101"   --->   Operation 4137 'sext' 'sext_ln813_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4138 [1/1] (0.74ns)   --->   "%add_ln813_1102 = add i13 %sext_ln17_732, i13 %sext_ln17_770"   --->   Operation 4138 'add' 'add_ln813_1102' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln813_769 = sext i13 %add_ln813_1102"   --->   Operation 4139 'sext' 'sext_ln813_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4140 [1/1] (0.76ns)   --->   "%add_ln813_1103 = add i15 %sext_ln813_769, i15 %sext_ln813_768"   --->   Operation 4140 'add' 'add_ln813_1103' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln813_770 = sext i15 %add_ln813_1103"   --->   Operation 4141 'sext' 'sext_ln813_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4142 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1104 = add i16 %sext_ln813_770, i16 %add_ln813_1100"   --->   Operation 4142 'add' 'add_ln813_1104' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4143 [1/1] (0.73ns)   --->   "%add_ln813_1106 = add i12 %sext_ln17_457, i12 %sext_ln17_657"   --->   Operation 4143 'add' 'add_ln813_1106' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln813_771 = sext i12 %add_ln813_1106"   --->   Operation 4144 'sext' 'sext_ln813_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4145 [1/1] (0.74ns)   --->   "%add_ln813_1107 = add i13 %sext_ln813_771, i13 %sext_ln17_423"   --->   Operation 4145 'add' 'add_ln813_1107' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4146 [1/1] (0.72ns)   --->   "%add_ln813_1108 = add i11 %sext_ln17_547, i11 %sext_ln17_326"   --->   Operation 4146 'add' 'add_ln813_1108' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln813_773 = sext i11 %add_ln813_1108"   --->   Operation 4147 'sext' 'sext_ln813_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4148 [1/1] (0.73ns)   --->   "%add_ln813_1109 = add i12 %sext_ln813_773, i12 %sext_ln17_814"   --->   Operation 4148 'add' 'add_ln813_1109' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4149 [1/1] (0.71ns)   --->   "%add_ln813_1111 = add i10 %sext_ln17_554, i10 %sext_ln17_571"   --->   Operation 4149 'add' 'add_ln813_1111' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln813_775 = sext i10 %add_ln813_1111"   --->   Operation 4150 'sext' 'sext_ln813_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4151 [1/1] (0.72ns)   --->   "%add_ln813_1112 = add i11 %sext_ln813_775, i11 %sext_ln17_353"   --->   Operation 4151 'add' 'add_ln813_1112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln813_776 = sext i11 %add_ln813_1112"   --->   Operation 4152 'sext' 'sext_ln813_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4153 [1/1] (0.71ns)   --->   "%add_ln813_1113 = add i10 %sext_ln17_624, i10 %sext_ln17_666"   --->   Operation 4153 'add' 'add_ln813_1113' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln813_777 = sext i10 %add_ln813_1113"   --->   Operation 4154 'sext' 'sext_ln813_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4155 [1/1] (0.71ns)   --->   "%add_ln813_1114 = add i10 %sext_ln17_785, i10 %sext_ln17_877"   --->   Operation 4155 'add' 'add_ln813_1114' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln813_778 = sext i10 %add_ln813_1114"   --->   Operation 4156 'sext' 'sext_ln813_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4157 [1/1] (0.72ns)   --->   "%add_ln813_1115 = add i11 %sext_ln813_778, i11 %sext_ln813_777"   --->   Operation 4157 'add' 'add_ln813_1115' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln813_779 = sext i11 %add_ln813_1115"   --->   Operation 4158 'sext' 'sext_ln813_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4159 [1/1] (0.73ns)   --->   "%add_ln813_1116 = add i12 %sext_ln813_779, i12 %sext_ln813_776"   --->   Operation 4159 'add' 'add_ln813_1116' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4160 [1/1] (0.71ns)   --->   "%add_ln813_1119 = add i10 %sext_ln17_985, i10 %zext_ln813_11"   --->   Operation 4160 'add' 'add_ln813_1119' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4161 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i10 %add_ln813_1119"   --->   Operation 4161 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4162 [1/1] (0.72ns)   --->   "%add_ln813_1120 = add i11 %zext_ln813_12, i11 %sext_ln17_952"   --->   Operation 4162 'add' 'add_ln813_1120' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4163 [1/1] (0.70ns)   --->   "%add_ln813_1121 = add i9 %sext_ln17_599, i9 %sext_ln17_864"   --->   Operation 4163 'add' 'add_ln813_1121' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4164 [1/1] (0.00ns)   --->   "%sext_ln813_783 = sext i9 %add_ln813_1121"   --->   Operation 4164 'sext' 'sext_ln813_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4165 [1/1] (0.71ns)   --->   "%add_ln813_1122 = add i10 %sext_ln813_783, i10 %sext_ln17_584"   --->   Operation 4165 'add' 'add_ln813_1122' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4166 [1/1] (0.70ns)   --->   "%add_ln813_1124 = add i8 %sext_ln17_340, i8 %sext_ln17_410"   --->   Operation 4166 'add' 'add_ln813_1124' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4167 [1/1] (0.00ns)   --->   "%sext_ln813_785 = sext i8 %add_ln813_1124"   --->   Operation 4167 'sext' 'sext_ln813_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4168 [1/1] (0.70ns)   --->   "%add_ln813_1125 = add i9 %sext_ln813_785, i9 %sext_ln17_892"   --->   Operation 4168 'add' 'add_ln813_1125' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln813_786 = sext i9 %add_ln813_1125"   --->   Operation 4169 'sext' 'sext_ln813_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4170 [1/1] (0.70ns)   --->   "%add_ln813_1126 = add i8 %sext_ln17_437, i8 %sext_ln17_478"   --->   Operation 4170 'add' 'add_ln813_1126' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln813_787 = sext i8 %add_ln813_1126"   --->   Operation 4171 'sext' 'sext_ln813_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4172 [1/1] (0.70ns)   --->   "%add_ln813_1127 = add i8 %sext_ln17_531, i8 %sext_ln17_675"   --->   Operation 4172 'add' 'add_ln813_1127' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln813_788 = sext i8 %add_ln813_1127"   --->   Operation 4173 'sext' 'sext_ln813_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4174 [1/1] (0.70ns)   --->   "%add_ln813_1128 = add i9 %sext_ln813_788, i9 %sext_ln813_787"   --->   Operation 4174 'add' 'add_ln813_1128' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4175 [1/1] (0.00ns)   --->   "%sext_ln813_789 = sext i9 %add_ln813_1128"   --->   Operation 4175 'sext' 'sext_ln813_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4176 [1/1] (0.71ns)   --->   "%add_ln813_1129 = add i10 %sext_ln813_789, i10 %sext_ln813_786"   --->   Operation 4176 'add' 'add_ln813_1129' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4177 [1/1] (0.70ns)   --->   "%add_ln813_1131 = add i8 %sext_ln17_743, i8 %sext_ln17_759"   --->   Operation 4177 'add' 'add_ln813_1131' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4178 [1/1] (0.00ns)   --->   "%sext_ln813_792 = sext i8 %add_ln813_1131"   --->   Operation 4178 'sext' 'sext_ln813_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4179 [1/1] (0.70ns)   --->   "%add_ln813_1132 = add i9 %sext_ln813_792, i9 %sext_ln17_715"   --->   Operation 4179 'add' 'add_ln813_1132' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln813_793 = sext i9 %add_ln813_1132"   --->   Operation 4180 'sext' 'sext_ln813_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4181 [1/1] (0.70ns)   --->   "%add_ln813_1133 = add i8 %sext_ln17_838, i8 %sext_ln17_851"   --->   Operation 4181 'add' 'add_ln813_1133' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln813_794 = sext i8 %add_ln813_1133"   --->   Operation 4182 'sext' 'sext_ln813_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4183 [1/1] (0.70ns)   --->   "%add_ln813_1134 = add i9 %sext_ln813_794, i9 %sext_ln17_809"   --->   Operation 4183 'add' 'add_ln813_1134' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4184 [1/1] (0.00ns)   --->   "%sext_ln813_795 = sext i9 %add_ln813_1134"   --->   Operation 4184 'sext' 'sext_ln813_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4185 [1/1] (0.71ns)   --->   "%add_ln813_1135 = add i10 %sext_ln813_795, i10 %sext_ln813_793"   --->   Operation 4185 'add' 'add_ln813_1135' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln813_796 = sext i10 %add_ln813_1135"   --->   Operation 4186 'sext' 'sext_ln813_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4187 [1/1] (0.70ns)   --->   "%add_ln813_1136 = add i8 %sext_ln17_926, i8 %sext_ln17_315"   --->   Operation 4187 'add' 'add_ln813_1136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4188 [1/1] (0.00ns)   --->   "%sext_ln813_797 = sext i8 %add_ln813_1136"   --->   Operation 4188 'sext' 'sext_ln813_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4189 [1/1] (0.70ns)   --->   "%add_ln813_1137 = add i9 %sext_ln813_797, i9 %sext_ln17_911"   --->   Operation 4189 'add' 'add_ln813_1137' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4190 [1/1] (0.00ns)   --->   "%sext_ln813_798 = sext i9 %add_ln813_1137"   --->   Operation 4190 'sext' 'sext_ln813_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4191 [1/1] (0.70ns)   --->   "%add_ln813_1138 = add i7 %sext_ln17_484, i7 %sext_ln17_513"   --->   Operation 4191 'add' 'add_ln813_1138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln813_799 = sext i7 %add_ln813_1138"   --->   Operation 4192 'sext' 'sext_ln813_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4193 [1/1] (0.70ns)   --->   "%add_ln813_1139 = add i7 %sext_ln17_719, i7 %sext_ln17_828"   --->   Operation 4193 'add' 'add_ln813_1139' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln813_800 = sext i7 %add_ln813_1139"   --->   Operation 4194 'sext' 'sext_ln813_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4195 [1/1] (0.70ns)   --->   "%add_ln813_1140 = add i8 %sext_ln813_800, i8 %sext_ln813_799"   --->   Operation 4195 'add' 'add_ln813_1140' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln813_801 = sext i8 %add_ln813_1140"   --->   Operation 4196 'sext' 'sext_ln813_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4197 [1/1] (0.71ns)   --->   "%add_ln813_1141 = add i10 %sext_ln813_801, i10 %sext_ln813_798"   --->   Operation 4197 'add' 'add_ln813_1141' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4198 [1/1] (0.00ns)   --->   "%sext_ln813_802 = sext i10 %add_ln813_1141"   --->   Operation 4198 'sext' 'sext_ln813_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4199 [1/1] (0.72ns)   --->   "%add_ln813_1142 = add i11 %sext_ln813_802, i11 %sext_ln813_796"   --->   Operation 4199 'add' 'add_ln813_1142' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln813_805 = sext i8 %add_ln813_778"   --->   Operation 4200 'sext' 'sext_ln813_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4201 [1/1] (0.70ns)   --->   "%add_ln813_1145 = add i9 %sext_ln813_622, i9 %sext_ln17_314"   --->   Operation 4201 'add' 'add_ln813_1145' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln813_806 = sext i9 %add_ln813_1145"   --->   Operation 4202 'sext' 'sext_ln813_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4203 [1/1] (0.71ns)   --->   "%add_ln813_1146 = add i10 %sext_ln813_806, i10 %sext_ln813_805"   --->   Operation 4203 'add' 'add_ln813_1146' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln813_807 = sext i10 %add_ln813_1146"   --->   Operation 4204 'sext' 'sext_ln813_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4205 [1/1] (0.70ns)   --->   "%add_ln813_1147 = add i8 %sext_ln17_399, i8 %sext_ln17_408"   --->   Operation 4205 'add' 'add_ln813_1147' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln813_808 = sext i8 %add_ln813_1147"   --->   Operation 4206 'sext' 'sext_ln813_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln813_809 = sext i8 %add_ln813_701"   --->   Operation 4207 'sext' 'sext_ln813_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4208 [1/1] (0.70ns)   --->   "%add_ln813_1148 = add i9 %sext_ln813_809, i9 %sext_ln17_436"   --->   Operation 4208 'add' 'add_ln813_1148' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln813_810 = sext i9 %add_ln813_1148"   --->   Operation 4209 'sext' 'sext_ln813_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4210 [1/1] (0.71ns)   --->   "%add_ln813_1149 = add i10 %sext_ln813_810, i10 %sext_ln813_808"   --->   Operation 4210 'add' 'add_ln813_1149' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln813_811 = sext i10 %add_ln813_1149"   --->   Operation 4211 'sext' 'sext_ln813_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4212 [1/1] (0.72ns)   --->   "%add_ln813_1150 = add i11 %sext_ln813_811, i11 %sext_ln813_807"   --->   Operation 4212 'add' 'add_ln813_1150' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4213 [1/1] (0.00ns)   --->   "%sext_ln813_813 = sext i8 %add_ln813_786"   --->   Operation 4213 'sext' 'sext_ln813_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4214 [1/1] (0.70ns)   --->   "%add_ln813_1151 = add i8 %sext_ln17_515, i8 %sext_ln17_531"   --->   Operation 4214 'add' 'add_ln813_1151' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln813_814 = sext i8 %add_ln813_1151"   --->   Operation 4215 'sext' 'sext_ln813_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4216 [1/1] (0.70ns)   --->   "%add_ln813_1152 = add i9 %sext_ln813_814, i9 %sext_ln17_485"   --->   Operation 4216 'add' 'add_ln813_1152' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln813_815 = sext i9 %add_ln813_1152"   --->   Operation 4217 'sext' 'sext_ln813_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4218 [1/1] (0.71ns)   --->   "%add_ln813_1153 = add i10 %sext_ln813_815, i10 %sext_ln813_813"   --->   Operation 4218 'add' 'add_ln813_1153' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4219 [1/1] (0.00ns)   --->   "%sext_ln813_816 = sext i10 %add_ln813_1153"   --->   Operation 4219 'sext' 'sext_ln813_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln813_817 = sext i8 %add_ln813_818"   --->   Operation 4220 'sext' 'sext_ln813_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4221 [1/1] (0.70ns)   --->   "%add_ln813_1154 = add i8 %sext_ln17_570, i8 %sext_ln17_585"   --->   Operation 4221 'add' 'add_ln813_1154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4222 [1/1] (0.00ns)   --->   "%sext_ln813_818 = sext i8 %add_ln813_1154"   --->   Operation 4222 'sext' 'sext_ln813_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4223 [1/1] (0.70ns)   --->   "%add_ln813_1155 = add i9 %sext_ln813_818, i9 %sext_ln17_555"   --->   Operation 4223 'add' 'add_ln813_1155' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln813_819 = sext i9 %add_ln813_1155"   --->   Operation 4224 'sext' 'sext_ln813_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4225 [1/1] (0.71ns)   --->   "%add_ln813_1156 = add i10 %sext_ln813_819, i10 %sext_ln813_817"   --->   Operation 4225 'add' 'add_ln813_1156' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln813_820 = sext i10 %add_ln813_1156"   --->   Operation 4226 'sext' 'sext_ln813_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4227 [1/1] (0.72ns)   --->   "%add_ln813_1157 = add i11 %sext_ln813_820, i11 %sext_ln813_816"   --->   Operation 4227 'add' 'add_ln813_1157' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4228 [1/1] (0.70ns)   --->   "%add_ln813_1159 = add i8 %sext_ln17_601, i8 %sext_ln17_613"   --->   Operation 4228 'add' 'add_ln813_1159' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln813_823 = sext i8 %add_ln813_1159"   --->   Operation 4229 'sext' 'sext_ln813_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4230 [1/1] (0.70ns)   --->   "%add_ln813_1160 = add i8 %sext_ln17_667, i8 %sext_ln17_675"   --->   Operation 4230 'add' 'add_ln813_1160' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4231 [1/1] (0.00ns)   --->   "%sext_ln813_824 = sext i8 %add_ln813_1160"   --->   Operation 4231 'sext' 'sext_ln813_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4232 [1/1] (0.70ns)   --->   "%add_ln813_1161 = add i9 %sext_ln813_824, i9 %sext_ln17_625"   --->   Operation 4232 'add' 'add_ln813_1161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln813_825 = sext i9 %add_ln813_1161"   --->   Operation 4233 'sext' 'sext_ln813_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4234 [1/1] (0.71ns)   --->   "%add_ln813_1162 = add i10 %sext_ln813_825, i10 %sext_ln813_823"   --->   Operation 4234 'add' 'add_ln813_1162' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln813_826 = sext i10 %add_ln813_1162"   --->   Operation 4235 'sext' 'sext_ln813_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4236 [1/1] (0.70ns)   --->   "%add_ln813_1163 = add i8 %sext_ln17_688, i8 %sext_ln17_704"   --->   Operation 4236 'add' 'add_ln813_1163' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4237 [1/1] (0.00ns)   --->   "%sext_ln813_827 = sext i8 %add_ln813_1163"   --->   Operation 4237 'sext' 'sext_ln813_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4238 [1/1] (0.00ns)   --->   "%sext_ln813_828 = sext i8 %add_ln813_715"   --->   Operation 4238 'sext' 'sext_ln813_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4239 [1/1] (0.70ns)   --->   "%add_ln813_1164 = add i9 %sext_ln813_828, i9 %sext_ln17_715"   --->   Operation 4239 'add' 'add_ln813_1164' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln813_829 = sext i9 %add_ln813_1164"   --->   Operation 4240 'sext' 'sext_ln813_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4241 [1/1] (0.71ns)   --->   "%add_ln813_1165 = add i10 %sext_ln813_829, i10 %sext_ln813_827"   --->   Operation 4241 'add' 'add_ln813_1165' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln813_830 = sext i10 %add_ln813_1165"   --->   Operation 4242 'sext' 'sext_ln813_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4243 [1/1] (0.72ns)   --->   "%add_ln813_1166 = add i11 %sext_ln813_830, i11 %sext_ln813_826"   --->   Operation 4243 'add' 'add_ln813_1166' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4244 [1/1] (0.70ns)   --->   "%add_ln813_1167 = add i8 %sext_ln17_771, i8 %sext_ln17_787"   --->   Operation 4244 'add' 'add_ln813_1167' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4245 [1/1] (0.00ns)   --->   "%sext_ln813_832 = sext i8 %add_ln813_1167"   --->   Operation 4245 'sext' 'sext_ln813_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4246 [1/1] (0.00ns)   --->   "%sext_ln813_833 = sext i8 %add_ln813_719"   --->   Operation 4246 'sext' 'sext_ln813_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4247 [1/1] (0.70ns)   --->   "%add_ln813_1168 = add i9 %sext_ln813_833, i9 %sext_ln17_794"   --->   Operation 4247 'add' 'add_ln813_1168' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4248 [1/1] (0.00ns)   --->   "%sext_ln813_834 = sext i9 %add_ln813_1168"   --->   Operation 4248 'sext' 'sext_ln813_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4249 [1/1] (0.71ns)   --->   "%add_ln813_1169 = add i10 %sext_ln813_834, i10 %sext_ln813_832"   --->   Operation 4249 'add' 'add_ln813_1169' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4250 [1/1] (0.00ns)   --->   "%sext_ln813_835 = sext i10 %add_ln813_1169"   --->   Operation 4250 'sext' 'sext_ln813_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4251 [1/1] (0.70ns)   --->   "%add_ln813_1170 = add i8 %sext_ln17_891, i8 %sext_ln17_934"   --->   Operation 4251 'add' 'add_ln813_1170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln813_836 = sext i8 %add_ln813_1170"   --->   Operation 4252 'sext' 'sext_ln813_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4253 [1/1] (0.70ns)   --->   "%add_ln813_1171 = add i9 %sext_ln813_836, i9 %sext_ln17_839"   --->   Operation 4253 'add' 'add_ln813_1171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4254 [1/1] (0.00ns)   --->   "%sext_ln813_837 = sext i9 %add_ln813_1171"   --->   Operation 4254 'sext' 'sext_ln813_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4255 [1/1] (0.70ns)   --->   "%add_ln813_1172 = add i8 %sext_ln17_984, i8 249"   --->   Operation 4255 'add' 'add_ln813_1172' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4256 [1/1] (0.00ns)   --->   "%sext_ln813_838 = sext i8 %add_ln813_1172"   --->   Operation 4256 'sext' 'sext_ln813_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4257 [1/1] (0.70ns)   --->   "%add_ln813_1173 = add i9 %sext_ln813_838, i9 %sext_ln17_954"   --->   Operation 4257 'add' 'add_ln813_1173' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4258 [1/1] (0.00ns)   --->   "%sext_ln813_839 = sext i9 %add_ln813_1173"   --->   Operation 4258 'sext' 'sext_ln813_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4259 [1/1] (0.71ns)   --->   "%add_ln813_1174 = add i10 %sext_ln813_839, i10 %sext_ln813_837"   --->   Operation 4259 'add' 'add_ln813_1174' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4260 [1/1] (0.00ns)   --->   "%sext_ln813_840 = sext i10 %add_ln813_1174"   --->   Operation 4260 'sext' 'sext_ln813_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4261 [1/1] (0.72ns)   --->   "%add_ln813_1175 = add i11 %sext_ln813_840, i11 %sext_ln813_835"   --->   Operation 4261 'add' 'add_ln813_1175' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1178 = add i16 %mult_V_713, i16 %mult_V_870"   --->   Operation 4262 'add' 'add_ln813_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4263 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1179 = add i16 %add_ln813_1178, i16 %mult_V_623"   --->   Operation 4263 'add' 'add_ln813_1179' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1180 = add i16 %mult_V_1017, i16 %mult_V_1170"   --->   Operation 4264 'add' 'add_ln813_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4265 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1181 = add i16 %add_ln813_1180, i16 %mult_V_910"   --->   Operation 4265 'add' 'add_ln813_1181' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4266 [1/1] (0.77ns)   --->   "%add_ln813_1183 = add i16 %sext_ln818_122, i16 %sext_ln818_146"   --->   Operation 4266 'add' 'add_ln813_1183' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1185 = add i16 %sext_ln818_154, i16 %sext_ln818_191"   --->   Operation 4267 'add' 'add_ln813_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4268 [1/1] (0.77ns)   --->   "%add_ln813_1186 = add i16 %sext_ln818_204, i16 %sext_ln818"   --->   Operation 4268 'add' 'add_ln813_1186' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4269 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1187 = add i16 %add_ln813_1186, i16 %add_ln813_1185"   --->   Operation 4269 'add' 'add_ln813_1187' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4270 [1/1] (0.76ns)   --->   "%add_ln813_1190 = add i15 %sext_ln17_986, i15 %sext_ln17_378"   --->   Operation 4270 'add' 'add_ln813_1190' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln813_844 = sext i15 %add_ln813_1190"   --->   Operation 4271 'sext' 'sext_ln813_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4272 [1/1] (0.77ns)   --->   "%add_ln813_1191 = add i16 %sext_ln813_844, i16 %sext_ln818_203"   --->   Operation 4272 'add' 'add_ln813_1191' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4273 [1/1] (0.75ns)   --->   "%add_ln813_1192 = add i14 %sext_ln17_401, i14 %sext_ln17_411"   --->   Operation 4273 'add' 'add_ln813_1192' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln813_845 = sext i14 %add_ln813_1192"   --->   Operation 4274 'sext' 'sext_ln813_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4275 [1/1] (0.75ns)   --->   "%add_ln813_1193 = add i14 %sext_ln17_913, i14 %sext_ln17_470"   --->   Operation 4275 'add' 'add_ln813_1193' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4276 [1/1] (0.00ns)   --->   "%sext_ln813_846 = sext i14 %add_ln813_1193"   --->   Operation 4276 'sext' 'sext_ln813_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4277 [1/1] (0.76ns)   --->   "%add_ln813_1194 = add i15 %sext_ln813_846, i15 %sext_ln813_845"   --->   Operation 4277 'add' 'add_ln813_1194' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4278 [1/1] (0.74ns)   --->   "%add_ln813_1196 = add i13 %sext_ln17_937, i13 %sext_ln17_586"   --->   Operation 4278 'add' 'add_ln813_1196' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln813_848 = sext i13 %add_ln813_1196"   --->   Operation 4279 'sext' 'sext_ln813_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1197 = add i14 %sext_ln813_848, i14 %sext_ln17_878"   --->   Operation 4280 'add' 'add_ln813_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4281 [1/1] (0.73ns)   --->   "%add_ln813_1198 = add i12 %sext_ln17_627, i12 %sext_ln17_327"   --->   Operation 4281 'add' 'add_ln813_1198' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4282 [1/1] (0.00ns)   --->   "%sext_ln813_849 = sext i12 %add_ln813_1198"   --->   Operation 4282 'sext' 'sext_ln813_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4283 [1/1] (0.72ns)   --->   "%add_ln813_1199 = add i11 %sext_ln17_354, i11 %sext_ln17_388"   --->   Operation 4283 'add' 'add_ln813_1199' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln813_850 = sext i11 %add_ln813_1199"   --->   Operation 4284 'sext' 'sext_ln813_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4285 [1/1] (0.74ns)   --->   "%add_ln813_1200 = add i13 %sext_ln813_850, i13 %sext_ln813_849"   --->   Operation 4285 'add' 'add_ln813_1200' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4286 [1/1] (0.00ns)   --->   "%sext_ln813_851 = sext i13 %add_ln813_1200"   --->   Operation 4286 'sext' 'sext_ln813_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4287 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1201 = add i14 %sext_ln813_851, i14 %add_ln813_1197"   --->   Operation 4287 'add' 'add_ln813_1201' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4288 [1/1] (0.72ns)   --->   "%add_ln813_1204 = add i11 %sext_ln17_516, i11 %sext_ln17_773"   --->   Operation 4288 'add' 'add_ln813_1204' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4289 [1/1] (0.00ns)   --->   "%sext_ln813_853 = sext i11 %add_ln813_1204"   --->   Operation 4289 'sext' 'sext_ln813_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4290 [1/1] (0.73ns)   --->   "%add_ln813_1205 = add i12 %sext_ln813_853, i12 %sext_ln17_488"   --->   Operation 4290 'add' 'add_ln813_1205' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4291 [1/1] (0.72ns)   --->   "%add_ln813_1206 = add i10 %sext_ln17_341, i10 364"   --->   Operation 4291 'add' 'add_ln813_1206' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4292 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i10 %add_ln813_1206"   --->   Operation 4292 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4293 [1/1] (0.71ns)   --->   "%add_ln813_1207 = add i10 %sext_ln17_363, i10 %sext_ln17_557"   --->   Operation 4293 'add' 'add_ln813_1207' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln813_855 = sext i10 %add_ln813_1207"   --->   Operation 4294 'sext' 'sext_ln813_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4295 [1/1] (0.72ns)   --->   "%add_ln813_1208 = add i12 %sext_ln813_855, i12 %zext_ln813_13"   --->   Operation 4295 'add' 'add_ln813_1208' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4296 [1/1] (0.71ns)   --->   "%add_ln813_1210 = add i10 %sext_ln17_865, i10 %sext_ln17_955"   --->   Operation 4296 'add' 'add_ln813_1210' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4297 [1/1] (0.00ns)   --->   "%sext_ln813_857 = sext i10 %add_ln813_1210"   --->   Operation 4297 'sext' 'sext_ln813_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4298 [1/1] (0.72ns)   --->   "%add_ln813_1211 = add i11 %sext_ln813_857, i11 %sext_ln17_826"   --->   Operation 4298 'add' 'add_ln813_1211' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln813_858 = sext i11 %add_ln813_1211"   --->   Operation 4299 'sext' 'sext_ln813_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4300 [1/1] (0.70ns)   --->   "%add_ln813_1212 = add i9 %sext_ln17_316, i9 %sext_ln17_424"   --->   Operation 4300 'add' 'add_ln813_1212' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4301 [1/1] (0.00ns)   --->   "%sext_ln813_859 = sext i9 %add_ln813_1212"   --->   Operation 4301 'sext' 'sext_ln813_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4302 [1/1] (0.70ns)   --->   "%add_ln813_1213 = add i9 %sext_ln17_634, i9 %sext_ln17_746"   --->   Operation 4302 'add' 'add_ln813_1213' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4303 [1/1] (0.00ns)   --->   "%sext_ln813_860 = sext i9 %add_ln813_1213"   --->   Operation 4303 'sext' 'sext_ln813_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4304 [1/1] (0.71ns)   --->   "%add_ln813_1214 = add i10 %sext_ln813_860, i10 %sext_ln813_859"   --->   Operation 4304 'add' 'add_ln813_1214' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4305 [1/1] (0.00ns)   --->   "%sext_ln813_861 = sext i10 %add_ln813_1214"   --->   Operation 4305 'sext' 'sext_ln813_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4306 [1/1] (0.73ns)   --->   "%add_ln813_1215 = add i12 %sext_ln813_861, i12 %sext_ln813_858"   --->   Operation 4306 'add' 'add_ln813_1215' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4307 [1/1] (0.70ns)   --->   "%add_ln813_1217 = add i9 %sext_ln813_787, i9 %sext_ln17_304"   --->   Operation 4307 'add' 'add_ln813_1217' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4308 [1/1] (0.00ns)   --->   "%sext_ln813_864 = sext i9 %add_ln813_1217"   --->   Operation 4308 'sext' 'sext_ln813_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4309 [1/1] (0.70ns)   --->   "%add_ln813_1218 = add i8 %sext_ln17_531, i8 %sext_ln17_543"   --->   Operation 4309 'add' 'add_ln813_1218' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln813_865 = sext i8 %add_ln813_1218"   --->   Operation 4310 'sext' 'sext_ln813_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4311 [1/1] (0.70ns)   --->   "%add_ln813_1219 = add i8 %sext_ln17_602, i8 %sext_ln17_613"   --->   Operation 4311 'add' 'add_ln813_1219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln813_866 = sext i8 %add_ln813_1219"   --->   Operation 4312 'sext' 'sext_ln813_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4313 [1/1] (0.70ns)   --->   "%add_ln813_1220 = add i9 %sext_ln813_866, i9 %sext_ln813_865"   --->   Operation 4313 'add' 'add_ln813_1220' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln813_867 = sext i9 %add_ln813_1220"   --->   Operation 4314 'sext' 'sext_ln813_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4315 [1/1] (0.71ns)   --->   "%add_ln813_1221 = add i10 %sext_ln813_867, i10 %sext_ln813_864"   --->   Operation 4315 'add' 'add_ln813_1221' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln813_868 = sext i10 %add_ln813_1221"   --->   Operation 4316 'sext' 'sext_ln813_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4317 [1/1] (0.70ns)   --->   "%add_ln813_1222 = add i8 %sext_ln17_693, i8 %sext_ln17_705"   --->   Operation 4317 'add' 'add_ln813_1222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln813_869 = sext i8 %add_ln813_1222"   --->   Operation 4318 'sext' 'sext_ln813_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4319 [1/1] (0.70ns)   --->   "%add_ln813_1223 = add i9 %sext_ln813_869, i9 %sext_ln17_689"   --->   Operation 4319 'add' 'add_ln813_1223' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln813_870 = sext i9 %add_ln813_1223"   --->   Operation 4320 'sext' 'sext_ln813_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4321 [1/1] (0.70ns)   --->   "%add_ln813_1224 = add i8 %sext_ln17_716, i8 %sext_ln17_734"   --->   Operation 4321 'add' 'add_ln813_1224' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4322 [1/1] (0.00ns)   --->   "%sext_ln813_871 = sext i8 %add_ln813_1224"   --->   Operation 4322 'sext' 'sext_ln813_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4323 [1/1] (0.70ns)   --->   "%add_ln813_1225 = add i8 %sext_ln17_796, i8 %sext_ln17_850"   --->   Operation 4323 'add' 'add_ln813_1225' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4324 [1/1] (0.00ns)   --->   "%sext_ln813_872 = sext i8 %add_ln813_1225"   --->   Operation 4324 'sext' 'sext_ln813_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4325 [1/1] (0.70ns)   --->   "%add_ln813_1226 = add i9 %sext_ln813_872, i9 %sext_ln813_871"   --->   Operation 4325 'add' 'add_ln813_1226' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4326 [1/1] (0.00ns)   --->   "%sext_ln813_873 = sext i9 %add_ln813_1226"   --->   Operation 4326 'sext' 'sext_ln813_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4327 [1/1] (0.71ns)   --->   "%add_ln813_1227 = add i10 %sext_ln813_873, i10 %sext_ln813_870"   --->   Operation 4327 'add' 'add_ln813_1227' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4328 [1/1] (0.00ns)   --->   "%sext_ln813_874 = sext i10 %add_ln813_1227"   --->   Operation 4328 'sext' 'sext_ln813_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4329 [1/1] (0.72ns)   --->   "%add_ln813_1228 = add i11 %sext_ln813_874, i11 %sext_ln813_868"   --->   Operation 4329 'add' 'add_ln813_1228' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln813_877 = sext i8 %add_ln813_1147"   --->   Operation 4330 'sext' 'sext_ln813_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4331 [1/1] (0.70ns)   --->   "%add_ln813_1231 = add i9 %sext_ln813_877, i9 %sext_ln813_513"   --->   Operation 4331 'add' 'add_ln813_1231' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln813_878 = sext i9 %add_ln813_1231"   --->   Operation 4332 'sext' 'sext_ln813_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4333 [1/1] (0.71ns)   --->   "%add_ln813_1232 = add i10 %sext_ln813_878, i10 %sext_ln813_512"   --->   Operation 4333 'add' 'add_ln813_1232' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4334 [1/1] (0.70ns)   --->   "%add_ln813_1233 = add i8 %sext_ln17_439, i8 %sext_ln17_458"   --->   Operation 4334 'add' 'add_ln813_1233' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln813_880 = sext i8 %add_ln813_1233"   --->   Operation 4335 'sext' 'sext_ln813_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4336 [1/1] (0.70ns)   --->   "%add_ln813_1234 = add i8 %sext_ln17_478, i8 %sext_ln17_486"   --->   Operation 4336 'add' 'add_ln813_1234' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln813_881 = sext i8 %add_ln813_1234"   --->   Operation 4337 'sext' 'sext_ln813_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4338 [1/1] (0.70ns)   --->   "%add_ln813_1235 = add i9 %sext_ln813_881, i9 %sext_ln813_880"   --->   Operation 4338 'add' 'add_ln813_1235' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln813_882 = sext i9 %add_ln813_1235"   --->   Operation 4339 'sext' 'sext_ln813_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln813_883 = sext i8 %add_ln813_1151"   --->   Operation 4340 'sext' 'sext_ln813_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4341 [1/1] (0.70ns)   --->   "%add_ln813_1236 = add i9 %sext_ln813_551, i9 %sext_ln17_534"   --->   Operation 4341 'add' 'add_ln813_1236' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4342 [1/1] (0.00ns)   --->   "%sext_ln813_884 = sext i9 %add_ln813_1236"   --->   Operation 4342 'sext' 'sext_ln813_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4343 [1/1] (0.71ns)   --->   "%add_ln813_1237 = add i10 %sext_ln813_884, i10 %sext_ln813_883"   --->   Operation 4343 'add' 'add_ln813_1237' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln813_885 = sext i10 %add_ln813_1237"   --->   Operation 4344 'sext' 'sext_ln813_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4345 [1/1] (0.72ns)   --->   "%add_ln813_1238 = add i11 %sext_ln813_885, i11 %sext_ln813_882"   --->   Operation 4345 'add' 'add_ln813_1238' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4346 [1/1] (0.70ns)   --->   "%add_ln813_1240 = add i8 %sext_ln17_585, i8 %sext_ln17_613"   --->   Operation 4346 'add' 'add_ln813_1240' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln813_888 = sext i8 %add_ln813_1240"   --->   Operation 4347 'sext' 'sext_ln813_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4348 [1/1] (0.70ns)   --->   "%add_ln813_1241 = add i9 %sext_ln813_677, i9 %sext_ln813_888"   --->   Operation 4348 'add' 'add_ln813_1241' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln813_889 = sext i9 %add_ln813_1241"   --->   Operation 4349 'sext' 'sext_ln813_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln813_890 = sext i8 %add_ln813_954"   --->   Operation 4350 'sext' 'sext_ln813_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4351 [1/1] (0.70ns)   --->   "%add_ln813_1242 = add i8 %sext_ln17_721, i8 %sext_ln17_743"   --->   Operation 4351 'add' 'add_ln813_1242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln813_891 = sext i8 %add_ln813_1242"   --->   Operation 4352 'sext' 'sext_ln813_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4353 [1/1] (0.70ns)   --->   "%add_ln813_1243 = add i9 %sext_ln813_891, i9 %sext_ln17_715"   --->   Operation 4353 'add' 'add_ln813_1243' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4354 [1/1] (0.00ns)   --->   "%sext_ln813_892 = sext i9 %add_ln813_1243"   --->   Operation 4354 'sext' 'sext_ln813_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4355 [1/1] (0.71ns)   --->   "%add_ln813_1244 = add i10 %sext_ln813_892, i10 %sext_ln813_890"   --->   Operation 4355 'add' 'add_ln813_1244' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln813_893 = sext i10 %add_ln813_1244"   --->   Operation 4356 'sext' 'sext_ln813_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4357 [1/1] (0.72ns)   --->   "%add_ln813_1245 = add i11 %sext_ln813_893, i11 %sext_ln813_889"   --->   Operation 4357 'add' 'add_ln813_1245' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4358 [1/1] (0.70ns)   --->   "%add_ln813_1246 = add i8 %sext_ln17_850, i8 %sext_ln17_891"   --->   Operation 4358 'add' 'add_ln813_1246' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln813_895 = sext i8 %add_ln813_1246"   --->   Operation 4359 'sext' 'sext_ln813_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4360 [1/1] (0.70ns)   --->   "%add_ln813_1247 = add i9 %sext_ln813_895, i9 %sext_ln813_833"   --->   Operation 4360 'add' 'add_ln813_1247' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4361 [1/1] (0.00ns)   --->   "%sext_ln813_896 = sext i9 %add_ln813_1247"   --->   Operation 4361 'sext' 'sext_ln813_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4362 [1/1] (0.70ns)   --->   "%add_ln813_1248 = add i8 %sext_ln17_912, i8 %sext_ln17_953"   --->   Operation 4362 'add' 'add_ln813_1248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln813_897 = sext i8 %add_ln813_1248"   --->   Operation 4363 'sext' 'sext_ln813_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4364 [1/1] (0.70ns)   --->   "%add_ln813_1249 = add i8 %sext_ln17_984, i8 50"   --->   Operation 4364 'add' 'add_ln813_1249' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4365 [1/1] (0.00ns)   --->   "%sext_ln813_898 = sext i8 %add_ln813_1249"   --->   Operation 4365 'sext' 'sext_ln813_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4366 [1/1] (0.70ns)   --->   "%add_ln813_1250 = add i9 %sext_ln813_898, i9 %sext_ln17_967"   --->   Operation 4366 'add' 'add_ln813_1250' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4367 [1/1] (0.00ns)   --->   "%sext_ln813_899 = sext i9 %add_ln813_1250"   --->   Operation 4367 'sext' 'sext_ln813_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4368 [1/1] (0.71ns)   --->   "%add_ln813_1251 = add i10 %sext_ln813_899, i10 %sext_ln813_897"   --->   Operation 4368 'add' 'add_ln813_1251' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4369 [1/1] (0.00ns)   --->   "%sext_ln813_900 = sext i10 %add_ln813_1251"   --->   Operation 4369 'sext' 'sext_ln813_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4370 [1/1] (0.72ns)   --->   "%add_ln813_1252 = add i11 %sext_ln813_900, i11 %sext_ln813_896"   --->   Operation 4370 'add' 'add_ln813_1252' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1255 = add i16 %mult_V_604, i16 %mult_V_660"   --->   Operation 4371 'add' 'add_ln813_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4372 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1256 = add i16 %add_ln813_1255, i16 %mult_V_582"   --->   Operation 4372 'add' 'add_ln813_1256' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1257 = add i16 %mult_V_790, i16 %mult_V_1136"   --->   Operation 4373 'add' 'add_ln813_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4374 [1/1] (0.77ns)   --->   "%add_ln813_1258 = add i16 %sext_ln818_95, i16 %sext_ln818_131"   --->   Operation 4374 'add' 'add_ln813_1258' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4375 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1259 = add i16 %add_ln813_1258, i16 %add_ln813_1257"   --->   Operation 4375 'add' 'add_ln813_1259' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4376 [1/1] (0.77ns)   --->   "%add_ln813_1261 = add i16 %sext_ln818_166, i16 %sext_ln818_181"   --->   Operation 4376 'add' 'add_ln813_1261' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1263 = add i16 %sext_ln818_187, i16 %sext_ln818_64"   --->   Operation 4377 'add' 'add_ln813_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4378 [1/1] (0.76ns)   --->   "%add_ln813_1264 = add i15 %sext_ln17_328, i15 %sext_ln17_355"   --->   Operation 4378 'add' 'add_ln813_1264' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln813_904 = sext i15 %add_ln813_1264"   --->   Operation 4379 'sext' 'sext_ln813_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4380 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1265 = add i16 %sext_ln813_904, i16 %add_ln813_1263"   --->   Operation 4380 'add' 'add_ln813_1265' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4381 [1/1] (0.76ns)   --->   "%add_ln813_1268 = add i15 %sext_ln17_635, i15 %sext_ln17_678"   --->   Operation 4381 'add' 'add_ln813_1268' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln813_905 = sext i15 %add_ln813_1268"   --->   Operation 4382 'sext' 'sext_ln813_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4383 [1/1] (0.77ns)   --->   "%add_ln813_1269 = add i16 %sext_ln813_905, i16 %sext_ln818_123"   --->   Operation 4383 'add' 'add_ln813_1269' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4384 [1/1] (0.76ns)   --->   "%add_ln813_1270 = add i15 %sext_ln17_797, i15 %sext_ln17_852"   --->   Operation 4384 'add' 'add_ln813_1270' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4385 [1/1] (0.00ns)   --->   "%sext_ln813_906 = sext i15 %add_ln813_1270"   --->   Operation 4385 'sext' 'sext_ln813_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4386 [1/1] (0.76ns)   --->   "%add_ln813_1271 = add i15 %sext_ln17_927, i15 %sext_ln17_938"   --->   Operation 4386 'add' 'add_ln813_1271' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln813_907 = sext i15 %add_ln813_1271"   --->   Operation 4387 'sext' 'sext_ln813_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4388 [1/1] (0.77ns)   --->   "%add_ln813_1272 = add i16 %sext_ln813_907, i16 %sext_ln813_906"   --->   Operation 4388 'add' 'add_ln813_1272' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4389 [1/1] (0.75ns)   --->   "%add_ln813_1274 = add i14 %sext_ln17_342, i14 %sext_ln17_647"   --->   Operation 4389 'add' 'add_ln813_1274' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln813_908 = sext i14 %add_ln813_1274"   --->   Operation 4390 'sext' 'sext_ln813_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4391 [1/1] (0.75ns)   --->   "%add_ln813_1275 = add i14 %sext_ln17_893, i14 %sext_ln17_365"   --->   Operation 4391 'add' 'add_ln813_1275' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln813_909 = sext i14 %add_ln813_1275"   --->   Operation 4392 'sext' 'sext_ln813_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4393 [1/1] (0.76ns)   --->   "%add_ln813_1276 = add i15 %sext_ln813_909, i15 %sext_ln813_908"   --->   Operation 4393 'add' 'add_ln813_1276' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1277 = add i13 %sext_ln17_879, i13 %sext_ln17_292"   --->   Operation 4394 'add' 'add_ln813_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4395 [1/1] (0.72ns)   --->   "%add_ln813_1278 = add i11 %sext_ln17_389, i11 %sext_ln17_459"   --->   Operation 4395 'add' 'add_ln813_1278' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln813_911 = sext i11 %add_ln813_1278"   --->   Operation 4396 'sext' 'sext_ln813_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4397 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1279 = add i13 %sext_ln813_911, i13 %add_ln813_1277"   --->   Operation 4397 'add' 'add_ln813_1279' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4398 [1/1] (0.71ns)   --->   "%add_ln813_1283 = add i10 %sext_ln17_317, i10 %sext_ln17_504"   --->   Operation 4398 'add' 'add_ln813_1283' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln813_913 = sext i10 %add_ln813_1283"   --->   Operation 4399 'sext' 'sext_ln813_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4400 [1/1] (0.72ns)   --->   "%add_ln813_1284 = add i11 %sext_ln813_913, i11 %sext_ln17_722"   --->   Operation 4400 'add' 'add_ln813_1284' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4401 [1/1] (0.00ns)   --->   "%sext_ln813_914 = sext i11 %add_ln813_1284"   --->   Operation 4401 'sext' 'sext_ln813_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4402 [1/1] (0.71ns)   --->   "%add_ln813_1285 = add i10 %sext_ln17_536, i10 %sext_ln17_546"   --->   Operation 4402 'add' 'add_ln813_1285' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4403 [1/1] (0.00ns)   --->   "%sext_ln813_915 = sext i10 %add_ln813_1285"   --->   Operation 4403 'sext' 'sext_ln813_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4404 [1/1] (0.71ns)   --->   "%add_ln813_1286 = add i10 %sext_ln17_628, i10 %sext_ln17_666"   --->   Operation 4404 'add' 'add_ln813_1286' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4405 [1/1] (0.00ns)   --->   "%sext_ln813_916 = sext i10 %add_ln813_1286"   --->   Operation 4405 'sext' 'sext_ln813_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4406 [1/1] (0.72ns)   --->   "%add_ln813_1287 = add i11 %sext_ln813_916, i11 %sext_ln813_915"   --->   Operation 4406 'add' 'add_ln813_1287' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4407 [1/1] (0.00ns)   --->   "%sext_ln813_917 = sext i11 %add_ln813_1287"   --->   Operation 4407 'sext' 'sext_ln813_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4408 [1/1] (0.73ns)   --->   "%add_ln813_1288 = add i12 %sext_ln813_917, i12 %sext_ln813_914"   --->   Operation 4408 'add' 'add_ln813_1288' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4409 [1/1] (0.71ns)   --->   "%add_ln813_1289 = add i10 %sext_ln17_904, i10 %sext_ln17_969"   --->   Operation 4409 'add' 'add_ln813_1289' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln813_919 = sext i10 %add_ln813_1289"   --->   Operation 4410 'sext' 'sext_ln813_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4411 [1/1] (0.72ns)   --->   "%add_ln813_1290 = add i11 %sext_ln813_919, i11 %sext_ln17_760"   --->   Operation 4411 'add' 'add_ln813_1290' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4412 [1/1] (0.00ns)   --->   "%sext_ln813_920 = sext i11 %add_ln813_1290"   --->   Operation 4412 'sext' 'sext_ln813_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4413 [1/1] (0.71ns)   --->   "%add_ln813_1291 = add i9 %sext_ln17_381, i9 150"   --->   Operation 4413 'add' 'add_ln813_1291' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4414 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i9 %add_ln813_1291"   --->   Operation 4414 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4415 [1/1] (0.70ns)   --->   "%add_ln813_1292 = add i9 %sext_ln17_583, i9 %sext_ln17_694"   --->   Operation 4415 'add' 'add_ln813_1292' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4416 [1/1] (0.00ns)   --->   "%sext_ln813_921 = sext i9 %add_ln813_1292"   --->   Operation 4416 'sext' 'sext_ln813_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4417 [1/1] (0.71ns)   --->   "%add_ln813_1293 = add i11 %sext_ln813_921, i11 %zext_ln813_14"   --->   Operation 4417 'add' 'add_ln813_1293' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4418 [1/1] (0.00ns)   --->   "%sext_ln813_922 = sext i11 %add_ln813_1293"   --->   Operation 4418 'sext' 'sext_ln813_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4419 [1/1] (0.73ns)   --->   "%add_ln813_1294 = add i12 %sext_ln813_922, i12 %sext_ln813_920"   --->   Operation 4419 'add' 'add_ln813_1294' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4420 [1/1] (0.70ns)   --->   "%add_ln813_1296 = add i9 %sext_ln17_788, i9 %sext_ln17_829"   --->   Operation 4420 'add' 'add_ln813_1296' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4421 [1/1] (0.00ns)   --->   "%sext_ln813_925 = sext i9 %add_ln813_1296"   --->   Operation 4421 'sext' 'sext_ln813_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4422 [1/1] (0.71ns)   --->   "%add_ln813_1297 = add i10 %sext_ln813_925, i10 %sext_ln17_729"   --->   Operation 4422 'add' 'add_ln813_1297' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4423 [1/1] (0.00ns)   --->   "%sext_ln813_926 = sext i10 %add_ln813_1297"   --->   Operation 4423 'sext' 'sext_ln813_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4424 [1/1] (0.70ns)   --->   "%add_ln813_1298 = add i8 %sext_ln17_399, i8 %sext_ln17_437"   --->   Operation 4424 'add' 'add_ln813_1298' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln813_927 = sext i8 %add_ln813_1298"   --->   Operation 4425 'sext' 'sext_ln813_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4426 [1/1] (0.70ns)   --->   "%add_ln813_1299 = add i8 %sext_ln17_478, i8 %sext_ln17_517"   --->   Operation 4426 'add' 'add_ln813_1299' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4427 [1/1] (0.00ns)   --->   "%sext_ln813_928 = sext i8 %add_ln813_1299"   --->   Operation 4427 'sext' 'sext_ln813_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4428 [1/1] (0.70ns)   --->   "%add_ln813_1300 = add i9 %sext_ln813_928, i9 %sext_ln813_927"   --->   Operation 4428 'add' 'add_ln813_1300' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln813_929 = sext i9 %add_ln813_1300"   --->   Operation 4429 'sext' 'sext_ln813_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4430 [1/1] (0.72ns)   --->   "%add_ln813_1301 = add i11 %sext_ln813_929, i11 %sext_ln813_926"   --->   Operation 4430 'add' 'add_ln813_1301' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4431 [1/1] (0.70ns)   --->   "%add_ln813_1302 = add i8 %sext_ln17_531, i8 %sext_ln17_556"   --->   Operation 4431 'add' 'add_ln813_1302' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln813_931 = sext i8 %add_ln813_1302"   --->   Operation 4432 'sext' 'sext_ln813_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4433 [1/1] (0.70ns)   --->   "%add_ln813_1303 = add i8 %sext_ln17_688, i8 %sext_ln17_840"   --->   Operation 4433 'add' 'add_ln813_1303' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4434 [1/1] (0.00ns)   --->   "%sext_ln813_932 = sext i8 %add_ln813_1303"   --->   Operation 4434 'sext' 'sext_ln813_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4435 [1/1] (0.70ns)   --->   "%add_ln813_1304 = add i9 %sext_ln813_932, i9 %sext_ln813_931"   --->   Operation 4435 'add' 'add_ln813_1304' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4436 [1/1] (0.00ns)   --->   "%sext_ln813_933 = sext i9 %add_ln813_1304"   --->   Operation 4436 'sext' 'sext_ln813_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4437 [1/1] (0.70ns)   --->   "%add_ln813_1305 = add i8 %sext_ln17_953, i8 %sext_ln17_984"   --->   Operation 4437 'add' 'add_ln813_1305' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln813_934 = sext i8 %add_ln813_1305"   --->   Operation 4438 'sext' 'sext_ln813_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4439 [1/1] (0.70ns)   --->   "%add_ln813_1306 = add i7 %sext_ln17_468, i7 %sext_ln17_909"   --->   Operation 4439 'add' 'add_ln813_1306' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4440 [1/1] (0.00ns)   --->   "%sext_ln813_935 = sext i7 %add_ln813_1306"   --->   Operation 4440 'sext' 'sext_ln813_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4441 [1/1] (0.70ns)   --->   "%add_ln813_1307 = add i9 %sext_ln813_935, i9 %sext_ln813_934"   --->   Operation 4441 'add' 'add_ln813_1307' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln813_936 = sext i9 %add_ln813_1307"   --->   Operation 4442 'sext' 'sext_ln813_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4443 [1/1] (0.71ns)   --->   "%add_ln813_1308 = add i10 %sext_ln813_936, i10 %sext_ln813_933"   --->   Operation 4443 'add' 'add_ln813_1308' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1312 = add i16 %mult_V_489, i16 %mult_V_531"   --->   Operation 4444 'add' 'add_ln813_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4445 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1313 = add i16 %add_ln813_1312, i16 %mult_V_469"   --->   Operation 4445 'add' 'add_ln813_1313' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1314 = add i16 %mult_V_641, i16 %mult_V_695"   --->   Operation 4446 'add' 'add_ln813_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4447 [1/1] (0.78ns)   --->   "%add_ln813_1315 = add i16 %mult_V_805, i16 %mult_V_893"   --->   Operation 4447 'add' 'add_ln813_1315' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4448 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1316 = add i16 %add_ln813_1315, i16 %add_ln813_1314"   --->   Operation 4448 'add' 'add_ln813_1316' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4449 [1/1] (0.78ns)   --->   "%add_ln813_1318 = add i16 %mult_V_971, i16 %mult_V_1154"   --->   Operation 4449 'add' 'add_ln813_1318' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1320 = add i16 %mult_V_1215, i16 %sext_ln818_83"   --->   Operation 4450 'add' 'add_ln813_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4451 [1/1] (0.77ns)   --->   "%add_ln813_1321 = add i16 %sext_ln818_90, i16 %sext_ln818_96"   --->   Operation 4451 'add' 'add_ln813_1321' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4452 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1322 = add i16 %add_ln813_1321, i16 %add_ln813_1320"   --->   Operation 4452 'add' 'add_ln813_1322' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1325 = add i16 %sext_ln818_134, i16 %sext_ln818_160"   --->   Operation 4453 'add' 'add_ln813_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4454 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1326 = add i16 %add_ln813_1325, i16 %sext_ln818_106"   --->   Operation 4454 'add' 'add_ln813_1326' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1327 = add i16 %sext_ln818_167, i16 %sext_ln818_182"   --->   Operation 4455 'add' 'add_ln813_1327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4456 [1/1] (0.77ns)   --->   "%add_ln813_1328 = add i16 %sext_ln818_199, i16 %sext_ln818_67"   --->   Operation 4456 'add' 'add_ln813_1328' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4457 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1329 = add i16 %add_ln813_1328, i16 %add_ln813_1327"   --->   Operation 4457 'add' 'add_ln813_1329' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4458 [1/1] (0.76ns)   --->   "%add_ln813_1331 = add i15 %sext_ln17_329, i15 %sext_ln17_489"   --->   Operation 4458 'add' 'add_ln813_1331' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4459 [1/1] (0.76ns)   --->   "%add_ln813_1332 = add i15 %sext_ln17_505, i15 %sext_ln17_572"   --->   Operation 4459 'add' 'add_ln813_1332' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4460 [1/1] (0.76ns)   --->   "%add_ln813_1334 = add i15 %sext_ln17_648, i15 %sext_ln17_658"   --->   Operation 4460 'add' 'add_ln813_1334' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln813_942 = sext i15 %add_ln813_1334"   --->   Operation 4461 'sext' 'sext_ln813_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4462 [1/1] (0.76ns)   --->   "%add_ln813_1335 = add i15 %sext_ln17_789, i15 %sext_ln17_987"   --->   Operation 4462 'add' 'add_ln813_1335' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4463 [1/1] (0.00ns)   --->   "%sext_ln813_943 = sext i15 %add_ln813_1335"   --->   Operation 4463 'sext' 'sext_ln813_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4464 [1/1] (0.77ns)   --->   "%add_ln813_1336 = add i16 %sext_ln813_943, i16 %sext_ln813_942"   --->   Operation 4464 'add' 'add_ln813_1336' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4465 [1/1] (0.75ns)   --->   "%add_ln813_1340 = add i14 %sext_ln17_443, i14 %sext_ln17_558"   --->   Operation 4465 'add' 'add_ln813_1340' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4466 [1/1] (0.00ns)   --->   "%sext_ln813_944 = sext i14 %add_ln813_1340"   --->   Operation 4466 'sext' 'sext_ln813_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4467 [1/1] (0.76ns)   --->   "%add_ln813_1341 = add i15 %sext_ln813_944, i15 %sext_ln17_425"   --->   Operation 4467 'add' 'add_ln813_1341' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4468 [1/1] (0.75ns)   --->   "%add_ln813_1342 = add i14 %sext_ln17_747, i14 %sext_ln17_762"   --->   Operation 4468 'add' 'add_ln813_1342' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4469 [1/1] (0.00ns)   --->   "%sext_ln813_946 = sext i14 %add_ln813_1342"   --->   Operation 4469 'sext' 'sext_ln813_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4470 [1/1] (0.75ns)   --->   "%add_ln813_1343 = add i14 %sext_ln17_853, i14 %sext_ln17_293"   --->   Operation 4470 'add' 'add_ln813_1343' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4471 [1/1] (0.00ns)   --->   "%sext_ln813_947 = sext i14 %add_ln813_1343"   --->   Operation 4471 'sext' 'sext_ln813_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4472 [1/1] (0.76ns)   --->   "%add_ln813_1344 = add i15 %sext_ln813_947, i15 %sext_ln813_946"   --->   Operation 4472 'add' 'add_ln813_1344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4473 [1/1] (0.74ns)   --->   "%add_ln813_1346 = add i13 %sext_ln17_537, i13 %sext_ln17_798"   --->   Operation 4473 'add' 'add_ln813_1346' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4474 [1/1] (0.00ns)   --->   "%sext_ln813_949 = sext i13 %add_ln813_1346"   --->   Operation 4474 'sext' 'sext_ln813_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4475 [1/1] (0.74ns)   --->   "%add_ln813_1347 = add i13 %sext_ln17_841, i13 %sext_ln17_914"   --->   Operation 4475 'add' 'add_ln813_1347' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4476 [1/1] (0.00ns)   --->   "%sext_ln813_950 = sext i13 %add_ln813_1347"   --->   Operation 4476 'sext' 'sext_ln813_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4477 [1/1] (0.75ns)   --->   "%add_ln813_1348 = add i14 %sext_ln813_950, i14 %sext_ln813_949"   --->   Operation 4477 'add' 'add_ln813_1348' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4478 [1/1] (0.74ns)   --->   "%add_ln813_1349 = add i13 %sext_ln17_970, i13 %sext_ln17_366"   --->   Operation 4478 'add' 'add_ln813_1349' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln813_952 = sext i13 %add_ln813_1349"   --->   Operation 4479 'sext' 'sext_ln813_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4480 [1/1] (0.73ns)   --->   "%add_ln813_1350 = add i12 %sext_ln17_603, i12 %sext_ln17_735"   --->   Operation 4480 'add' 'add_ln813_1350' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4481 [1/1] (0.00ns)   --->   "%sext_ln813_953 = sext i12 %add_ln813_1350"   --->   Operation 4481 'sext' 'sext_ln813_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4482 [1/1] (0.75ns)   --->   "%add_ln813_1351 = add i14 %sext_ln813_953, i14 %sext_ln813_952"   --->   Operation 4482 'add' 'add_ln813_1351' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4483 [1/1] (0.71ns)   --->   "%add_ln813_1354 = add i10 %sext_ln17_939, i10 915"   --->   Operation 4483 'add' 'add_ln813_1354' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4484 [1/1] (0.00ns)   --->   "%sext_ln813_956 = sext i10 %add_ln813_1354"   --->   Operation 4484 'sext' 'sext_ln813_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4485 [1/1] (0.72ns)   --->   "%add_ln813_1355 = add i11 %sext_ln813_956, i11 %sext_ln17_816"   --->   Operation 4485 'add' 'add_ln813_1355' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4486 [1/1] (0.70ns)   --->   "%add_ln813_1356 = add i9 %sext_ln17_956, i9 %sext_ln17_304"   --->   Operation 4486 'add' 'add_ln813_1356' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln813_958 = sext i9 %add_ln813_1356"   --->   Operation 4487 'sext' 'sext_ln813_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln813_959 = sext i8 %add_ln813_924"   --->   Operation 4488 'sext' 'sext_ln813_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4489 [1/1] (0.71ns)   --->   "%add_ln813_1357 = add i10 %sext_ln813_959, i10 %sext_ln813_958"   --->   Operation 4489 'add' 'add_ln813_1357' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4490 [1/1] (0.70ns)   --->   "%add_ln813_1359 = add i8 %sext_ln17_478, i8 %sext_ln17_531"   --->   Operation 4490 'add' 'add_ln813_1359' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln813_961 = sext i8 %add_ln813_1359"   --->   Operation 4491 'sext' 'sext_ln813_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4492 [1/1] (0.70ns)   --->   "%add_ln813_1360 = add i8 %sext_ln17_548, i8 %sext_ln17_675"   --->   Operation 4492 'add' 'add_ln813_1360' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4493 [1/1] (0.00ns)   --->   "%sext_ln813_962 = sext i8 %add_ln813_1360"   --->   Operation 4493 'sext' 'sext_ln813_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4494 [1/1] (0.70ns)   --->   "%add_ln813_1361 = add i9 %sext_ln813_962, i9 %sext_ln813_961"   --->   Operation 4494 'add' 'add_ln813_1361' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln813_963 = sext i9 %add_ln813_1361"   --->   Operation 4495 'sext' 'sext_ln813_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4496 [1/1] (0.70ns)   --->   "%add_ln813_1362 = add i8 %sext_ln17_688, i8 %sext_ln17_825"   --->   Operation 4496 'add' 'add_ln813_1362' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln813_964 = sext i8 %add_ln813_1362"   --->   Operation 4497 'sext' 'sext_ln813_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4498 [1/1] (0.70ns)   --->   "%add_ln813_1363 = add i8 %sext_ln17_866, i8 %sext_ln17_901"   --->   Operation 4498 'add' 'add_ln813_1363' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln813_965 = sext i8 %add_ln813_1363"   --->   Operation 4499 'sext' 'sext_ln813_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4500 [1/1] (0.70ns)   --->   "%add_ln813_1364 = add i9 %sext_ln813_965, i9 %sext_ln813_964"   --->   Operation 4500 'add' 'add_ln813_1364' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4501 [1/1] (0.00ns)   --->   "%sext_ln813_966 = sext i9 %add_ln813_1364"   --->   Operation 4501 'sext' 'sext_ln813_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4502 [1/1] (0.71ns)   --->   "%add_ln813_1365 = add i10 %sext_ln813_966, i10 %sext_ln813_963"   --->   Operation 4502 'add' 'add_ln813_1365' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1369 = add i16 %mult_V_564, i16 %mult_V_773"   --->   Operation 4503 'add' 'add_ln813_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4504 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1370 = add i16 %add_ln813_1369, i16 %mult_V_548"   --->   Operation 4504 'add' 'add_ln813_1370' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1371 = add i16 %mult_V_1051, i16 %mult_V_1108"   --->   Operation 4505 'add' 'add_ln813_1371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4506 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1372 = add i16 %add_ln813_1371, i16 %mult_V_856"   --->   Operation 4506 'add' 'add_ln813_1372' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4507 [1/1] (0.78ns)   --->   "%add_ln813_1374 = add i16 %mult_V_1287, i16 %sext_ln818_73"   --->   Operation 4507 'add' 'add_ln813_1374' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1376 = add i16 %sext_ln818_81, i16 %sext_ln818_119"   --->   Operation 4508 'add' 'add_ln813_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4509 [1/1] (0.77ns)   --->   "%add_ln813_1377 = add i16 %sext_ln818_155, i16 %sext_ln818_193"   --->   Operation 4509 'add' 'add_ln813_1377' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4510 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1378 = add i16 %add_ln813_1377, i16 %add_ln813_1376"   --->   Operation 4510 'add' 'add_ln813_1378' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4511 [1/1] (0.76ns)   --->   "%add_ln813_1381 = add i15 %sext_ln17_318, i15 %sext_ln17_506"   --->   Operation 4511 'add' 'add_ln813_1381' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4512 [1/1] (0.00ns)   --->   "%sext_ln813_969 = sext i15 %add_ln813_1381"   --->   Operation 4512 'sext' 'sext_ln813_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4513 [1/1] (0.77ns)   --->   "%add_ln813_1382 = add i16 %sext_ln813_969, i16 %sext_ln818_205"   --->   Operation 4513 'add' 'add_ln813_1382' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4514 [1/1] (0.76ns)   --->   "%add_ln813_1383 = add i15 %sext_ln17_774, i15 %sext_ln17_971"   --->   Operation 4514 'add' 'add_ln813_1383' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln813_970 = sext i15 %add_ln813_1383"   --->   Operation 4515 'sext' 'sext_ln813_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4516 [1/1] (0.77ns)   --->   "%add_ln813_1384 = add i16 %sext_ln813_970, i16 %sext_ln818_135"   --->   Operation 4516 'add' 'add_ln813_1384' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4517 [1/1] (0.75ns)   --->   "%add_ln813_1386 = add i14 %sext_ln17_382, i14 %sext_ln17_867"   --->   Operation 4517 'add' 'add_ln813_1386' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4518 [1/1] (0.00ns)   --->   "%sext_ln813_971 = sext i14 %add_ln813_1386"   --->   Operation 4518 'sext' 'sext_ln813_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4519 [1/1] (0.76ns)   --->   "%add_ln813_1387 = add i15 %sext_ln813_971, i15 %sext_ln17_330"   --->   Operation 4519 'add' 'add_ln813_1387' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4520 [1/1] (0.74ns)   --->   "%add_ln813_1388 = add i13 %sext_ln17_471, i13 %sext_ln17_573"   --->   Operation 4520 'add' 'add_ln813_1388' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln813_973 = sext i13 %add_ln813_1388"   --->   Operation 4521 'sext' 'sext_ln813_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4522 [1/1] (0.73ns)   --->   "%add_ln813_1389 = add i12 %sext_ln17_636, i12 %sext_ln17_880"   --->   Operation 4522 'add' 'add_ln813_1389' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln813_974 = sext i12 %add_ln813_1389"   --->   Operation 4523 'sext' 'sext_ln813_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4524 [1/1] (0.75ns)   --->   "%add_ln813_1390 = add i14 %sext_ln813_974, i14 %sext_ln813_973"   --->   Operation 4524 'add' 'add_ln813_1390' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4525 [1/1] (0.72ns)   --->   "%add_ln813_1394 = add i11 %sext_ln17_490, i11 %sext_ln17_706"   --->   Operation 4525 'add' 'add_ln813_1394' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln813_976 = sext i11 %add_ln813_1394"   --->   Operation 4526 'sext' 'sext_ln813_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4527 [1/1] (0.73ns)   --->   "%add_ln813_1395 = add i12 %sext_ln813_976, i12 %sext_ln17_426"   --->   Operation 4527 'add' 'add_ln813_1395' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4528 [1/1] (0.72ns)   --->   "%add_ln813_1396 = add i10 %sext_ln17_294, i10 379"   --->   Operation 4528 'add' 'add_ln813_1396' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4529 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i10 %add_ln813_1396"   --->   Operation 4529 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4530 [1/1] (0.72ns)   --->   "%add_ln813_1397 = add i12 %zext_ln813_15, i12 %sext_ln17_800"   --->   Operation 4530 'add' 'add_ln813_1397' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4531 [1/1] (0.71ns)   --->   "%add_ln813_1399 = add i10 %sext_ln17_559, i10 %sext_ln17_915"   --->   Operation 4531 'add' 'add_ln813_1399' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln813_979 = sext i10 %add_ln813_1399"   --->   Operation 4532 'sext' 'sext_ln813_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4533 [1/1] (0.72ns)   --->   "%add_ln813_1400 = add i11 %sext_ln813_979, i11 %sext_ln17_444"   --->   Operation 4533 'add' 'add_ln813_1400' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4534 [1/1] (0.70ns)   --->   "%add_ln813_1401 = add i9 %sext_ln17_390, i9 %sext_ln17_461"   --->   Operation 4534 'add' 'add_ln813_1401' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln813_981 = sext i9 %add_ln813_1401"   --->   Operation 4535 'sext' 'sext_ln813_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4536 [1/1] (0.70ns)   --->   "%add_ln813_1402 = add i9 %sext_ln17_533, i9 %sext_ln17_694"   --->   Operation 4536 'add' 'add_ln813_1402' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln813_982 = sext i9 %add_ln813_1402"   --->   Operation 4537 'sext' 'sext_ln813_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4538 [1/1] (0.71ns)   --->   "%add_ln813_1403 = add i10 %sext_ln813_982, i10 %sext_ln813_981"   --->   Operation 4538 'add' 'add_ln813_1403' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4539 [1/1] (0.70ns)   --->   "%add_ln813_1406 = add i9 %sext_ln17_940, i9 %sext_ln17_956"   --->   Operation 4539 'add' 'add_ln813_1406' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln813_986 = sext i9 %add_ln813_1406"   --->   Operation 4540 'sext' 'sext_ln813_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4541 [1/1] (0.71ns)   --->   "%add_ln813_1407 = add i10 %sext_ln813_986, i10 %sext_ln17_745"   --->   Operation 4541 'add' 'add_ln813_1407' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4542 [1/1] (0.70ns)   --->   "%add_ln813_1408 = add i8 %sext_ln17_439, i8 %sext_ln17_515"   --->   Operation 4542 'add' 'add_ln813_1408' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4543 [1/1] (0.00ns)   --->   "%sext_ln813_988 = sext i8 %add_ln813_1408"   --->   Operation 4543 'sext' 'sext_ln813_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4544 [1/1] (0.70ns)   --->   "%add_ln813_1409 = add i8 %sext_ln17_613, i8 %sext_ln17_659"   --->   Operation 4544 'add' 'add_ln813_1409' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln813_989 = sext i8 %add_ln813_1409"   --->   Operation 4545 'sext' 'sext_ln813_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4546 [1/1] (0.70ns)   --->   "%add_ln813_1410 = add i9 %sext_ln813_989, i9 %sext_ln813_988"   --->   Operation 4546 'add' 'add_ln813_1410' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4547 [1/1] (0.70ns)   --->   "%add_ln813_1412 = add i8 %sext_ln17_721, i8 %sext_ln17_817"   --->   Operation 4547 'add' 'add_ln813_1412' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4548 [1/1] (0.00ns)   --->   "%sext_ln813_991 = sext i8 %add_ln813_1412"   --->   Operation 4548 'sext' 'sext_ln813_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4549 [1/1] (0.70ns)   --->   "%add_ln813_1413 = add i9 %sext_ln813_991, i9 %sext_ln17_674"   --->   Operation 4549 'add' 'add_ln813_1413' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4550 [1/1] (0.00ns)   --->   "%sext_ln813_992 = sext i9 %add_ln813_1413"   --->   Operation 4550 'sext' 'sext_ln813_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4551 [1/1] (0.70ns)   --->   "%add_ln813_1414 = add i7 %sext_ln17_356, i7 %sext_ln17_679"   --->   Operation 4551 'add' 'add_ln813_1414' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln813_993 = sext i7 %add_ln813_1414"   --->   Operation 4552 'sext' 'sext_ln813_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4553 [1/1] (0.70ns)   --->   "%add_ln813_1415 = add i7 %sext_ln17_828, i7 %sext_ln17_905"   --->   Operation 4553 'add' 'add_ln813_1415' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln813_994 = sext i7 %add_ln813_1415"   --->   Operation 4554 'sext' 'sext_ln813_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4555 [1/1] (0.70ns)   --->   "%add_ln813_1416 = add i8 %sext_ln813_994, i8 %sext_ln813_993"   --->   Operation 4555 'add' 'add_ln813_1416' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln813_995 = sext i8 %add_ln813_1416"   --->   Operation 4556 'sext' 'sext_ln813_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4557 [1/1] (0.71ns)   --->   "%add_ln813_1417 = add i10 %sext_ln813_995, i10 %sext_ln813_992"   --->   Operation 4557 'add' 'add_ln813_1417' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1421 = add i16 %mult_V_774, i16 %mult_V_874"   --->   Operation 4558 'add' 'add_ln813_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4559 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1422 = add i16 %add_ln813_1421, i16 %mult_V_627"   --->   Operation 4559 'add' 'add_ln813_1422' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1423 = add i16 %mult_V_1217, i16 %mult_V_1236"   --->   Operation 4560 'add' 'add_ln813_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4561 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1424 = add i16 %add_ln813_1423, i16 %mult_V_914"   --->   Operation 4561 'add' 'add_ln813_1424' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4562 [1/1] (0.77ns)   --->   "%add_ln813_1426 = add i16 %sext_ln818_65, i16 %sext_ln818_84"   --->   Operation 4562 'add' 'add_ln813_1426' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1428 = add i16 %sext_ln818_101, i16 %sext_ln818_116"   --->   Operation 4563 'add' 'add_ln813_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4564 [1/1] (0.77ns)   --->   "%add_ln813_1429 = add i16 %sext_ln818_124, i16 %sext_ln818_128"   --->   Operation 4564 'add' 'add_ln813_1429' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4565 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1430 = add i16 %add_ln813_1429, i16 %add_ln813_1428"   --->   Operation 4565 'add' 'add_ln813_1430' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1433 = add i16 %sext_ln818_179, i16 %sext_ln818_189"   --->   Operation 4566 'add' 'add_ln813_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4567 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1434 = add i16 %add_ln813_1433, i16 %sext_ln818_156"   --->   Operation 4567 'add' 'add_ln813_1434' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4568 [1/1] (0.76ns)   --->   "%add_ln813_1435 = add i15 %sext_ln17_331, i15 %sext_ln17_367"   --->   Operation 4568 'add' 'add_ln813_1435' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4569 [1/1] (0.00ns)   --->   "%sext_ln813_999 = sext i15 %add_ln813_1435"   --->   Operation 4569 'sext' 'sext_ln813_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4570 [1/1] (0.76ns)   --->   "%add_ln813_1436 = add i15 %sext_ln17_506, i15 %sext_ln17_560"   --->   Operation 4570 'add' 'add_ln813_1436' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln813_1000 = sext i15 %add_ln813_1436"   --->   Operation 4571 'sext' 'sext_ln813_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4572 [1/1] (0.77ns)   --->   "%add_ln813_1437 = add i16 %sext_ln813_1000, i16 %sext_ln813_999"   --->   Operation 4572 'add' 'add_ln813_1437' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4573 [1/1] (0.76ns)   --->   "%add_ln813_1439 = add i15 %sext_ln17_748, i15 %sext_ln17_881"   --->   Operation 4573 'add' 'add_ln813_1439' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4574 [1/1] (0.76ns)   --->   "%add_ln813_1441 = add i15 %sext_ln17_916, i15 %sext_ln17_957"   --->   Operation 4574 'add' 'add_ln813_1441' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4575 [1/1] (0.00ns)   --->   "%sext_ln813_1002 = sext i15 %add_ln813_1441"   --->   Operation 4575 'sext' 'sext_ln813_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4576 [1/1] (0.75ns)   --->   "%add_ln813_1442 = add i14 %sext_ln17_854, i14 %sext_ln17_894"   --->   Operation 4576 'add' 'add_ln813_1442' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln813_1003 = sext i14 %add_ln813_1442"   --->   Operation 4577 'sext' 'sext_ln813_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4578 [1/1] (0.77ns)   --->   "%add_ln813_1443 = add i16 %sext_ln813_1003, i16 %sext_ln813_1002"   --->   Operation 4578 'add' 'add_ln813_1443' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4579 [1/1] (0.74ns)   --->   "%add_ln813_1447 = add i13 %sext_ln17_801, i13 %sext_ln17_868"   --->   Operation 4579 'add' 'add_ln813_1447' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln813_1004 = sext i13 %add_ln813_1447"   --->   Operation 4580 'sext' 'sext_ln813_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1448 = add i14 %sext_ln813_1004, i14 %sext_ln17_412"   --->   Operation 4581 'add' 'add_ln813_1448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4582 [1/1] (0.72ns)   --->   "%add_ln813_1449 = add i11 %sext_ln17_389, i11 %sext_ln17_402"   --->   Operation 4582 'add' 'add_ln813_1449' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4583 [1/1] (0.00ns)   --->   "%sext_ln813_1005 = sext i11 %add_ln813_1449"   --->   Operation 4583 'sext' 'sext_ln813_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4584 [1/1] (0.72ns)   --->   "%add_ln813_1450 = add i11 %sext_ln17_487, i11 %sext_ln17_629"   --->   Operation 4584 'add' 'add_ln813_1450' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln813_1006 = sext i11 %add_ln813_1450"   --->   Operation 4585 'sext' 'sext_ln813_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4586 [1/1] (0.73ns)   --->   "%add_ln813_1451 = add i12 %sext_ln813_1006, i12 %sext_ln813_1005"   --->   Operation 4586 'add' 'add_ln813_1451' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4587 [1/1] (0.00ns)   --->   "%sext_ln813_1007 = sext i12 %add_ln813_1451"   --->   Operation 4587 'sext' 'sext_ln813_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4588 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1452 = add i14 %sext_ln813_1007, i14 %add_ln813_1448"   --->   Operation 4588 'add' 'add_ln813_1452' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4589 [1/1] (0.72ns)   --->   "%add_ln813_1453 = add i11 %sext_ln17_988, i11 %sext_ln17_295"   --->   Operation 4589 'add' 'add_ln813_1453' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4590 [1/1] (0.00ns)   --->   "%sext_ln813_1009 = sext i11 %add_ln813_1453"   --->   Operation 4590 'sext' 'sext_ln813_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4591 [1/1] (0.73ns)   --->   "%add_ln813_1454 = add i12 %sext_ln813_1009, i12 %sext_ln17_842"   --->   Operation 4591 'add' 'add_ln813_1454' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4592 [1/1] (0.71ns)   --->   "%add_ln813_1455 = add i10 %sext_ln17_549, i10 %sext_ln17_614"   --->   Operation 4592 'add' 'add_ln813_1455' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln813_1011 = sext i10 %add_ln813_1455"   --->   Operation 4593 'sext' 'sext_ln813_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4594 [1/1] (0.71ns)   --->   "%add_ln813_1456 = add i10 %sext_ln17_696, i10 %sext_ln17_736"   --->   Operation 4594 'add' 'add_ln813_1456' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln813_1012 = sext i10 %add_ln813_1456"   --->   Operation 4595 'sext' 'sext_ln813_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4596 [1/1] (0.72ns)   --->   "%add_ln813_1457 = add i11 %sext_ln813_1012, i11 %sext_ln813_1011"   --->   Operation 4596 'add' 'add_ln813_1457' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1460 = add i9 %sext_ln17_811, i9 %sext_ln17_314"   --->   Operation 4597 'add' 'add_ln813_1460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4598 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_1461 = add i9 %add_ln813_1460, i9 232"   --->   Operation 4598 'add' 'add_ln813_1461' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4599 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i9 %add_ln813_1461"   --->   Operation 4599 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4600 [1/1] (0.70ns)   --->   "%add_ln813_1462 = add i8 %sext_ln17_357, i8 %sext_ln17_437"   --->   Operation 4600 'add' 'add_ln813_1462' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4601 [1/1] (0.00ns)   --->   "%sext_ln813_1015 = sext i8 %add_ln813_1462"   --->   Operation 4601 'sext' 'sext_ln813_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4602 [1/1] (0.70ns)   --->   "%add_ln813_1463 = add i9 %sext_ln813_749, i9 %sext_ln813_1015"   --->   Operation 4602 'add' 'add_ln813_1463' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4603 [1/1] (0.00ns)   --->   "%sext_ln813_1016 = sext i9 %add_ln813_1463"   --->   Operation 4603 'sext' 'sext_ln813_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4604 [1/1] (0.71ns)   --->   "%add_ln813_1464 = add i11 %sext_ln813_1016, i11 %zext_ln813_16"   --->   Operation 4604 'add' 'add_ln813_1464' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4605 [1/1] (0.00ns)   --->   "%sext_ln813_1017 = sext i11 %add_ln813_1464"   --->   Operation 4605 'sext' 'sext_ln813_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4606 [1/1] (0.70ns)   --->   "%add_ln813_1465 = add i8 %sext_ln17_538, i8 %sext_ln17_704"   --->   Operation 4606 'add' 'add_ln813_1465' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4607 [1/1] (0.00ns)   --->   "%sext_ln813_1018 = sext i8 %add_ln813_1465"   --->   Operation 4607 'sext' 'sext_ln813_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4608 [1/1] (0.70ns)   --->   "%add_ln813_1466 = add i9 %sext_ln813_1018, i9 %sext_ln17_530"   --->   Operation 4608 'add' 'add_ln813_1466' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4609 [1/1] (0.00ns)   --->   "%sext_ln813_1019 = sext i9 %add_ln813_1466"   --->   Operation 4609 'sext' 'sext_ln813_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4610 [1/1] (0.70ns)   --->   "%add_ln813_1467 = add i8 %sext_ln17_771, i8 %sext_ln17_810"   --->   Operation 4610 'add' 'add_ln813_1467' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln813_1020 = sext i8 %add_ln813_1467"   --->   Operation 4611 'sext' 'sext_ln813_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4612 [1/1] (0.70ns)   --->   "%add_ln813_1468 = add i9 %sext_ln813_482, i9 %sext_ln813_1020"   --->   Operation 4612 'add' 'add_ln813_1468' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4613 [1/1] (0.00ns)   --->   "%sext_ln813_1021 = sext i9 %add_ln813_1468"   --->   Operation 4613 'sext' 'sext_ln813_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4614 [1/1] (0.71ns)   --->   "%add_ln813_1469 = add i10 %sext_ln813_1021, i10 %sext_ln813_1019"   --->   Operation 4614 'add' 'add_ln813_1469' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4615 [1/1] (0.00ns)   --->   "%sext_ln813_1022 = sext i10 %add_ln813_1469"   --->   Operation 4615 'sext' 'sext_ln813_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4616 [1/1] (0.73ns)   --->   "%add_ln813_1470 = add i12 %sext_ln813_1022, i12 %sext_ln813_1017"   --->   Operation 4616 'add' 'add_ln813_1470' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1473 = add i16 %sext_ln818_149, i16 %sext_ln818_164"   --->   Operation 4617 'add' 'add_ln813_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4618 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1474 = add i16 %add_ln813_1473, i16 %sext_ln818_74"   --->   Operation 4618 'add' 'add_ln813_1474' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1475 = add i16 %sext_ln818_206, i16 %sext_ln818_97"   --->   Operation 4619 'add' 'add_ln813_1475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4620 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1476 = add i16 %add_ln813_1475, i16 %sext_ln818_195"   --->   Operation 4620 'add' 'add_ln813_1476' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4621 [1/1] (0.76ns)   --->   "%add_ln813_1478 = add i15 %sext_ln17_507, i15 %sext_ln17_587"   --->   Operation 4621 'add' 'add_ln813_1478' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4622 [1/1] (0.76ns)   --->   "%add_ln813_1480 = add i15 %sext_ln17_941, i15 %sext_ln17_972"   --->   Operation 4622 'add' 'add_ln813_1480' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4623 [1/1] (0.00ns)   --->   "%sext_ln813_1026 = sext i15 %add_ln813_1480"   --->   Operation 4623 'sext' 'sext_ln813_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4624 [1/1] (0.76ns)   --->   "%add_ln813_1481 = add i15 %sext_ln17_989, i15 %sext_ln17_296"   --->   Operation 4624 'add' 'add_ln813_1481' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4625 [1/1] (0.00ns)   --->   "%sext_ln813_1027 = sext i15 %add_ln813_1481"   --->   Operation 4625 'sext' 'sext_ln813_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4626 [1/1] (0.77ns)   --->   "%add_ln813_1482 = add i16 %sext_ln813_1027, i16 %sext_ln813_1026"   --->   Operation 4626 'add' 'add_ln813_1482' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4627 [1/1] (0.75ns)   --->   "%add_ln813_1485 = add i14 %sext_ln17_884, i14 %sext_ln17_429"   --->   Operation 4627 'add' 'add_ln813_1485' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln813_1028 = sext i14 %add_ln813_1485"   --->   Operation 4628 'sext' 'sext_ln813_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4629 [1/1] (0.76ns)   --->   "%add_ln813_1486 = add i15 %sext_ln813_1028, i15 %sext_ln17_491"   --->   Operation 4629 'add' 'add_ln813_1486' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4630 [1/1] (0.73ns)   --->   "%add_ln813_1487 = add i12 %sext_ln17_630, i12 %sext_ln17_681"   --->   Operation 4630 'add' 'add_ln813_1487' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4631 [1/1] (0.00ns)   --->   "%sext_ln813_1029 = sext i12 %add_ln813_1487"   --->   Operation 4631 'sext' 'sext_ln813_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4632 [1/1] (0.74ns)   --->   "%add_ln813_1488 = add i13 %sext_ln813_1029, i13 %sext_ln17_895"   --->   Operation 4632 'add' 'add_ln813_1488' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4633 [1/1] (0.71ns)   --->   "%add_ln813_1490 = add i10 %sext_ln17_446, i10 %sext_ln17_518"   --->   Operation 4633 'add' 'add_ln813_1490' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln813_1031 = sext i10 %add_ln813_1490"   --->   Operation 4634 'sext' 'sext_ln813_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4635 [1/1] (0.72ns)   --->   "%add_ln813_1491 = add i11 %sext_ln813_1031, i11 %sext_ln17_332"   --->   Operation 4635 'add' 'add_ln813_1491' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4636 [1/1] (0.71ns)   --->   "%add_ln813_1492 = add i10 %sext_ln17_546, i10 %sext_ln17_594"   --->   Operation 4636 'add' 'add_ln813_1492' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4637 [1/1] (0.00ns)   --->   "%sext_ln813_1033 = sext i10 %add_ln813_1492"   --->   Operation 4637 'sext' 'sext_ln813_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4638 [1/1] (0.71ns)   --->   "%add_ln813_1493 = add i10 %sext_ln17_615, i10 %sext_ln17_723"   --->   Operation 4638 'add' 'add_ln813_1493' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4639 [1/1] (0.00ns)   --->   "%sext_ln813_1034 = sext i10 %add_ln813_1493"   --->   Operation 4639 'sext' 'sext_ln813_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4640 [1/1] (0.72ns)   --->   "%add_ln813_1494 = add i11 %sext_ln813_1034, i11 %sext_ln813_1033"   --->   Operation 4640 'add' 'add_ln813_1494' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4641 [1/1] (0.71ns)   --->   "%add_ln813_1498 = add i10 %sext_ln17_827, i10 %sext_ln17_377"   --->   Operation 4641 'add' 'add_ln813_1498' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln813_1038 = sext i10 %add_ln813_1498"   --->   Operation 4642 'sext' 'sext_ln813_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1499 = add i11 %sext_ln813_1038, i11 %sext_ln17_775"   --->   Operation 4643 'add' 'add_ln813_1499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4644 [1/1] (0.70ns)   --->   "%add_ln813_1500 = add i9 %sext_ln17_843, i9 %sext_ln17_956"   --->   Operation 4644 'add' 'add_ln813_1500' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4645 [1/1] (0.00ns)   --->   "%sext_ln813_1039 = sext i9 %add_ln813_1500"   --->   Operation 4645 'sext' 'sext_ln813_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4646 [1/1] (0.71ns)   --->   "%add_ln813_1501 = add i10 %sext_ln813_1039, i10 %sext_ln17_745"   --->   Operation 4646 'add' 'add_ln813_1501' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln813_1040 = sext i10 %add_ln813_1501"   --->   Operation 4647 'sext' 'sext_ln813_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4648 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1502 = add i11 %sext_ln813_1040, i11 %add_ln813_1499"   --->   Operation 4648 'add' 'add_ln813_1502' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4649 [1/1] (0.70ns)   --->   "%add_ln813_1503 = add i8 %sext_ln17_305, i8 %sext_ln17_312"   --->   Operation 4649 'add' 'add_ln813_1503' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln813_1042 = sext i8 %add_ln813_1503"   --->   Operation 4650 'sext' 'sext_ln813_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4651 [1/1] (0.70ns)   --->   "%add_ln813_1504 = add i9 %sext_ln813_1042, i9 470"   --->   Operation 4651 'add' 'add_ln813_1504' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4652 [1/1] (0.00ns)   --->   "%sext_ln813_1043 = sext i9 %add_ln813_1504"   --->   Operation 4652 'sext' 'sext_ln813_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4653 [1/1] (0.70ns)   --->   "%add_ln813_1505 = add i8 %sext_ln17_352, i8 %sext_ln17_403"   --->   Operation 4653 'add' 'add_ln813_1505' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4654 [1/1] (0.00ns)   --->   "%sext_ln813_1044 = sext i8 %add_ln813_1505"   --->   Operation 4654 'sext' 'sext_ln813_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4655 [1/1] (0.70ns)   --->   "%add_ln813_1506 = add i9 %sext_ln813_787, i9 %sext_ln813_1044"   --->   Operation 4655 'add' 'add_ln813_1506' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln813_1045 = sext i9 %add_ln813_1506"   --->   Operation 4656 'sext' 'sext_ln813_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4657 [1/1] (0.71ns)   --->   "%add_ln813_1507 = add i10 %sext_ln813_1045, i10 %sext_ln813_1043"   --->   Operation 4657 'add' 'add_ln813_1507' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4658 [1/1] (0.70ns)   --->   "%add_ln813_1509 = add i8 %sext_ln17_716, i8 %sext_ln17_733"   --->   Operation 4658 'add' 'add_ln813_1509' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4659 [1/1] (0.00ns)   --->   "%sext_ln813_1048 = sext i8 %add_ln813_1509"   --->   Operation 4659 'sext' 'sext_ln813_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4660 [1/1] (0.70ns)   --->   "%add_ln813_1510 = add i9 %sext_ln813_1048, i9 %sext_ln17_689"   --->   Operation 4660 'add' 'add_ln813_1510' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4661 [1/1] (0.00ns)   --->   "%sext_ln813_1049 = sext i9 %add_ln813_1510"   --->   Operation 4661 'sext' 'sext_ln813_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4662 [1/1] (0.70ns)   --->   "%add_ln813_1511 = add i8 %sext_ln17_815, i8 %sext_ln17_901"   --->   Operation 4662 'add' 'add_ln813_1511' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4663 [1/1] (0.00ns)   --->   "%sext_ln813_1050 = sext i8 %add_ln813_1511"   --->   Operation 4663 'sext' 'sext_ln813_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4664 [1/1] (0.70ns)   --->   "%add_ln813_1512 = add i9 %sext_ln813_1050, i9 %sext_ln17_786"   --->   Operation 4664 'add' 'add_ln813_1512' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4665 [1/1] (0.00ns)   --->   "%sext_ln813_1051 = sext i9 %add_ln813_1512"   --->   Operation 4665 'sext' 'sext_ln813_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4666 [1/1] (0.71ns)   --->   "%add_ln813_1513 = add i10 %sext_ln813_1051, i10 %sext_ln813_1049"   --->   Operation 4666 'add' 'add_ln813_1513' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4667 [1/1] (0.00ns)   --->   "%sext_ln813_1052 = sext i10 %add_ln813_1513"   --->   Operation 4667 'sext' 'sext_ln813_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4668 [1/1] (0.70ns)   --->   "%add_ln813_1514 = add i7 %sext_ln17_360, i7 %sext_ln17_539"   --->   Operation 4668 'add' 'add_ln813_1514' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln813_1053 = sext i7 %add_ln813_1514"   --->   Operation 4669 'sext' 'sext_ln813_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4670 [1/1] (0.70ns)   --->   "%add_ln813_1515 = add i8 %sext_ln813_1053, i8 %sext_ln17_903"   --->   Operation 4670 'add' 'add_ln813_1515' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln813_1054 = sext i8 %add_ln813_1515"   --->   Operation 4671 'sext' 'sext_ln813_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4672 [1/1] (0.70ns)   --->   "%add_ln813_1516 = add i7 %sext_ln17_561, i7 %sext_ln17_576"   --->   Operation 4672 'add' 'add_ln813_1516' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln813_1055 = sext i7 %add_ln813_1516"   --->   Operation 4673 'sext' 'sext_ln813_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4674 [1/1] (0.70ns)   --->   "%add_ln813_1517 = add i7 %sext_ln17_855, i7 %sext_ln17_909"   --->   Operation 4674 'add' 'add_ln813_1517' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4675 [1/1] (0.00ns)   --->   "%sext_ln813_1056 = sext i7 %add_ln813_1517"   --->   Operation 4675 'sext' 'sext_ln813_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4676 [1/1] (0.70ns)   --->   "%add_ln813_1518 = add i8 %sext_ln813_1056, i8 %sext_ln813_1055"   --->   Operation 4676 'add' 'add_ln813_1518' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4677 [1/1] (0.00ns)   --->   "%sext_ln813_1057 = sext i8 %add_ln813_1518"   --->   Operation 4677 'sext' 'sext_ln813_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4678 [1/1] (0.70ns)   --->   "%add_ln813_1519 = add i9 %sext_ln813_1057, i9 %sext_ln813_1054"   --->   Operation 4678 'add' 'add_ln813_1519' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln813_1058 = sext i9 %add_ln813_1519"   --->   Operation 4679 'sext' 'sext_ln813_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4680 [1/1] (0.72ns)   --->   "%add_ln813_1520 = add i11 %sext_ln813_1058, i11 %sext_ln813_1052"   --->   Operation 4680 'add' 'add_ln813_1520' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1523 = add i16 %mult_V_608, i16 %mult_V_917"   --->   Operation 4681 'add' 'add_ln813_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4682 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1524 = add i16 %add_ln813_1523, i16 %mult_V_567"   --->   Operation 4682 'add' 'add_ln813_1524' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1525 = add i16 %mult_V_1176, i16 %sext_ln818_136"   --->   Operation 4683 'add' 'add_ln813_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4684 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1526 = add i16 %add_ln813_1525, i16 %mult_V_990"   --->   Operation 4684 'add' 'add_ln813_1526' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4685 [1/1] (0.77ns)   --->   "%add_ln813_1528 = add i16 %sext_ln818_214, i16 %sext_ln818_61"   --->   Operation 4685 'add' 'add_ln813_1528' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4686 [1/1] (0.76ns)   --->   "%add_ln813_1530 = add i15 %sext_ln17_430, i15 %sext_ln17_776"   --->   Operation 4686 'add' 'add_ln813_1530' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln813_1061 = sext i15 %add_ln813_1530"   --->   Operation 4687 'sext' 'sext_ln813_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4688 [1/1] (0.75ns)   --->   "%add_ln813_1531 = add i14 %sext_ln17_660, i14 %sext_ln17_668"   --->   Operation 4688 'add' 'add_ln813_1531' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4689 [1/1] (0.00ns)   --->   "%sext_ln813_1062 = sext i14 %add_ln813_1531"   --->   Operation 4689 'sext' 'sext_ln813_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4690 [1/1] (0.77ns)   --->   "%add_ln813_1532 = add i16 %sext_ln813_1062, i16 %sext_ln813_1061"   --->   Operation 4690 'add' 'add_ln813_1532' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4691 [1/1] (0.72ns)   --->   "%add_ln813_1535 = add i11 %sext_ln17_343, i11 %sext_ln17_391"   --->   Operation 4691 'add' 'add_ln813_1535' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4692 [1/1] (0.00ns)   --->   "%sext_ln813_1063 = sext i11 %add_ln813_1535"   --->   Operation 4692 'sext' 'sext_ln813_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4693 [1/1] (0.74ns)   --->   "%add_ln813_1536 = add i13 %sext_ln813_1063, i13 %sext_ln17_383"   --->   Operation 4693 'add' 'add_ln813_1536' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4694 [1/1] (0.72ns)   --->   "%add_ln813_1537 = add i11 %sext_ln17_562, i11 445"   --->   Operation 4694 'add' 'add_ln813_1537' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4695 [1/1] (0.00ns)   --->   "%sext_ln813_1065 = sext i11 %add_ln813_1537"   --->   Operation 4695 'sext' 'sext_ln813_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4696 [1/1] (0.71ns)   --->   "%add_ln813_1538 = add i10 %sext_ln17_462, i10 %sext_ln17_638"   --->   Operation 4696 'add' 'add_ln813_1538' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln813_1066 = sext i10 %add_ln813_1538"   --->   Operation 4697 'sext' 'sext_ln813_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4698 [1/1] (0.73ns)   --->   "%add_ln813_1539 = add i12 %sext_ln813_1066, i12 %sext_ln813_1065"   --->   Operation 4698 'add' 'add_ln813_1539' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4699 [1/1] (0.71ns)   --->   "%add_ln813_1541 = add i10 %sext_ln17_749, i10 %sext_ln17_763"   --->   Operation 4699 'add' 'add_ln813_1541' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4700 [1/1] (0.00ns)   --->   "%sext_ln813_1068 = sext i10 %add_ln813_1541"   --->   Operation 4700 'sext' 'sext_ln813_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4701 [1/1] (0.72ns)   --->   "%add_ln813_1542 = add i11 %sext_ln813_1068, i11 %sext_ln17_724"   --->   Operation 4701 'add' 'add_ln813_1542' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln813_1069 = sext i11 %add_ln813_1542"   --->   Operation 4702 'sext' 'sext_ln813_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4703 [1/1] (0.71ns)   --->   "%add_ln813_1543 = add i10 %sext_ln17_830, i10 %sext_ln17_939"   --->   Operation 4703 'add' 'add_ln813_1543' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4704 [1/1] (0.00ns)   --->   "%sext_ln813_1070 = sext i10 %add_ln813_1543"   --->   Operation 4704 'sext' 'sext_ln813_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4705 [1/1] (0.70ns)   --->   "%add_ln813_1544 = add i9 %sext_ln17_319, i9 %sext_ln17_583"   --->   Operation 4705 'add' 'add_ln813_1544' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4706 [1/1] (0.00ns)   --->   "%sext_ln813_1071 = sext i9 %add_ln813_1544"   --->   Operation 4706 'sext' 'sext_ln813_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4707 [1/1] (0.72ns)   --->   "%add_ln813_1545 = add i11 %sext_ln813_1071, i11 %sext_ln813_1070"   --->   Operation 4707 'add' 'add_ln813_1545' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln813_1072 = sext i11 %add_ln813_1545"   --->   Operation 4708 'sext' 'sext_ln813_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4709 [1/1] (0.73ns)   --->   "%add_ln813_1546 = add i12 %sext_ln813_1072, i12 %sext_ln813_1069"   --->   Operation 4709 'add' 'add_ln813_1546' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4710 [1/1] (0.70ns)   --->   "%add_ln813_1549 = add i9 %sext_ln17_803, i9 %sext_ln17_818"   --->   Operation 4710 'add' 'add_ln813_1549' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4711 [1/1] (0.00ns)   --->   "%sext_ln813_1075 = sext i9 %add_ln813_1549"   --->   Operation 4711 'sext' 'sext_ln813_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4712 [1/1] (0.71ns)   --->   "%add_ln813_1550 = add i10 %sext_ln813_1075, i10 %sext_ln17_616"   --->   Operation 4712 'add' 'add_ln813_1550' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4713 [1/1] (0.00ns)   --->   "%sext_ln813_1076 = sext i10 %add_ln813_1550"   --->   Operation 4713 'sext' 'sext_ln813_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4714 [1/1] (0.70ns)   --->   "%add_ln813_1551 = add i8 %sext_ln17_333, i8 %sext_ln17_403"   --->   Operation 4714 'add' 'add_ln813_1551' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4715 [1/1] (0.00ns)   --->   "%sext_ln813_1077 = sext i8 %add_ln813_1551"   --->   Operation 4715 'sext' 'sext_ln813_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4716 [1/1] (0.70ns)   --->   "%add_ln813_1552 = add i9 %sext_ln813_1077, i9 %sext_ln17_928"   --->   Operation 4716 'add' 'add_ln813_1552' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4717 [1/1] (0.00ns)   --->   "%sext_ln813_1078 = sext i9 %add_ln813_1552"   --->   Operation 4717 'sext' 'sext_ln813_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4718 [1/1] (0.72ns)   --->   "%add_ln813_1553 = add i11 %sext_ln813_1078, i11 %sext_ln813_1076"   --->   Operation 4718 'add' 'add_ln813_1553' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4719 [1/1] (0.70ns)   --->   "%add_ln813_1554 = add i8 %sext_ln17_439, i8 %sext_ln17_472"   --->   Operation 4719 'add' 'add_ln813_1554' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4720 [1/1] (0.00ns)   --->   "%sext_ln813_1080 = sext i8 %add_ln813_1554"   --->   Operation 4720 'sext' 'sext_ln813_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4721 [1/1] (0.70ns)   --->   "%add_ln813_1555 = add i9 %sext_ln813_1080, i9 %sext_ln17_436"   --->   Operation 4721 'add' 'add_ln813_1555' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln813_1081 = sext i9 %add_ln813_1555"   --->   Operation 4722 'sext' 'sext_ln813_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4723 [1/1] (0.70ns)   --->   "%add_ln813_1556 = add i8 %sext_ln17_543, i8 %sext_ln17_575"   --->   Operation 4723 'add' 'add_ln813_1556' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4724 [1/1] (0.00ns)   --->   "%sext_ln813_1082 = sext i8 %add_ln813_1556"   --->   Operation 4724 'sext' 'sext_ln813_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4725 [1/1] (0.70ns)   --->   "%add_ln813_1557 = add i8 %sext_ln17_650, i8 %sext_ln17_675"   --->   Operation 4725 'add' 'add_ln813_1557' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4726 [1/1] (0.00ns)   --->   "%sext_ln813_1083 = sext i8 %add_ln813_1557"   --->   Operation 4726 'sext' 'sext_ln813_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4727 [1/1] (0.70ns)   --->   "%add_ln813_1558 = add i9 %sext_ln813_1083, i9 %sext_ln813_1082"   --->   Operation 4727 'add' 'add_ln813_1558' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4728 [1/1] (0.00ns)   --->   "%sext_ln813_1084 = sext i9 %add_ln813_1558"   --->   Operation 4728 'sext' 'sext_ln813_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4729 [1/1] (0.71ns)   --->   "%add_ln813_1559 = add i10 %sext_ln813_1084, i10 %sext_ln813_1081"   --->   Operation 4729 'add' 'add_ln813_1559' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4730 [1/1] (0.70ns)   --->   "%add_ln813_1561 = add i9 %sext_ln813_560, i9 %sext_ln17_689"   --->   Operation 4730 'add' 'add_ln813_1561' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4731 [1/1] (0.00ns)   --->   "%sext_ln813_1086 = sext i9 %add_ln813_1561"   --->   Operation 4731 'sext' 'sext_ln813_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4732 [1/1] (0.70ns)   --->   "%add_ln813_1562 = add i8 %sext_ln17_850, i8 %sext_ln17_901"   --->   Operation 4732 'add' 'add_ln813_1562' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4733 [1/1] (0.00ns)   --->   "%sext_ln813_1087 = sext i8 %add_ln813_1562"   --->   Operation 4733 'sext' 'sext_ln813_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4734 [1/1] (0.70ns)   --->   "%add_ln813_1563 = add i8 %sext_ln17_903, i8 %sext_ln17_912"   --->   Operation 4734 'add' 'add_ln813_1563' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4735 [1/1] (0.00ns)   --->   "%sext_ln813_1088 = sext i8 %add_ln813_1563"   --->   Operation 4735 'sext' 'sext_ln813_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4736 [1/1] (0.70ns)   --->   "%add_ln813_1564 = add i9 %sext_ln813_1088, i9 %sext_ln813_1087"   --->   Operation 4736 'add' 'add_ln813_1564' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4737 [1/1] (0.00ns)   --->   "%sext_ln813_1089 = sext i9 %add_ln813_1564"   --->   Operation 4737 'sext' 'sext_ln813_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4738 [1/1] (0.71ns)   --->   "%add_ln813_1565 = add i10 %sext_ln813_1089, i10 %sext_ln813_1086"   --->   Operation 4738 'add' 'add_ln813_1565' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4739 [1/1] (0.00ns)   --->   "%sext_ln813_1090 = sext i10 %add_ln813_1565"   --->   Operation 4739 'sext' 'sext_ln813_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4740 [1/1] (0.70ns)   --->   "%add_ln813_1566 = add i7 %sext_ln17_302, i7 %sext_ln17_356"   --->   Operation 4740 'add' 'add_ln813_1566' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4741 [1/1] (0.00ns)   --->   "%sext_ln813_1091 = sext i7 %add_ln813_1566"   --->   Operation 4741 'sext' 'sext_ln813_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4742 [1/1] (0.70ns)   --->   "%add_ln813_1567 = add i8 %sext_ln813_1091, i8 %sext_ln17_973"   --->   Operation 4742 'add' 'add_ln813_1567' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln813_1092 = sext i8 %add_ln813_1567"   --->   Operation 4743 'sext' 'sext_ln813_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4744 [1/1] (0.70ns)   --->   "%add_ln813_1568 = add i7 %sext_ln17_360, i7 %sext_ln17_484"   --->   Operation 4744 'add' 'add_ln813_1568' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln813_1093 = sext i7 %add_ln813_1568"   --->   Operation 4745 'sext' 'sext_ln813_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4746 [1/1] (0.70ns)   --->   "%add_ln813_1569 = add i7 %sext_ln17_876, i7 %sext_ln17_958"   --->   Operation 4746 'add' 'add_ln813_1569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4747 [1/1] (0.00ns)   --->   "%sext_ln813_1094 = sext i7 %add_ln813_1569"   --->   Operation 4747 'sext' 'sext_ln813_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4748 [1/1] (0.70ns)   --->   "%add_ln813_1570 = add i8 %sext_ln813_1094, i8 %sext_ln813_1093"   --->   Operation 4748 'add' 'add_ln813_1570' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4749 [1/1] (0.00ns)   --->   "%sext_ln813_1095 = sext i8 %add_ln813_1570"   --->   Operation 4749 'sext' 'sext_ln813_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4750 [1/1] (0.70ns)   --->   "%add_ln813_1571 = add i9 %sext_ln813_1095, i9 %sext_ln813_1092"   --->   Operation 4750 'add' 'add_ln813_1571' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4751 [1/1] (0.00ns)   --->   "%sext_ln813_1096 = sext i9 %add_ln813_1571"   --->   Operation 4751 'sext' 'sext_ln813_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4752 [1/1] (0.72ns)   --->   "%add_ln813_1572 = add i11 %sext_ln813_1096, i11 %sext_ln813_1090"   --->   Operation 4752 'add' 'add_ln813_1572' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4753 [1/1] (0.73ns)   --->   "%add_ln813_1575 = add i12 %sext_ln17_492, i12 3876"   --->   Operation 4753 'add' 'add_ln813_1575' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4754 [1/1] (0.00ns)   --->   "%sext_ln813_1099 = sext i12 %add_ln813_1575"   --->   Operation 4754 'sext' 'sext_ln813_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4755 [1/1] (0.77ns)   --->   "%add_ln813_1576 = add i16 %sext_ln813_1099, i16 %sext_ln818_200"   --->   Operation 4755 'add' 'add_ln813_1576' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4756 [1/1] (0.70ns)   --->   "%add_ln813_1577 = add i9 %sext_ln17_369, i9 %sext_ln17_544"   --->   Operation 4756 'add' 'add_ln813_1577' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln813_1100 = sext i9 %add_ln813_1577"   --->   Operation 4757 'sext' 'sext_ln813_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4758 [1/1] (0.71ns)   --->   "%add_ln813_1578 = add i10 %sext_ln813_1100, i10 %sext_ln17_334"   --->   Operation 4758 'add' 'add_ln813_1578' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln813_1101 = sext i10 %add_ln813_1578"   --->   Operation 4759 'sext' 'sext_ln813_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1579 = add i16 %sext_ln813_1101, i16 %add_ln813_1576"   --->   Operation 4760 'add' 'add_ln813_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4761 [1/1] (0.70ns)   --->   "%add_ln813_1580 = add i9 %sext_ln17_707, i9 %sext_ln17_811"   --->   Operation 4761 'add' 'add_ln813_1580' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln813_1102 = sext i9 %add_ln813_1580"   --->   Operation 4762 'sext' 'sext_ln813_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4763 [1/1] (0.71ns)   --->   "%add_ln813_1581 = add i10 %sext_ln813_1102, i10 %sext_ln17_563"   --->   Operation 4763 'add' 'add_ln813_1581' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln813_1103 = sext i10 %add_ln813_1581"   --->   Operation 4764 'sext' 'sext_ln813_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4765 [1/1] (0.70ns)   --->   "%add_ln813_1582 = add i8 %sext_ln17_305, i8 %sext_ln17_340"   --->   Operation 4765 'add' 'add_ln813_1582' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4766 [1/1] (0.00ns)   --->   "%sext_ln813_1104 = sext i8 %add_ln813_1582"   --->   Operation 4766 'sext' 'sext_ln813_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4767 [1/1] (0.70ns)   --->   "%add_ln813_1583 = add i9 %sext_ln813_1104, i9 %sext_ln17_290"   --->   Operation 4767 'add' 'add_ln813_1583' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4768 [1/1] (0.00ns)   --->   "%sext_ln813_1105 = sext i9 %add_ln813_1583"   --->   Operation 4768 'sext' 'sext_ln813_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4769 [1/1] (0.72ns)   --->   "%add_ln813_1584 = add i11 %sext_ln813_1105, i11 %sext_ln813_1103"   --->   Operation 4769 'add' 'add_ln813_1584' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln813_1106 = sext i11 %add_ln813_1584"   --->   Operation 4770 'sext' 'sext_ln813_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4771 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1585 = add i16 %sext_ln813_1106, i16 %add_ln813_1579"   --->   Operation 4771 'add' 'add_ln813_1585' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4772 [1/1] (0.70ns)   --->   "%add_ln813_1586 = add i8 %sext_ln17_386, i8 %sext_ln17_408"   --->   Operation 4772 'add' 'add_ln813_1586' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4773 [1/1] (0.00ns)   --->   "%sext_ln813_1107 = sext i8 %add_ln813_1586"   --->   Operation 4773 'sext' 'sext_ln813_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4774 [1/1] (0.70ns)   --->   "%add_ln813_1587 = add i9 %sext_ln813_1107, i9 %sext_ln17_379"   --->   Operation 4774 'add' 'add_ln813_1587' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4775 [1/1] (0.00ns)   --->   "%sext_ln813_1108 = sext i9 %add_ln813_1587"   --->   Operation 4775 'sext' 'sext_ln813_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4776 [1/1] (0.70ns)   --->   "%add_ln813_1588 = add i9 %sext_ln813_624, i9 %sext_ln17_427"   --->   Operation 4776 'add' 'add_ln813_1588' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4777 [1/1] (0.00ns)   --->   "%sext_ln813_1109 = sext i9 %add_ln813_1588"   --->   Operation 4777 'sext' 'sext_ln813_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4778 [1/1] (0.71ns)   --->   "%add_ln813_1589 = add i10 %sext_ln813_1109, i10 %sext_ln813_1108"   --->   Operation 4778 'add' 'add_ln813_1589' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln813_1110 = sext i10 %add_ln813_1589"   --->   Operation 4779 'sext' 'sext_ln813_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4780 [1/1] (0.70ns)   --->   "%add_ln813_1590 = add i8 %sext_ln17_469, i8 %sext_ln17_503"   --->   Operation 4780 'add' 'add_ln813_1590' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4781 [1/1] (0.00ns)   --->   "%sext_ln813_1111 = sext i8 %add_ln813_1590"   --->   Operation 4781 'sext' 'sext_ln813_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4782 [1/1] (0.70ns)   --->   "%add_ln813_1591 = add i9 %sext_ln813_1111, i9 %sext_ln17_441"   --->   Operation 4782 'add' 'add_ln813_1591' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln813_1112 = sext i9 %add_ln813_1591"   --->   Operation 4783 'sext' 'sext_ln813_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4784 [1/1] (0.70ns)   --->   "%add_ln813_1592 = add i8 %sext_ln17_626, i8 %sext_ln17_637"   --->   Operation 4784 'add' 'add_ln813_1592' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4785 [1/1] (0.00ns)   --->   "%sext_ln813_1113 = sext i8 %add_ln813_1592"   --->   Operation 4785 'sext' 'sext_ln813_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4786 [1/1] (0.70ns)   --->   "%add_ln813_1593 = add i9 %sext_ln813_1113, i9 %sext_ln813_888"   --->   Operation 4786 'add' 'add_ln813_1593' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4787 [1/1] (0.00ns)   --->   "%sext_ln813_1114 = sext i9 %add_ln813_1593"   --->   Operation 4787 'sext' 'sext_ln813_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4788 [1/1] (0.71ns)   --->   "%add_ln813_1594 = add i10 %sext_ln813_1114, i10 %sext_ln813_1112"   --->   Operation 4788 'add' 'add_ln813_1594' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4789 [1/1] (0.00ns)   --->   "%sext_ln813_1115 = sext i10 %add_ln813_1594"   --->   Operation 4789 'sext' 'sext_ln813_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4790 [1/1] (0.72ns)   --->   "%add_ln813_1595 = add i11 %sext_ln813_1115, i11 %sext_ln813_1110"   --->   Operation 4790 'add' 'add_ln813_1595' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4791 [1/1] (0.70ns)   --->   "%add_ln813_1597 = add i9 %sext_ln813_557, i9 %sext_ln17_645"   --->   Operation 4791 'add' 'add_ln813_1597' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4792 [1/1] (0.00ns)   --->   "%sext_ln813_1117 = sext i9 %add_ln813_1597"   --->   Operation 4792 'sext' 'sext_ln813_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4793 [1/1] (0.71ns)   --->   "%add_ln813_1598 = add i10 %sext_ln813_631, i10 %sext_ln813_1117"   --->   Operation 4793 'add' 'add_ln813_1598' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4794 [1/1] (0.00ns)   --->   "%sext_ln813_1118 = sext i10 %add_ln813_1598"   --->   Operation 4794 'sext' 'sext_ln813_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4795 [1/1] (0.70ns)   --->   "%add_ln813_1599 = add i8 %sext_ln17_721, i8 %sext_ln17_733"   --->   Operation 4795 'add' 'add_ln813_1599' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4796 [1/1] (0.00ns)   --->   "%sext_ln813_1119 = sext i8 %add_ln813_1599"   --->   Operation 4796 'sext' 'sext_ln813_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4797 [1/1] (0.70ns)   --->   "%add_ln813_1600 = add i9 %sext_ln813_1119, i9 %sext_ln17_692"   --->   Operation 4797 'add' 'add_ln813_1600' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4798 [1/1] (0.00ns)   --->   "%sext_ln813_1120 = sext i9 %add_ln813_1600"   --->   Operation 4798 'sext' 'sext_ln813_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln813_1121 = sext i8 %add_ln813_1167"   --->   Operation 4799 'sext' 'sext_ln813_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4800 [1/1] (0.70ns)   --->   "%add_ln813_1601 = add i9 %sext_ln813_1121, i9 %sext_ln17_758"   --->   Operation 4800 'add' 'add_ln813_1601' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4801 [1/1] (0.00ns)   --->   "%sext_ln813_1122 = sext i9 %add_ln813_1601"   --->   Operation 4801 'sext' 'sext_ln813_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4802 [1/1] (0.71ns)   --->   "%add_ln813_1602 = add i10 %sext_ln813_1122, i10 %sext_ln813_1120"   --->   Operation 4802 'add' 'add_ln813_1602' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4803 [1/1] (0.00ns)   --->   "%sext_ln813_1123 = sext i10 %add_ln813_1602"   --->   Operation 4803 'sext' 'sext_ln813_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4804 [1/1] (0.72ns)   --->   "%add_ln813_1603 = add i11 %sext_ln813_1123, i11 %sext_ln813_1118"   --->   Operation 4804 'add' 'add_ln813_1603' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4805 [1/1] (0.70ns)   --->   "%add_ln813_1604 = add i9 %sext_ln813_533, i9 %sext_ln17_794"   --->   Operation 4805 'add' 'add_ln813_1604' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln813_1125 = sext i9 %add_ln813_1604"   --->   Operation 4806 'sext' 'sext_ln813_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4807 [1/1] (0.70ns)   --->   "%add_ln813_1605 = add i9 %sext_ln813_635, i9 %sext_ln17_849"   --->   Operation 4807 'add' 'add_ln813_1605' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4808 [1/1] (0.00ns)   --->   "%sext_ln813_1126 = sext i9 %add_ln813_1605"   --->   Operation 4808 'sext' 'sext_ln813_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4809 [1/1] (0.71ns)   --->   "%add_ln813_1606 = add i10 %sext_ln813_1126, i10 %sext_ln813_1125"   --->   Operation 4809 'add' 'add_ln813_1606' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4810 [1/1] (0.00ns)   --->   "%sext_ln813_1127 = sext i10 %add_ln813_1606"   --->   Operation 4810 'sext' 'sext_ln813_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4811 [1/1] (0.70ns)   --->   "%add_ln813_1607 = add i8 %sext_ln17_912, i8 %sext_ln17_924"   --->   Operation 4811 'add' 'add_ln813_1607' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln813_1128 = sext i8 %add_ln813_1607"   --->   Operation 4812 'sext' 'sext_ln813_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4813 [1/1] (0.70ns)   --->   "%add_ln813_1608 = add i9 %sext_ln813_1128, i9 %sext_ln17_902"   --->   Operation 4813 'add' 'add_ln813_1608' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln813_1129 = sext i9 %add_ln813_1608"   --->   Operation 4814 'sext' 'sext_ln813_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4815 [1/1] (0.70ns)   --->   "%add_ln813_1609 = add i8 %sext_ln17_934, i8 %sext_ln17_953"   --->   Operation 4815 'add' 'add_ln813_1609' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln813_1130 = sext i8 %add_ln813_1609"   --->   Operation 4816 'sext' 'sext_ln813_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4817 [1/1] (0.70ns)   --->   "%add_ln813_1610 = add i8 %sext_ln17_968, i8 %sext_ln17_984"   --->   Operation 4817 'add' 'add_ln813_1610' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4818 [1/1] (0.00ns)   --->   "%sext_ln813_1131 = sext i8 %add_ln813_1610"   --->   Operation 4818 'sext' 'sext_ln813_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4819 [1/1] (0.70ns)   --->   "%add_ln813_1611 = add i9 %sext_ln813_1131, i9 %sext_ln813_1130"   --->   Operation 4819 'add' 'add_ln813_1611' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln813_1132 = sext i9 %add_ln813_1611"   --->   Operation 4820 'sext' 'sext_ln813_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4821 [1/1] (0.71ns)   --->   "%add_ln813_1612 = add i10 %sext_ln813_1132, i10 %sext_ln813_1129"   --->   Operation 4821 'add' 'add_ln813_1612' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4822 [1/1] (0.00ns)   --->   "%sext_ln813_1133 = sext i10 %add_ln813_1612"   --->   Operation 4822 'sext' 'sext_ln813_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4823 [1/1] (0.72ns)   --->   "%add_ln813_1613 = add i11 %sext_ln813_1133, i11 %sext_ln813_1127"   --->   Operation 4823 'add' 'add_ln813_1613' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1616 = add i16 %mult_V_761, i16 %sext_ln818_86"   --->   Operation 4824 'add' 'add_ln813_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4825 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1617 = add i16 %add_ln813_1616, i16 %mult_V_741"   --->   Operation 4825 'add' 'add_ln813_1617' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4826 [1/1] (0.76ns)   --->   "%add_ln813_1618 = add i15 %sext_ln17_519, i15 %sext_ln17_631"   --->   Operation 4826 'add' 'add_ln813_1618' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4827 [1/1] (0.00ns)   --->   "%sext_ln813_1136 = sext i15 %add_ln813_1618"   --->   Operation 4827 'sext' 'sext_ln813_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4828 [1/1] (0.77ns)   --->   "%add_ln813_1619 = add i16 %sext_ln813_1136, i16 %sext_ln818_79"   --->   Operation 4828 'add' 'add_ln813_1619' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4829 [1/1] (0.76ns)   --->   "%add_ln813_1621 = add i15 %sext_ln17_896, i15 %sext_ln17_917"   --->   Operation 4829 'add' 'add_ln813_1621' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4830 [1/1] (0.75ns)   --->   "%add_ln813_1623 = add i14 %sext_ln17_682, i14 %sext_ln17_708"   --->   Operation 4830 'add' 'add_ln813_1623' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4831 [1/1] (0.00ns)   --->   "%sext_ln813_1138 = sext i14 %add_ln813_1623"   --->   Operation 4831 'sext' 'sext_ln813_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4832 [1/1] (0.76ns)   --->   "%add_ln813_1624 = add i15 %sext_ln813_1138, i15 %sext_ln17_617"   --->   Operation 4832 'add' 'add_ln813_1624' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4833 [1/1] (0.75ns)   --->   "%add_ln813_1627 = add i14 %sext_ln17_959, i14 %sext_ln17_344"   --->   Operation 4833 'add' 'add_ln813_1627' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln813_1140 = sext i14 %add_ln813_1627"   --->   Operation 4834 'sext' 'sext_ln813_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4835 [1/1] (0.76ns)   --->   "%add_ln813_1628 = add i15 %sext_ln813_1140, i15 %sext_ln17_777"   --->   Operation 4835 'add' 'add_ln813_1628' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4836 [1/1] (0.73ns)   --->   "%add_ln813_1629 = add i12 %sext_ln17_508, i12 %sext_ln17_413"   --->   Operation 4836 'add' 'add_ln813_1629' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4837 [1/1] (0.00ns)   --->   "%sext_ln813_1141 = sext i12 %add_ln813_1629"   --->   Operation 4837 'sext' 'sext_ln813_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4838 [1/1] (0.74ns)   --->   "%add_ln813_1630 = add i13 %sext_ln813_1141, i13 %sext_ln17_473"   --->   Operation 4838 'add' 'add_ln813_1630' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4839 [1/1] (0.71ns)   --->   "%add_ln813_1632 = add i10 %sext_ln17_325, i10 %sext_ln17_431"   --->   Operation 4839 'add' 'add_ln813_1632' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4840 [1/1] (0.00ns)   --->   "%sext_ln813_1143 = sext i10 %add_ln813_1632"   --->   Operation 4840 'sext' 'sext_ln813_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4841 [1/1] (0.72ns)   --->   "%add_ln813_1633 = add i11 %sext_ln813_1143, i11 %sext_ln17_447"   --->   Operation 4841 'add' 'add_ln813_1633' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln813_1144 = sext i11 %add_ln813_1633"   --->   Operation 4842 'sext' 'sext_ln813_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4843 [1/1] (0.71ns)   --->   "%add_ln813_1634 = add i10 %sext_ln17_790, i10 %sext_ln17_830"   --->   Operation 4843 'add' 'add_ln813_1634' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4844 [1/1] (0.00ns)   --->   "%sext_ln813_1145 = sext i10 %add_ln813_1634"   --->   Operation 4844 'sext' 'sext_ln813_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4845 [1/1] (0.70ns)   --->   "%add_ln813_1635 = add i9 %sext_ln17_316, i9 %sext_ln17_493"   --->   Operation 4845 'add' 'add_ln813_1635' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln813_1146 = sext i9 %add_ln813_1635"   --->   Operation 4846 'sext' 'sext_ln813_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4847 [1/1] (0.72ns)   --->   "%add_ln813_1636 = add i11 %sext_ln813_1146, i11 %sext_ln813_1145"   --->   Operation 4847 'add' 'add_ln813_1636' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4848 [1/1] (0.00ns)   --->   "%sext_ln813_1147 = sext i11 %add_ln813_1636"   --->   Operation 4848 'sext' 'sext_ln813_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4849 [1/1] (0.73ns)   --->   "%add_ln813_1637 = add i12 %sext_ln813_1147, i12 %sext_ln813_1144"   --->   Operation 4849 'add' 'add_ln813_1637' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4850 [1/1] (0.70ns)   --->   "%add_ln813_1640 = add i9 %sext_ln17_942, i9 %sext_ln17_990"   --->   Operation 4850 'add' 'add_ln813_1640' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4851 [1/1] (0.00ns)   --->   "%sext_ln813_1150 = sext i9 %add_ln813_1640"   --->   Operation 4851 'sext' 'sext_ln813_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4852 [1/1] (0.71ns)   --->   "%add_ln813_1641 = add i10 %sext_ln813_1150, i10 %sext_ln17_802"   --->   Operation 4852 'add' 'add_ln813_1641' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4853 [1/1] (0.70ns)   --->   "%add_ln813_1642 = add i8 %sext_ln17_437, i8 207"   --->   Operation 4853 'add' 'add_ln813_1642' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4854 [1/1] (0.00ns)   --->   "%sext_ln813_1152 = sext i8 %add_ln813_1642"   --->   Operation 4854 'sext' 'sext_ln813_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4855 [1/1] (0.70ns)   --->   "%add_ln813_1643 = add i9 %sext_ln813_1152, i9 %sext_ln17_304"   --->   Operation 4855 'add' 'add_ln813_1643' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4856 [1/1] (0.70ns)   --->   "%add_ln813_1645 = add i8 %sext_ln17_646, i8 %sext_ln17_716"   --->   Operation 4856 'add' 'add_ln813_1645' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4857 [1/1] (0.00ns)   --->   "%sext_ln813_1154 = sext i8 %add_ln813_1645"   --->   Operation 4857 'sext' 'sext_ln813_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4858 [1/1] (0.70ns)   --->   "%add_ln813_1646 = add i9 %sext_ln813_1154, i9 %sext_ln17_569"   --->   Operation 4858 'add' 'add_ln813_1646' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4859 [1/1] (0.00ns)   --->   "%sext_ln813_1155 = sext i9 %add_ln813_1646"   --->   Operation 4859 'sext' 'sext_ln813_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4860 [1/1] (0.70ns)   --->   "%add_ln813_1647 = add i8 %sext_ln17_734, i8 %sext_ln17_743"   --->   Operation 4860 'add' 'add_ln813_1647' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4861 [1/1] (0.00ns)   --->   "%sext_ln813_1156 = sext i8 %add_ln813_1647"   --->   Operation 4861 'sext' 'sext_ln813_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4862 [1/1] (0.70ns)   --->   "%add_ln813_1648 = add i8 %sext_ln17_759, i8 %sext_ln17_850"   --->   Operation 4862 'add' 'add_ln813_1648' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln813_1157 = sext i8 %add_ln813_1648"   --->   Operation 4863 'sext' 'sext_ln813_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4864 [1/1] (0.70ns)   --->   "%add_ln813_1649 = add i9 %sext_ln813_1157, i9 %sext_ln813_1156"   --->   Operation 4864 'add' 'add_ln813_1649' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4865 [1/1] (0.00ns)   --->   "%sext_ln813_1158 = sext i9 %add_ln813_1649"   --->   Operation 4865 'sext' 'sext_ln813_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4866 [1/1] (0.71ns)   --->   "%add_ln813_1650 = add i10 %sext_ln813_1158, i10 %sext_ln813_1155"   --->   Operation 4866 'add' 'add_ln813_1650' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4867 [1/1] (0.70ns)   --->   "%add_ln813_1652 = add i8 %sext_ln17_924, i8 %sext_ln17_361"   --->   Operation 4867 'add' 'add_ln813_1652' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln813_1161 = sext i8 %add_ln813_1652"   --->   Operation 4868 'sext' 'sext_ln813_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1653 = add i9 %sext_ln813_1161, i9 %sext_ln17_882"   --->   Operation 4869 'add' 'add_ln813_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4870 [1/1] (0.70ns)   --->   "%add_ln813_1654 = add i7 %sext_ln17_463, i7 %sext_ln17_550"   --->   Operation 4870 'add' 'add_ln813_1654' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4871 [1/1] (0.00ns)   --->   "%sext_ln813_1162 = sext i7 %add_ln813_1654"   --->   Operation 4871 'sext' 'sext_ln813_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4872 [1/1] (0.70ns)   --->   "%add_ln813_1655 = add i8 %sext_ln813_1162, i8 %sext_ln17_404"   --->   Operation 4872 'add' 'add_ln813_1655' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4873 [1/1] (0.00ns)   --->   "%sext_ln813_1163 = sext i8 %add_ln813_1655"   --->   Operation 4873 'sext' 'sext_ln813_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4874 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_1656 = add i9 %sext_ln813_1163, i9 %add_ln813_1653"   --->   Operation 4874 'add' 'add_ln813_1656' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4875 [1/1] (0.00ns)   --->   "%sext_ln813_1164 = sext i9 %add_ln813_1656"   --->   Operation 4875 'sext' 'sext_ln813_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4876 [1/1] (0.70ns)   --->   "%add_ln813_1657 = add i7 %sext_ln17_639, i7 %sext_ln17_691"   --->   Operation 4876 'add' 'add_ln813_1657' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4877 [1/1] (0.00ns)   --->   "%sext_ln813_1165 = sext i7 %add_ln813_1657"   --->   Operation 4877 'sext' 'sext_ln813_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4878 [1/1] (0.70ns)   --->   "%add_ln813_1658 = add i8 %sext_ln813_1165, i8 %sext_ln17_596"   --->   Operation 4878 'add' 'add_ln813_1658' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4879 [1/1] (0.00ns)   --->   "%sext_ln813_1166 = sext i8 %add_ln813_1658"   --->   Operation 4879 'sext' 'sext_ln813_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4880 [1/1] (0.70ns)   --->   "%add_ln813_1659 = add i7 %sext_ln17_719, i7 %sext_ln17_819"   --->   Operation 4880 'add' 'add_ln813_1659' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4881 [1/1] (0.00ns)   --->   "%sext_ln813_1167 = sext i7 %add_ln813_1659"   --->   Operation 4881 'sext' 'sext_ln813_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4882 [1/1] (0.70ns)   --->   "%add_ln813_1660 = add i7 %sext_ln17_869, i7 %sext_ln17_974"   --->   Operation 4882 'add' 'add_ln813_1660' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln813_1168 = sext i7 %add_ln813_1660"   --->   Operation 4883 'sext' 'sext_ln813_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4884 [1/1] (0.70ns)   --->   "%add_ln813_1661 = add i8 %sext_ln813_1168, i8 %sext_ln813_1167"   --->   Operation 4884 'add' 'add_ln813_1661' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4885 [1/1] (0.00ns)   --->   "%sext_ln813_1169 = sext i8 %add_ln813_1661"   --->   Operation 4885 'sext' 'sext_ln813_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4886 [1/1] (0.70ns)   --->   "%add_ln813_1662 = add i9 %sext_ln813_1169, i9 %sext_ln813_1166"   --->   Operation 4886 'add' 'add_ln813_1662' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln813_1170 = sext i9 %add_ln813_1662"   --->   Operation 4887 'sext' 'sext_ln813_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4888 [1/1] (0.71ns)   --->   "%add_ln813_1663 = add i10 %sext_ln813_1170, i10 %sext_ln813_1164"   --->   Operation 4888 'add' 'add_ln813_1663' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1666 = add i16 %mult_V_762, i16 %mult_V_793"   --->   Operation 4889 'add' 'add_ln813_1666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4890 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1667 = add i16 %add_ln813_1666, i16 %mult_V_493"   --->   Operation 4890 'add' 'add_ln813_1667' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1668 = add i16 %mult_V_878, i16 %sext_ln818_102"   --->   Operation 4891 'add' 'add_ln813_1668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4892 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1669 = add i16 %add_ln813_1668, i16 %mult_V_810"   --->   Operation 4892 'add' 'add_ln813_1669' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4893 [1/1] (0.77ns)   --->   "%add_ln813_1671 = add i16 %sext_ln818_173, i16 %sext_ln818_183"   --->   Operation 4893 'add' 'add_ln813_1671' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1673 = add i16 %sext_ln818_207, i16 %sext_ln818_137"   --->   Operation 4894 'add' 'add_ln813_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4895 [1/1] (0.76ns)   --->   "%add_ln813_1674 = add i15 %sext_ln17_709, i15 %sext_ln17_831"   --->   Operation 4895 'add' 'add_ln813_1674' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4896 [1/1] (0.00ns)   --->   "%sext_ln813_1173 = sext i15 %add_ln813_1674"   --->   Operation 4896 'sext' 'sext_ln813_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4897 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1675 = add i16 %sext_ln813_1173, i16 %add_ln813_1673"   --->   Operation 4897 'add' 'add_ln813_1675' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4898 [1/1] (0.75ns)   --->   "%add_ln813_1678 = add i14 %sext_ln17_297, i14 %sext_ln17_509"   --->   Operation 4898 'add' 'add_ln813_1678' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4899 [1/1] (0.00ns)   --->   "%sext_ln813_1174 = sext i14 %add_ln813_1678"   --->   Operation 4899 'sext' 'sext_ln813_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4900 [1/1] (0.76ns)   --->   "%add_ln813_1679 = add i15 %sext_ln813_1174, i15 %sext_ln17_975"   --->   Operation 4900 'add' 'add_ln813_1679' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4901 [1/1] (0.75ns)   --->   "%add_ln813_1680 = add i14 %sext_ln17_520, i14 %sext_ln17_588"   --->   Operation 4901 'add' 'add_ln813_1680' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln813_1176 = sext i14 %add_ln813_1680"   --->   Operation 4902 'sext' 'sext_ln813_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4903 [1/1] (0.75ns)   --->   "%add_ln813_1681 = add i14 %sext_ln17_737, i14 %sext_ln17_750"   --->   Operation 4903 'add' 'add_ln813_1681' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4904 [1/1] (0.00ns)   --->   "%sext_ln813_1177 = sext i14 %add_ln813_1681"   --->   Operation 4904 'sext' 'sext_ln813_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4905 [1/1] (0.76ns)   --->   "%add_ln813_1682 = add i15 %sext_ln813_1177, i15 %sext_ln813_1176"   --->   Operation 4905 'add' 'add_ln813_1682' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4906 [1/1] (0.75ns)   --->   "%add_ln813_1684 = add i14 %sext_ln17_906, i14 %sext_ln17_918"   --->   Operation 4906 'add' 'add_ln813_1684' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4907 [1/1] (0.00ns)   --->   "%sext_ln813_1179 = sext i14 %add_ln813_1684"   --->   Operation 4907 'sext' 'sext_ln813_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4908 [1/1] (0.76ns)   --->   "%add_ln813_1685 = add i15 %sext_ln813_1179, i15 %sext_ln17_844"   --->   Operation 4908 'add' 'add_ln813_1685' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4909 [1/1] (0.75ns)   --->   "%add_ln813_1686 = add i14 %sext_ln17_943, i14 %sext_ln17_960"   --->   Operation 4909 'add' 'add_ln813_1686' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln813_1181 = sext i14 %add_ln813_1686"   --->   Operation 4910 'sext' 'sext_ln813_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4911 [1/1] (0.74ns)   --->   "%add_ln813_1687 = add i13 %sext_ln17_494, i13 %sext_ln17_697"   --->   Operation 4911 'add' 'add_ln813_1687' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4912 [1/1] (0.00ns)   --->   "%sext_ln813_1182 = sext i13 %add_ln813_1687"   --->   Operation 4912 'sext' 'sext_ln813_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4913 [1/1] (0.76ns)   --->   "%add_ln813_1688 = add i15 %sext_ln813_1182, i15 %sext_ln813_1181"   --->   Operation 4913 'add' 'add_ln813_1688' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4914 [1/1] (0.72ns)   --->   "%add_ln813_1692 = add i11 %sext_ln17_640, i11 %sext_ln17_791"   --->   Operation 4914 'add' 'add_ln813_1692' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4915 [1/1] (0.71ns)   --->   "%add_ln813_1694 = add i10 %sext_ln17_325, i10 %sext_ln17_474"   --->   Operation 4915 'add' 'add_ln813_1694' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln813_1186 = sext i10 %add_ln813_1694"   --->   Operation 4916 'sext' 'sext_ln813_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4917 [1/1] (0.71ns)   --->   "%add_ln813_1695 = add i10 %sext_ln17_532, i10 %sext_ln17_669"   --->   Operation 4917 'add' 'add_ln813_1695' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln813_1187 = sext i10 %add_ln813_1695"   --->   Operation 4918 'sext' 'sext_ln813_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4919 [1/1] (0.72ns)   --->   "%add_ln813_1696 = add i11 %sext_ln813_1187, i11 %sext_ln813_1186"   --->   Operation 4919 'add' 'add_ln813_1696' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4920 [1/1] (0.71ns)   --->   "%add_ln813_1698 = add i10 %sext_ln17_856, i10 %sext_ln17_885"   --->   Operation 4920 'add' 'add_ln813_1698' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4921 [1/1] (0.00ns)   --->   "%sext_ln813_1189 = sext i10 %add_ln813_1698"   --->   Operation 4921 'sext' 'sext_ln813_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4922 [1/1] (0.72ns)   --->   "%add_ln813_1699 = add i11 %sext_ln813_1189, i11 %sext_ln17_804"   --->   Operation 4922 'add' 'add_ln813_1699' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln813_1190 = sext i11 %add_ln813_1699"   --->   Operation 4923 'sext' 'sext_ln813_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4924 [1/1] (0.70ns)   --->   "%add_ln813_1700 = add i9 %sext_ln17_345, i9 %sext_ln17_369"   --->   Operation 4924 'add' 'add_ln813_1700' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4925 [1/1] (0.00ns)   --->   "%sext_ln813_1191 = sext i9 %add_ln813_1700"   --->   Operation 4925 'sext' 'sext_ln813_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4926 [1/1] (0.70ns)   --->   "%add_ln813_1701 = add i8 %sext_ln17_315, i8 %sext_ln17_380"   --->   Operation 4926 'add' 'add_ln813_1701' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln813_1192 = sext i8 %add_ln813_1701"   --->   Operation 4927 'sext' 'sext_ln813_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4928 [1/1] (0.71ns)   --->   "%add_ln813_1702 = add i10 %sext_ln813_1192, i10 %sext_ln813_1191"   --->   Operation 4928 'add' 'add_ln813_1702' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4929 [1/1] (0.00ns)   --->   "%sext_ln813_1193 = sext i10 %add_ln813_1702"   --->   Operation 4929 'sext' 'sext_ln813_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4930 [1/1] (0.73ns)   --->   "%add_ln813_1703 = add i12 %sext_ln813_1193, i12 %sext_ln813_1190"   --->   Operation 4930 'add' 'add_ln813_1703' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4931 [1/1] (0.70ns)   --->   "%add_ln813_1705 = add i8 %sext_ln17_410, i8 %sext_ln17_437"   --->   Operation 4931 'add' 'add_ln813_1705' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4932 [1/1] (0.00ns)   --->   "%sext_ln813_1196 = sext i8 %add_ln813_1705"   --->   Operation 4932 'sext' 'sext_ln813_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4933 [1/1] (0.70ns)   --->   "%add_ln813_1706 = add i9 %sext_ln813_1196, i9 %sext_ln17_392"   --->   Operation 4933 'add' 'add_ln813_1706' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4934 [1/1] (0.00ns)   --->   "%sext_ln813_1197 = sext i9 %add_ln813_1706"   --->   Operation 4934 'sext' 'sext_ln813_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4935 [1/1] (0.70ns)   --->   "%add_ln813_1707 = add i8 %sext_ln17_448, i8 %sext_ln17_464"   --->   Operation 4935 'add' 'add_ln813_1707' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln813_1198 = sext i8 %add_ln813_1707"   --->   Operation 4936 'sext' 'sext_ln813_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4937 [1/1] (0.70ns)   --->   "%add_ln813_1708 = add i8 %sext_ln17_543, i8 %sext_ln17_564"   --->   Operation 4937 'add' 'add_ln813_1708' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4938 [1/1] (0.00ns)   --->   "%sext_ln813_1199 = sext i8 %add_ln813_1708"   --->   Operation 4938 'sext' 'sext_ln813_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4939 [1/1] (0.70ns)   --->   "%add_ln813_1709 = add i9 %sext_ln813_1199, i9 %sext_ln813_1198"   --->   Operation 4939 'add' 'add_ln813_1709' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4940 [1/1] (0.00ns)   --->   "%sext_ln813_1200 = sext i9 %add_ln813_1709"   --->   Operation 4940 'sext' 'sext_ln813_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4941 [1/1] (0.71ns)   --->   "%add_ln813_1710 = add i10 %sext_ln813_1200, i10 %sext_ln813_1197"   --->   Operation 4941 'add' 'add_ln813_1710' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4942 [1/1] (0.00ns)   --->   "%sext_ln813_1201 = sext i10 %add_ln813_1710"   --->   Operation 4942 'sext' 'sext_ln813_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4943 [1/1] (0.70ns)   --->   "%add_ln813_1711 = add i8 %sext_ln17_716, i8 %sext_ln17_759"   --->   Operation 4943 'add' 'add_ln813_1711' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4944 [1/1] (0.00ns)   --->   "%sext_ln813_1202 = sext i8 %add_ln813_1711"   --->   Operation 4944 'sext' 'sext_ln813_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4945 [1/1] (0.70ns)   --->   "%add_ln813_1712 = add i9 %sext_ln813_1202, i9 %sext_ln17_649"   --->   Operation 4945 'add' 'add_ln813_1712' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4946 [1/1] (0.00ns)   --->   "%sext_ln813_1203 = sext i9 %add_ln813_1712"   --->   Operation 4946 'sext' 'sext_ln813_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4947 [1/1] (0.70ns)   --->   "%add_ln813_1713 = add i8 %sext_ln17_810, i8 %sext_ln17_891"   --->   Operation 4947 'add' 'add_ln813_1713' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4948 [1/1] (0.00ns)   --->   "%sext_ln813_1204 = sext i8 %add_ln813_1713"   --->   Operation 4948 'sext' 'sext_ln813_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4949 [1/1] (0.70ns)   --->   "%add_ln813_1714 = add i7 %sext_ln17_302, i7 %sext_ln17_991"   --->   Operation 4949 'add' 'add_ln813_1714' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln813_1205 = sext i7 %add_ln813_1714"   --->   Operation 4950 'sext' 'sext_ln813_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4951 [1/1] (0.70ns)   --->   "%add_ln813_1715 = add i9 %sext_ln813_1205, i9 %sext_ln813_1204"   --->   Operation 4951 'add' 'add_ln813_1715' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4952 [1/1] (0.00ns)   --->   "%sext_ln813_1206 = sext i9 %add_ln813_1715"   --->   Operation 4952 'sext' 'sext_ln813_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4953 [1/1] (0.71ns)   --->   "%add_ln813_1716 = add i10 %sext_ln813_1206, i10 %sext_ln813_1203"   --->   Operation 4953 'add' 'add_ln813_1716' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln813_1207 = sext i10 %add_ln813_1716"   --->   Operation 4954 'sext' 'sext_ln813_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4955 [1/1] (0.72ns)   --->   "%add_ln813_1717 = add i11 %sext_ln813_1207, i11 %sext_ln813_1201"   --->   Operation 4955 'add' 'add_ln813_1717' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4956 [1/1] (0.70ns)   --->   "%add_ln813_1720 = add i8 %sext_ln17_305, i8 %sext_ln17_322"   --->   Operation 4956 'add' 'add_ln813_1720' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4957 [1/1] (0.00ns)   --->   "%sext_ln813_1210 = sext i8 %add_ln813_1720"   --->   Operation 4957 'sext' 'sext_ln813_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4958 [1/1] (0.70ns)   --->   "%add_ln813_1721 = add i9 %sext_ln813_511, i9 %sext_ln813_1210"   --->   Operation 4958 'add' 'add_ln813_1721' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4959 [1/1] (0.00ns)   --->   "%sext_ln813_1211 = sext i9 %add_ln813_1721"   --->   Operation 4959 'sext' 'sext_ln813_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4960 [1/1] (0.70ns)   --->   "%add_ln813_1722 = add i8 %sext_ln17_380, i8 %sext_ln17_437"   --->   Operation 4960 'add' 'add_ln813_1722' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4961 [1/1] (0.00ns)   --->   "%sext_ln813_1212 = sext i8 %add_ln813_1722"   --->   Operation 4961 'sext' 'sext_ln813_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4962 [1/1] (0.70ns)   --->   "%add_ln813_1723 = add i8 %sext_ln17_439, i8 %sext_ln17_478"   --->   Operation 4962 'add' 'add_ln813_1723' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4963 [1/1] (0.00ns)   --->   "%sext_ln813_1213 = sext i8 %add_ln813_1723"   --->   Operation 4963 'sext' 'sext_ln813_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4964 [1/1] (0.70ns)   --->   "%add_ln813_1724 = add i9 %sext_ln813_1213, i9 %sext_ln813_1212"   --->   Operation 4964 'add' 'add_ln813_1724' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4965 [1/1] (0.00ns)   --->   "%sext_ln813_1214 = sext i9 %add_ln813_1724"   --->   Operation 4965 'sext' 'sext_ln813_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4966 [1/1] (0.71ns)   --->   "%add_ln813_1725 = add i10 %sext_ln813_1214, i10 %sext_ln813_1211"   --->   Operation 4966 'add' 'add_ln813_1725' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4967 [1/1] (0.00ns)   --->   "%sext_ln813_1216 = sext i8 %add_ln813_788"   --->   Operation 4967 'sext' 'sext_ln813_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4968 [1/1] (0.70ns)   --->   "%add_ln813_1726 = add i9 %sext_ln813_673, i9 %sext_ln813_1216"   --->   Operation 4968 'add' 'add_ln813_1726' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4969 [1/1] (0.00ns)   --->   "%sext_ln813_1217 = sext i9 %add_ln813_1726"   --->   Operation 4969 'sext' 'sext_ln813_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4970 [1/1] (0.70ns)   --->   "%add_ln813_1727 = add i8 %sext_ln17_575, i8 %sext_ln17_585"   --->   Operation 4970 'add' 'add_ln813_1727' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4971 [1/1] (0.00ns)   --->   "%sext_ln813_1218 = sext i8 %add_ln813_1727"   --->   Operation 4971 'sext' 'sext_ln813_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4972 [1/1] (0.70ns)   --->   "%add_ln813_1728 = add i9 %sext_ln813_1113, i9 %sext_ln17_612"   --->   Operation 4972 'add' 'add_ln813_1728' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4973 [1/1] (0.00ns)   --->   "%sext_ln813_1219 = sext i9 %add_ln813_1728"   --->   Operation 4973 'sext' 'sext_ln813_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4974 [1/1] (0.71ns)   --->   "%add_ln813_1729 = add i10 %sext_ln813_1219, i10 %sext_ln813_1218"   --->   Operation 4974 'add' 'add_ln813_1729' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4975 [1/1] (0.00ns)   --->   "%sext_ln813_1220 = sext i10 %add_ln813_1729"   --->   Operation 4975 'sext' 'sext_ln813_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4976 [1/1] (0.72ns)   --->   "%add_ln813_1730 = add i11 %sext_ln813_1220, i11 %sext_ln813_1217"   --->   Operation 4976 'add' 'add_ln813_1730' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4977 [1/1] (0.00ns)   --->   "%sext_ln813_1223 = sext i9 %add_ln813_827"   --->   Operation 4977 'sext' 'sext_ln813_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4978 [1/1] (0.70ns)   --->   "%add_ln813_1732 = add i8 %sext_ln17_693, i8 %sext_ln17_704"   --->   Operation 4978 'add' 'add_ln813_1732' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln813_1224 = sext i8 %add_ln813_1732"   --->   Operation 4979 'sext' 'sext_ln813_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4980 [1/1] (0.70ns)   --->   "%add_ln813_1733 = add i9 %sext_ln813_1119, i9 %sext_ln17_715"   --->   Operation 4980 'add' 'add_ln813_1733' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4981 [1/1] (0.00ns)   --->   "%sext_ln813_1225 = sext i9 %add_ln813_1733"   --->   Operation 4981 'sext' 'sext_ln813_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4982 [1/1] (0.71ns)   --->   "%add_ln813_1734 = add i10 %sext_ln813_1225, i10 %sext_ln813_1224"   --->   Operation 4982 'add' 'add_ln813_1734' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4983 [1/1] (0.00ns)   --->   "%sext_ln813_1226 = sext i10 %add_ln813_1734"   --->   Operation 4983 'sext' 'sext_ln813_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4984 [1/1] (0.72ns)   --->   "%add_ln813_1735 = add i11 %sext_ln813_1226, i11 %sext_ln813_1223"   --->   Operation 4984 'add' 'add_ln813_1735' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4985 [1/1] (0.70ns)   --->   "%add_ln813_1736 = add i8 %sext_ln17_810, i8 %sext_ln17_815"   --->   Operation 4985 'add' 'add_ln813_1736' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln813_1228 = sext i8 %add_ln813_1736"   --->   Operation 4986 'sext' 'sext_ln813_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4987 [1/1] (0.70ns)   --->   "%add_ln813_1737 = add i9 %sext_ln813_1228, i9 %sext_ln813_561"   --->   Operation 4987 'add' 'add_ln813_1737' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4988 [1/1] (0.00ns)   --->   "%sext_ln813_1229 = sext i9 %add_ln813_1737"   --->   Operation 4988 'sext' 'sext_ln813_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4989 [1/1] (0.70ns)   --->   "%add_ln813_1738 = add i8 %sext_ln17_838, i8 %sext_ln17_901"   --->   Operation 4989 'add' 'add_ln813_1738' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln813_1230 = sext i8 %add_ln813_1738"   --->   Operation 4990 'sext' 'sext_ln813_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4991 [1/1] (0.70ns)   --->   "%add_ln813_1739 = add i8 %sext_ln17_984, i8 243"   --->   Operation 4991 'add' 'add_ln813_1739' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln813_1231 = sext i8 %add_ln813_1739"   --->   Operation 4992 'sext' 'sext_ln813_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4993 [1/1] (0.70ns)   --->   "%add_ln813_1740 = add i9 %sext_ln813_1231, i9 %sext_ln17_911"   --->   Operation 4993 'add' 'add_ln813_1740' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4994 [1/1] (0.00ns)   --->   "%sext_ln813_1232 = sext i9 %add_ln813_1740"   --->   Operation 4994 'sext' 'sext_ln813_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4995 [1/1] (0.71ns)   --->   "%add_ln813_1741 = add i10 %sext_ln813_1232, i10 %sext_ln813_1230"   --->   Operation 4995 'add' 'add_ln813_1741' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4996 [1/1] (0.00ns)   --->   "%sext_ln813_1233 = sext i10 %add_ln813_1741"   --->   Operation 4996 'sext' 'sext_ln813_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4997 [1/1] (0.72ns)   --->   "%add_ln813_1742 = add i11 %sext_ln813_1233, i11 %sext_ln813_1229"   --->   Operation 4997 'add' 'add_ln813_1742' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1745 = add i16 %mult_V_523, i16 %mult_V_743"   --->   Operation 4998 'add' 'add_ln813_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4999 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1746 = add i16 %add_ln813_1745, i16 %mult_V_475"   --->   Operation 4999 'add' 'add_ln813_1746' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1747 = add i16 %mult_V_1082, i16 %sext_ln818_69"   --->   Operation 5000 'add' 'add_ln813_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5001 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1748 = add i16 %add_ln813_1747, i16 %mult_V_1005"   --->   Operation 5001 'add' 'add_ln813_1748' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5002 [1/1] (0.77ns)   --->   "%add_ln813_1750 = add i16 %sext_ln818_129, i16 %sext_ln818_138"   --->   Operation 5002 'add' 'add_ln813_1750' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1752 = add i16 %sext_ln818_147, i16 %sext_ln818_169"   --->   Operation 5003 'add' 'add_ln813_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5004 [1/1] (0.77ns)   --->   "%add_ln813_1753 = add i16 %sext_ln818_176, i16 %sext_ln818_185"   --->   Operation 5004 'add' 'add_ln813_1753' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5005 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1754 = add i16 %add_ln813_1753, i16 %add_ln813_1752"   --->   Operation 5005 'add' 'add_ln813_1754' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1757 = add i16 %sext_ln818_201, i16 %sext_ln818_215"   --->   Operation 5006 'add' 'add_ln813_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5007 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1758 = add i16 %add_ln813_1757, i16 %sext_ln818_197"   --->   Operation 5007 'add' 'add_ln813_1758' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5008 [1/1] (0.76ns)   --->   "%add_ln813_1759 = add i15 %sext_ln17_414, i15 %sext_ln17_475"   --->   Operation 5008 'add' 'add_ln813_1759' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5009 [1/1] (0.00ns)   --->   "%sext_ln813_1237 = sext i15 %add_ln813_1759"   --->   Operation 5009 'sext' 'sext_ln813_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5010 [1/1] (0.76ns)   --->   "%add_ln813_1760 = add i15 %sext_ln17_670, i15 %sext_ln17_832"   --->   Operation 5010 'add' 'add_ln813_1760' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5011 [1/1] (0.00ns)   --->   "%sext_ln813_1238 = sext i15 %add_ln813_1760"   --->   Operation 5011 'sext' 'sext_ln813_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5012 [1/1] (0.77ns)   --->   "%add_ln813_1761 = add i16 %sext_ln813_1238, i16 %sext_ln813_1237"   --->   Operation 5012 'add' 'add_ln813_1761' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5013 [1/1] (0.75ns)   --->   "%add_ln813_1763 = add i14 %sext_ln17_449, i14 %sext_ln17_510"   --->   Operation 5013 'add' 'add_ln813_1763' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5014 [1/1] (0.00ns)   --->   "%sext_ln813_1239 = sext i14 %add_ln813_1763"   --->   Operation 5014 'sext' 'sext_ln813_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5015 [1/1] (0.76ns)   --->   "%add_ln813_1764 = add i15 %sext_ln813_1239, i15 %sext_ln17_870"   --->   Operation 5015 'add' 'add_ln813_1764' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5016 [1/1] (0.75ns)   --->   "%add_ln813_1765 = add i14 %sext_ln17_521, i14 %sext_ln17_540"   --->   Operation 5016 'add' 'add_ln813_1765' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5017 [1/1] (0.00ns)   --->   "%sext_ln813_1241 = sext i14 %add_ln813_1765"   --->   Operation 5017 'sext' 'sext_ln813_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5018 [1/1] (0.75ns)   --->   "%add_ln813_1766 = add i14 %sext_ln17_764, i14 %sext_ln17_845"   --->   Operation 5018 'add' 'add_ln813_1766' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5019 [1/1] (0.00ns)   --->   "%sext_ln813_1242 = sext i14 %add_ln813_1766"   --->   Operation 5019 'sext' 'sext_ln813_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5020 [1/1] (0.76ns)   --->   "%add_ln813_1767 = add i15 %sext_ln813_1242, i15 %sext_ln813_1241"   --->   Operation 5020 'add' 'add_ln813_1767' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5021 [1/1] (0.72ns)   --->   "%add_ln813_1771 = add i11 %sext_ln17_976, i11 %sext_ln17_618"   --->   Operation 5021 'add' 'add_ln813_1771' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln813_1244 = sext i11 %add_ln813_1771"   --->   Operation 5022 'sext' 'sext_ln813_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5023 [1/1] (0.74ns)   --->   "%add_ln813_1772 = add i13 %sext_ln813_1244, i13 %sext_ln17_725"   --->   Operation 5023 'add' 'add_ln813_1772' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5024 [1/1] (0.70ns)   --->   "%add_ln813_1773 = add i9 %sext_ln17_316, i9 %sext_ln17_350"   --->   Operation 5024 'add' 'add_ln813_1773' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5025 [1/1] (0.00ns)   --->   "%sext_ln813_1245 = sext i9 %add_ln813_1773"   --->   Operation 5025 'sext' 'sext_ln813_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5026 [1/1] (0.71ns)   --->   "%add_ln813_1774 = add i10 %sext_ln813_1245, i10 %sext_ln17_944"   --->   Operation 5026 'add' 'add_ln813_1774' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5027 [1/1] (0.70ns)   --->   "%add_ln813_1776 = add i9 %sext_ln17_929, i9 %sext_ln17_290"   --->   Operation 5027 'add' 'add_ln813_1776' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5028 [1/1] (0.00ns)   --->   "%sext_ln813_1247 = sext i9 %add_ln813_1776"   --->   Operation 5028 'sext' 'sext_ln813_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5029 [1/1] (0.71ns)   --->   "%add_ln813_1777 = add i10 %sext_ln813_1247, i10 %sext_ln17_368"   --->   Operation 5029 'add' 'add_ln813_1777' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5030 [1/1] (0.00ns)   --->   "%sext_ln813_1248 = sext i10 %add_ln813_1777"   --->   Operation 5030 'sext' 'sext_ln813_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5031 [1/1] (0.70ns)   --->   "%add_ln813_1778 = add i9 %sext_ln813_865, i9 %sext_ln813_787"   --->   Operation 5031 'add' 'add_ln813_1778' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5032 [1/1] (0.00ns)   --->   "%sext_ln813_1249 = sext i9 %add_ln813_1778"   --->   Operation 5032 'sext' 'sext_ln813_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5033 [1/1] (0.72ns)   --->   "%add_ln813_1779 = add i11 %sext_ln813_1249, i11 %sext_ln813_1248"   --->   Operation 5033 'add' 'add_ln813_1779' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5034 [1/1] (0.70ns)   --->   "%add_ln813_1781 = add i8 %sext_ln17_589, i8 %sext_ln17_641"   --->   Operation 5034 'add' 'add_ln813_1781' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln813_1252 = sext i8 %add_ln813_1781"   --->   Operation 5035 'sext' 'sext_ln813_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5036 [1/1] (0.70ns)   --->   "%add_ln813_1782 = add i9 %sext_ln813_1252, i9 %sext_ln17_578"   --->   Operation 5036 'add' 'add_ln813_1782' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5037 [1/1] (0.00ns)   --->   "%sext_ln813_1253 = sext i9 %add_ln813_1782"   --->   Operation 5037 'sext' 'sext_ln813_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5038 [1/1] (0.70ns)   --->   "%add_ln813_1783 = add i8 %sext_ln17_659, i8 %sext_ln17_675"   --->   Operation 5038 'add' 'add_ln813_1783' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5039 [1/1] (0.00ns)   --->   "%sext_ln813_1254 = sext i8 %add_ln813_1783"   --->   Operation 5039 'sext' 'sext_ln813_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5040 [1/1] (0.70ns)   --->   "%add_ln813_1784 = add i8 %sext_ln17_683, i8 %sext_ln17_901"   --->   Operation 5040 'add' 'add_ln813_1784' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5041 [1/1] (0.00ns)   --->   "%sext_ln813_1255 = sext i8 %add_ln813_1784"   --->   Operation 5041 'sext' 'sext_ln813_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5042 [1/1] (0.70ns)   --->   "%add_ln813_1785 = add i9 %sext_ln813_1255, i9 %sext_ln813_1254"   --->   Operation 5042 'add' 'add_ln813_1785' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln813_1256 = sext i9 %add_ln813_1785"   --->   Operation 5043 'sext' 'sext_ln813_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5044 [1/1] (0.71ns)   --->   "%add_ln813_1786 = add i10 %sext_ln813_1256, i10 %sext_ln813_1253"   --->   Operation 5044 'add' 'add_ln813_1786' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5045 [1/1] (0.00ns)   --->   "%sext_ln813_1257 = sext i10 %add_ln813_1786"   --->   Operation 5045 'sext' 'sext_ln813_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5046 [1/1] (0.70ns)   --->   "%add_ln813_1787 = add i7 %sext_ln17_484, i7 35"   --->   Operation 5046 'add' 'add_ln813_1787' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5047 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i7 %add_ln813_1787"   --->   Operation 5047 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1788 = add i9 %zext_ln813_17, i9 %sext_ln17_962"   --->   Operation 5048 'add' 'add_ln813_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5049 [1/1] (0.70ns)   --->   "%add_ln813_1789 = add i7 %sext_ln17_691, i7 %sext_ln17_778"   --->   Operation 5049 'add' 'add_ln813_1789' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5050 [1/1] (0.00ns)   --->   "%sext_ln813_1258 = sext i7 %add_ln813_1789"   --->   Operation 5050 'sext' 'sext_ln813_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5051 [1/1] (0.70ns)   --->   "%add_ln813_1790 = add i8 %sext_ln813_1056, i8 %sext_ln813_1258"   --->   Operation 5051 'add' 'add_ln813_1790' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln813_1259 = sext i8 %add_ln813_1790"   --->   Operation 5052 'sext' 'sext_ln813_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5053 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_1791 = add i9 %sext_ln813_1259, i9 %add_ln813_1788"   --->   Operation 5053 'add' 'add_ln813_1791' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5054 [1/1] (0.00ns)   --->   "%sext_ln813_1260 = sext i9 %add_ln813_1791"   --->   Operation 5054 'sext' 'sext_ln813_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5055 [1/1] (0.72ns)   --->   "%add_ln813_1792 = add i11 %sext_ln813_1260, i11 %sext_ln813_1257"   --->   Operation 5055 'add' 'add_ln813_1792' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1795 = add i16 %mult_V_592, i16 %mult_V_612"   --->   Operation 5056 'add' 'add_ln813_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5057 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1796 = add i16 %add_ln813_1795, i16 %mult_V_507"   --->   Operation 5057 'add' 'add_ln813_1796' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1797 = add i16 %mult_V_1180, i16 %sext_ln818_68"   --->   Operation 5058 'add' 'add_ln813_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5059 [1/1] (0.77ns)   --->   "%add_ln813_1798 = add i16 %sext_ln818_87, i16 %sext_ln818_109"   --->   Operation 5059 'add' 'add_ln813_1798' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5060 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1799 = add i16 %add_ln813_1798, i16 %add_ln813_1797"   --->   Operation 5060 'add' 'add_ln813_1799' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5061 [1/1] (0.77ns)   --->   "%add_ln813_1801 = add i16 %sext_ln818_127, i16 %sext_ln818_132"   --->   Operation 5061 'add' 'add_ln813_1801' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1803 = add i16 %sext_ln818_139, i16 %sext_ln818_151"   --->   Operation 5062 'add' 'add_ln813_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5063 [1/1] (0.77ns)   --->   "%add_ln813_1804 = add i16 %sext_ln818_162, i16 %sext_ln818_174"   --->   Operation 5063 'add' 'add_ln813_1804' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5064 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1805 = add i16 %add_ln813_1804, i16 %add_ln813_1803"   --->   Operation 5064 'add' 'add_ln813_1805' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1808 = add i16 %sext_ln818_186, i16 %sext_ln818_213"   --->   Operation 5065 'add' 'add_ln813_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5066 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1809 = add i16 %add_ln813_1808, i16 %sext_ln818_180"   --->   Operation 5066 'add' 'add_ln813_1809' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1810 = add i16 %sext_ln818_216, i16 %sext_ln818_62"   --->   Operation 5067 'add' 'add_ln813_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5068 [1/1] (0.76ns)   --->   "%add_ln813_1811 = add i15 %sext_ln17_405, i15 %sext_ln17_415"   --->   Operation 5068 'add' 'add_ln813_1811' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5069 [1/1] (0.00ns)   --->   "%sext_ln813_1263 = sext i15 %add_ln813_1811"   --->   Operation 5069 'sext' 'sext_ln813_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5070 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1812 = add i16 %sext_ln813_1263, i16 %add_ln813_1810"   --->   Operation 5070 'add' 'add_ln813_1812' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5071 [1/1] (0.76ns)   --->   "%add_ln813_1814 = add i15 %sext_ln17_541, i15 %sext_ln17_671"   --->   Operation 5071 'add' 'add_ln813_1814' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5072 [1/1] (0.76ns)   --->   "%add_ln813_1816 = add i15 %sext_ln17_846, i15 %sext_ln17_886"   --->   Operation 5072 'add' 'add_ln813_1816' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5073 [1/1] (0.00ns)   --->   "%sext_ln813_1265 = sext i15 %add_ln813_1816"   --->   Operation 5073 'sext' 'sext_ln813_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5074 [1/1] (0.75ns)   --->   "%add_ln813_1817 = add i14 %sext_ln17_522, i14 %sext_ln17_565"   --->   Operation 5074 'add' 'add_ln813_1817' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5075 [1/1] (0.00ns)   --->   "%sext_ln813_1266 = sext i14 %add_ln813_1817"   --->   Operation 5075 'sext' 'sext_ln813_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5076 [1/1] (0.77ns)   --->   "%add_ln813_1818 = add i16 %sext_ln813_1266, i16 %sext_ln813_1265"   --->   Operation 5076 'add' 'add_ln813_1818' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5077 [1/1] (0.75ns)   --->   "%add_ln813_1822 = add i14 %sext_ln17_930, i14 %sext_ln17_963"   --->   Operation 5077 'add' 'add_ln813_1822' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln813_1267 = sext i14 %add_ln813_1822"   --->   Operation 5078 'sext' 'sext_ln813_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5079 [1/1] (0.76ns)   --->   "%add_ln813_1823 = add i15 %sext_ln813_1267, i15 %sext_ln17_751"   --->   Operation 5079 'add' 'add_ln813_1823' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5080 [1/1] (0.74ns)   --->   "%add_ln813_1824 = add i13 %sext_ln17_335, i13 %sext_ln17_833"   --->   Operation 5080 'add' 'add_ln813_1824' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5081 [1/1] (0.00ns)   --->   "%sext_ln813_1269 = sext i13 %add_ln813_1824"   --->   Operation 5081 'sext' 'sext_ln813_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5082 [1/1] (0.74ns)   --->   "%add_ln813_1825 = add i13 %sext_ln17_871, i13 %sext_ln17_738"   --->   Operation 5082 'add' 'add_ln813_1825' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5083 [1/1] (0.00ns)   --->   "%sext_ln813_1270 = sext i13 %add_ln813_1825"   --->   Operation 5083 'sext' 'sext_ln813_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5084 [1/1] (0.75ns)   --->   "%add_ln813_1826 = add i14 %sext_ln813_1270, i14 %sext_ln813_1269"   --->   Operation 5084 'add' 'add_ln813_1826' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1828 = add i10 %sext_ln17_642, i10 %sext_ln17_377"   --->   Operation 5085 'add' 'add_ln813_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5086 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_1829 = add i10 %add_ln813_1828, i10 434"   --->   Operation 5086 'add' 'add_ln813_1829' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5087 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i10 %add_ln813_1829"   --->   Operation 5087 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5088 [1/1] (0.70ns)   --->   "%add_ln813_1830 = add i9 %sext_ln17_544, i9 %sext_ln17_651"   --->   Operation 5088 'add' 'add_ln813_1830' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5089 [1/1] (0.00ns)   --->   "%sext_ln813_1272 = sext i9 %add_ln813_1830"   --->   Operation 5089 'sext' 'sext_ln813_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5090 [1/1] (0.70ns)   --->   "%add_ln813_1831 = add i9 %sext_ln17_694, i9 %sext_ln17_857"   --->   Operation 5090 'add' 'add_ln813_1831' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5091 [1/1] (0.00ns)   --->   "%sext_ln813_1273 = sext i9 %add_ln813_1831"   --->   Operation 5091 'sext' 'sext_ln813_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5092 [1/1] (0.71ns)   --->   "%add_ln813_1832 = add i10 %sext_ln813_1273, i10 %sext_ln813_1272"   --->   Operation 5092 'add' 'add_ln813_1832' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5093 [1/1] (0.00ns)   --->   "%sext_ln813_1274 = sext i10 %add_ln813_1832"   --->   Operation 5093 'sext' 'sext_ln813_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5094 [1/1] (0.72ns)   --->   "%add_ln813_1833 = add i12 %sext_ln813_1274, i12 %zext_ln813_18"   --->   Operation 5094 'add' 'add_ln813_1833' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5095 [1/1] (0.70ns)   --->   "%add_ln813_1835 = add i9 %sext_ln17_942, i9 %sext_ln17_304"   --->   Operation 5095 'add' 'add_ln813_1835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5096 [1/1] (0.00ns)   --->   "%sext_ln813_1276 = sext i9 %add_ln813_1835"   --->   Operation 5096 'sext' 'sext_ln813_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5097 [1/1] (0.71ns)   --->   "%add_ln813_1836 = add i10 %sext_ln813_1276, i10 %sext_ln17_908"   --->   Operation 5097 'add' 'add_ln813_1836' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5098 [1/1] (0.70ns)   --->   "%add_ln813_1837 = add i8 %sext_ln17_340, i8 %sext_ln17_439"   --->   Operation 5098 'add' 'add_ln813_1837' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5099 [1/1] (0.00ns)   --->   "%sext_ln813_1278 = sext i8 %add_ln813_1837"   --->   Operation 5099 'sext' 'sext_ln813_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5100 [1/1] (0.70ns)   --->   "%add_ln813_1838 = add i8 %sext_ln17_478, i8 %sext_ln17_570"   --->   Operation 5100 'add' 'add_ln813_1838' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5101 [1/1] (0.00ns)   --->   "%sext_ln813_1279 = sext i8 %add_ln813_1838"   --->   Operation 5101 'sext' 'sext_ln813_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5102 [1/1] (0.70ns)   --->   "%add_ln813_1839 = add i9 %sext_ln813_1279, i9 %sext_ln813_1278"   --->   Operation 5102 'add' 'add_ln813_1839' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5103 [1/1] (0.70ns)   --->   "%add_ln813_1841 = add i8 %sext_ln17_575, i8 %sext_ln17_704"   --->   Operation 5103 'add' 'add_ln813_1841' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5104 [1/1] (0.00ns)   --->   "%sext_ln813_1281 = sext i8 %add_ln813_1841"   --->   Operation 5104 'sext' 'sext_ln813_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5105 [1/1] (0.70ns)   --->   "%add_ln813_1842 = add i9 %sext_ln813_1121, i9 %sext_ln813_1281"   --->   Operation 5105 'add' 'add_ln813_1842' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln813_1282 = sext i9 %add_ln813_1842"   --->   Operation 5106 'sext' 'sext_ln813_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5107 [1/1] (0.70ns)   --->   "%add_ln813_1843 = add i7 %sext_ln17_484, i7 %sext_ln17_909"   --->   Operation 5107 'add' 'add_ln813_1843' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5108 [1/1] (0.00ns)   --->   "%sext_ln813_1283 = sext i7 %add_ln813_1843"   --->   Operation 5108 'sext' 'sext_ln813_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5109 [1/1] (0.70ns)   --->   "%add_ln813_1844 = add i9 %sext_ln813_1283, i9 %sext_ln813_1050"   --->   Operation 5109 'add' 'add_ln813_1844' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5110 [1/1] (0.00ns)   --->   "%sext_ln813_1284 = sext i9 %add_ln813_1844"   --->   Operation 5110 'sext' 'sext_ln813_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5111 [1/1] (0.71ns)   --->   "%add_ln813_1845 = add i10 %sext_ln813_1284, i10 %sext_ln813_1282"   --->   Operation 5111 'add' 'add_ln813_1845' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1849 = add i16 %mult_V_922, i16 %mult_V_1181"   --->   Operation 5112 'add' 'add_ln813_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5113 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1850 = add i16 %add_ln813_1849, i16 %mult_V_880"   --->   Operation 5113 'add' 'add_ln813_1850' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5114 [1/1] (0.76ns)   --->   "%add_ln813_1851 = add i15 %sext_ln17_450, i15 %sext_ln17_806"   --->   Operation 5114 'add' 'add_ln813_1851' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5115 [1/1] (0.00ns)   --->   "%sext_ln813_1287 = sext i15 %add_ln813_1851"   --->   Operation 5115 'sext' 'sext_ln813_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5116 [1/1] (0.77ns)   --->   "%add_ln813_1852 = add i16 %sext_ln813_1287, i16 %sext_ln818_112"   --->   Operation 5116 'add' 'add_ln813_1852' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5117 [1/1] (0.75ns)   --->   "%add_ln813_1854 = add i14 %sext_ln17_632, i14 %sext_ln17_992"   --->   Operation 5117 'add' 'add_ln813_1854' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5118 [1/1] (0.00ns)   --->   "%sext_ln813_1288 = sext i14 %add_ln813_1854"   --->   Operation 5118 'sext' 'sext_ln813_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1855 = add i15 %sext_ln813_1288, i15 %sext_ln17_523"   --->   Operation 5119 'add' 'add_ln813_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1856 = add i13 %sext_ln17_652, i13 %sext_ln17_752"   --->   Operation 5120 'add' 'add_ln813_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5121 [1/1] (0.72ns)   --->   "%add_ln813_1857 = add i11 %sext_ln17_620, i11 %sext_ln17_710"   --->   Operation 5121 'add' 'add_ln813_1857' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5122 [1/1] (0.00ns)   --->   "%sext_ln813_1289 = sext i11 %add_ln813_1857"   --->   Operation 5122 'sext' 'sext_ln813_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5123 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1858 = add i13 %sext_ln813_1289, i13 %add_ln813_1856"   --->   Operation 5123 'add' 'add_ln813_1858' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5124 [1/1] (0.00ns)   --->   "%sext_ln813_1290 = sext i13 %add_ln813_1858"   --->   Operation 5124 'sext' 'sext_ln813_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5125 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1859 = add i15 %sext_ln813_1290, i15 %add_ln813_1855"   --->   Operation 5125 'add' 'add_ln813_1859' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5126 [1/1] (0.72ns)   --->   "%add_ln813_1861 = add i10 %sext_ln17_346, i10 476"   --->   Operation 5126 'add' 'add_ln813_1861' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5127 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i10 %add_ln813_1861"   --->   Operation 5127 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5128 [1/1] (0.72ns)   --->   "%add_ln813_1862 = add i12 %zext_ln813_19, i12 %sext_ln17_739"   --->   Operation 5128 'add' 'add_ln813_1862' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5129 [1/1] (0.71ns)   --->   "%add_ln813_1863 = add i10 %sext_ln17_370, i10 %sext_ln17_393"   --->   Operation 5129 'add' 'add_ln813_1863' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln813_1293 = sext i10 %add_ln813_1863"   --->   Operation 5130 'sext' 'sext_ln813_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5131 [1/1] (0.71ns)   --->   "%add_ln813_1864 = add i10 %sext_ln17_421, i10 %sext_ln17_480"   --->   Operation 5131 'add' 'add_ln813_1864' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5132 [1/1] (0.00ns)   --->   "%sext_ln813_1294 = sext i10 %add_ln813_1864"   --->   Operation 5132 'sext' 'sext_ln813_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5133 [1/1] (0.72ns)   --->   "%add_ln813_1865 = add i11 %sext_ln813_1294, i11 %sext_ln813_1293"   --->   Operation 5133 'add' 'add_ln813_1865' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5134 [1/1] (0.71ns)   --->   "%add_ln813_1867 = add i10 %sext_ln17_590, i10 %sext_ln17_698"   --->   Operation 5134 'add' 'add_ln813_1867' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5135 [1/1] (0.00ns)   --->   "%sext_ln813_1296 = sext i10 %add_ln813_1867"   --->   Operation 5135 'sext' 'sext_ln813_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5136 [1/1] (0.72ns)   --->   "%add_ln813_1868 = add i11 %sext_ln813_1296, i11 %sext_ln17_579"   --->   Operation 5136 'add' 'add_ln813_1868' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5137 [1/1] (0.00ns)   --->   "%sext_ln813_1297 = sext i11 %add_ln813_1868"   --->   Operation 5137 'sext' 'sext_ln813_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5138 [1/1] (0.71ns)   --->   "%add_ln813_1869 = add i10 %sext_ln17_820, i10 %sext_ln17_834"   --->   Operation 5138 'add' 'add_ln813_1869' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5139 [1/1] (0.00ns)   --->   "%sext_ln813_1298 = sext i10 %add_ln813_1869"   --->   Operation 5139 'sext' 'sext_ln813_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5140 [1/1] (0.71ns)   --->   "%add_ln813_1870 = add i10 %sext_ln17_858, i10 %sext_ln17_863"   --->   Operation 5140 'add' 'add_ln813_1870' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5141 [1/1] (0.00ns)   --->   "%sext_ln813_1299 = sext i10 %add_ln813_1870"   --->   Operation 5141 'sext' 'sext_ln813_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5142 [1/1] (0.72ns)   --->   "%add_ln813_1871 = add i11 %sext_ln813_1299, i11 %sext_ln813_1298"   --->   Operation 5142 'add' 'add_ln813_1871' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5143 [1/1] (0.00ns)   --->   "%sext_ln813_1300 = sext i11 %add_ln813_1871"   --->   Operation 5143 'sext' 'sext_ln813_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5144 [1/1] (0.73ns)   --->   "%add_ln813_1872 = add i12 %sext_ln813_1300, i12 %sext_ln813_1297"   --->   Operation 5144 'add' 'add_ln813_1872' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5145 [1/1] (0.71ns)   --->   "%add_ln813_1875 = add i10 %sext_ln17_944, i10 %sext_ln17_298"   --->   Operation 5145 'add' 'add_ln813_1875' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln813_1303 = sext i10 %add_ln813_1875"   --->   Operation 5146 'sext' 'sext_ln813_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5147 [1/1] (0.72ns)   --->   "%add_ln813_1876 = add i11 %sext_ln813_1303, i11 %sext_ln17_919"   --->   Operation 5147 'add' 'add_ln813_1876' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5148 [1/1] (0.70ns)   --->   "%add_ln813_1877 = add i9 %sext_ln17_307, i9 %sext_ln17_358"   --->   Operation 5148 'add' 'add_ln813_1877' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln813_1305 = sext i9 %add_ln813_1877"   --->   Operation 5149 'sext' 'sext_ln813_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5150 [1/1] (0.70ns)   --->   "%add_ln813_1878 = add i9 %sext_ln17_376, i9 %sext_ln17_417"   --->   Operation 5150 'add' 'add_ln813_1878' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5151 [1/1] (0.00ns)   --->   "%sext_ln813_1306 = sext i9 %add_ln813_1878"   --->   Operation 5151 'sext' 'sext_ln813_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5152 [1/1] (0.71ns)   --->   "%add_ln813_1879 = add i10 %sext_ln813_1306, i10 %sext_ln813_1305"   --->   Operation 5152 'add' 'add_ln813_1879' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5153 [1/1] (0.70ns)   --->   "%add_ln813_1881 = add i9 %sext_ln17_533, i9 %sext_ln17_604"   --->   Operation 5153 'add' 'add_ln813_1881' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5154 [1/1] (0.00ns)   --->   "%sext_ln813_1308 = sext i9 %add_ln813_1881"   --->   Operation 5154 'sext' 'sext_ln813_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5155 [1/1] (0.71ns)   --->   "%add_ln813_1882 = add i10 %sext_ln813_1308, i10 %sext_ln17_460"   --->   Operation 5155 'add' 'add_ln813_1882' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln813_1309 = sext i10 %add_ln813_1882"   --->   Operation 5156 'sext' 'sext_ln813_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5157 [1/1] (0.70ns)   --->   "%add_ln813_1883 = add i9 %sext_ln17_664, i9 %sext_ln17_769"   --->   Operation 5157 'add' 'add_ln813_1883' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln813_1310 = sext i9 %add_ln813_1883"   --->   Operation 5158 'sext' 'sext_ln813_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5159 [1/1] (0.70ns)   --->   "%add_ln813_1884 = add i9 %sext_ln17_788, i9 %sext_ln17_977"   --->   Operation 5159 'add' 'add_ln813_1884' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5160 [1/1] (0.00ns)   --->   "%sext_ln813_1311 = sext i9 %add_ln813_1884"   --->   Operation 5160 'sext' 'sext_ln813_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5161 [1/1] (0.71ns)   --->   "%add_ln813_1885 = add i10 %sext_ln813_1311, i10 %sext_ln813_1310"   --->   Operation 5161 'add' 'add_ln813_1885' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln813_1312 = sext i10 %add_ln813_1885"   --->   Operation 5162 'sext' 'sext_ln813_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5163 [1/1] (0.72ns)   --->   "%add_ln813_1886 = add i11 %sext_ln813_1312, i11 %sext_ln813_1309"   --->   Operation 5163 'add' 'add_ln813_1886' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5164 [1/1] (0.70ns)   --->   "%add_ln813_1888 = add i9 %sext_ln813_546, i9 %sext_ln17_323"   --->   Operation 5164 'add' 'add_ln813_1888' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5165 [1/1] (0.00ns)   --->   "%sext_ln813_1315 = sext i9 %add_ln813_1888"   --->   Operation 5165 'sext' 'sext_ln813_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5166 [1/1] (0.70ns)   --->   "%add_ln813_1889 = add i8 %sext_ln17_543, i8 %sext_ln17_570"   --->   Operation 5166 'add' 'add_ln813_1889' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5167 [1/1] (0.00ns)   --->   "%sext_ln813_1316 = sext i8 %add_ln813_1889"   --->   Operation 5167 'sext' 'sext_ln813_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5168 [1/1] (0.70ns)   --->   "%add_ln813_1890 = add i9 %sext_ln813_558, i9 %sext_ln813_1316"   --->   Operation 5168 'add' 'add_ln813_1890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5169 [1/1] (0.00ns)   --->   "%sext_ln813_1317 = sext i9 %add_ln813_1890"   --->   Operation 5169 'sext' 'sext_ln813_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5170 [1/1] (0.71ns)   --->   "%add_ln813_1891 = add i10 %sext_ln813_1317, i10 %sext_ln813_1315"   --->   Operation 5170 'add' 'add_ln813_1891' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln813_1318 = sext i10 %add_ln813_1891"   --->   Operation 5171 'sext' 'sext_ln813_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5172 [1/1] (0.70ns)   --->   "%add_ln813_1892 = add i8 %sext_ln17_838, i8 %sext_ln17_883"   --->   Operation 5172 'add' 'add_ln813_1892' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5173 [1/1] (0.00ns)   --->   "%sext_ln813_1319 = sext i8 %add_ln813_1892"   --->   Operation 5173 'sext' 'sext_ln813_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5174 [1/1] (0.70ns)   --->   "%add_ln813_1893 = add i9 %sext_ln813_1319, i9 %sext_ln17_720"   --->   Operation 5174 'add' 'add_ln813_1893' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5175 [1/1] (0.00ns)   --->   "%sext_ln813_1320 = sext i9 %add_ln813_1893"   --->   Operation 5175 'sext' 'sext_ln813_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5176 [1/1] (0.70ns)   --->   "%add_ln813_1894 = add i8 %sext_ln17_903, i8 %sext_ln17_404"   --->   Operation 5176 'add' 'add_ln813_1894' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln813_1321 = sext i8 %add_ln813_1894"   --->   Operation 5177 'sext' 'sext_ln813_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5178 [1/1] (0.70ns)   --->   "%add_ln813_1895 = add i7 %sext_ln17_931, i7 %sext_ln17_958"   --->   Operation 5178 'add' 'add_ln813_1895' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln813_1322 = sext i7 %add_ln813_1895"   --->   Operation 5179 'sext' 'sext_ln813_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5180 [1/1] (0.70ns)   --->   "%add_ln813_1896 = add i9 %sext_ln813_1322, i9 %sext_ln813_1321"   --->   Operation 5180 'add' 'add_ln813_1896' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5181 [1/1] (0.00ns)   --->   "%sext_ln813_1323 = sext i9 %add_ln813_1896"   --->   Operation 5181 'sext' 'sext_ln813_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5182 [1/1] (0.71ns)   --->   "%add_ln813_1897 = add i10 %sext_ln813_1323, i10 %sext_ln813_1320"   --->   Operation 5182 'add' 'add_ln813_1897' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5183 [1/1] (0.00ns)   --->   "%sext_ln813_1324 = sext i10 %add_ln813_1897"   --->   Operation 5183 'sext' 'sext_ln813_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5184 [1/1] (0.72ns)   --->   "%add_ln813_1898 = add i11 %sext_ln813_1324, i11 %sext_ln813_1318"   --->   Operation 5184 'add' 'add_ln813_1898' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1901 = add i16 %mult_V_883, i16 %mult_V_924"   --->   Operation 5185 'add' 'add_ln813_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5186 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1902 = add i16 %add_ln813_1901, i16 %mult_V_781"   --->   Operation 5186 'add' 'add_ln813_1902' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1903 = add i16 %mult_V_979, i16 %mult_V_995"   --->   Operation 5187 'add' 'add_ln813_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5188 [1/1] (0.78ns)   --->   "%add_ln813_1904 = add i16 %mult_V_1069, i16 %mult_V_1185"   --->   Operation 5188 'add' 'add_ln813_1904' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5189 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1905 = add i16 %add_ln813_1904, i16 %add_ln813_1903"   --->   Operation 5189 'add' 'add_ln813_1905' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5190 [1/1] (0.77ns)   --->   "%add_ln813_1907 = add i16 %sext_ln818_92, i16 %sext_ln818_165"   --->   Operation 5190 'add' 'add_ln813_1907' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1909 = add i16 %sext_ln818_190, i16 %sext_ln818_217"   --->   Operation 5191 'add' 'add_ln813_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5192 [1/1] (0.76ns)   --->   "%add_ln813_1910 = add i15 %sext_ln17_310, i15 %sext_ln17_347"   --->   Operation 5192 'add' 'add_ln813_1910' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5193 [1/1] (0.00ns)   --->   "%sext_ln813_1327 = sext i15 %add_ln813_1910"   --->   Operation 5193 'sext' 'sext_ln813_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5194 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1911 = add i16 %sext_ln813_1327, i16 %add_ln813_1909"   --->   Operation 5194 'add' 'add_ln813_1911' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5195 [1/1] (0.76ns)   --->   "%add_ln813_1914 = add i15 %sext_ln17_781, i15 %sext_ln17_980"   --->   Operation 5195 'add' 'add_ln813_1914' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5196 [1/1] (0.00ns)   --->   "%sext_ln813_1328 = sext i15 %add_ln813_1914"   --->   Operation 5196 'sext' 'sext_ln813_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5197 [1/1] (0.77ns)   --->   "%add_ln813_1915 = add i16 %sext_ln813_1328, i16 %sext_ln818_177"   --->   Operation 5197 'add' 'add_ln813_1915' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5198 [1/1] (0.75ns)   --->   "%add_ln813_1916 = add i14 %sext_ln17_300, i14 %sext_ln17_433"   --->   Operation 5198 'add' 'add_ln813_1916' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5199 [1/1] (0.00ns)   --->   "%sext_ln813_1329 = sext i14 %add_ln813_1916"   --->   Operation 5199 'sext' 'sext_ln813_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5200 [1/1] (0.75ns)   --->   "%add_ln813_1917 = add i14 %sext_ln17_452, i14 %sext_ln17_551"   --->   Operation 5200 'add' 'add_ln813_1917' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5201 [1/1] (0.00ns)   --->   "%sext_ln813_1330 = sext i14 %add_ln813_1917"   --->   Operation 5201 'sext' 'sext_ln813_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5202 [1/1] (0.76ns)   --->   "%add_ln813_1918 = add i15 %sext_ln813_1330, i15 %sext_ln813_1329"   --->   Operation 5202 'add' 'add_ln813_1918' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5203 [1/1] (0.75ns)   --->   "%add_ln813_1920 = add i14 %sext_ln17_566, i14 %sext_ln17_643"   --->   Operation 5203 'add' 'add_ln813_1920' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5204 [1/1] (0.00ns)   --->   "%sext_ln813_1332 = sext i14 %add_ln813_1920"   --->   Operation 5204 'sext' 'sext_ln813_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5205 [1/1] (0.75ns)   --->   "%add_ln813_1921 = add i14 %sext_ln17_712, i14 %sext_ln17_860"   --->   Operation 5205 'add' 'add_ln813_1921' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5206 [1/1] (0.00ns)   --->   "%sext_ln813_1333 = sext i14 %add_ln813_1921"   --->   Operation 5206 'sext' 'sext_ln813_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5207 [1/1] (0.76ns)   --->   "%add_ln813_1922 = add i15 %sext_ln813_1333, i15 %sext_ln813_1332"   --->   Operation 5207 'add' 'add_ln813_1922' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5208 [1/1] (0.74ns)   --->   "%add_ln813_1923 = add i13 %sext_ln17_672, i13 %sext_ln17_887"   --->   Operation 5208 'add' 'add_ln813_1923' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5209 [1/1] (0.00ns)   --->   "%sext_ln813_1335 = sext i13 %add_ln813_1923"   --->   Operation 5209 'sext' 'sext_ln813_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5210 [1/1] (0.74ns)   --->   "%add_ln813_1924 = add i13 %sext_ln17_965, i13 %sext_ln17_419"   --->   Operation 5210 'add' 'add_ln813_1924' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5211 [1/1] (0.00ns)   --->   "%sext_ln813_1336 = sext i13 %add_ln813_1924"   --->   Operation 5211 'sext' 'sext_ln813_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5212 [1/1] (0.75ns)   --->   "%add_ln813_1925 = add i14 %sext_ln813_1336, i14 %sext_ln813_1335"   --->   Operation 5212 'add' 'add_ln813_1925' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5213 [1/1] (0.72ns)   --->   "%add_ln813_1929 = add i10 %sext_ln17_372, i10 482"   --->   Operation 5213 'add' 'add_ln813_1929' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5214 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i10 %add_ln813_1929"   --->   Operation 5214 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5215 [1/1] (0.73ns)   --->   "%add_ln813_1930 = add i12 %zext_ln813_20, i12 %sext_ln17_793"   --->   Operation 5215 'add' 'add_ln813_1930' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5216 [1/1] (0.71ns)   --->   "%add_ln813_1931 = add i10 %sext_ln17_394, i10 %sext_ln17_607"   --->   Operation 5216 'add' 'add_ln813_1931' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5217 [1/1] (0.00ns)   --->   "%sext_ln813_1339 = sext i10 %add_ln813_1931"   --->   Operation 5217 'sext' 'sext_ln813_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5218 [1/1] (0.71ns)   --->   "%add_ln813_1932 = add i10 %sext_ln17_822, i10 %sext_ln17_873"   --->   Operation 5218 'add' 'add_ln813_1932' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5219 [1/1] (0.00ns)   --->   "%sext_ln813_1340 = sext i10 %add_ln813_1932"   --->   Operation 5219 'sext' 'sext_ln813_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5220 [1/1] (0.72ns)   --->   "%add_ln813_1933 = add i11 %sext_ln813_1340, i11 %sext_ln813_1339"   --->   Operation 5220 'add' 'add_ln813_1933' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5221 [1/1] (0.71ns)   --->   "%add_ln813_1935 = add i10 %sext_ln17_932, i10 %sext_ln17_497"   --->   Operation 5221 'add' 'add_ln813_1935' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5222 [1/1] (0.00ns)   --->   "%sext_ln813_1342 = sext i10 %add_ln813_1935"   --->   Operation 5222 'sext' 'sext_ln813_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5223 [1/1] (0.70ns)   --->   "%add_ln813_1936 = add i9 %sext_ln17_511, i9 %sext_ln17_528"   --->   Operation 5223 'add' 'add_ln813_1936' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5224 [1/1] (0.00ns)   --->   "%sext_ln813_1343 = sext i9 %add_ln813_1936"   --->   Operation 5224 'sext' 'sext_ln813_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1937 = add i11 %sext_ln813_1343, i11 %sext_ln813_1342"   --->   Operation 5225 'add' 'add_ln813_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5226 [1/1] (0.70ns)   --->   "%add_ln813_1938 = add i9 %sext_ln17_533, i9 %sext_ln17_907"   --->   Operation 5226 'add' 'add_ln813_1938' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5227 [1/1] (0.00ns)   --->   "%sext_ln813_1344 = sext i9 %add_ln813_1938"   --->   Operation 5227 'sext' 'sext_ln813_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5228 [1/1] (0.71ns)   --->   "%add_ln813_1939 = add i10 %sext_ln813_1192, i10 %sext_ln813_1344"   --->   Operation 5228 'add' 'add_ln813_1939' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5229 [1/1] (0.00ns)   --->   "%sext_ln813_1345 = sext i10 %add_ln813_1939"   --->   Operation 5229 'sext' 'sext_ln813_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5230 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1940 = add i11 %sext_ln813_1345, i11 %add_ln813_1937"   --->   Operation 5230 'add' 'add_ln813_1940' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5231 [1/1] (0.70ns)   --->   "%add_ln813_1942 = add i8 %sext_ln17_439, i8 %sext_ln17_531"   --->   Operation 5231 'add' 'add_ln813_1942' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5232 [1/1] (0.00ns)   --->   "%sext_ln813_1348 = sext i8 %add_ln813_1942"   --->   Operation 5232 'sext' 'sext_ln813_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5233 [1/1] (0.70ns)   --->   "%add_ln813_1943 = add i9 %sext_ln813_1348, i9 %sext_ln17_436"   --->   Operation 5233 'add' 'add_ln813_1943' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5234 [1/1] (0.00ns)   --->   "%sext_ln813_1349 = sext i9 %add_ln813_1943"   --->   Operation 5234 'sext' 'sext_ln813_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5235 [1/1] (0.70ns)   --->   "%add_ln813_1944 = add i8 %sext_ln17_570, i8 %sext_ln17_577"   --->   Operation 5235 'add' 'add_ln813_1944' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5236 [1/1] (0.00ns)   --->   "%sext_ln813_1350 = sext i8 %add_ln813_1944"   --->   Operation 5236 'sext' 'sext_ln813_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5237 [1/1] (0.70ns)   --->   "%add_ln813_1945 = add i9 %sext_ln813_712, i9 %sext_ln813_1350"   --->   Operation 5237 'add' 'add_ln813_1945' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5238 [1/1] (0.00ns)   --->   "%sext_ln813_1351 = sext i9 %add_ln813_1945"   --->   Operation 5238 'sext' 'sext_ln813_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5239 [1/1] (0.71ns)   --->   "%add_ln813_1946 = add i10 %sext_ln813_1351, i10 %sext_ln813_1349"   --->   Operation 5239 'add' 'add_ln813_1946' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5240 [1/1] (0.00ns)   --->   "%sext_ln813_1352 = sext i10 %add_ln813_1946"   --->   Operation 5240 'sext' 'sext_ln813_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5241 [1/1] (0.70ns)   --->   "%add_ln813_1947 = add i8 %sext_ln17_810, i8 %sext_ln17_901"   --->   Operation 5241 'add' 'add_ln813_1947' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5242 [1/1] (0.00ns)   --->   "%sext_ln813_1353 = sext i8 %add_ln813_1947"   --->   Operation 5242 'sext' 'sext_ln813_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5243 [1/1] (0.70ns)   --->   "%add_ln813_1948 = add i7 %sext_ln17_356, i7 %sext_ln17_609"   --->   Operation 5243 'add' 'add_ln813_1948' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5244 [1/1] (0.00ns)   --->   "%sext_ln813_1354 = sext i7 %add_ln813_1948"   --->   Operation 5244 'sext' 'sext_ln813_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5245 [1/1] (0.70ns)   --->   "%add_ln813_1949 = add i9 %sext_ln813_1354, i9 %sext_ln813_1353"   --->   Operation 5245 'add' 'add_ln813_1949' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5246 [1/1] (0.00ns)   --->   "%sext_ln813_1355 = sext i9 %add_ln813_1949"   --->   Operation 5246 'sext' 'sext_ln813_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5247 [1/1] (0.70ns)   --->   "%add_ln813_1950 = add i7 %sext_ln17_623, i7 %sext_ln17_757"   --->   Operation 5247 'add' 'add_ln813_1950' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5248 [1/1] (0.00ns)   --->   "%sext_ln813_1356 = sext i7 %add_ln813_1950"   --->   Operation 5248 'sext' 'sext_ln813_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5249 [1/1] (0.70ns)   --->   "%add_ln813_1951 = add i7 %sext_ln17_847, i7 %sext_ln17_947"   --->   Operation 5249 'add' 'add_ln813_1951' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5250 [1/1] (0.00ns)   --->   "%sext_ln813_1357 = sext i7 %add_ln813_1951"   --->   Operation 5250 'sext' 'sext_ln813_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5251 [1/1] (0.70ns)   --->   "%add_ln813_1952 = add i8 %sext_ln813_1357, i8 %sext_ln813_1356"   --->   Operation 5251 'add' 'add_ln813_1952' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln813_1358 = sext i8 %add_ln813_1952"   --->   Operation 5252 'sext' 'sext_ln813_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5253 [1/1] (0.71ns)   --->   "%add_ln813_1953 = add i10 %sext_ln813_1358, i10 %sext_ln813_1355"   --->   Operation 5253 'add' 'add_ln813_1953' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5254 [1/1] (0.00ns)   --->   "%sext_ln813_1359 = sext i10 %add_ln813_1953"   --->   Operation 5254 'sext' 'sext_ln813_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5255 [1/1] (0.72ns)   --->   "%add_ln813_1954 = add i11 %sext_ln813_1359, i11 %sext_ln813_1352"   --->   Operation 5255 'add' 'add_ln813_1954' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1957 = add i16 %mult_V_1164, i16 %mult_V_1186"   --->   Operation 5256 'add' 'add_ln813_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5257 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1958 = add i16 %add_ln813_1957, i16 %mult_V_575"   --->   Operation 5257 'add' 'add_ln813_1958' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1959 = add i16 %sext_ln818_152, i16 %sext_ln818_157"   --->   Operation 5258 'add' 'add_ln813_1959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5259 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1960 = add i16 %add_ln813_1959, i16 %sext_ln818_71"   --->   Operation 5259 'add' 'add_ln813_1960' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5260 [1/1] (0.77ns)   --->   "%add_ln813_1962 = add i16 %sext_ln818_218, i16 %sext_ln818_93"   --->   Operation 5260 'add' 'add_ln813_1962' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5261 [1/1] (0.76ns)   --->   "%add_ln813_1964 = add i15 %sext_ln17_848, i15 %sext_ln17_529"   --->   Operation 5261 'add' 'add_ln813_1964' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5262 [1/1] (0.00ns)   --->   "%sext_ln813_1362 = sext i15 %add_ln813_1964"   --->   Operation 5262 'sext' 'sext_ln813_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5263 [1/1] (0.77ns)   --->   "%add_ln813_1965 = add i16 %sext_ln813_1362, i16 %sext_ln818_105"   --->   Operation 5263 'add' 'add_ln813_1965' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5264 [1/1] (0.75ns)   --->   "%add_ln813_1968 = add i14 %sext_ln17_654, i14 %sext_ln17_685"   --->   Operation 5264 'add' 'add_ln813_1968' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5265 [1/1] (0.00ns)   --->   "%sext_ln813_1363 = sext i14 %add_ln813_1968"   --->   Operation 5265 'sext' 'sext_ln813_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5266 [1/1] (0.76ns)   --->   "%add_ln813_1969 = add i15 %sext_ln813_1363, i15 %sext_ln17_567"   --->   Operation 5266 'add' 'add_ln813_1969' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5267 [1/1] (0.75ns)   --->   "%add_ln813_1970 = add i14 %sext_ln17_836, i14 %sext_ln17_981"   --->   Operation 5267 'add' 'add_ln813_1970' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5268 [1/1] (0.00ns)   --->   "%sext_ln813_1365 = sext i14 %add_ln813_1970"   --->   Operation 5268 'sext' 'sext_ln813_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5269 [1/1] (0.76ns)   --->   "%add_ln813_1971 = add i15 %sext_ln813_1365, i15 %sext_ln17_713"   --->   Operation 5269 'add' 'add_ln813_1971' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5270 [1/1] (0.73ns)   --->   "%add_ln813_1973 = add i12 %sext_ln17_476, i12 %sext_ln17_301"   --->   Operation 5270 'add' 'add_ln813_1973' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5271 [1/1] (0.00ns)   --->   "%sext_ln813_1367 = sext i12 %add_ln813_1973"   --->   Operation 5271 'sext' 'sext_ln813_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5272 [1/1] (0.74ns)   --->   "%add_ln813_1974 = add i13 %sext_ln813_1367, i13 %sext_ln17_311"   --->   Operation 5272 'add' 'add_ln813_1974' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5273 [1/1] (0.72ns)   --->   "%add_ln813_1975 = add i11 %sext_ln17_373, i11 %sext_ln17_512"   --->   Operation 5273 'add' 'add_ln813_1975' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5274 [1/1] (0.00ns)   --->   "%sext_ln813_1369 = sext i11 %add_ln813_1975"   --->   Operation 5274 'sext' 'sext_ln813_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5275 [1/1] (0.72ns)   --->   "%add_ln813_1976 = add i11 %sext_ln17_782, i11 %sext_ln17_799"   --->   Operation 5275 'add' 'add_ln813_1976' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5276 [1/1] (0.00ns)   --->   "%sext_ln813_1370 = sext i11 %add_ln813_1976"   --->   Operation 5276 'sext' 'sext_ln813_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5277 [1/1] (0.73ns)   --->   "%add_ln813_1977 = add i12 %sext_ln813_1370, i12 %sext_ln813_1369"   --->   Operation 5277 'add' 'add_ln813_1977' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5278 [1/1] (0.71ns)   --->   "%add_ln813_1981 = add i10 %sext_ln17_466, i10 %sext_ln17_590"   --->   Operation 5278 'add' 'add_ln813_1981' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5279 [1/1] (0.71ns)   --->   "%add_ln813_1983 = add i10 %sext_ln17_615, i10 %sext_ln17_727"   --->   Operation 5279 'add' 'add_ln813_1983' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5280 [1/1] (0.00ns)   --->   "%sext_ln813_1375 = sext i10 %add_ln813_1983"   --->   Operation 5280 'sext' 'sext_ln813_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5281 [1/1] (0.72ns)   --->   "%add_ln813_1984 = add i11 %sext_ln813_1375, i11 %sext_ln17_606"   --->   Operation 5281 'add' 'add_ln813_1984' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5282 [1/1] (0.70ns)   --->   "%add_ln813_1986 = add i9 %sext_ln17_381, i9 %sext_ln17_434"   --->   Operation 5282 'add' 'add_ln813_1986' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5283 [1/1] (0.00ns)   --->   "%sext_ln813_1378 = sext i9 %add_ln813_1986"   --->   Operation 5283 'sext' 'sext_ln813_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5284 [1/1] (0.71ns)   --->   "%add_ln813_1987 = add i10 %sext_ln813_1378, i10 %sext_ln17_921"   --->   Operation 5284 'add' 'add_ln813_1987' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5285 [1/1] (0.00ns)   --->   "%sext_ln813_1379 = sext i10 %add_ln813_1987"   --->   Operation 5285 'sext' 'sext_ln813_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5286 [1/1] (0.70ns)   --->   "%add_ln813_1988 = add i9 %sext_ln17_580, i9 %sext_ln17_314"   --->   Operation 5286 'add' 'add_ln813_1988' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5287 [1/1] (0.00ns)   --->   "%sext_ln813_1380 = sext i9 %add_ln813_1988"   --->   Operation 5287 'sext' 'sext_ln813_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5288 [1/1] (0.00ns)   --->   "%sext_ln813_1381 = sext i8 %add_ln813_1462"   --->   Operation 5288 'sext' 'sext_ln813_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5289 [1/1] (0.71ns)   --->   "%add_ln813_1989 = add i10 %sext_ln813_1381, i10 %sext_ln813_1380"   --->   Operation 5289 'add' 'add_ln813_1989' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5290 [1/1] (0.00ns)   --->   "%sext_ln813_1382 = sext i10 %add_ln813_1989"   --->   Operation 5290 'sext' 'sext_ln813_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5291 [1/1] (0.72ns)   --->   "%add_ln813_1990 = add i11 %sext_ln813_1382, i11 %sext_ln813_1379"   --->   Operation 5291 'add' 'add_ln813_1990' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5292 [1/1] (0.70ns)   --->   "%add_ln813_1992 = add i8 %sext_ln17_499, i8 %sext_ln17_535"   --->   Operation 5292 'add' 'add_ln813_1992' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5293 [1/1] (0.00ns)   --->   "%sext_ln813_1384 = sext i8 %add_ln813_1992"   --->   Operation 5293 'sext' 'sext_ln813_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5294 [1/1] (0.70ns)   --->   "%add_ln813_1993 = add i9 %sext_ln813_1384, i9 %sext_ln17_479"   --->   Operation 5294 'add' 'add_ln813_1993' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5295 [1/1] (0.00ns)   --->   "%sext_ln813_1385 = sext i9 %add_ln813_1993"   --->   Operation 5295 'sext' 'sext_ln813_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5296 [1/1] (0.70ns)   --->   "%add_ln813_1994 = add i8 %sext_ln17_637, i8 %sext_ln17_759"   --->   Operation 5296 'add' 'add_ln813_1994' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5297 [1/1] (0.00ns)   --->   "%sext_ln813_1386 = sext i8 %add_ln813_1994"   --->   Operation 5297 'sext' 'sext_ln813_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5298 [1/1] (0.70ns)   --->   "%add_ln813_1995 = add i9 %sext_ln813_1386, i9 %sext_ln17_569"   --->   Operation 5298 'add' 'add_ln813_1995' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5299 [1/1] (0.00ns)   --->   "%sext_ln813_1387 = sext i9 %add_ln813_1995"   --->   Operation 5299 'sext' 'sext_ln813_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5300 [1/1] (0.71ns)   --->   "%add_ln813_1996 = add i10 %sext_ln813_1387, i10 %sext_ln813_1385"   --->   Operation 5300 'add' 'add_ln813_1996' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5301 [1/1] (0.00ns)   --->   "%sext_ln813_1388 = sext i10 %add_ln813_1996"   --->   Operation 5301 'sext' 'sext_ln813_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5302 [1/1] (0.70ns)   --->   "%add_ln813_1997 = add i8 %sext_ln17_815, i8 %sext_ln17_903"   --->   Operation 5302 'add' 'add_ln813_1997' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5303 [1/1] (0.00ns)   --->   "%sext_ln813_1389 = sext i8 %add_ln813_1997"   --->   Operation 5303 'sext' 'sext_ln813_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5304 [1/1] (0.70ns)   --->   "%add_ln813_1998 = add i9 %sext_ln813_1389, i9 %sext_ln17_809"   --->   Operation 5304 'add' 'add_ln813_1998' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5305 [1/1] (0.00ns)   --->   "%sext_ln813_1390 = sext i9 %add_ln813_1998"   --->   Operation 5305 'sext' 'sext_ln813_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5306 [1/1] (0.70ns)   --->   "%add_ln813_1999 = add i7 %sext_ln17_348, i7 %sext_ln17_396"   --->   Operation 5306 'add' 'add_ln813_1999' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5307 [1/1] (0.00ns)   --->   "%sext_ln813_1391 = sext i7 %add_ln813_1999"   --->   Operation 5307 'sext' 'sext_ln813_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5308 [1/1] (0.70ns)   --->   "%add_ln813_2000 = add i9 %sext_ln813_1391, i9 %sext_ln813_1130"   --->   Operation 5308 'add' 'add_ln813_2000' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5309 [1/1] (0.00ns)   --->   "%sext_ln813_1392 = sext i9 %add_ln813_2000"   --->   Operation 5309 'sext' 'sext_ln813_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5310 [1/1] (0.71ns)   --->   "%add_ln813_2001 = add i10 %sext_ln813_1392, i10 %sext_ln813_1390"   --->   Operation 5310 'add' 'add_ln813_2001' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5311 [1/1] (0.00ns)   --->   "%sext_ln813_1393 = sext i10 %add_ln813_2001"   --->   Operation 5311 'sext' 'sext_ln813_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5312 [1/1] (0.72ns)   --->   "%add_ln813_2002 = add i11 %sext_ln813_1393, i11 %sext_ln813_1388"   --->   Operation 5312 'add' 'add_ln813_2002' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5313 [1/1] (0.70ns)   --->   "%add_ln813_2005 = add i8 %sext_ln17_322, i8 %sext_ln17_352"   --->   Operation 5313 'add' 'add_ln813_2005' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5314 [1/1] (0.00ns)   --->   "%sext_ln813_1396 = sext i8 %add_ln813_2005"   --->   Operation 5314 'sext' 'sext_ln813_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5315 [1/1] (0.70ns)   --->   "%add_ln813_2006 = add i9 %sext_ln813_1396, i9 %sext_ln813_641"   --->   Operation 5315 'add' 'add_ln813_2006' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5316 [1/1] (0.00ns)   --->   "%sext_ln813_1397 = sext i9 %add_ln813_2006"   --->   Operation 5316 'sext' 'sext_ln813_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5317 [1/1] (0.70ns)   --->   "%add_ln813_2007 = add i8 %sext_ln17_364, i8 %sext_ln17_399"   --->   Operation 5317 'add' 'add_ln813_2007' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5318 [1/1] (0.00ns)   --->   "%sext_ln813_1398 = sext i8 %add_ln813_2007"   --->   Operation 5318 'sext' 'sext_ln813_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5319 [1/1] (0.70ns)   --->   "%add_ln813_2008 = add i9 %sext_ln813_624, i9 %sext_ln813_1398"   --->   Operation 5319 'add' 'add_ln813_2008' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5320 [1/1] (0.00ns)   --->   "%sext_ln813_1399 = sext i9 %add_ln813_2008"   --->   Operation 5320 'sext' 'sext_ln813_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5321 [1/1] (0.71ns)   --->   "%add_ln813_2009 = add i10 %sext_ln813_1399, i10 %sext_ln813_1397"   --->   Operation 5321 'add' 'add_ln813_2009' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5322 [1/1] (0.70ns)   --->   "%add_ln813_2010 = add i8 %sext_ln17_478, i8 %sext_ln17_535"   --->   Operation 5322 'add' 'add_ln813_2010' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5323 [1/1] (0.00ns)   --->   "%sext_ln813_1401 = sext i8 %add_ln813_2010"   --->   Operation 5323 'sext' 'sext_ln813_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5324 [1/1] (0.70ns)   --->   "%add_ln813_2011 = add i9 %sext_ln813_1401, i9 %sext_ln813_809"   --->   Operation 5324 'add' 'add_ln813_2011' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5325 [1/1] (0.00ns)   --->   "%sext_ln813_1402 = sext i9 %add_ln813_2011"   --->   Operation 5325 'sext' 'sext_ln813_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5326 [1/1] (0.00ns)   --->   "%sext_ln813_1403 = sext i8 %add_ln813_707"   --->   Operation 5326 'sext' 'sext_ln813_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5327 [1/1] (0.00ns)   --->   "%sext_ln813_1404 = sext i8 %add_ln813_1159"   --->   Operation 5327 'sext' 'sext_ln813_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5328 [1/1] (0.70ns)   --->   "%add_ln813_2012 = add i9 %sext_ln813_1404, i9 %sext_ln17_569"   --->   Operation 5328 'add' 'add_ln813_2012' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5329 [1/1] (0.00ns)   --->   "%sext_ln813_1405 = sext i9 %add_ln813_2012"   --->   Operation 5329 'sext' 'sext_ln813_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5330 [1/1] (0.71ns)   --->   "%add_ln813_2013 = add i10 %sext_ln813_1405, i10 %sext_ln813_1403"   --->   Operation 5330 'add' 'add_ln813_2013' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5331 [1/1] (0.00ns)   --->   "%sext_ln813_1406 = sext i10 %add_ln813_2013"   --->   Operation 5331 'sext' 'sext_ln813_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5332 [1/1] (0.72ns)   --->   "%add_ln813_2014 = add i11 %sext_ln813_1406, i11 %sext_ln813_1402"   --->   Operation 5332 'add' 'add_ln813_2014' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5333 [1/1] (0.70ns)   --->   "%add_ln813_2016 = add i8 %sext_ln17_667, i8 %sext_ln17_680"   --->   Operation 5333 'add' 'add_ln813_2016' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5334 [1/1] (0.00ns)   --->   "%sext_ln813_1409 = sext i8 %add_ln813_2016"   --->   Operation 5334 'sext' 'sext_ln813_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5335 [1/1] (0.70ns)   --->   "%add_ln813_2017 = add i9 %sext_ln813_1409, i9 %sext_ln813_1113"   --->   Operation 5335 'add' 'add_ln813_2017' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln813_1410 = sext i9 %add_ln813_2017"   --->   Operation 5336 'sext' 'sext_ln813_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5337 [1/1] (0.70ns)   --->   "%add_ln813_2018 = add i8 %sext_ln17_688, i8 %sext_ln17_733"   --->   Operation 5337 'add' 'add_ln813_2018' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5338 [1/1] (0.00ns)   --->   "%sext_ln813_1411 = sext i8 %add_ln813_2018"   --->   Operation 5338 'sext' 'sext_ln813_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5339 [1/1] (0.70ns)   --->   "%add_ln813_2019 = add i8 %sext_ln17_759, i8 %sext_ln17_810"   --->   Operation 5339 'add' 'add_ln813_2019' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5340 [1/1] (0.00ns)   --->   "%sext_ln813_1412 = sext i8 %add_ln813_2019"   --->   Operation 5340 'sext' 'sext_ln813_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5341 [1/1] (0.70ns)   --->   "%add_ln813_2020 = add i9 %sext_ln813_1412, i9 %sext_ln17_744"   --->   Operation 5341 'add' 'add_ln813_2020' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5342 [1/1] (0.00ns)   --->   "%sext_ln813_1413 = sext i9 %add_ln813_2020"   --->   Operation 5342 'sext' 'sext_ln813_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5343 [1/1] (0.71ns)   --->   "%add_ln813_2021 = add i10 %sext_ln813_1413, i10 %sext_ln813_1411"   --->   Operation 5343 'add' 'add_ln813_2021' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5344 [1/1] (0.00ns)   --->   "%sext_ln813_1414 = sext i10 %add_ln813_2021"   --->   Operation 5344 'sext' 'sext_ln813_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5345 [1/1] (0.72ns)   --->   "%add_ln813_2022 = add i11 %sext_ln813_1414, i11 %sext_ln813_1410"   --->   Operation 5345 'add' 'add_ln813_2022' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5346 [1/1] (0.70ns)   --->   "%add_ln813_2023 = add i8 %sext_ln17_815, i8 %sext_ln17_866"   --->   Operation 5346 'add' 'add_ln813_2023' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5347 [1/1] (0.00ns)   --->   "%sext_ln813_1416 = sext i8 %add_ln813_2023"   --->   Operation 5347 'sext' 'sext_ln813_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5348 [1/1] (0.70ns)   --->   "%add_ln813_2024 = add i9 %sext_ln813_482, i9 %sext_ln813_1416"   --->   Operation 5348 'add' 'add_ln813_2024' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5349 [1/1] (0.00ns)   --->   "%sext_ln813_1417 = sext i9 %add_ln813_2024"   --->   Operation 5349 'sext' 'sext_ln813_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5350 [1/1] (0.70ns)   --->   "%add_ln813_2025 = add i8 %sext_ln17_912, i8 %sext_ln17_934"   --->   Operation 5350 'add' 'add_ln813_2025' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5351 [1/1] (0.00ns)   --->   "%sext_ln813_1418 = sext i8 %add_ln813_2025"   --->   Operation 5351 'sext' 'sext_ln813_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5352 [1/1] (0.70ns)   --->   "%add_ln813_2026 = add i8 %sext_ln17_984, i8 229"   --->   Operation 5352 'add' 'add_ln813_2026' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5353 [1/1] (0.00ns)   --->   "%sext_ln813_1419 = sext i8 %add_ln813_2026"   --->   Operation 5353 'sext' 'sext_ln813_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5354 [1/1] (0.70ns)   --->   "%add_ln813_2027 = add i9 %sext_ln813_1419, i9 %sext_ln17_954"   --->   Operation 5354 'add' 'add_ln813_2027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5355 [1/1] (0.00ns)   --->   "%sext_ln813_1420 = sext i9 %add_ln813_2027"   --->   Operation 5355 'sext' 'sext_ln813_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5356 [1/1] (0.71ns)   --->   "%add_ln813_2028 = add i10 %sext_ln813_1420, i10 %sext_ln813_1418"   --->   Operation 5356 'add' 'add_ln813_2028' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5357 [1/1] (0.00ns)   --->   "%sext_ln813_1421 = sext i10 %add_ln813_2028"   --->   Operation 5357 'sext' 'sext_ln813_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5358 [1/1] (0.72ns)   --->   "%add_ln813_2029 = add i11 %sext_ln813_1421, i11 %sext_ln813_1417"   --->   Operation 5358 'add' 'add_ln813_2029' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2032 = add i16 %mult_V_1280, i16 %mult_V_1298"   --->   Operation 5359 'add' 'add_ln813_2032' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5360 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2033 = add i16 %add_ln813_2032, i16 %mult_V_634"   --->   Operation 5360 'add' 'add_ln813_2033' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2034 = add i16 %sext_ln818_202, i16 %sext_ln818_77"   --->   Operation 5361 'add' 'add_ln813_2034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5362 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2035 = add i16 %add_ln813_2034, i16 %sext_ln818_63"   --->   Operation 5362 'add' 'add_ln813_2035' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5363 [1/1] (0.76ns)   --->   "%add_ln813_2037 = add i15 %sext_ln17_633, i15 %sext_ln17_655"   --->   Operation 5363 'add' 'add_ln813_2037' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5364 [1/1] (0.00ns)   --->   "%sext_ln813_1425 = sext i15 %add_ln813_2037"   --->   Operation 5364 'sext' 'sext_ln813_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2038 = add i16 %sext_ln813_1425, i16 %sext_ln818_118"   --->   Operation 5365 'add' 'add_ln813_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5366 [1/1] (0.75ns)   --->   "%add_ln813_2039 = add i14 %sext_ln17_453, i14 %sext_ln17_477"   --->   Operation 5366 'add' 'add_ln813_2039' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5367 [1/1] (0.00ns)   --->   "%sext_ln813_1426 = sext i14 %add_ln813_2039"   --->   Operation 5367 'sext' 'sext_ln813_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5368 [1/1] (0.76ns)   --->   "%add_ln813_2040 = add i15 %sext_ln813_1426, i15 %sext_ln17_714"   --->   Operation 5368 'add' 'add_ln813_2040' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5369 [1/1] (0.00ns)   --->   "%sext_ln813_1427 = sext i15 %add_ln813_2040"   --->   Operation 5369 'sext' 'sext_ln813_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5370 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2041 = add i16 %sext_ln813_1427, i16 %add_ln813_2038"   --->   Operation 5370 'add' 'add_ln813_2041' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5371 [1/1] (0.73ns)   --->   "%add_ln813_2043 = add i12 %sext_ln17_837, i12 %sext_ln17_337"   --->   Operation 5371 'add' 'add_ln813_2043' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5372 [1/1] (0.00ns)   --->   "%sext_ln813_1428 = sext i12 %add_ln813_2043"   --->   Operation 5372 'sext' 'sext_ln813_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2044 = add i13 %sext_ln813_1428, i13 %sext_ln17_755"   --->   Operation 5373 'add' 'add_ln813_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5374 [1/1] (0.72ns)   --->   "%add_ln813_2045 = add i11 %sext_ln17_783, i11 %sext_ln17_933"   --->   Operation 5374 'add' 'add_ln813_2045' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln813_1429 = sext i11 %add_ln813_2045"   --->   Operation 5375 'sext' 'sext_ln813_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5376 [1/1] (0.73ns)   --->   "%add_ln813_2046 = add i12 %sext_ln813_1429, i12 %sext_ln17_592"   --->   Operation 5376 'add' 'add_ln813_2046' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5377 [1/1] (0.00ns)   --->   "%sext_ln813_1430 = sext i12 %add_ln813_2046"   --->   Operation 5377 'sext' 'sext_ln813_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5378 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2047 = add i13 %sext_ln813_1430, i13 %add_ln813_2044"   --->   Operation 5378 'add' 'add_ln813_2047' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5379 [1/1] (0.71ns)   --->   "%add_ln813_2048 = add i10 %sext_ln17_504, i10 %sext_ln17_557"   --->   Operation 5379 'add' 'add_ln813_2048' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5380 [1/1] (0.00ns)   --->   "%sext_ln813_1432 = sext i10 %add_ln813_2048"   --->   Operation 5380 'sext' 'sext_ln813_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5381 [1/1] (0.72ns)   --->   "%add_ln813_2049 = add i11 %sext_ln813_1432, i11 %sext_ln17_397"   --->   Operation 5381 'add' 'add_ln813_2049' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5382 [1/1] (0.00ns)   --->   "%sext_ln813_1433 = sext i11 %add_ln813_2049"   --->   Operation 5382 'sext' 'sext_ln813_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5383 [1/1] (0.71ns)   --->   "%add_ln813_2050 = add i10 %sext_ln17_581, i10 %sext_ln17_686"   --->   Operation 5383 'add' 'add_ln813_2050' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5384 [1/1] (0.00ns)   --->   "%sext_ln813_1434 = sext i10 %add_ln813_2050"   --->   Operation 5384 'sext' 'sext_ln813_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5385 [1/1] (0.71ns)   --->   "%add_ln813_2051 = add i10 %sext_ln17_698, i10 %sext_ln17_740"   --->   Operation 5385 'add' 'add_ln813_2051' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5386 [1/1] (0.00ns)   --->   "%sext_ln813_1435 = sext i10 %add_ln813_2051"   --->   Operation 5386 'sext' 'sext_ln813_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5387 [1/1] (0.72ns)   --->   "%add_ln813_2052 = add i11 %sext_ln813_1435, i11 %sext_ln813_1434"   --->   Operation 5387 'add' 'add_ln813_2052' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5388 [1/1] (0.00ns)   --->   "%sext_ln813_1436 = sext i11 %add_ln813_2052"   --->   Operation 5388 'sext' 'sext_ln813_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5389 [1/1] (0.73ns)   --->   "%add_ln813_2053 = add i12 %sext_ln813_1436, i12 %sext_ln813_1433"   --->   Operation 5389 'add' 'add_ln813_2053' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5390 [1/1] (0.71ns)   --->   "%add_ln813_2056 = add i10 %sext_ln17_822, i10 165"   --->   Operation 5390 'add' 'add_ln813_2056' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5391 [1/1] (0.00ns)   --->   "%sext_ln813_1439 = sext i10 %add_ln813_2056"   --->   Operation 5391 'sext' 'sext_ln813_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5392 [1/1] (0.72ns)   --->   "%add_ln813_2057 = add i11 %sext_ln813_1439, i11 %sext_ln17_808"   --->   Operation 5392 'add' 'add_ln813_2057' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5393 [1/1] (0.70ns)   --->   "%add_ln813_2058 = add i9 %sext_ln17_350, i9 %sext_ln17_369"   --->   Operation 5393 'add' 'add_ln813_2058' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5394 [1/1] (0.00ns)   --->   "%sext_ln813_1441 = sext i9 %add_ln813_2058"   --->   Operation 5394 'sext' 'sext_ln813_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5395 [1/1] (0.71ns)   --->   "%add_ln813_2059 = add i10 %sext_ln813_1441, i10 %sext_ln17_306"   --->   Operation 5395 'add' 'add_ln813_2059' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5396 [1/1] (0.70ns)   --->   "%add_ln813_2061 = add i9 %sext_ln17_424, i9 %sext_ln17_528"   --->   Operation 5396 'add' 'add_ln813_2061' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln813_1443 = sext i9 %add_ln813_2061"   --->   Operation 5397 'sext' 'sext_ln813_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5398 [1/1] (0.71ns)   --->   "%add_ln813_2062 = add i10 %sext_ln813_1443, i10 %sext_ln17_416"   --->   Operation 5398 'add' 'add_ln813_2062' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln813_1444 = sext i10 %add_ln813_2062"   --->   Operation 5399 'sext' 'sext_ln813_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5400 [1/1] (0.70ns)   --->   "%add_ln813_2063 = add i9 %sext_ln17_673, i9 %sext_ln17_874"   --->   Operation 5400 'add' 'add_ln813_2063' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5401 [1/1] (0.00ns)   --->   "%sext_ln813_1445 = sext i9 %add_ln813_2063"   --->   Operation 5401 'sext' 'sext_ln813_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5402 [1/1] (0.70ns)   --->   "%add_ln813_2064 = add i8 %sext_ln17_315, i8 %sext_ln17_439"   --->   Operation 5402 'add' 'add_ln813_2064' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5403 [1/1] (0.00ns)   --->   "%sext_ln813_1446 = sext i8 %add_ln813_2064"   --->   Operation 5403 'sext' 'sext_ln813_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5404 [1/1] (0.71ns)   --->   "%add_ln813_2065 = add i10 %sext_ln813_1446, i10 %sext_ln813_1445"   --->   Operation 5404 'add' 'add_ln813_2065' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5405 [1/1] (0.00ns)   --->   "%sext_ln813_1447 = sext i10 %add_ln813_2065"   --->   Operation 5405 'sext' 'sext_ln813_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5406 [1/1] (0.72ns)   --->   "%add_ln813_2066 = add i11 %sext_ln813_1447, i11 %sext_ln813_1444"   --->   Operation 5406 'add' 'add_ln813_2066' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5407 [1/1] (0.70ns)   --->   "%add_ln813_2068 = add i8 %sext_ln17_531, i8 %sext_ln17_641"   --->   Operation 5407 'add' 'add_ln813_2068' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5408 [1/1] (0.00ns)   --->   "%sext_ln813_1450 = sext i8 %add_ln813_2068"   --->   Operation 5408 'sext' 'sext_ln813_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5409 [1/1] (0.70ns)   --->   "%add_ln813_2069 = add i9 %sext_ln813_1450, i9 %sext_ln17_498"   --->   Operation 5409 'add' 'add_ln813_2069' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5410 [1/1] (0.00ns)   --->   "%sext_ln813_1451 = sext i9 %add_ln813_2069"   --->   Operation 5410 'sext' 'sext_ln813_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5411 [1/1] (0.70ns)   --->   "%add_ln813_2070 = add i8 %sext_ln17_721, i8 %sext_ln17_766"   --->   Operation 5411 'add' 'add_ln813_2070' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5412 [1/1] (0.00ns)   --->   "%sext_ln813_1452 = sext i8 %add_ln813_2070"   --->   Operation 5412 'sext' 'sext_ln813_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5413 [1/1] (0.70ns)   --->   "%add_ln813_2071 = add i9 %sext_ln813_1452, i9 %sext_ln17_715"   --->   Operation 5413 'add' 'add_ln813_2071' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5414 [1/1] (0.00ns)   --->   "%sext_ln813_1453 = sext i9 %add_ln813_2071"   --->   Operation 5414 'sext' 'sext_ln813_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5415 [1/1] (0.71ns)   --->   "%add_ln813_2072 = add i10 %sext_ln813_1453, i10 %sext_ln813_1451"   --->   Operation 5415 'add' 'add_ln813_2072' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5416 [1/1] (0.00ns)   --->   "%sext_ln813_1454 = sext i10 %add_ln813_2072"   --->   Operation 5416 'sext' 'sext_ln813_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5417 [1/1] (0.70ns)   --->   "%add_ln813_2073 = add i8 %sext_ln17_840, i8 %sext_ln17_901"   --->   Operation 5417 'add' 'add_ln813_2073' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5418 [1/1] (0.00ns)   --->   "%sext_ln813_1455 = sext i8 %add_ln813_2073"   --->   Operation 5418 'sext' 'sext_ln813_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5419 [1/1] (0.70ns)   --->   "%add_ln813_2074 = add i9 %sext_ln813_1455, i9 %sext_ln17_786"   --->   Operation 5419 'add' 'add_ln813_2074' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5420 [1/1] (0.00ns)   --->   "%sext_ln813_1456 = sext i9 %add_ln813_2074"   --->   Operation 5420 'sext' 'sext_ln813_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5421 [1/1] (0.70ns)   --->   "%add_ln813_2075 = add i8 %sext_ln17_903, i8 %sext_ln17_961"   --->   Operation 5421 'add' 'add_ln813_2075' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5422 [1/1] (0.00ns)   --->   "%sext_ln813_1457 = sext i8 %add_ln813_2075"   --->   Operation 5422 'sext' 'sext_ln813_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5423 [1/1] (0.70ns)   --->   "%add_ln813_2076 = add i7 %sext_ln17_663, i7 %sext_ln17_876"   --->   Operation 5423 'add' 'add_ln813_2076' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5424 [1/1] (0.00ns)   --->   "%sext_ln813_1458 = sext i7 %add_ln813_2076"   --->   Operation 5424 'sext' 'sext_ln813_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5425 [1/1] (0.70ns)   --->   "%add_ln813_2077 = add i9 %sext_ln813_1458, i9 %sext_ln813_1457"   --->   Operation 5425 'add' 'add_ln813_2077' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5426 [1/1] (0.00ns)   --->   "%sext_ln813_1459 = sext i9 %add_ln813_2077"   --->   Operation 5426 'sext' 'sext_ln813_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5427 [1/1] (0.71ns)   --->   "%add_ln813_2078 = add i10 %sext_ln813_1459, i10 %sext_ln813_1456"   --->   Operation 5427 'add' 'add_ln813_2078' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5428 [1/1] (0.00ns)   --->   "%sext_ln813_1460 = sext i10 %add_ln813_2078"   --->   Operation 5428 'sext' 'sext_ln813_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5429 [1/1] (0.72ns)   --->   "%add_ln813_2079 = add i11 %sext_ln813_1460, i11 %sext_ln813_1454"   --->   Operation 5429 'add' 'add_ln813_2079' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2082 = add i8 %sext_ln17_2, i8 %sext_ln17"   --->   Operation 5430 'add' 'add_ln813_2082' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5431 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_2083 = add i8 %add_ln813_2082, i8 116"   --->   Operation 5431 'add' 'add_ln813_2083' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5432 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i8 %add_ln813_2083"   --->   Operation 5432 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2084 = add i16 %mult_V_652, i16 %mult_V_815"   --->   Operation 5433 'add' 'add_ln813_2084' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5434 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2085 = add i16 %add_ln813_2084, i16 %mult_V_496"   --->   Operation 5434 'add' 'add_ln813_2085' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2086 = add i16 %mult_V_1045, i16 %mult_V_1102"   --->   Operation 5435 'add' 'add_ln813_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5436 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2087 = add i16 %add_ln813_2086, i16 %mult_V_904"   --->   Operation 5436 'add' 'add_ln813_2087' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5437 [1/1] (0.78ns)   --->   "%add_ln813_2089 = add i16 %mult_V_1165, i16 %mult_V_1188"   --->   Operation 5437 'add' 'add_ln813_2089' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2091 = add i16 %sext_ln818_94, i16 %sext_ln818_114"   --->   Operation 5438 'add' 'add_ln813_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5439 [1/1] (0.77ns)   --->   "%add_ln813_2092 = add i16 %sext_ln818_141, i16 %sext_ln818_153"   --->   Operation 5439 'add' 'add_ln813_2092' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5440 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2093 = add i16 %add_ln813_2092, i16 %add_ln813_2091"   --->   Operation 5440 'add' 'add_ln813_2093' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2096 = add i16 %sext_ln818_178, i16 %sext_ln818_196"   --->   Operation 5441 'add' 'add_ln813_2096' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5442 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2097 = add i16 %add_ln813_2096, i16 %sext_ln818_171"   --->   Operation 5442 'add' 'add_ln813_2097' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2098 = add i16 %sext_ln818_209, i16 %sext_ln818_72"   --->   Operation 5443 'add' 'add_ln813_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5444 [1/1] (0.76ns)   --->   "%add_ln813_2099 = add i15 %sext_ln17_349, i15 %sext_ln17_420"   --->   Operation 5444 'add' 'add_ln813_2099' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5445 [1/1] (0.00ns)   --->   "%sext_ln813_1463 = sext i15 %add_ln813_2099"   --->   Operation 5445 'sext' 'sext_ln813_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5446 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2100 = add i16 %sext_ln813_1463, i16 %add_ln813_2098"   --->   Operation 5446 'add' 'add_ln813_2100' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5447 [1/1] (0.76ns)   --->   "%add_ln813_2102 = add i15 %sext_ln17_687, i15 %sext_ln17_699"   --->   Operation 5447 'add' 'add_ln813_2102' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5448 [1/1] (0.76ns)   --->   "%add_ln813_2104 = add i15 %sext_ln17_728, i15 %sext_ln17_823"   --->   Operation 5448 'add' 'add_ln813_2104' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5449 [1/1] (0.00ns)   --->   "%sext_ln813_1465 = sext i15 %add_ln813_2104"   --->   Operation 5449 'sext' 'sext_ln813_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5450 [1/1] (0.76ns)   --->   "%add_ln813_2105 = add i15 %sext_ln17_861, i15 %sext_ln17_524"   --->   Operation 5450 'add' 'add_ln813_2105' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln813_1466 = sext i15 %add_ln813_2105"   --->   Operation 5451 'sext' 'sext_ln813_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5452 [1/1] (0.77ns)   --->   "%add_ln813_2106 = add i16 %sext_ln813_1466, i16 %sext_ln813_1465"   --->   Operation 5452 'add' 'add_ln813_2106' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5453 [1/1] (0.74ns)   --->   "%add_ln813_2110 = add i13 %sext_ln17_982, i13 %sext_ln17_948"   --->   Operation 5453 'add' 'add_ln813_2110' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5454 [1/1] (0.00ns)   --->   "%sext_ln813_1467 = sext i13 %add_ln813_2110"   --->   Operation 5454 'sext' 'sext_ln813_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5455 [1/1] (0.75ns)   --->   "%add_ln813_2111 = add i14 %sext_ln813_1467, i14 %sext_ln17_993"   --->   Operation 5455 'add' 'add_ln813_2111' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5456 [1/1] (0.72ns)   --->   "%add_ln813_2112 = add i11 %sext_ln17_435, i11 %sext_ln17_568"   --->   Operation 5456 'add' 'add_ln813_2112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5457 [1/1] (0.00ns)   --->   "%sext_ln813_1469 = sext i11 %add_ln813_2112"   --->   Operation 5457 'sext' 'sext_ln813_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5458 [1/1] (0.72ns)   --->   "%add_ln813_2113 = add i11 %sext_ln17_644, i11 %sext_ln17_922"   --->   Operation 5458 'add' 'add_ln813_2113' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5459 [1/1] (0.00ns)   --->   "%sext_ln813_1470 = sext i11 %add_ln813_2113"   --->   Operation 5459 'sext' 'sext_ln813_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5460 [1/1] (0.73ns)   --->   "%add_ln813_2114 = add i12 %sext_ln813_1470, i12 %sext_ln813_1469"   --->   Operation 5460 'add' 'add_ln813_2114' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5461 [1/1] (0.71ns)   --->   "%add_ln813_2116 = add i10 %sext_ln17_480, i10 %sext_ln17_593"   --->   Operation 5461 'add' 'add_ln813_2116' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln813_1472 = sext i10 %add_ln813_2116"   --->   Operation 5462 'sext' 'sext_ln813_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5463 [1/1] (0.72ns)   --->   "%add_ln813_2117 = add i11 %sext_ln813_1472, i11 %sext_ln17_362"   --->   Operation 5463 'add' 'add_ln813_2117' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5464 [1/1] (0.71ns)   --->   "%add_ln813_2118 = add i10 %sext_ln17_608, i10 %sext_ln17_656"   --->   Operation 5464 'add' 'add_ln813_2118' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5465 [1/1] (0.00ns)   --->   "%sext_ln813_1474 = sext i10 %add_ln813_2118"   --->   Operation 5465 'sext' 'sext_ln813_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5466 [1/1] (0.71ns)   --->   "%add_ln813_2119 = add i10 %sext_ln17_741, i10 %sext_ln17_951"   --->   Operation 5466 'add' 'add_ln813_2119' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5467 [1/1] (0.00ns)   --->   "%sext_ln813_1475 = sext i10 %add_ln813_2119"   --->   Operation 5467 'sext' 'sext_ln813_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5468 [1/1] (0.72ns)   --->   "%add_ln813_2120 = add i11 %sext_ln813_1475, i11 %sext_ln813_1474"   --->   Operation 5468 'add' 'add_ln813_2120' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5469 [1/1] (0.00ns)   --->   "%sext_ln813_1478 = sext i8 %add_ln813_1722"   --->   Operation 5469 'sext' 'sext_ln813_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5470 [1/1] (0.70ns)   --->   "%add_ln813_2123 = add i10 %sext_ln813_1478, i10 %zext_ln813_21"   --->   Operation 5470 'add' 'add_ln813_2123' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5471 [1/1] (0.70ns)   --->   "%add_ln813_2124 = add i8 %sext_ln17_442, i8 %sext_ln17_531"   --->   Operation 5471 'add' 'add_ln813_2124' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5472 [1/1] (0.00ns)   --->   "%sext_ln813_1480 = sext i8 %add_ln813_2124"   --->   Operation 5472 'sext' 'sext_ln813_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5473 [1/1] (0.70ns)   --->   "%add_ln813_2125 = add i9 %sext_ln813_1316, i9 %sext_ln813_1480"   --->   Operation 5473 'add' 'add_ln813_2125' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5474 [1/1] (0.70ns)   --->   "%add_ln813_2127 = add i9 %sext_ln813_478, i9 %sext_ln17_758"   --->   Operation 5474 'add' 'add_ln813_2127' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5475 [1/1] (0.00ns)   --->   "%sext_ln813_1482 = sext i9 %add_ln813_2127"   --->   Operation 5475 'sext' 'sext_ln813_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5476 [1/1] (0.70ns)   --->   "%add_ln813_2128 = add i8 %sext_ln17_903, i8 %sext_ln17_395"   --->   Operation 5476 'add' 'add_ln813_2128' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5477 [1/1] (0.00ns)   --->   "%sext_ln813_1483 = sext i8 %add_ln813_2128"   --->   Operation 5477 'sext' 'sext_ln813_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5478 [1/1] (0.70ns)   --->   "%add_ln813_2129 = add i7 %sext_ln17_463, i7 %sext_ln17_539"   --->   Operation 5478 'add' 'add_ln813_2129' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5479 [1/1] (0.00ns)   --->   "%sext_ln813_1484 = sext i7 %add_ln813_2129"   --->   Operation 5479 'sext' 'sext_ln813_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5480 [1/1] (0.70ns)   --->   "%add_ln813_2130 = add i9 %sext_ln813_1484, i9 %sext_ln813_1483"   --->   Operation 5480 'add' 'add_ln813_2130' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5481 [1/1] (0.00ns)   --->   "%sext_ln813_1485 = sext i9 %add_ln813_2130"   --->   Operation 5481 'sext' 'sext_ln813_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5482 [1/1] (0.71ns)   --->   "%add_ln813_2131 = add i10 %sext_ln813_1485, i10 %sext_ln813_1482"   --->   Operation 5482 'add' 'add_ln813_2131' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 5483 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5483 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5484 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2048, void @empty_7, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5484 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5485 [1/1] (0.00ns)   --->   "%sext_ln818_70 = sext i15 %mult_V_460"   --->   Operation 5485 'sext' 'sext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5486 [1/1] (0.00ns)   --->   "%sext_ln818_75 = sext i15 %mult_V_477"   --->   Operation 5486 'sext' 'sext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5487 [1/1] (0.00ns)   --->   "%sext_ln818_82 = sext i14 %mult_V_510"   --->   Operation 5487 'sext' 'sext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5488 [1/1] (0.00ns)   --->   "%sext_ln818_103 = sext i15 %mult_V_591"   --->   Operation 5488 'sext' 'sext_ln818_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5489 [1/1] (0.00ns)   --->   "%sext_ln818_107 = sext i14 %mult_V_631"   --->   Operation 5489 'sext' 'sext_ln818_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5490 [1/1] (0.00ns)   --->   "%sext_ln818_108 = sext i14 %mult_V_643"   --->   Operation 5490 'sext' 'sext_ln818_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5491 [1/1] (0.00ns)   --->   "%sext_ln818_111 = sext i15 %mult_V_682"   --->   Operation 5491 'sext' 'sext_ln818_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5492 [1/1] (0.00ns)   --->   "%sext_ln818_125 = sext i14 %mult_V_767"   --->   Operation 5492 'sext' 'sext_ln818_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln818_126 = sext i15 %mult_V_769"   --->   Operation 5493 'sext' 'sext_ln818_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5494 [1/1] (0.00ns)   --->   "%sext_ln818_143 = sext i14 %mult_V_840"   --->   Operation 5494 'sext' 'sext_ln818_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5495 [1/1] (0.00ns)   --->   "%sext_ln818_148 = sext i15 %mult_V_871"   --->   Operation 5495 'sext' 'sext_ln818_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5496 [1/1] (0.00ns)   --->   "%sext_ln818_150 = sext i14 %mult_V_877"   --->   Operation 5496 'sext' 'sext_ln818_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5497 [1/1] (0.00ns)   --->   "%sext_ln818_161 = sext i15 %mult_V_919"   --->   Operation 5497 'sext' 'sext_ln818_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5498 [1/1] (0.00ns)   --->   "%sext_ln818_168 = sext i15 %mult_V_952"   --->   Operation 5498 'sext' 'sext_ln818_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln818_208 = sext i15 %mult_V_1226"   --->   Operation 5499 'sext' 'sext_ln818_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5500 [1/1] (0.00ns)   --->   "%sext_ln818_210 = sext i15 %mult_V_1245"   --->   Operation 5500 'sext' 'sext_ln818_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5501 [1/1] (0.00ns)   --->   "%sext_ln813_468 = sext i11 %add_ln813_705"   --->   Operation 5501 'sext' 'sext_ln813_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_706 = add i15 %sext_ln813_468, i15 %add_ln813_696"   --->   Operation 5502 'add' 'add_ln813_706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5503 [1/1] (0.00ns)   --->   "%sext_ln813_476 = sext i11 %add_ln813_714"   --->   Operation 5503 'sext' 'sext_ln813_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5504 [1/1] (0.00ns)   --->   "%sext_ln813_485 = sext i11 %add_ln813_723"   --->   Operation 5504 'sext' 'sext_ln813_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5505 [1/1] (0.73ns)   --->   "%add_ln813_724 = add i12 %sext_ln813_485, i12 %sext_ln813_476"   --->   Operation 5505 'add' 'add_ln813_724' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5506 [1/1] (0.00ns)   --->   "%sext_ln813_486 = sext i12 %add_ln813_724"   --->   Operation 5506 'sext' 'sext_ln813_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5507 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_725 = add i15 %sext_ln813_486, i15 %add_ln813_706"   --->   Operation 5507 'add' 'add_ln813_725' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5508 [1/1] (0.00ns)   --->   "%sext_ln813_487 = sext i15 %add_ln813_725"   --->   Operation 5508 'sext' 'sext_ln813_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_730 = add i16 %add_ln813_729, i16 %add_ln813_727"   --->   Operation 5509 'add' 'add_ln813_730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_732 = add i16 %add_ln813_731, i16 %mult_V_1196"   --->   Operation 5510 'add' 'add_ln813_732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5511 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_736 = add i16 %add_ln813_735, i16 %add_ln813_732"   --->   Operation 5511 'add' 'add_ln813_736' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5512 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_737 = add i16 %add_ln813_736, i16 %add_ln813_730"   --->   Operation 5512 'add' 'add_ln813_737' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_743 = add i16 %add_ln813_742, i16 %add_ln813_739"   --->   Operation 5513 'add' 'add_ln813_743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_745 = add i16 %add_ln813_744, i16 %sext_ln818_210"   --->   Operation 5514 'add' 'add_ln813_745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5515 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_749 = add i16 %add_ln813_748, i16 %add_ln813_745"   --->   Operation 5515 'add' 'add_ln813_749' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5516 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_750 = add i16 %add_ln813_749, i16 %add_ln813_743"   --->   Operation 5516 'add' 'add_ln813_750' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_751 = add i16 %add_ln813_750, i16 %add_ln813_737"   --->   Operation 5517 'add' 'add_ln813_751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5518 [1/1] (0.00ns)   --->   "%sext_ln813_491 = sext i15 %add_ln813_753"   --->   Operation 5518 'sext' 'sext_ln813_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5519 [1/1] (0.00ns)   --->   "%sext_ln813_493 = sext i14 %add_ln813_755"   --->   Operation 5519 'sext' 'sext_ln813_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5520 [1/1] (0.77ns)   --->   "%add_ln813_756 = add i16 %sext_ln813_493, i16 %sext_ln813_491"   --->   Operation 5520 'add' 'add_ln813_756' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5521 [1/1] (0.00ns)   --->   "%sext_ln813_498 = sext i13 %add_ln813_762"   --->   Operation 5521 'sext' 'sext_ln813_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_763 = add i16 %sext_ln813_498, i16 %add_ln813_756"   --->   Operation 5522 'add' 'add_ln813_763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5523 [1/1] (0.00ns)   --->   "%sext_ln813_503 = sext i11 %add_ln813_769"   --->   Operation 5523 'sext' 'sext_ln813_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5524 [1/1] (0.00ns)   --->   "%sext_ln813_508 = sext i10 %add_ln813_774"   --->   Operation 5524 'sext' 'sext_ln813_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5525 [1/1] (0.73ns)   --->   "%add_ln813_775 = add i12 %sext_ln813_508, i12 %sext_ln813_503"   --->   Operation 5525 'add' 'add_ln813_775' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5526 [1/1] (0.00ns)   --->   "%sext_ln813_509 = sext i12 %add_ln813_775"   --->   Operation 5526 'sext' 'sext_ln813_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5527 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_776 = add i16 %sext_ln813_509, i16 %add_ln813_763"   --->   Operation 5527 'add' 'add_ln813_776' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5528 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_777 = add i16 %add_ln813_776, i16 %add_ln813_751"   --->   Operation 5528 'add' 'add_ln813_777' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5529 [1/1] (0.00ns)   --->   "%sext_ln813_516 = sext i10 %add_ln813_784"   --->   Operation 5529 'sext' 'sext_ln813_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5530 [1/1] (0.00ns)   --->   "%sext_ln813_524 = sext i11 %add_ln813_792"   --->   Operation 5530 'sext' 'sext_ln813_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5531 [1/1] (0.73ns)   --->   "%add_ln813_793 = add i12 %sext_ln813_524, i12 %sext_ln813_516"   --->   Operation 5531 'add' 'add_ln813_793' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5532 [1/1] (0.00ns)   --->   "%sext_ln813_525 = sext i12 %add_ln813_793"   --->   Operation 5532 'sext' 'sext_ln813_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5533 [1/1] (0.00ns)   --->   "%sext_ln813_532 = sext i11 %add_ln813_800"   --->   Operation 5533 'sext' 'sext_ln813_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5534 [1/1] (0.00ns)   --->   "%sext_ln813_540 = sext i11 %add_ln813_808"   --->   Operation 5534 'sext' 'sext_ln813_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5535 [1/1] (0.73ns)   --->   "%add_ln813_809 = add i12 %sext_ln813_540, i12 %sext_ln813_532"   --->   Operation 5535 'add' 'add_ln813_809' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5536 [1/1] (0.00ns)   --->   "%sext_ln813_541 = sext i12 %add_ln813_809"   --->   Operation 5536 'sext' 'sext_ln813_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5537 [1/1] (0.74ns)   --->   "%add_ln813_810 = add i13 %sext_ln813_541, i13 %sext_ln813_525"   --->   Operation 5537 'add' 'add_ln813_810' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5538 [1/1] (0.00ns)   --->   "%sext_ln813_542 = sext i13 %add_ln813_810"   --->   Operation 5538 'sext' 'sext_ln813_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5539 [1/1] (0.00ns)   --->   "%sext_ln813_556 = sext i11 %add_ln813_824"   --->   Operation 5539 'sext' 'sext_ln813_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5540 [1/1] (0.00ns)   --->   "%sext_ln813_563 = sext i10 %add_ln813_831"   --->   Operation 5540 'sext' 'sext_ln813_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5541 [1/1] (0.00ns)   --->   "%sext_ln813_571 = sext i11 %add_ln813_838"   --->   Operation 5541 'sext' 'sext_ln813_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5542 [1/1] (0.73ns)   --->   "%add_ln813_839 = add i12 %sext_ln813_571, i12 %sext_ln813_563"   --->   Operation 5542 'add' 'add_ln813_839' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5543 [1/1] (0.00ns)   --->   "%sext_ln813_572 = sext i12 %add_ln813_839"   --->   Operation 5543 'sext' 'sext_ln813_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5544 [1/1] (0.74ns)   --->   "%add_ln813_840 = add i13 %sext_ln813_572, i13 %sext_ln813_556"   --->   Operation 5544 'add' 'add_ln813_840' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5545 [1/1] (0.00ns)   --->   "%sext_ln813_573 = sext i13 %add_ln813_840"   --->   Operation 5545 'sext' 'sext_ln813_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_845 = add i16 %add_ln813_844, i16 %add_ln813_842"   --->   Operation 5546 'add' 'add_ln813_845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_847 = add i16 %add_ln813_846, i16 %sext_ln818_75"   --->   Operation 5547 'add' 'add_ln813_847' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5548 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_851 = add i16 %add_ln813_850, i16 %add_ln813_847"   --->   Operation 5548 'add' 'add_ln813_851' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5549 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_852 = add i16 %add_ln813_851, i16 %add_ln813_845"   --->   Operation 5549 'add' 'add_ln813_852' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_857 = add i16 %add_ln813_856, i16 %add_ln813_854"   --->   Operation 5550 'add' 'add_ln813_857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5551 [1/1] (0.00ns)   --->   "%sext_ln813_577 = sext i15 %add_ln813_859"   --->   Operation 5551 'sext' 'sext_ln813_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5552 [1/1] (0.00ns)   --->   "%sext_ln813_580 = sext i15 %add_ln813_862"   --->   Operation 5552 'sext' 'sext_ln813_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5553 [1/1] (0.77ns)   --->   "%add_ln813_863 = add i16 %sext_ln813_580, i16 %sext_ln813_577"   --->   Operation 5553 'add' 'add_ln813_863' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5554 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_864 = add i16 %add_ln813_863, i16 %add_ln813_857"   --->   Operation 5554 'add' 'add_ln813_864' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_865 = add i16 %add_ln813_864, i16 %add_ln813_852"   --->   Operation 5555 'add' 'add_ln813_865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5556 [1/1] (0.00ns)   --->   "%sext_ln813_582 = sext i14 %add_ln813_867"   --->   Operation 5556 'sext' 'sext_ln813_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln813_584 = sext i13 %add_ln813_869"   --->   Operation 5557 'sext' 'sext_ln813_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5558 [1/1] (0.76ns)   --->   "%add_ln813_870 = add i15 %sext_ln813_584, i15 %sext_ln813_582"   --->   Operation 5558 'add' 'add_ln813_870' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5559 [1/1] (0.00ns)   --->   "%sext_ln813_590 = sext i13 %add_ln813_876"   --->   Operation 5559 'sext' 'sext_ln813_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_877 = add i15 %sext_ln813_590, i15 %add_ln813_870"   --->   Operation 5560 'add' 'add_ln813_877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5561 [1/1] (0.00ns)   --->   "%sext_ln813_595 = sext i11 %add_ln813_882"   --->   Operation 5561 'sext' 'sext_ln813_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5562 [1/1] (0.00ns)   --->   "%sext_ln813_601 = sext i10 %add_ln813_888"   --->   Operation 5562 'sext' 'sext_ln813_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5563 [1/1] (0.73ns)   --->   "%add_ln813_889 = add i12 %sext_ln813_601, i12 %sext_ln813_595"   --->   Operation 5563 'add' 'add_ln813_889' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5564 [1/1] (0.00ns)   --->   "%sext_ln813_602 = sext i12 %add_ln813_889"   --->   Operation 5564 'sext' 'sext_ln813_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5565 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_890 = add i15 %sext_ln813_602, i15 %add_ln813_877"   --->   Operation 5565 'add' 'add_ln813_890' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5566 [1/1] (0.00ns)   --->   "%sext_ln813_603 = sext i15 %add_ln813_890"   --->   Operation 5566 'sext' 'sext_ln813_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5567 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_891 = add i16 %sext_ln813_603, i16 %add_ln813_865"   --->   Operation 5567 'add' 'add_ln813_891' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_896 = add i16 %add_ln813_895, i16 %add_ln813_893"   --->   Operation 5568 'add' 'add_ln813_896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5569 [1/1] (0.00ns)   --->   "%sext_ln813_604 = sext i15 %add_ln813_897"   --->   Operation 5569 'sext' 'sext_ln813_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_898 = add i16 %sext_ln813_604, i16 %sext_ln818_82"   --->   Operation 5570 'add' 'add_ln813_898' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5571 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_902 = add i16 %add_ln813_901, i16 %add_ln813_898"   --->   Operation 5571 'add' 'add_ln813_902' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5572 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_903 = add i16 %add_ln813_902, i16 %add_ln813_896"   --->   Operation 5572 'add' 'add_ln813_903' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln813_608 = sext i13 %add_ln813_905"   --->   Operation 5573 'sext' 'sext_ln813_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5574 [1/1] (0.00ns)   --->   "%sext_ln813_610 = sext i12 %add_ln813_907"   --->   Operation 5574 'sext' 'sext_ln813_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_908 = add i14 %sext_ln813_610, i14 %sext_ln813_608"   --->   Operation 5575 'add' 'add_ln813_908' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5576 [1/1] (0.00ns)   --->   "%sext_ln813_612 = sext i11 %add_ln813_910"   --->   Operation 5576 'sext' 'sext_ln813_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln813_615 = sext i11 %add_ln813_913"   --->   Operation 5577 'sext' 'sext_ln813_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5578 [1/1] (0.73ns)   --->   "%add_ln813_914 = add i12 %sext_ln813_615, i12 %sext_ln813_612"   --->   Operation 5578 'add' 'add_ln813_914' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5579 [1/1] (0.00ns)   --->   "%sext_ln813_616 = sext i12 %add_ln813_914"   --->   Operation 5579 'sext' 'sext_ln813_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5580 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_915 = add i14 %sext_ln813_616, i14 %add_ln813_908"   --->   Operation 5580 'add' 'add_ln813_915' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5581 [1/1] (0.00ns)   --->   "%sext_ln813_617 = sext i14 %add_ln813_915"   --->   Operation 5581 'sext' 'sext_ln813_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_916 = add i16 %sext_ln813_617, i16 %add_ln813_903"   --->   Operation 5582 'add' 'add_ln813_916' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5583 [1/1] (0.00ns)   --->   "%sext_ln813_619 = sext i11 %add_ln813_918"   --->   Operation 5583 'sext' 'sext_ln813_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5584 [1/1] (0.00ns)   --->   "%sext_ln813_621 = sext i11 %add_ln813_920"   --->   Operation 5584 'sext' 'sext_ln813_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_921 = add i12 %sext_ln813_621, i12 %sext_ln813_619"   --->   Operation 5585 'add' 'add_ln813_921' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5586 [1/1] (0.00ns)   --->   "%sext_ln813_626 = sext i10 %add_ln813_926"   --->   Operation 5586 'sext' 'sext_ln813_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5587 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_927 = add i12 %sext_ln813_626, i12 %add_ln813_921"   --->   Operation 5587 'add' 'add_ln813_927' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5588 [1/1] (0.00ns)   --->   "%sext_ln813_627 = sext i12 %add_ln813_927"   --->   Operation 5588 'sext' 'sext_ln813_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5589 [1/1] (0.00ns)   --->   "%sext_ln813_639 = sext i11 %add_ln813_939"   --->   Operation 5589 'sext' 'sext_ln813_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5590 [1/1] (0.74ns)   --->   "%add_ln813_940 = add i13 %sext_ln813_639, i13 %sext_ln813_627"   --->   Operation 5590 'add' 'add_ln813_940' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5591 [1/1] (0.00ns)   --->   "%sext_ln813_640 = sext i13 %add_ln813_940"   --->   Operation 5591 'sext' 'sext_ln813_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5592 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_941 = add i16 %sext_ln813_640, i16 %add_ln813_916"   --->   Operation 5592 'add' 'add_ln813_941' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5593 [1/1] (0.00ns)   --->   "%sext_ln813_651 = sext i11 %add_ln813_951"   --->   Operation 5593 'sext' 'sext_ln813_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5594 [1/1] (0.00ns)   --->   "%sext_ln813_664 = sext i11 %add_ln813_964"   --->   Operation 5594 'sext' 'sext_ln813_664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5595 [1/1] (0.73ns)   --->   "%add_ln813_965 = add i12 %sext_ln813_664, i12 %sext_ln813_651"   --->   Operation 5595 'add' 'add_ln813_965' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5596 [1/1] (0.00ns)   --->   "%sext_ln813_665 = sext i12 %add_ln813_965"   --->   Operation 5596 'sext' 'sext_ln813_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5597 [1/1] (0.00ns)   --->   "%sext_ln813_676 = sext i11 %add_ln813_976"   --->   Operation 5597 'sext' 'sext_ln813_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5598 [1/1] (0.00ns)   --->   "%sext_ln813_686 = sext i11 %add_ln813_986"   --->   Operation 5598 'sext' 'sext_ln813_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5599 [1/1] (0.73ns)   --->   "%add_ln813_987 = add i12 %sext_ln813_686, i12 %sext_ln813_676"   --->   Operation 5599 'add' 'add_ln813_987' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5600 [1/1] (0.00ns)   --->   "%sext_ln813_687 = sext i12 %add_ln813_987"   --->   Operation 5600 'sext' 'sext_ln813_687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_994 = add i16 %add_ln813_993, i16 %add_ln813_991"   --->   Operation 5601 'add' 'add_ln813_994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5602 [1/1] (0.00ns)   --->   "%sext_ln813_690 = sext i14 %add_ln813_996"   --->   Operation 5602 'sext' 'sext_ln813_690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5603 [1/1] (0.00ns)   --->   "%sext_ln813_692 = sext i14 %add_ln813_998"   --->   Operation 5603 'sext' 'sext_ln813_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5604 [1/1] (0.76ns)   --->   "%add_ln813_999 = add i15 %sext_ln813_692, i15 %sext_ln813_690"   --->   Operation 5604 'add' 'add_ln813_999' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5605 [1/1] (0.00ns)   --->   "%sext_ln813_693 = sext i15 %add_ln813_999"   --->   Operation 5605 'sext' 'sext_ln813_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5606 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1000 = add i16 %sext_ln813_693, i16 %add_ln813_994"   --->   Operation 5606 'add' 'add_ln813_1000' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5607 [1/1] (0.00ns)   --->   "%sext_ln813_695 = sext i12 %add_ln813_1002"   --->   Operation 5607 'sext' 'sext_ln813_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5608 [1/1] (0.00ns)   --->   "%sext_ln813_697 = sext i11 %add_ln813_1004"   --->   Operation 5608 'sext' 'sext_ln813_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1005 = add i13 %sext_ln813_697, i13 %sext_ln813_695"   --->   Operation 5609 'add' 'add_ln813_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5610 [1/1] (0.00ns)   --->   "%sext_ln813_703 = sext i12 %add_ln813_1011"   --->   Operation 5610 'sext' 'sext_ln813_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5611 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1012 = add i13 %sext_ln813_703, i13 %add_ln813_1005"   --->   Operation 5611 'add' 'add_ln813_1012' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5612 [1/1] (0.00ns)   --->   "%sext_ln813_704 = sext i13 %add_ln813_1012"   --->   Operation 5612 'sext' 'sext_ln813_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1013 = add i16 %sext_ln813_704, i16 %add_ln813_1000"   --->   Operation 5613 'add' 'add_ln813_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5614 [1/1] (0.00ns)   --->   "%sext_ln813_706 = sext i11 %add_ln813_1015"   --->   Operation 5614 'sext' 'sext_ln813_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5615 [1/1] (0.00ns)   --->   "%sext_ln813_708 = sext i10 %add_ln813_1017"   --->   Operation 5615 'sext' 'sext_ln813_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1018 = add i12 %sext_ln813_708, i12 %sext_ln813_706"   --->   Operation 5616 'add' 'add_ln813_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5617 [1/1] (0.00ns)   --->   "%sext_ln813_714 = sext i10 %add_ln813_1024"   --->   Operation 5617 'sext' 'sext_ln813_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5618 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1025 = add i12 %sext_ln813_714, i12 %add_ln813_1018"   --->   Operation 5618 'add' 'add_ln813_1025' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5619 [1/1] (0.00ns)   --->   "%sext_ln813_715 = sext i12 %add_ln813_1025"   --->   Operation 5619 'sext' 'sext_ln813_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5620 [1/1] (0.00ns)   --->   "%sext_ln813_727 = sext i11 %add_ln813_1037"   --->   Operation 5620 'sext' 'sext_ln813_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5621 [1/1] (0.74ns)   --->   "%add_ln813_1038 = add i13 %sext_ln813_727, i13 %sext_ln813_715"   --->   Operation 5621 'add' 'add_ln813_1038' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5622 [1/1] (0.00ns)   --->   "%sext_ln813_728 = sext i13 %add_ln813_1038"   --->   Operation 5622 'sext' 'sext_ln813_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5623 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1039 = add i16 %sext_ln813_728, i16 %add_ln813_1013"   --->   Operation 5623 'add' 'add_ln813_1039' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1044 = add i16 %add_ln813_1043, i16 %add_ln813_1041"   --->   Operation 5624 'add' 'add_ln813_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1046 = add i16 %add_ln813_1045, i16 %sext_ln818_126"   --->   Operation 5625 'add' 'add_ln813_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5626 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1050 = add i16 %add_ln813_1049, i16 %add_ln813_1046"   --->   Operation 5626 'add' 'add_ln813_1050' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5627 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1051 = add i16 %add_ln813_1050, i16 %add_ln813_1044"   --->   Operation 5627 'add' 'add_ln813_1051' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5628 [1/1] (0.00ns)   --->   "%sext_ln813_731 = sext i14 %add_ln813_1053"   --->   Operation 5628 'sext' 'sext_ln813_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5629 [1/1] (0.00ns)   --->   "%sext_ln813_734 = sext i13 %add_ln813_1056"   --->   Operation 5629 'sext' 'sext_ln813_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1057 = add i15 %sext_ln813_734, i15 %sext_ln813_731"   --->   Operation 5630 'add' 'add_ln813_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5631 [1/1] (0.00ns)   --->   "%sext_ln813_740 = sext i12 %add_ln813_1063"   --->   Operation 5631 'sext' 'sext_ln813_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5632 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1064 = add i15 %sext_ln813_740, i15 %add_ln813_1057"   --->   Operation 5632 'add' 'add_ln813_1064' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5633 [1/1] (0.00ns)   --->   "%sext_ln813_741 = sext i15 %add_ln813_1064"   --->   Operation 5633 'sext' 'sext_ln813_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1065 = add i16 %sext_ln813_741, i16 %add_ln813_1051"   --->   Operation 5634 'add' 'add_ln813_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5635 [1/1] (0.00ns)   --->   "%sext_ln813_743 = sext i11 %add_ln813_1067"   --->   Operation 5635 'sext' 'sext_ln813_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5636 [1/1] (0.00ns)   --->   "%sext_ln813_745 = sext i10 %add_ln813_1069"   --->   Operation 5636 'sext' 'sext_ln813_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1070 = add i12 %sext_ln813_745, i12 %sext_ln813_743"   --->   Operation 5637 'add' 'add_ln813_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5638 [1/1] (0.00ns)   --->   "%sext_ln813_751 = sext i11 %add_ln813_1076"   --->   Operation 5638 'sext' 'sext_ln813_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5639 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1077 = add i12 %sext_ln813_751, i12 %add_ln813_1070"   --->   Operation 5639 'add' 'add_ln813_1077' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5640 [1/1] (0.00ns)   --->   "%sext_ln813_752 = sext i12 %add_ln813_1077"   --->   Operation 5640 'sext' 'sext_ln813_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5641 [1/1] (0.00ns)   --->   "%sext_ln813_765 = sext i11 %add_ln813_1090"   --->   Operation 5641 'sext' 'sext_ln813_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5642 [1/1] (0.74ns)   --->   "%add_ln813_1091 = add i13 %sext_ln813_765, i13 %sext_ln813_752"   --->   Operation 5642 'add' 'add_ln813_1091' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5643 [1/1] (0.00ns)   --->   "%sext_ln813_766 = sext i13 %add_ln813_1091"   --->   Operation 5643 'sext' 'sext_ln813_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5644 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1092 = add i16 %sext_ln813_766, i16 %add_ln813_1065"   --->   Operation 5644 'add' 'add_ln813_1092' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1098 = add i16 %add_ln813_1097, i16 %add_ln813_1095"   --->   Operation 5645 'add' 'add_ln813_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5646 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1105 = add i16 %add_ln813_1104, i16 %add_ln813_1098"   --->   Operation 5646 'add' 'add_ln813_1105' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5647 [1/1] (0.00ns)   --->   "%sext_ln813_772 = sext i13 %add_ln813_1107"   --->   Operation 5647 'sext' 'sext_ln813_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5648 [1/1] (0.00ns)   --->   "%sext_ln813_774 = sext i12 %add_ln813_1109"   --->   Operation 5648 'sext' 'sext_ln813_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1110 = add i14 %sext_ln813_774, i14 %sext_ln813_772"   --->   Operation 5649 'add' 'add_ln813_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5650 [1/1] (0.00ns)   --->   "%sext_ln813_780 = sext i12 %add_ln813_1116"   --->   Operation 5650 'sext' 'sext_ln813_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5651 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1117 = add i14 %sext_ln813_780, i14 %add_ln813_1110"   --->   Operation 5651 'add' 'add_ln813_1117' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5652 [1/1] (0.00ns)   --->   "%sext_ln813_781 = sext i14 %add_ln813_1117"   --->   Operation 5652 'sext' 'sext_ln813_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1118 = add i16 %sext_ln813_781, i16 %add_ln813_1105"   --->   Operation 5653 'add' 'add_ln813_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5654 [1/1] (0.00ns)   --->   "%sext_ln813_782 = sext i11 %add_ln813_1120"   --->   Operation 5654 'sext' 'sext_ln813_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5655 [1/1] (0.00ns)   --->   "%sext_ln813_784 = sext i10 %add_ln813_1122"   --->   Operation 5655 'sext' 'sext_ln813_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1123 = add i12 %sext_ln813_784, i12 %sext_ln813_782"   --->   Operation 5656 'add' 'add_ln813_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5657 [1/1] (0.00ns)   --->   "%sext_ln813_790 = sext i10 %add_ln813_1129"   --->   Operation 5657 'sext' 'sext_ln813_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5658 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1130 = add i12 %sext_ln813_790, i12 %add_ln813_1123"   --->   Operation 5658 'add' 'add_ln813_1130' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5659 [1/1] (0.00ns)   --->   "%sext_ln813_791 = sext i12 %add_ln813_1130"   --->   Operation 5659 'sext' 'sext_ln813_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5660 [1/1] (0.00ns)   --->   "%sext_ln813_803 = sext i11 %add_ln813_1142"   --->   Operation 5660 'sext' 'sext_ln813_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5661 [1/1] (0.74ns)   --->   "%add_ln813_1143 = add i13 %sext_ln813_803, i13 %sext_ln813_791"   --->   Operation 5661 'add' 'add_ln813_1143' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5662 [1/1] (0.00ns)   --->   "%sext_ln813_804 = sext i13 %add_ln813_1143"   --->   Operation 5662 'sext' 'sext_ln813_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5663 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1144 = add i16 %sext_ln813_804, i16 %add_ln813_1118"   --->   Operation 5663 'add' 'add_ln813_1144' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5664 [1/1] (0.00ns)   --->   "%sext_ln813_812 = sext i11 %add_ln813_1150"   --->   Operation 5664 'sext' 'sext_ln813_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5665 [1/1] (0.00ns)   --->   "%sext_ln813_821 = sext i11 %add_ln813_1157"   --->   Operation 5665 'sext' 'sext_ln813_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5666 [1/1] (0.73ns)   --->   "%add_ln813_1158 = add i12 %sext_ln813_821, i12 %sext_ln813_812"   --->   Operation 5666 'add' 'add_ln813_1158' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5667 [1/1] (0.00ns)   --->   "%sext_ln813_822 = sext i12 %add_ln813_1158"   --->   Operation 5667 'sext' 'sext_ln813_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5668 [1/1] (0.00ns)   --->   "%sext_ln813_831 = sext i11 %add_ln813_1166"   --->   Operation 5668 'sext' 'sext_ln813_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5669 [1/1] (0.00ns)   --->   "%sext_ln813_841 = sext i11 %add_ln813_1175"   --->   Operation 5669 'sext' 'sext_ln813_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5670 [1/1] (0.73ns)   --->   "%add_ln813_1176 = add i12 %sext_ln813_841, i12 %sext_ln813_831"   --->   Operation 5670 'add' 'add_ln813_1176' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5671 [1/1] (0.00ns)   --->   "%sext_ln813_842 = sext i12 %add_ln813_1176"   --->   Operation 5671 'sext' 'sext_ln813_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5672 [1/1] (0.74ns)   --->   "%add_ln813_1177 = add i13 %sext_ln813_842, i13 %sext_ln813_822"   --->   Operation 5672 'add' 'add_ln813_1177' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln813_843 = sext i13 %add_ln813_1177"   --->   Operation 5673 'sext' 'sext_ln813_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1182 = add i16 %add_ln813_1181, i16 %add_ln813_1179"   --->   Operation 5674 'add' 'add_ln813_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1184 = add i16 %add_ln813_1183, i16 %mult_V_1263"   --->   Operation 5675 'add' 'add_ln813_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5676 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1188 = add i16 %add_ln813_1187, i16 %add_ln813_1184"   --->   Operation 5676 'add' 'add_ln813_1188' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5677 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1189 = add i16 %add_ln813_1188, i16 %add_ln813_1182"   --->   Operation 5677 'add' 'add_ln813_1189' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5678 [1/1] (0.00ns)   --->   "%sext_ln813_847 = sext i15 %add_ln813_1194"   --->   Operation 5678 'sext' 'sext_ln813_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1195 = add i16 %sext_ln813_847, i16 %add_ln813_1191"   --->   Operation 5679 'add' 'add_ln813_1195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5680 [1/1] (0.00ns)   --->   "%sext_ln813_852 = sext i14 %add_ln813_1201"   --->   Operation 5680 'sext' 'sext_ln813_852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5681 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1202 = add i16 %sext_ln813_852, i16 %add_ln813_1195"   --->   Operation 5681 'add' 'add_ln813_1202' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1203 = add i16 %add_ln813_1202, i16 %add_ln813_1189"   --->   Operation 5682 'add' 'add_ln813_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5683 [1/1] (0.00ns)   --->   "%sext_ln813_854 = sext i12 %add_ln813_1205"   --->   Operation 5683 'sext' 'sext_ln813_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5684 [1/1] (0.00ns)   --->   "%sext_ln813_856 = sext i12 %add_ln813_1208"   --->   Operation 5684 'sext' 'sext_ln813_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1209 = add i13 %sext_ln813_856, i13 %sext_ln813_854"   --->   Operation 5685 'add' 'add_ln813_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5686 [1/1] (0.00ns)   --->   "%sext_ln813_862 = sext i12 %add_ln813_1215"   --->   Operation 5686 'sext' 'sext_ln813_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5687 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1216 = add i13 %sext_ln813_862, i13 %add_ln813_1209"   --->   Operation 5687 'add' 'add_ln813_1216' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5688 [1/1] (0.00ns)   --->   "%sext_ln813_863 = sext i13 %add_ln813_1216"   --->   Operation 5688 'sext' 'sext_ln813_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln813_875 = sext i11 %add_ln813_1228"   --->   Operation 5689 'sext' 'sext_ln813_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5690 [1/1] (0.75ns)   --->   "%add_ln813_1229 = add i14 %sext_ln813_875, i14 %sext_ln813_863"   --->   Operation 5690 'add' 'add_ln813_1229' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln813_876 = sext i14 %add_ln813_1229"   --->   Operation 5691 'sext' 'sext_ln813_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5692 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1230 = add i16 %sext_ln813_876, i16 %add_ln813_1203"   --->   Operation 5692 'add' 'add_ln813_1230' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5693 [1/1] (0.00ns)   --->   "%sext_ln813_879 = sext i10 %add_ln813_1232"   --->   Operation 5693 'sext' 'sext_ln813_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5694 [1/1] (0.00ns)   --->   "%sext_ln813_886 = sext i11 %add_ln813_1238"   --->   Operation 5694 'sext' 'sext_ln813_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5695 [1/1] (0.73ns)   --->   "%add_ln813_1239 = add i12 %sext_ln813_886, i12 %sext_ln813_879"   --->   Operation 5695 'add' 'add_ln813_1239' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5696 [1/1] (0.00ns)   --->   "%sext_ln813_887 = sext i12 %add_ln813_1239"   --->   Operation 5696 'sext' 'sext_ln813_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5697 [1/1] (0.00ns)   --->   "%sext_ln813_894 = sext i11 %add_ln813_1245"   --->   Operation 5697 'sext' 'sext_ln813_894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5698 [1/1] (0.00ns)   --->   "%sext_ln813_901 = sext i11 %add_ln813_1252"   --->   Operation 5698 'sext' 'sext_ln813_901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5699 [1/1] (0.73ns)   --->   "%add_ln813_1253 = add i12 %sext_ln813_901, i12 %sext_ln813_894"   --->   Operation 5699 'add' 'add_ln813_1253' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5700 [1/1] (0.00ns)   --->   "%sext_ln813_902 = sext i12 %add_ln813_1253"   --->   Operation 5700 'sext' 'sext_ln813_902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5701 [1/1] (0.74ns)   --->   "%add_ln813_1254 = add i13 %sext_ln813_902, i13 %sext_ln813_887"   --->   Operation 5701 'add' 'add_ln813_1254' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5702 [1/1] (0.00ns)   --->   "%sext_ln813_903 = sext i13 %add_ln813_1254"   --->   Operation 5702 'sext' 'sext_ln813_903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1260 = add i16 %add_ln813_1259, i16 %add_ln813_1256"   --->   Operation 5703 'add' 'add_ln813_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1262 = add i16 %add_ln813_1261, i16 %sext_ln818_148"   --->   Operation 5704 'add' 'add_ln813_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5705 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1266 = add i16 %add_ln813_1265, i16 %add_ln813_1262"   --->   Operation 5705 'add' 'add_ln813_1266' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5706 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1267 = add i16 %add_ln813_1266, i16 %add_ln813_1260"   --->   Operation 5706 'add' 'add_ln813_1267' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1273 = add i16 %add_ln813_1272, i16 %add_ln813_1269"   --->   Operation 5707 'add' 'add_ln813_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5708 [1/1] (0.00ns)   --->   "%sext_ln813_910 = sext i15 %add_ln813_1276"   --->   Operation 5708 'sext' 'sext_ln813_910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5709 [1/1] (0.00ns)   --->   "%sext_ln813_912 = sext i13 %add_ln813_1279"   --->   Operation 5709 'sext' 'sext_ln813_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5710 [1/1] (0.77ns)   --->   "%add_ln813_1280 = add i16 %sext_ln813_912, i16 %sext_ln813_910"   --->   Operation 5710 'add' 'add_ln813_1280' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5711 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1281 = add i16 %add_ln813_1280, i16 %add_ln813_1273"   --->   Operation 5711 'add' 'add_ln813_1281' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1282 = add i16 %add_ln813_1281, i16 %add_ln813_1267"   --->   Operation 5712 'add' 'add_ln813_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5713 [1/1] (0.00ns)   --->   "%sext_ln813_918 = sext i12 %add_ln813_1288"   --->   Operation 5713 'sext' 'sext_ln813_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5714 [1/1] (0.00ns)   --->   "%sext_ln813_923 = sext i12 %add_ln813_1294"   --->   Operation 5714 'sext' 'sext_ln813_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5715 [1/1] (0.74ns)   --->   "%add_ln813_1295 = add i13 %sext_ln813_923, i13 %sext_ln813_918"   --->   Operation 5715 'add' 'add_ln813_1295' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5716 [1/1] (0.00ns)   --->   "%sext_ln813_924 = sext i13 %add_ln813_1295"   --->   Operation 5716 'sext' 'sext_ln813_924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5717 [1/1] (0.00ns)   --->   "%sext_ln813_930 = sext i11 %add_ln813_1301"   --->   Operation 5717 'sext' 'sext_ln813_930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5718 [1/1] (0.00ns)   --->   "%sext_ln813_937 = sext i10 %add_ln813_1308"   --->   Operation 5718 'sext' 'sext_ln813_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5719 [1/1] (0.73ns)   --->   "%add_ln813_1309 = add i12 %sext_ln813_937, i12 %sext_ln813_930"   --->   Operation 5719 'add' 'add_ln813_1309' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5720 [1/1] (0.00ns)   --->   "%sext_ln813_938 = sext i12 %add_ln813_1309"   --->   Operation 5720 'sext' 'sext_ln813_938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5721 [1/1] (0.75ns)   --->   "%add_ln813_1310 = add i14 %sext_ln813_938, i14 %sext_ln813_924"   --->   Operation 5721 'add' 'add_ln813_1310' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5722 [1/1] (0.00ns)   --->   "%sext_ln813_939 = sext i14 %add_ln813_1310"   --->   Operation 5722 'sext' 'sext_ln813_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5723 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1311 = add i16 %sext_ln813_939, i16 %add_ln813_1282"   --->   Operation 5723 'add' 'add_ln813_1311' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1317 = add i16 %add_ln813_1316, i16 %add_ln813_1313"   --->   Operation 5724 'add' 'add_ln813_1317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1319 = add i16 %add_ln813_1318, i16 %mult_V_935"   --->   Operation 5725 'add' 'add_ln813_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5726 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1323 = add i16 %add_ln813_1322, i16 %add_ln813_1319"   --->   Operation 5726 'add' 'add_ln813_1323' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5727 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1324 = add i16 %add_ln813_1323, i16 %add_ln813_1317"   --->   Operation 5727 'add' 'add_ln813_1324' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1330 = add i16 %add_ln813_1329, i16 %add_ln813_1326"   --->   Operation 5728 'add' 'add_ln813_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5729 [1/1] (0.00ns)   --->   "%sext_ln813_940 = sext i15 %add_ln813_1331"   --->   Operation 5729 'sext' 'sext_ln813_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5730 [1/1] (0.00ns)   --->   "%sext_ln813_941 = sext i15 %add_ln813_1332"   --->   Operation 5730 'sext' 'sext_ln813_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1333 = add i16 %sext_ln813_941, i16 %sext_ln813_940"   --->   Operation 5731 'add' 'add_ln813_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5732 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1337 = add i16 %add_ln813_1336, i16 %add_ln813_1333"   --->   Operation 5732 'add' 'add_ln813_1337' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5733 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1338 = add i16 %add_ln813_1337, i16 %add_ln813_1330"   --->   Operation 5733 'add' 'add_ln813_1338' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1339 = add i16 %add_ln813_1338, i16 %add_ln813_1324"   --->   Operation 5734 'add' 'add_ln813_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5735 [1/1] (0.00ns)   --->   "%sext_ln813_945 = sext i15 %add_ln813_1341"   --->   Operation 5735 'sext' 'sext_ln813_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5736 [1/1] (0.00ns)   --->   "%sext_ln813_948 = sext i15 %add_ln813_1344"   --->   Operation 5736 'sext' 'sext_ln813_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5737 [1/1] (0.77ns)   --->   "%add_ln813_1345 = add i16 %sext_ln813_948, i16 %sext_ln813_945"   --->   Operation 5737 'add' 'add_ln813_1345' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5738 [1/1] (0.00ns)   --->   "%sext_ln813_951 = sext i14 %add_ln813_1348"   --->   Operation 5738 'sext' 'sext_ln813_951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5739 [1/1] (0.00ns)   --->   "%sext_ln813_954 = sext i14 %add_ln813_1351"   --->   Operation 5739 'sext' 'sext_ln813_954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5740 [1/1] (0.76ns)   --->   "%add_ln813_1352 = add i15 %sext_ln813_954, i15 %sext_ln813_951"   --->   Operation 5740 'add' 'add_ln813_1352' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5741 [1/1] (0.00ns)   --->   "%sext_ln813_955 = sext i15 %add_ln813_1352"   --->   Operation 5741 'sext' 'sext_ln813_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1353 = add i16 %sext_ln813_955, i16 %add_ln813_1345"   --->   Operation 5742 'add' 'add_ln813_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5743 [1/1] (0.00ns)   --->   "%sext_ln813_957 = sext i11 %add_ln813_1355"   --->   Operation 5743 'sext' 'sext_ln813_957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5744 [1/1] (0.00ns)   --->   "%sext_ln813_960 = sext i10 %add_ln813_1357"   --->   Operation 5744 'sext' 'sext_ln813_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1358 = add i12 %sext_ln813_960, i12 %sext_ln813_957"   --->   Operation 5745 'add' 'add_ln813_1358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5746 [1/1] (0.00ns)   --->   "%sext_ln813_967 = sext i10 %add_ln813_1365"   --->   Operation 5746 'sext' 'sext_ln813_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5747 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1366 = add i12 %sext_ln813_967, i12 %add_ln813_1358"   --->   Operation 5747 'add' 'add_ln813_1366' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5748 [1/1] (0.00ns)   --->   "%sext_ln813_968 = sext i12 %add_ln813_1366"   --->   Operation 5748 'sext' 'sext_ln813_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5749 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1367 = add i16 %sext_ln813_968, i16 %add_ln813_1353"   --->   Operation 5749 'add' 'add_ln813_1367' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5750 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1368 = add i16 %add_ln813_1367, i16 %add_ln813_1339"   --->   Operation 5750 'add' 'add_ln813_1368' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1373 = add i16 %add_ln813_1372, i16 %add_ln813_1370"   --->   Operation 5751 'add' 'add_ln813_1373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1375 = add i16 %add_ln813_1374, i16 %mult_V_1173"   --->   Operation 5752 'add' 'add_ln813_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5753 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1379 = add i16 %add_ln813_1378, i16 %add_ln813_1375"   --->   Operation 5753 'add' 'add_ln813_1379' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5754 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1380 = add i16 %add_ln813_1379, i16 %add_ln813_1373"   --->   Operation 5754 'add' 'add_ln813_1380' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1385 = add i16 %add_ln813_1384, i16 %add_ln813_1382"   --->   Operation 5755 'add' 'add_ln813_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5756 [1/1] (0.00ns)   --->   "%sext_ln813_972 = sext i15 %add_ln813_1387"   --->   Operation 5756 'sext' 'sext_ln813_972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5757 [1/1] (0.00ns)   --->   "%sext_ln813_975 = sext i14 %add_ln813_1390"   --->   Operation 5757 'sext' 'sext_ln813_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5758 [1/1] (0.77ns)   --->   "%add_ln813_1391 = add i16 %sext_ln813_975, i16 %sext_ln813_972"   --->   Operation 5758 'add' 'add_ln813_1391' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5759 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1392 = add i16 %add_ln813_1391, i16 %add_ln813_1385"   --->   Operation 5759 'add' 'add_ln813_1392' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1393 = add i16 %add_ln813_1392, i16 %add_ln813_1380"   --->   Operation 5760 'add' 'add_ln813_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5761 [1/1] (0.00ns)   --->   "%sext_ln813_977 = sext i12 %add_ln813_1395"   --->   Operation 5761 'sext' 'sext_ln813_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5762 [1/1] (0.00ns)   --->   "%sext_ln813_978 = sext i12 %add_ln813_1397"   --->   Operation 5762 'sext' 'sext_ln813_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1398 = add i13 %sext_ln813_978, i13 %sext_ln813_977"   --->   Operation 5763 'add' 'add_ln813_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5764 [1/1] (0.00ns)   --->   "%sext_ln813_980 = sext i11 %add_ln813_1400"   --->   Operation 5764 'sext' 'sext_ln813_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5765 [1/1] (0.00ns)   --->   "%sext_ln813_983 = sext i10 %add_ln813_1403"   --->   Operation 5765 'sext' 'sext_ln813_983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5766 [1/1] (0.73ns)   --->   "%add_ln813_1404 = add i12 %sext_ln813_983, i12 %sext_ln813_980"   --->   Operation 5766 'add' 'add_ln813_1404' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5767 [1/1] (0.00ns)   --->   "%sext_ln813_984 = sext i12 %add_ln813_1404"   --->   Operation 5767 'sext' 'sext_ln813_984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5768 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1405 = add i13 %sext_ln813_984, i13 %add_ln813_1398"   --->   Operation 5768 'add' 'add_ln813_1405' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5769 [1/1] (0.00ns)   --->   "%sext_ln813_985 = sext i13 %add_ln813_1405"   --->   Operation 5769 'sext' 'sext_ln813_985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5770 [1/1] (0.00ns)   --->   "%sext_ln813_987 = sext i10 %add_ln813_1407"   --->   Operation 5770 'sext' 'sext_ln813_987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5771 [1/1] (0.00ns)   --->   "%sext_ln813_990 = sext i9 %add_ln813_1410"   --->   Operation 5771 'sext' 'sext_ln813_990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1411 = add i11 %sext_ln813_990, i11 %sext_ln813_987"   --->   Operation 5772 'add' 'add_ln813_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5773 [1/1] (0.00ns)   --->   "%sext_ln813_996 = sext i10 %add_ln813_1417"   --->   Operation 5773 'sext' 'sext_ln813_996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5774 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1418 = add i11 %sext_ln813_996, i11 %add_ln813_1411"   --->   Operation 5774 'add' 'add_ln813_1418' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5775 [1/1] (0.00ns)   --->   "%sext_ln813_997 = sext i11 %add_ln813_1418"   --->   Operation 5775 'sext' 'sext_ln813_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5776 [1/1] (0.75ns)   --->   "%add_ln813_1419 = add i14 %sext_ln813_997, i14 %sext_ln813_985"   --->   Operation 5776 'add' 'add_ln813_1419' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5777 [1/1] (0.00ns)   --->   "%sext_ln813_998 = sext i14 %add_ln813_1419"   --->   Operation 5777 'sext' 'sext_ln813_998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5778 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1420 = add i16 %sext_ln813_998, i16 %add_ln813_1393"   --->   Operation 5778 'add' 'add_ln813_1420' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1425 = add i16 %add_ln813_1424, i16 %add_ln813_1422"   --->   Operation 5779 'add' 'add_ln813_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1427 = add i16 %add_ln813_1426, i16 %mult_V_1268"   --->   Operation 5780 'add' 'add_ln813_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5781 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1431 = add i16 %add_ln813_1430, i16 %add_ln813_1427"   --->   Operation 5781 'add' 'add_ln813_1431' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5782 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1432 = add i16 %add_ln813_1431, i16 %add_ln813_1425"   --->   Operation 5782 'add' 'add_ln813_1432' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1438 = add i16 %add_ln813_1437, i16 %add_ln813_1434"   --->   Operation 5783 'add' 'add_ln813_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5784 [1/1] (0.00ns)   --->   "%sext_ln813_1001 = sext i15 %add_ln813_1439"   --->   Operation 5784 'sext' 'sext_ln813_1001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1440 = add i16 %sext_ln813_1001, i16 %sext_ln818_143"   --->   Operation 5785 'add' 'add_ln813_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5786 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1444 = add i16 %add_ln813_1443, i16 %add_ln813_1440"   --->   Operation 5786 'add' 'add_ln813_1444' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5787 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1445 = add i16 %add_ln813_1444, i16 %add_ln813_1438"   --->   Operation 5787 'add' 'add_ln813_1445' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1446 = add i16 %add_ln813_1445, i16 %add_ln813_1432"   --->   Operation 5788 'add' 'add_ln813_1446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5789 [1/1] (0.00ns)   --->   "%sext_ln813_1008 = sext i14 %add_ln813_1452"   --->   Operation 5789 'sext' 'sext_ln813_1008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5790 [1/1] (0.00ns)   --->   "%sext_ln813_1010 = sext i12 %add_ln813_1454"   --->   Operation 5790 'sext' 'sext_ln813_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5791 [1/1] (0.00ns)   --->   "%sext_ln813_1013 = sext i11 %add_ln813_1457"   --->   Operation 5791 'sext' 'sext_ln813_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5792 [1/1] (0.74ns)   --->   "%add_ln813_1458 = add i13 %sext_ln813_1013, i13 %sext_ln813_1010"   --->   Operation 5792 'add' 'add_ln813_1458' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5793 [1/1] (0.00ns)   --->   "%sext_ln813_1014 = sext i13 %add_ln813_1458"   --->   Operation 5793 'sext' 'sext_ln813_1014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1459 = add i15 %sext_ln813_1014, i15 %sext_ln813_1008"   --->   Operation 5794 'add' 'add_ln813_1459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln813_1023 = sext i12 %add_ln813_1470"   --->   Operation 5795 'sext' 'sext_ln813_1023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5796 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1471 = add i15 %sext_ln813_1023, i15 %add_ln813_1459"   --->   Operation 5796 'add' 'add_ln813_1471' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5797 [1/1] (0.00ns)   --->   "%sext_ln813_1024 = sext i15 %add_ln813_1471"   --->   Operation 5797 'sext' 'sext_ln813_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5798 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1472 = add i16 %sext_ln813_1024, i16 %add_ln813_1446"   --->   Operation 5798 'add' 'add_ln813_1472' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1477 = add i16 %add_ln813_1476, i16 %add_ln813_1474"   --->   Operation 5799 'add' 'add_ln813_1477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5800 [1/1] (0.00ns)   --->   "%sext_ln813_1025 = sext i15 %add_ln813_1478"   --->   Operation 5800 'sext' 'sext_ln813_1025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1479 = add i16 %sext_ln813_1025, i16 %sext_ln818_108"   --->   Operation 5801 'add' 'add_ln813_1479' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5802 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1483 = add i16 %add_ln813_1482, i16 %add_ln813_1479"   --->   Operation 5802 'add' 'add_ln813_1483' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5803 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1484 = add i16 %add_ln813_1483, i16 %add_ln813_1477"   --->   Operation 5803 'add' 'add_ln813_1484' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5804 [1/1] (0.00ns)   --->   "%sext_ln813_1030 = sext i13 %add_ln813_1488"   --->   Operation 5804 'sext' 'sext_ln813_1030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1489 = add i15 %sext_ln813_1030, i15 %add_ln813_1486"   --->   Operation 5805 'add' 'add_ln813_1489' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5806 [1/1] (0.00ns)   --->   "%sext_ln813_1032 = sext i11 %add_ln813_1491"   --->   Operation 5806 'sext' 'sext_ln813_1032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5807 [1/1] (0.00ns)   --->   "%sext_ln813_1035 = sext i11 %add_ln813_1494"   --->   Operation 5807 'sext' 'sext_ln813_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5808 [1/1] (0.73ns)   --->   "%add_ln813_1495 = add i12 %sext_ln813_1035, i12 %sext_ln813_1032"   --->   Operation 5808 'add' 'add_ln813_1495' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5809 [1/1] (0.00ns)   --->   "%sext_ln813_1036 = sext i12 %add_ln813_1495"   --->   Operation 5809 'sext' 'sext_ln813_1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5810 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1496 = add i15 %sext_ln813_1036, i15 %add_ln813_1489"   --->   Operation 5810 'add' 'add_ln813_1496' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5811 [1/1] (0.00ns)   --->   "%sext_ln813_1037 = sext i15 %add_ln813_1496"   --->   Operation 5811 'sext' 'sext_ln813_1037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1497 = add i16 %sext_ln813_1037, i16 %add_ln813_1484"   --->   Operation 5812 'add' 'add_ln813_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5813 [1/1] (0.00ns)   --->   "%sext_ln813_1041 = sext i11 %add_ln813_1502"   --->   Operation 5813 'sext' 'sext_ln813_1041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5814 [1/1] (0.00ns)   --->   "%sext_ln813_1046 = sext i10 %add_ln813_1507"   --->   Operation 5814 'sext' 'sext_ln813_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5815 [1/1] (0.73ns)   --->   "%add_ln813_1508 = add i12 %sext_ln813_1046, i12 %sext_ln813_1041"   --->   Operation 5815 'add' 'add_ln813_1508' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5816 [1/1] (0.00ns)   --->   "%sext_ln813_1047 = sext i12 %add_ln813_1508"   --->   Operation 5816 'sext' 'sext_ln813_1047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5817 [1/1] (0.00ns)   --->   "%sext_ln813_1059 = sext i11 %add_ln813_1520"   --->   Operation 5817 'sext' 'sext_ln813_1059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5818 [1/1] (0.74ns)   --->   "%add_ln813_1521 = add i13 %sext_ln813_1059, i13 %sext_ln813_1047"   --->   Operation 5818 'add' 'add_ln813_1521' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5819 [1/1] (0.00ns)   --->   "%sext_ln813_1060 = sext i13 %add_ln813_1521"   --->   Operation 5819 'sext' 'sext_ln813_1060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5820 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1522 = add i16 %sext_ln813_1060, i16 %add_ln813_1497"   --->   Operation 5820 'add' 'add_ln813_1522' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1527 = add i16 %add_ln813_1526, i16 %add_ln813_1524"   --->   Operation 5821 'add' 'add_ln813_1527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1529 = add i16 %add_ln813_1528, i16 %sext_ln818_168"   --->   Operation 5822 'add' 'add_ln813_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5823 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1533 = add i16 %add_ln813_1532, i16 %add_ln813_1529"   --->   Operation 5823 'add' 'add_ln813_1533' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5824 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1534 = add i16 %add_ln813_1533, i16 %add_ln813_1527"   --->   Operation 5824 'add' 'add_ln813_1534' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5825 [1/1] (0.00ns)   --->   "%sext_ln813_1064 = sext i13 %add_ln813_1536"   --->   Operation 5825 'sext' 'sext_ln813_1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5826 [1/1] (0.00ns)   --->   "%sext_ln813_1067 = sext i12 %add_ln813_1539"   --->   Operation 5826 'sext' 'sext_ln813_1067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1540 = add i14 %sext_ln813_1067, i14 %sext_ln813_1064"   --->   Operation 5827 'add' 'add_ln813_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5828 [1/1] (0.00ns)   --->   "%sext_ln813_1073 = sext i12 %add_ln813_1546"   --->   Operation 5828 'sext' 'sext_ln813_1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5829 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1547 = add i14 %sext_ln813_1073, i14 %add_ln813_1540"   --->   Operation 5829 'add' 'add_ln813_1547' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5830 [1/1] (0.00ns)   --->   "%sext_ln813_1074 = sext i14 %add_ln813_1547"   --->   Operation 5830 'sext' 'sext_ln813_1074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1548 = add i16 %sext_ln813_1074, i16 %add_ln813_1534"   --->   Operation 5831 'add' 'add_ln813_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5832 [1/1] (0.00ns)   --->   "%sext_ln813_1079 = sext i11 %add_ln813_1553"   --->   Operation 5832 'sext' 'sext_ln813_1079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5833 [1/1] (0.00ns)   --->   "%sext_ln813_1085 = sext i10 %add_ln813_1559"   --->   Operation 5833 'sext' 'sext_ln813_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1560 = add i12 %sext_ln813_1085, i12 %sext_ln813_1079"   --->   Operation 5834 'add' 'add_ln813_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5835 [1/1] (0.00ns)   --->   "%sext_ln813_1097 = sext i11 %add_ln813_1572"   --->   Operation 5835 'sext' 'sext_ln813_1097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5836 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1573 = add i12 %sext_ln813_1097, i12 %add_ln813_1560"   --->   Operation 5836 'add' 'add_ln813_1573' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5837 [1/1] (0.00ns)   --->   "%sext_ln813_1098 = sext i12 %add_ln813_1573"   --->   Operation 5837 'sext' 'sext_ln813_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5838 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1574 = add i16 %sext_ln813_1098, i16 %add_ln813_1548"   --->   Operation 5838 'add' 'add_ln813_1574' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5839 [1/1] (0.00ns)   --->   "%sext_ln813_1116 = sext i11 %add_ln813_1595"   --->   Operation 5839 'sext' 'sext_ln813_1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1596 = add i16 %sext_ln813_1116, i16 %add_ln813_1585"   --->   Operation 5840 'add' 'add_ln813_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5841 [1/1] (0.00ns)   --->   "%sext_ln813_1124 = sext i11 %add_ln813_1603"   --->   Operation 5841 'sext' 'sext_ln813_1124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5842 [1/1] (0.00ns)   --->   "%sext_ln813_1134 = sext i11 %add_ln813_1613"   --->   Operation 5842 'sext' 'sext_ln813_1134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5843 [1/1] (0.73ns)   --->   "%add_ln813_1614 = add i12 %sext_ln813_1134, i12 %sext_ln813_1124"   --->   Operation 5843 'add' 'add_ln813_1614' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5844 [1/1] (0.00ns)   --->   "%sext_ln813_1135 = sext i12 %add_ln813_1614"   --->   Operation 5844 'sext' 'sext_ln813_1135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5845 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1615 = add i16 %sext_ln813_1135, i16 %add_ln813_1596"   --->   Operation 5845 'add' 'add_ln813_1615' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1620 = add i16 %add_ln813_1619, i16 %add_ln813_1617"   --->   Operation 5846 'add' 'add_ln813_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5847 [1/1] (0.00ns)   --->   "%sext_ln813_1137 = sext i15 %add_ln813_1621"   --->   Operation 5847 'sext' 'sext_ln813_1137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1622 = add i16 %sext_ln813_1137, i16 %sext_ln818_150"   --->   Operation 5848 'add' 'add_ln813_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5849 [1/1] (0.00ns)   --->   "%sext_ln813_1139 = sext i15 %add_ln813_1624"   --->   Operation 5849 'sext' 'sext_ln813_1139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5850 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1625 = add i16 %sext_ln813_1139, i16 %add_ln813_1622"   --->   Operation 5850 'add' 'add_ln813_1625' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5851 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1626 = add i16 %add_ln813_1625, i16 %add_ln813_1620"   --->   Operation 5851 'add' 'add_ln813_1626' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5852 [1/1] (0.00ns)   --->   "%sext_ln813_1142 = sext i13 %add_ln813_1630"   --->   Operation 5852 'sext' 'sext_ln813_1142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1631 = add i15 %sext_ln813_1142, i15 %add_ln813_1628"   --->   Operation 5853 'add' 'add_ln813_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5854 [1/1] (0.00ns)   --->   "%sext_ln813_1148 = sext i12 %add_ln813_1637"   --->   Operation 5854 'sext' 'sext_ln813_1148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5855 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1638 = add i15 %sext_ln813_1148, i15 %add_ln813_1631"   --->   Operation 5855 'add' 'add_ln813_1638' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5856 [1/1] (0.00ns)   --->   "%sext_ln813_1149 = sext i15 %add_ln813_1638"   --->   Operation 5856 'sext' 'sext_ln813_1149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1639 = add i16 %sext_ln813_1149, i16 %add_ln813_1626"   --->   Operation 5857 'add' 'add_ln813_1639' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5858 [1/1] (0.00ns)   --->   "%sext_ln813_1151 = sext i10 %add_ln813_1641"   --->   Operation 5858 'sext' 'sext_ln813_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5859 [1/1] (0.00ns)   --->   "%sext_ln813_1153 = sext i9 %add_ln813_1643"   --->   Operation 5859 'sext' 'sext_ln813_1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1644 = add i11 %sext_ln813_1153, i11 %sext_ln813_1151"   --->   Operation 5860 'add' 'add_ln813_1644' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5861 [1/1] (0.00ns)   --->   "%sext_ln813_1159 = sext i10 %add_ln813_1650"   --->   Operation 5861 'sext' 'sext_ln813_1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5862 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1651 = add i11 %sext_ln813_1159, i11 %add_ln813_1644"   --->   Operation 5862 'add' 'add_ln813_1651' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5863 [1/1] (0.00ns)   --->   "%sext_ln813_1160 = sext i11 %add_ln813_1651"   --->   Operation 5863 'sext' 'sext_ln813_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5864 [1/1] (0.00ns)   --->   "%sext_ln813_1171 = sext i10 %add_ln813_1663"   --->   Operation 5864 'sext' 'sext_ln813_1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5865 [1/1] (0.73ns)   --->   "%add_ln813_1664 = add i12 %sext_ln813_1171, i12 %sext_ln813_1160"   --->   Operation 5865 'add' 'add_ln813_1664' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5866 [1/1] (0.00ns)   --->   "%sext_ln813_1172 = sext i12 %add_ln813_1664"   --->   Operation 5866 'sext' 'sext_ln813_1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5867 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1665 = add i16 %sext_ln813_1172, i16 %add_ln813_1639"   --->   Operation 5867 'add' 'add_ln813_1665' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1670 = add i16 %add_ln813_1669, i16 %add_ln813_1667"   --->   Operation 5868 'add' 'add_ln813_1670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1672 = add i16 %add_ln813_1671, i16 %sext_ln818_161"   --->   Operation 5869 'add' 'add_ln813_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5870 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1676 = add i16 %add_ln813_1675, i16 %add_ln813_1672"   --->   Operation 5870 'add' 'add_ln813_1676' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5871 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1677 = add i16 %add_ln813_1676, i16 %add_ln813_1670"   --->   Operation 5871 'add' 'add_ln813_1677' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5872 [1/1] (0.00ns)   --->   "%sext_ln813_1175 = sext i15 %add_ln813_1679"   --->   Operation 5872 'sext' 'sext_ln813_1175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5873 [1/1] (0.00ns)   --->   "%sext_ln813_1178 = sext i15 %add_ln813_1682"   --->   Operation 5873 'sext' 'sext_ln813_1178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1683 = add i16 %sext_ln813_1178, i16 %sext_ln813_1175"   --->   Operation 5874 'add' 'add_ln813_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5875 [1/1] (0.00ns)   --->   "%sext_ln813_1180 = sext i15 %add_ln813_1685"   --->   Operation 5875 'sext' 'sext_ln813_1180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5876 [1/1] (0.00ns)   --->   "%sext_ln813_1183 = sext i15 %add_ln813_1688"   --->   Operation 5876 'sext' 'sext_ln813_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5877 [1/1] (0.77ns)   --->   "%add_ln813_1689 = add i16 %sext_ln813_1183, i16 %sext_ln813_1180"   --->   Operation 5877 'add' 'add_ln813_1689' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5878 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1690 = add i16 %add_ln813_1689, i16 %add_ln813_1683"   --->   Operation 5878 'add' 'add_ln813_1690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1691 = add i16 %add_ln813_1690, i16 %add_ln813_1677"   --->   Operation 5879 'add' 'add_ln813_1691' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5880 [1/1] (0.00ns)   --->   "%sext_ln813_1184 = sext i11 %add_ln813_1692"   --->   Operation 5880 'sext' 'sext_ln813_1184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5881 [1/1] (0.73ns)   --->   "%add_ln813_1693 = add i12 %sext_ln813_1184, i12 3643"   --->   Operation 5881 'add' 'add_ln813_1693' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5882 [1/1] (0.00ns)   --->   "%sext_ln813_1185 = sext i12 %add_ln813_1693"   --->   Operation 5882 'sext' 'sext_ln813_1185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5883 [1/1] (0.00ns)   --->   "%sext_ln813_1188 = sext i11 %add_ln813_1696"   --->   Operation 5883 'sext' 'sext_ln813_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1697 = add i13 %sext_ln813_1188, i13 %sext_ln813_1185"   --->   Operation 5884 'add' 'add_ln813_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5885 [1/1] (0.00ns)   --->   "%sext_ln813_1194 = sext i12 %add_ln813_1703"   --->   Operation 5885 'sext' 'sext_ln813_1194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5886 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1704 = add i13 %sext_ln813_1194, i13 %add_ln813_1697"   --->   Operation 5886 'add' 'add_ln813_1704' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5887 [1/1] (0.00ns)   --->   "%sext_ln813_1195 = sext i13 %add_ln813_1704"   --->   Operation 5887 'sext' 'sext_ln813_1195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5888 [1/1] (0.00ns)   --->   "%sext_ln813_1208 = sext i11 %add_ln813_1717"   --->   Operation 5888 'sext' 'sext_ln813_1208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5889 [1/1] (0.75ns)   --->   "%add_ln813_1718 = add i14 %sext_ln813_1208, i14 %sext_ln813_1195"   --->   Operation 5889 'add' 'add_ln813_1718' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5890 [1/1] (0.00ns)   --->   "%sext_ln813_1209 = sext i14 %add_ln813_1718"   --->   Operation 5890 'sext' 'sext_ln813_1209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5891 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1719 = add i16 %sext_ln813_1209, i16 %add_ln813_1691"   --->   Operation 5891 'add' 'add_ln813_1719' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5892 [1/1] (0.00ns)   --->   "%sext_ln813_1215 = sext i10 %add_ln813_1725"   --->   Operation 5892 'sext' 'sext_ln813_1215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5893 [1/1] (0.00ns)   --->   "%sext_ln813_1221 = sext i11 %add_ln813_1730"   --->   Operation 5893 'sext' 'sext_ln813_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5894 [1/1] (0.73ns)   --->   "%add_ln813_1731 = add i12 %sext_ln813_1221, i12 %sext_ln813_1215"   --->   Operation 5894 'add' 'add_ln813_1731' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5895 [1/1] (0.00ns)   --->   "%sext_ln813_1222 = sext i12 %add_ln813_1731"   --->   Operation 5895 'sext' 'sext_ln813_1222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5896 [1/1] (0.00ns)   --->   "%sext_ln813_1227 = sext i11 %add_ln813_1735"   --->   Operation 5896 'sext' 'sext_ln813_1227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5897 [1/1] (0.00ns)   --->   "%sext_ln813_1234 = sext i11 %add_ln813_1742"   --->   Operation 5897 'sext' 'sext_ln813_1234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5898 [1/1] (0.73ns)   --->   "%add_ln813_1743 = add i12 %sext_ln813_1234, i12 %sext_ln813_1227"   --->   Operation 5898 'add' 'add_ln813_1743' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5899 [1/1] (0.00ns)   --->   "%sext_ln813_1235 = sext i12 %add_ln813_1743"   --->   Operation 5899 'sext' 'sext_ln813_1235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5900 [1/1] (0.74ns)   --->   "%add_ln813_1744 = add i13 %sext_ln813_1235, i13 %sext_ln813_1222"   --->   Operation 5900 'add' 'add_ln813_1744' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5901 [1/1] (0.00ns)   --->   "%sext_ln813_1236 = sext i13 %add_ln813_1744"   --->   Operation 5901 'sext' 'sext_ln813_1236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1749 = add i16 %add_ln813_1748, i16 %add_ln813_1746"   --->   Operation 5902 'add' 'add_ln813_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1751 = add i16 %add_ln813_1750, i16 %sext_ln818_103"   --->   Operation 5903 'add' 'add_ln813_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5904 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1755 = add i16 %add_ln813_1754, i16 %add_ln813_1751"   --->   Operation 5904 'add' 'add_ln813_1755' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5905 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1756 = add i16 %add_ln813_1755, i16 %add_ln813_1749"   --->   Operation 5905 'add' 'add_ln813_1756' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1762 = add i16 %add_ln813_1761, i16 %add_ln813_1758"   --->   Operation 5906 'add' 'add_ln813_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5907 [1/1] (0.00ns)   --->   "%sext_ln813_1240 = sext i15 %add_ln813_1764"   --->   Operation 5907 'sext' 'sext_ln813_1240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5908 [1/1] (0.00ns)   --->   "%sext_ln813_1243 = sext i15 %add_ln813_1767"   --->   Operation 5908 'sext' 'sext_ln813_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5909 [1/1] (0.77ns)   --->   "%add_ln813_1768 = add i16 %sext_ln813_1243, i16 %sext_ln813_1240"   --->   Operation 5909 'add' 'add_ln813_1768' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5910 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1769 = add i16 %add_ln813_1768, i16 %add_ln813_1762"   --->   Operation 5910 'add' 'add_ln813_1769' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1770 = add i16 %add_ln813_1769, i16 %add_ln813_1756"   --->   Operation 5911 'add' 'add_ln813_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5912 [1/1] (0.00ns)   --->   "%sext_ln813_1246 = sext i10 %add_ln813_1774"   --->   Operation 5912 'sext' 'sext_ln813_1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1775 = add i13 %sext_ln813_1246, i13 %add_ln813_1772"   --->   Operation 5913 'add' 'add_ln813_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5914 [1/1] (0.00ns)   --->   "%sext_ln813_1250 = sext i11 %add_ln813_1779"   --->   Operation 5914 'sext' 'sext_ln813_1250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5915 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1780 = add i13 %sext_ln813_1250, i13 %add_ln813_1775"   --->   Operation 5915 'add' 'add_ln813_1780' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5916 [1/1] (0.00ns)   --->   "%sext_ln813_1251 = sext i13 %add_ln813_1780"   --->   Operation 5916 'sext' 'sext_ln813_1251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5917 [1/1] (0.00ns)   --->   "%sext_ln813_1261 = sext i11 %add_ln813_1792"   --->   Operation 5917 'sext' 'sext_ln813_1261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5918 [1/1] (0.75ns)   --->   "%add_ln813_1793 = add i14 %sext_ln813_1261, i14 %sext_ln813_1251"   --->   Operation 5918 'add' 'add_ln813_1793' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5919 [1/1] (0.00ns)   --->   "%sext_ln813_1262 = sext i14 %add_ln813_1793"   --->   Operation 5919 'sext' 'sext_ln813_1262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5920 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1794 = add i16 %sext_ln813_1262, i16 %add_ln813_1770"   --->   Operation 5920 'add' 'add_ln813_1794' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1800 = add i16 %add_ln813_1799, i16 %add_ln813_1796"   --->   Operation 5921 'add' 'add_ln813_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1802 = add i16 %add_ln813_1801, i16 %sext_ln818_111"   --->   Operation 5922 'add' 'add_ln813_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5923 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1806 = add i16 %add_ln813_1805, i16 %add_ln813_1802"   --->   Operation 5923 'add' 'add_ln813_1806' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5924 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1807 = add i16 %add_ln813_1806, i16 %add_ln813_1800"   --->   Operation 5924 'add' 'add_ln813_1807' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1813 = add i16 %add_ln813_1812, i16 %add_ln813_1809"   --->   Operation 5925 'add' 'add_ln813_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5926 [1/1] (0.00ns)   --->   "%sext_ln813_1264 = sext i15 %add_ln813_1814"   --->   Operation 5926 'sext' 'sext_ln813_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1815 = add i16 %sext_ln813_1264, i16 %sext_ln818_107"   --->   Operation 5927 'add' 'add_ln813_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5928 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1819 = add i16 %add_ln813_1818, i16 %add_ln813_1815"   --->   Operation 5928 'add' 'add_ln813_1819' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5929 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1820 = add i16 %add_ln813_1819, i16 %add_ln813_1813"   --->   Operation 5929 'add' 'add_ln813_1820' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1821 = add i16 %add_ln813_1820, i16 %add_ln813_1807"   --->   Operation 5930 'add' 'add_ln813_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5931 [1/1] (0.00ns)   --->   "%sext_ln813_1268 = sext i15 %add_ln813_1823"   --->   Operation 5931 'sext' 'sext_ln813_1268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5932 [1/1] (0.00ns)   --->   "%sext_ln813_1271 = sext i14 %add_ln813_1826"   --->   Operation 5932 'sext' 'sext_ln813_1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5933 [1/1] (0.77ns)   --->   "%add_ln813_1827 = add i16 %sext_ln813_1271, i16 %sext_ln813_1268"   --->   Operation 5933 'add' 'add_ln813_1827' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5934 [1/1] (0.00ns)   --->   "%sext_ln813_1275 = sext i12 %add_ln813_1833"   --->   Operation 5934 'sext' 'sext_ln813_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1834 = add i16 %sext_ln813_1275, i16 %add_ln813_1827"   --->   Operation 5935 'add' 'add_ln813_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5936 [1/1] (0.00ns)   --->   "%sext_ln813_1277 = sext i10 %add_ln813_1836"   --->   Operation 5936 'sext' 'sext_ln813_1277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5937 [1/1] (0.00ns)   --->   "%sext_ln813_1280 = sext i9 %add_ln813_1839"   --->   Operation 5937 'sext' 'sext_ln813_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1840 = add i11 %sext_ln813_1280, i11 %sext_ln813_1277"   --->   Operation 5938 'add' 'add_ln813_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5939 [1/1] (0.00ns)   --->   "%sext_ln813_1285 = sext i10 %add_ln813_1845"   --->   Operation 5939 'sext' 'sext_ln813_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5940 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1846 = add i11 %sext_ln813_1285, i11 %add_ln813_1840"   --->   Operation 5940 'add' 'add_ln813_1846' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5941 [1/1] (0.00ns)   --->   "%sext_ln813_1286 = sext i11 %add_ln813_1846"   --->   Operation 5941 'sext' 'sext_ln813_1286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5942 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1847 = add i16 %sext_ln813_1286, i16 %add_ln813_1834"   --->   Operation 5942 'add' 'add_ln813_1847' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5943 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1848 = add i16 %add_ln813_1847, i16 %add_ln813_1821"   --->   Operation 5943 'add' 'add_ln813_1848' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1853 = add i16 %add_ln813_1852, i16 %add_ln813_1850"   --->   Operation 5944 'add' 'add_ln813_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5945 [1/1] (0.00ns)   --->   "%sext_ln813_1291 = sext i15 %add_ln813_1859"   --->   Operation 5945 'sext' 'sext_ln813_1291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5946 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1860 = add i16 %sext_ln813_1291, i16 %add_ln813_1853"   --->   Operation 5946 'add' 'add_ln813_1860' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5947 [1/1] (0.00ns)   --->   "%sext_ln813_1292 = sext i12 %add_ln813_1862"   --->   Operation 5947 'sext' 'sext_ln813_1292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5948 [1/1] (0.00ns)   --->   "%sext_ln813_1295 = sext i11 %add_ln813_1865"   --->   Operation 5948 'sext' 'sext_ln813_1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1866 = add i13 %sext_ln813_1295, i13 %sext_ln813_1292"   --->   Operation 5949 'add' 'add_ln813_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5950 [1/1] (0.00ns)   --->   "%sext_ln813_1301 = sext i12 %add_ln813_1872"   --->   Operation 5950 'sext' 'sext_ln813_1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5951 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1873 = add i13 %sext_ln813_1301, i13 %add_ln813_1866"   --->   Operation 5951 'add' 'add_ln813_1873' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5952 [1/1] (0.00ns)   --->   "%sext_ln813_1302 = sext i13 %add_ln813_1873"   --->   Operation 5952 'sext' 'sext_ln813_1302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1874 = add i16 %sext_ln813_1302, i16 %add_ln813_1860"   --->   Operation 5953 'add' 'add_ln813_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5954 [1/1] (0.00ns)   --->   "%sext_ln813_1304 = sext i11 %add_ln813_1876"   --->   Operation 5954 'sext' 'sext_ln813_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5955 [1/1] (0.00ns)   --->   "%sext_ln813_1307 = sext i10 %add_ln813_1879"   --->   Operation 5955 'sext' 'sext_ln813_1307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1880 = add i12 %sext_ln813_1307, i12 %sext_ln813_1304"   --->   Operation 5956 'add' 'add_ln813_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5957 [1/1] (0.00ns)   --->   "%sext_ln813_1313 = sext i11 %add_ln813_1886"   --->   Operation 5957 'sext' 'sext_ln813_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5958 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1887 = add i12 %sext_ln813_1313, i12 %add_ln813_1880"   --->   Operation 5958 'add' 'add_ln813_1887' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5959 [1/1] (0.00ns)   --->   "%sext_ln813_1314 = sext i12 %add_ln813_1887"   --->   Operation 5959 'sext' 'sext_ln813_1314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5960 [1/1] (0.00ns)   --->   "%sext_ln813_1325 = sext i11 %add_ln813_1898"   --->   Operation 5960 'sext' 'sext_ln813_1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5961 [1/1] (0.74ns)   --->   "%add_ln813_1899 = add i13 %sext_ln813_1325, i13 %sext_ln813_1314"   --->   Operation 5961 'add' 'add_ln813_1899' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5962 [1/1] (0.00ns)   --->   "%sext_ln813_1326 = sext i13 %add_ln813_1899"   --->   Operation 5962 'sext' 'sext_ln813_1326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5963 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1900 = add i16 %sext_ln813_1326, i16 %add_ln813_1874"   --->   Operation 5963 'add' 'add_ln813_1900' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1906 = add i16 %add_ln813_1905, i16 %add_ln813_1902"   --->   Operation 5964 'add' 'add_ln813_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1908 = add i16 %add_ln813_1907, i16 %sext_ln818_70"   --->   Operation 5965 'add' 'add_ln813_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5966 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1912 = add i16 %add_ln813_1911, i16 %add_ln813_1908"   --->   Operation 5966 'add' 'add_ln813_1912' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5967 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1913 = add i16 %add_ln813_1912, i16 %add_ln813_1906"   --->   Operation 5967 'add' 'add_ln813_1913' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5968 [1/1] (0.00ns)   --->   "%sext_ln813_1331 = sext i15 %add_ln813_1918"   --->   Operation 5968 'sext' 'sext_ln813_1331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1919 = add i16 %sext_ln813_1331, i16 %add_ln813_1915"   --->   Operation 5969 'add' 'add_ln813_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5970 [1/1] (0.00ns)   --->   "%sext_ln813_1334 = sext i15 %add_ln813_1922"   --->   Operation 5970 'sext' 'sext_ln813_1334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5971 [1/1] (0.00ns)   --->   "%sext_ln813_1337 = sext i14 %add_ln813_1925"   --->   Operation 5971 'sext' 'sext_ln813_1337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5972 [1/1] (0.77ns)   --->   "%add_ln813_1926 = add i16 %sext_ln813_1337, i16 %sext_ln813_1334"   --->   Operation 5972 'add' 'add_ln813_1926' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5973 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1927 = add i16 %add_ln813_1926, i16 %add_ln813_1919"   --->   Operation 5973 'add' 'add_ln813_1927' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1928 = add i16 %add_ln813_1927, i16 %add_ln813_1913"   --->   Operation 5974 'add' 'add_ln813_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5975 [1/1] (0.00ns)   --->   "%sext_ln813_1338 = sext i12 %add_ln813_1930"   --->   Operation 5975 'sext' 'sext_ln813_1338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5976 [1/1] (0.00ns)   --->   "%sext_ln813_1341 = sext i11 %add_ln813_1933"   --->   Operation 5976 'sext' 'sext_ln813_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1934 = add i13 %sext_ln813_1341, i13 %sext_ln813_1338"   --->   Operation 5977 'add' 'add_ln813_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5978 [1/1] (0.00ns)   --->   "%sext_ln813_1346 = sext i11 %add_ln813_1940"   --->   Operation 5978 'sext' 'sext_ln813_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5979 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1941 = add i13 %sext_ln813_1346, i13 %add_ln813_1934"   --->   Operation 5979 'add' 'add_ln813_1941' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5980 [1/1] (0.00ns)   --->   "%sext_ln813_1347 = sext i13 %add_ln813_1941"   --->   Operation 5980 'sext' 'sext_ln813_1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5981 [1/1] (0.00ns)   --->   "%sext_ln813_1360 = sext i11 %add_ln813_1954"   --->   Operation 5981 'sext' 'sext_ln813_1360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5982 [1/1] (0.75ns)   --->   "%add_ln813_1955 = add i14 %sext_ln813_1360, i14 %sext_ln813_1347"   --->   Operation 5982 'add' 'add_ln813_1955' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5983 [1/1] (0.00ns)   --->   "%sext_ln813_1361 = sext i14 %add_ln813_1955"   --->   Operation 5983 'sext' 'sext_ln813_1361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5984 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1956 = add i16 %sext_ln813_1361, i16 %add_ln813_1928"   --->   Operation 5984 'add' 'add_ln813_1956' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1961 = add i16 %add_ln813_1960, i16 %add_ln813_1958"   --->   Operation 5985 'add' 'add_ln813_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1963 = add i16 %add_ln813_1962, i16 %sext_ln818_208"   --->   Operation 5986 'add' 'add_ln813_1963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5987 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1966 = add i16 %add_ln813_1965, i16 %add_ln813_1963"   --->   Operation 5987 'add' 'add_ln813_1966' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5988 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1967 = add i16 %add_ln813_1966, i16 %add_ln813_1961"   --->   Operation 5988 'add' 'add_ln813_1967' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5989 [1/1] (0.00ns)   --->   "%sext_ln813_1364 = sext i15 %add_ln813_1969"   --->   Operation 5989 'sext' 'sext_ln813_1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5990 [1/1] (0.00ns)   --->   "%sext_ln813_1366 = sext i15 %add_ln813_1971"   --->   Operation 5990 'sext' 'sext_ln813_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1972 = add i16 %sext_ln813_1366, i16 %sext_ln813_1364"   --->   Operation 5991 'add' 'add_ln813_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5992 [1/1] (0.00ns)   --->   "%sext_ln813_1368 = sext i13 %add_ln813_1974"   --->   Operation 5992 'sext' 'sext_ln813_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5993 [1/1] (0.00ns)   --->   "%sext_ln813_1371 = sext i12 %add_ln813_1977"   --->   Operation 5993 'sext' 'sext_ln813_1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5994 [1/1] (0.75ns)   --->   "%add_ln813_1978 = add i14 %sext_ln813_1371, i14 %sext_ln813_1368"   --->   Operation 5994 'add' 'add_ln813_1978' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5995 [1/1] (0.00ns)   --->   "%sext_ln813_1372 = sext i14 %add_ln813_1978"   --->   Operation 5995 'sext' 'sext_ln813_1372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5996 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1979 = add i16 %sext_ln813_1372, i16 %add_ln813_1972"   --->   Operation 5996 'add' 'add_ln813_1979' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1980 = add i16 %add_ln813_1979, i16 %add_ln813_1967"   --->   Operation 5997 'add' 'add_ln813_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5998 [1/1] (0.00ns)   --->   "%sext_ln813_1373 = sext i10 %add_ln813_1981"   --->   Operation 5998 'sext' 'sext_ln813_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5999 [1/1] (0.72ns)   --->   "%add_ln813_1982 = add i11 %sext_ln813_1373, i11 262"   --->   Operation 5999 'add' 'add_ln813_1982' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6000 [1/1] (0.00ns)   --->   "%sext_ln813_1374 = sext i11 %add_ln813_1982"   --->   Operation 6000 'sext' 'sext_ln813_1374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6001 [1/1] (0.00ns)   --->   "%sext_ln813_1376 = sext i11 %add_ln813_1984"   --->   Operation 6001 'sext' 'sext_ln813_1376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6002 [1/1] (0.73ns)   --->   "%add_ln813_1985 = add i12 %sext_ln813_1376, i12 %sext_ln813_1374"   --->   Operation 6002 'add' 'add_ln813_1985' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6003 [1/1] (0.00ns)   --->   "%sext_ln813_1377 = sext i12 %add_ln813_1985"   --->   Operation 6003 'sext' 'sext_ln813_1377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6004 [1/1] (0.00ns)   --->   "%sext_ln813_1383 = sext i11 %add_ln813_1990"   --->   Operation 6004 'sext' 'sext_ln813_1383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1991 = add i13 %sext_ln813_1383, i13 %sext_ln813_1377"   --->   Operation 6005 'add' 'add_ln813_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6006 [1/1] (0.00ns)   --->   "%sext_ln813_1394 = sext i11 %add_ln813_2002"   --->   Operation 6006 'sext' 'sext_ln813_1394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6007 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2003 = add i13 %sext_ln813_1394, i13 %add_ln813_1991"   --->   Operation 6007 'add' 'add_ln813_2003' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6008 [1/1] (0.00ns)   --->   "%sext_ln813_1395 = sext i13 %add_ln813_2003"   --->   Operation 6008 'sext' 'sext_ln813_1395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6009 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2004 = add i16 %sext_ln813_1395, i16 %add_ln813_1980"   --->   Operation 6009 'add' 'add_ln813_2004' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6010 [1/1] (0.00ns)   --->   "%sext_ln813_1400 = sext i10 %add_ln813_2009"   --->   Operation 6010 'sext' 'sext_ln813_1400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6011 [1/1] (0.00ns)   --->   "%sext_ln813_1407 = sext i11 %add_ln813_2014"   --->   Operation 6011 'sext' 'sext_ln813_1407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6012 [1/1] (0.73ns)   --->   "%add_ln813_2015 = add i12 %sext_ln813_1407, i12 %sext_ln813_1400"   --->   Operation 6012 'add' 'add_ln813_2015' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6013 [1/1] (0.00ns)   --->   "%sext_ln813_1408 = sext i12 %add_ln813_2015"   --->   Operation 6013 'sext' 'sext_ln813_1408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6014 [1/1] (0.00ns)   --->   "%sext_ln813_1415 = sext i11 %add_ln813_2022"   --->   Operation 6014 'sext' 'sext_ln813_1415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6015 [1/1] (0.00ns)   --->   "%sext_ln813_1422 = sext i11 %add_ln813_2029"   --->   Operation 6015 'sext' 'sext_ln813_1422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6016 [1/1] (0.73ns)   --->   "%add_ln813_2030 = add i12 %sext_ln813_1422, i12 %sext_ln813_1415"   --->   Operation 6016 'add' 'add_ln813_2030' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6017 [1/1] (0.00ns)   --->   "%sext_ln813_1423 = sext i12 %add_ln813_2030"   --->   Operation 6017 'sext' 'sext_ln813_1423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6018 [1/1] (0.74ns)   --->   "%add_ln813_2031 = add i13 %sext_ln813_1423, i13 %sext_ln813_1408"   --->   Operation 6018 'add' 'add_ln813_2031' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6019 [1/1] (0.00ns)   --->   "%sext_ln813_1424 = sext i13 %add_ln813_2031"   --->   Operation 6019 'sext' 'sext_ln813_1424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2036 = add i16 %add_ln813_2035, i16 %add_ln813_2033"   --->   Operation 6020 'add' 'add_ln813_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6021 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2042 = add i16 %add_ln813_2041, i16 %add_ln813_2036"   --->   Operation 6021 'add' 'add_ln813_2042' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6022 [1/1] (0.00ns)   --->   "%sext_ln813_1431 = sext i13 %add_ln813_2047"   --->   Operation 6022 'sext' 'sext_ln813_1431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6023 [1/1] (0.00ns)   --->   "%sext_ln813_1437 = sext i12 %add_ln813_2053"   --->   Operation 6023 'sext' 'sext_ln813_1437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6024 [1/1] (0.75ns)   --->   "%add_ln813_2054 = add i14 %sext_ln813_1437, i14 %sext_ln813_1431"   --->   Operation 6024 'add' 'add_ln813_2054' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6025 [1/1] (0.00ns)   --->   "%sext_ln813_1438 = sext i14 %add_ln813_2054"   --->   Operation 6025 'sext' 'sext_ln813_1438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2055 = add i16 %sext_ln813_1438, i16 %add_ln813_2042"   --->   Operation 6026 'add' 'add_ln813_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6027 [1/1] (0.00ns)   --->   "%sext_ln813_1440 = sext i11 %add_ln813_2057"   --->   Operation 6027 'sext' 'sext_ln813_1440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6028 [1/1] (0.00ns)   --->   "%sext_ln813_1442 = sext i10 %add_ln813_2059"   --->   Operation 6028 'sext' 'sext_ln813_1442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2060 = add i12 %sext_ln813_1442, i12 %sext_ln813_1440"   --->   Operation 6029 'add' 'add_ln813_2060' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6030 [1/1] (0.00ns)   --->   "%sext_ln813_1448 = sext i11 %add_ln813_2066"   --->   Operation 6030 'sext' 'sext_ln813_1448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6031 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2067 = add i12 %sext_ln813_1448, i12 %add_ln813_2060"   --->   Operation 6031 'add' 'add_ln813_2067' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6032 [1/1] (0.00ns)   --->   "%sext_ln813_1449 = sext i12 %add_ln813_2067"   --->   Operation 6032 'sext' 'sext_ln813_1449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6033 [1/1] (0.00ns)   --->   "%sext_ln813_1461 = sext i11 %add_ln813_2079"   --->   Operation 6033 'sext' 'sext_ln813_1461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6034 [1/1] (0.74ns)   --->   "%add_ln813_2080 = add i13 %sext_ln813_1461, i13 %sext_ln813_1449"   --->   Operation 6034 'add' 'add_ln813_2080' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6035 [1/1] (0.00ns)   --->   "%sext_ln813_1462 = sext i13 %add_ln813_2080"   --->   Operation 6035 'sext' 'sext_ln813_1462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6036 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2081 = add i16 %sext_ln813_1462, i16 %add_ln813_2055"   --->   Operation 6036 'add' 'add_ln813_2081' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2088 = add i16 %add_ln813_2087, i16 %add_ln813_2085"   --->   Operation 6037 'add' 'add_ln813_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2090 = add i16 %add_ln813_2089, i16 %mult_V_1117"   --->   Operation 6038 'add' 'add_ln813_2090' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6039 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2094 = add i16 %add_ln813_2093, i16 %add_ln813_2090"   --->   Operation 6039 'add' 'add_ln813_2094' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6040 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2095 = add i16 %add_ln813_2094, i16 %add_ln813_2088"   --->   Operation 6040 'add' 'add_ln813_2095' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2101 = add i16 %add_ln813_2100, i16 %add_ln813_2097"   --->   Operation 6041 'add' 'add_ln813_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6042 [1/1] (0.00ns)   --->   "%sext_ln813_1464 = sext i15 %add_ln813_2102"   --->   Operation 6042 'sext' 'sext_ln813_1464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2103 = add i16 %sext_ln813_1464, i16 %sext_ln818_125"   --->   Operation 6043 'add' 'add_ln813_2103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6044 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2107 = add i16 %add_ln813_2106, i16 %add_ln813_2103"   --->   Operation 6044 'add' 'add_ln813_2107' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6045 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2108 = add i16 %add_ln813_2107, i16 %add_ln813_2101"   --->   Operation 6045 'add' 'add_ln813_2108' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2109 = add i16 %add_ln813_2108, i16 %add_ln813_2095"   --->   Operation 6046 'add' 'add_ln813_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6047 [1/1] (0.00ns)   --->   "%sext_ln813_1468 = sext i14 %add_ln813_2111"   --->   Operation 6047 'sext' 'sext_ln813_1468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6048 [1/1] (0.00ns)   --->   "%sext_ln813_1471 = sext i12 %add_ln813_2114"   --->   Operation 6048 'sext' 'sext_ln813_1471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6049 [1/1] (0.76ns)   --->   "%add_ln813_2115 = add i15 %sext_ln813_1471, i15 %sext_ln813_1468"   --->   Operation 6049 'add' 'add_ln813_2115' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6050 [1/1] (0.00ns)   --->   "%sext_ln813_1473 = sext i11 %add_ln813_2117"   --->   Operation 6050 'sext' 'sext_ln813_1473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6051 [1/1] (0.00ns)   --->   "%sext_ln813_1476 = sext i11 %add_ln813_2120"   --->   Operation 6051 'sext' 'sext_ln813_1476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6052 [1/1] (0.73ns)   --->   "%add_ln813_2121 = add i12 %sext_ln813_1476, i12 %sext_ln813_1473"   --->   Operation 6052 'add' 'add_ln813_2121' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6053 [1/1] (0.00ns)   --->   "%sext_ln813_1477 = sext i12 %add_ln813_2121"   --->   Operation 6053 'sext' 'sext_ln813_1477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2122 = add i15 %sext_ln813_1477, i15 %add_ln813_2115"   --->   Operation 6054 'add' 'add_ln813_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6055 [1/1] (0.00ns)   --->   "%sext_ln813_1479 = sext i10 %add_ln813_2123"   --->   Operation 6055 'sext' 'sext_ln813_1479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6056 [1/1] (0.00ns)   --->   "%sext_ln813_1481 = sext i9 %add_ln813_2125"   --->   Operation 6056 'sext' 'sext_ln813_1481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2126 = add i11 %sext_ln813_1481, i11 %sext_ln813_1479"   --->   Operation 6057 'add' 'add_ln813_2126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6058 [1/1] (0.00ns)   --->   "%sext_ln813_1486 = sext i10 %add_ln813_2131"   --->   Operation 6058 'sext' 'sext_ln813_1486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6059 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2132 = add i11 %sext_ln813_1486, i11 %add_ln813_2126"   --->   Operation 6059 'add' 'add_ln813_2132' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6060 [1/1] (0.00ns)   --->   "%sext_ln813_1487 = sext i11 %add_ln813_2132"   --->   Operation 6060 'sext' 'sext_ln813_1487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6061 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2133 = add i15 %sext_ln813_1487, i15 %add_ln813_2122"   --->   Operation 6061 'add' 'add_ln813_2133' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6062 [1/1] (0.00ns)   --->   "%sext_ln813_1488 = sext i15 %add_ln813_2133"   --->   Operation 6062 'sext' 'sext_ln813_1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6063 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2134 = add i16 %sext_ln813_1488, i16 %add_ln813_2109"   --->   Operation 6063 'add' 'add_ln813_2134' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6064 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i16 %add_ln813_777" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6064 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6065 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i16 %add_ln813_1039" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6065 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6066 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i16 %add_ln813_1092" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6066 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6067 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i16 %add_ln813_1144" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6067 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6068 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i16 %sext_ln813_843" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6068 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6069 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i16 %add_ln813_1230" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6069 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6070 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i16 %sext_ln813_903" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6070 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6071 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i16 %add_ln813_1311" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6071 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6072 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i512 %mrv_7, i16 %add_ln813_1368" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6072 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6073 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i512 %mrv_8, i16 %add_ln813_1420" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6073 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6074 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i512 %mrv_9, i16 %add_ln813_1472" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6074 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6075 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i512 %mrv_10, i16 %sext_ln813_542" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6075 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6076 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i512 %mrv_11, i16 %add_ln813_1522" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6076 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6077 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i512 %mrv_12, i16 %add_ln813_1574" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6077 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6078 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i512 %mrv_13, i16 %add_ln813_1615" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6078 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6079 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i512 %mrv_14, i16 %add_ln813_1665" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6079 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6080 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i512 %mrv_15, i16 %sext_ln813_573" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6080 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6081 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i512 %mrv_16, i16 %add_ln813_1719" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6081 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6082 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i512 %mrv_17, i16 %sext_ln813_1236" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6082 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6083 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i512 %mrv_18, i16 %add_ln813_1794" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6083 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6084 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i512 %mrv_19, i16 %add_ln813_1848" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6084 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6085 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i512 %mrv_20, i16 %add_ln813_1900" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6085 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6086 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i512 %mrv_21, i16 %add_ln813_891" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6086 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6087 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i512 %mrv_22, i16 %add_ln813_941" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6087 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6088 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i512 %mrv_23, i16 %sext_ln813_487" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6088 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6089 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i512 %mrv_24, i16 %add_ln813_1956" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6089 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6090 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i512 %mrv_25, i16 %add_ln813_2004" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6090 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6091 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i512 %mrv_26, i16 %sext_ln813_1424" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6091 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6092 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i512 %mrv_27, i16 %add_ln813_2081" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6092 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6093 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i512 %mrv_28, i16 %sext_ln813_665" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6093 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6094 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i512 %mrv_29, i16 %add_ln813_2134" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6094 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6095 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i512 %mrv_30, i16 %sext_ln813_687" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6095 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6096 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i512 %mrv_31" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 6096 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.65ns
The critical path consists of the following:
	wire read operation ('p_read_131', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read57' (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70) [73]  (0 ns)
	'sub' operation ('r.V') [3197]  (0.785 ns)
	'add' operation ('add_ln813_720') [3692]  (0.706 ns)
	'add' operation ('add_ln813_1468') [4986]  (0.705 ns)
	'add' operation ('add_ln813_1469') [4988]  (0.715 ns)
	'add' operation ('add_ln813_1470') [4990]  (0.735 ns)

 <State 2>: 2.9ns
The critical path consists of the following:
	'add' operation ('add_ln813_1404') [4884]  (0.735 ns)
	'add' operation ('add_ln813_1405') [4886]  (0.736 ns)
	'add' operation ('add_ln813_1419') [4913]  (0.755 ns)
	'add' operation ('add_ln813_1420') [4915]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
