name,op[6:2],func3,func7[5],ExtOP,RegWr,Branch,MemToReg,MemWr,MemOp,ALUAsrc,ALUBsrc,ALUctr,ALUAction
lui,1101,,,1,1,0,0,0,,,1,11,load imm
auipc,101,,,1,1,0,0,0,,1,1,0,PC + imm
addi,100,0,,0,1,0,0,0,,0,1,0,rs1 + imm
slti,100,10,,0,1,0,0,0,,0,1,10,"slt rs1, imm"
sltiu,100,11,,0,1,0,0,0,,0,1,1010,"sltu rs1, imm"
xori,100,100,,0,1,0,0,0,,0,1,100,rs1 ^ imm
ori,100,110,,0,1,0,0,0,,0,1,110,rs1 | imm
andi,100,111,,0,1,0,0,0,,0,1,111,rs1 & imm
slli,100,1,0,0,1,0,0,0,,0,1,1,rs1 << imm[4:0]
srli,100,101,0,0,1,0,0,0,,0,1,101,rs1 >> imm[4:0]
srai,100,101,1,0,1,0,0,0,,0,1,1101,rs1 >>> imm[4:0]
add,1100,0,0,,1,0,0,0,,0,0,0,rs1 + rs2
sub,1100,0,1,,1,0,0,0,,0,0,1000,rs1 - rs2
sll,1100,1,0,,1,0,0,0,,0,0,1,rs1 << rs2[4:0]
slt,1100,10,0,,1,0,0,0,,0,0,10,"slt rs1, rs2"
sltu,1100,11,0,,1,0,0,0,,0,0,1010,"sltu rs1, rs2"
xor,1100,100,0,,1,0,0,0,,0,0,100,rs1 ^ rs2
srl,1100,101,0,,1,0,0,0,,0,0,101,rs1 >> rs2[4:0]
sra,1100,101,1,,1,0,0,0,,0,0,1101,rs1 >>> rs2[4:0]
or,1100,110,0,,1,0,0,0,,0,0,110,rs1 | rs2
and,1100,111,0,,1,0,0,0,,0,0,111,rs1 & rs2
jal,11011,,,100,1,1,0,0,,1,10,0,PC+4
jalr,11001,0,,0,1,10,0,0,,1,10,0,PC+4
beq,11000,0,,11,0,100,,0,,0,0,10,"根据 rs1,rs2 设置 Zero"
bne,11000,1,,11,0,101,,0,,0,0,10,"根据 rs1,rs2 设置 Zero"
blt,11000,100,,11,0,110,,0,,0,0,10,"根据 rs1,rs2 设置带符号 Less"
bge,11000,101,,11,0,111,,0,,0,0,10,"根据 rs1,rs2 设置带符号 Less"
bltu,11000,110,,11,0,110,,0,,0,0,1010,"根据 rs1,rs2 设置无符号 Less"
bgeu,11000,111,,11,0,111,,0,,0,0,1010,"根据 rs1,rs2 设置无符号 Less"
lb,0,0,,0,1,0,1,0,0,0,1,0,rs1 + imm
lh,0,1,,0,1,0,1,0,1,0,1,0,rs1 + imm
lw,0,10,,0,1,0,1,0,10,0,1,0,rs1 + imm
lbu,0,100,,0,1,0,1,0,100,0,1,0,rs1 + imm
lhu,0,101,,0,1,0,1,0,101,0,1,0,rs1 + imm
sb,1000,0,,10,0,0,,1,0,0,1,0,rs1 + imm
sh,1000,1,,10,0,0,,1,1,0,1,0,rs1 + imm
sw,1000,10,,10,0,0,,1,10,0,1,0,rs1 + imm
