Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 19 03:29:26 2023
| Host         : DESKTOP-6DEOV28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testLedec_timing_summary_routed.rpt -pb testLedec_timing_summary_routed.pb -rpx testLedec_timing_summary_routed.rpx -warn_on_violation
| Design       : testLedec
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 4.384ns (52.183%)  route 4.018ns (47.817%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[18]/Q
                         net (fo=9, routed)           0.894     1.350    dig[1]
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.152     1.502 r  anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.123     4.626    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.402 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.402    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.369ns (53.800%)  route 3.752ns (46.200%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[19]/Q
                         net (fo=9, routed)           1.232     1.688    dig[2]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.150     1.838 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.520     4.358    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     8.120 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.120    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.132ns (56.328%)  route 3.204ns (43.672%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[18]/Q
                         net (fo=9, routed)           0.893     1.349    dig[1]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     1.473 r  anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.310     3.784    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.336 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.336    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 4.114ns (56.257%)  route 3.198ns (43.743%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[19]/Q
                         net (fo=9, routed)           1.232     1.688    dig[2]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.124     1.812 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.967     3.778    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.312 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.312    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.130ns (56.537%)  route 3.175ns (43.463%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[17]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[17]/Q
                         net (fo=7, routed)           0.673     1.129    dig[0]
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.124     1.253 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.502     3.755    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.305 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.305    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.348ns (61.353%)  route 2.739ns (38.647%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[17]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[17]/Q
                         net (fo=7, routed)           0.673     1.129    dig[0]
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.153     1.282 r  anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.065     3.348    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.739     7.086 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.086    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 4.116ns (58.299%)  route 2.944ns (41.701%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[18]/Q
                         net (fo=9, routed)           0.894     1.350    dig[1]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     1.474 r  anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.049     3.524    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.059 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.059    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.913ns  (logic 4.353ns (62.970%)  route 2.560ns (37.030%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[18]/Q
                         net (fo=9, routed)           0.893     1.349    dig[1]
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.152     1.501 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.666     3.168    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745     6.913 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.913    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    counter_reg_n_0_[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    counter_reg[0]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    counter_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[8]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    counter_reg[12]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.345 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.345    counter_reg[16]_i_1_n_6
    SLICE_X0Y91          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    counter_reg_n_0_[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    counter_reg[0]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    counter_reg[4]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[8]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    counter_reg[12]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.324    counter_reg[16]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[10]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[8]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[14]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[12]_i_1_n_5
    SLICE_X0Y90          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[2]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[0]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[6]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[4]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[10]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[8]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[14]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[12]_i_1_n_4
    SLICE_X0Y90          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[2]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[0]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[6]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[4]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.252ns (60.040%)  route 0.168ns (39.960%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=9, routed)           0.168     0.309    dig[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.420 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.420    counter_reg[16]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    counter_reg_n_0_[0]
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     0.359    counter[0]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    counter_reg[0]_i_1_n_7
    SLICE_X0Y87          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





