// Seed: 280009490
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10
);
  assign id_2 = {1, 1};
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    output tri0  id_3,
    output wire  id_4
);
  wire id_6;
  assign id_3 = id_2;
  wire id_7;
  module_0(
      id_0, id_2, id_4, id_2, id_3, id_0, id_0, id_0, id_2, id_2, id_0
  );
  wire id_8;
endmodule
