read_verilog ../top_latch.v
synth -top top
flowmap top

