INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
