// add8.v

module Add8(
	input [31:0] a,
	output [31:0] r
    );

	assign r = a + 8;
	
endmodule
