{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622007571677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622007571677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 14:39:31 2021 " "Processing started: Wed May 26 14:39:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622007571677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007571677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007571677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622007573692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622007573692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_project.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_project " "Found entity 1: digital_project" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007584426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007584426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_project.v(14) " "Verilog HDL Implicit Net warning at digital_project.v(14): created implicit net for \"rstn\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q digital_project.v(19) " "Verilog HDL Implicit Net warning at digital_project.v(19): created implicit net for \"q\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_10 digital_project.v(26) " "Verilog HDL Implicit Net warning at digital_project.v(26): created implicit net for \"sec_10\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec1 digital_project.v(27) " "Verilog HDL Implicit Net warning at digital_project.v(27): created implicit net for \"sec1\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_10 digital_project.v(28) " "Verilog HDL Implicit Net warning at digital_project.v(28): created implicit net for \"min_10\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min1 digital_project.v(29) " "Verilog HDL Implicit Net warning at digital_project.v(29): created implicit net for \"min1\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_10 digital_project.v(30) " "Verilog HDL Implicit Net warning at digital_project.v(30): created implicit net for \"hour_10\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour1 digital_project.v(31) " "Verilog HDL Implicit Net warning at digital_project.v(31): created implicit net for \"hour1\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_project " "Elaborating entity \"digital_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622007584707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007584848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622007584848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn clock.v(16) " "Verilog HDL Implicit Net warning at clock.v(16): created implicit net for \"rstn\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_10 clock.v(23) " "Verilog HDL Implicit Net warning at clock.v(23): created implicit net for \"sec_10\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec1 clock.v(24) " "Verilog HDL Implicit Net warning at clock.v(24): created implicit net for \"sec1\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_10 clock.v(30) " "Verilog HDL Implicit Net warning at clock.v(30): created implicit net for \"min_10\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min1 clock.v(31) " "Verilog HDL Implicit Net warning at clock.v(31): created implicit net for \"min1\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_10 clock.v(36) " "Verilog HDL Implicit Net warning at clock.v(36): created implicit net for \"hour_10\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour1 clock.v(37) " "Verilog HDL Implicit Net warning at clock.v(37): created implicit net for \"hour1\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "q packed clock.v(11) " "Verilog HDL Port Declaration warning at clock.v(11): port declaration for \"q\" declares packed dimensions but the data type declaration does not" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "q clock.v(7) " "HDL info at clock.v(7): see declaration for object \"q\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:TIME " "Elaborating entity \"clock\" for hierarchy \"clock:TIME\"" {  } { { "digital_project.v" "TIME" { Text "F:/watch/digital_project.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 clock.v(11) " "Verilog HDL assignment warning at clock.v(11): truncated value with size 6 to match size of target (1)" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622007584879 "|digital_project|clock:TIME"}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "q clock.v(11) " "Verilog HDL error at clock.v(11): expression in variable declaration assignment to q must be constant" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 11 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1622007584879 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "clock:TIME " "Can't elaborate user hierarchy \"clock:TIME\"" {  } { { "digital_project.v" "TIME" { Text "F:/watch/digital_project.v" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007584879 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622007585176 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 26 14:39:45 2021 " "Processing ended: Wed May 26 14:39:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622007585176 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622007585176 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622007585176 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007585176 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007585910 ""}
