<profile>

<section name = "Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_76_7'" level="0">
<item name = "Date">Mon May  5 13:02:26 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">SpikingBINAM</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.892 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">259, 259, 2.590 us, 2.590 us, 259, 259, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_76_7">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 43, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 77, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_83_7_1_1_U48">mux_83_7_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_397_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1031_fu_458_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln76_fu_391_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 9, 18</column>
<column name="i_2_fu_104">9, 2, 9, 18</column>
<column name="out_spikes_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_2_fu_104">9, 0, 9, 0</column>
<column name="i_reg_493">9, 0, 9, 0</column>
<column name="icmp_ln1031_reg_571">1, 0, 1, 0</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_reg_521">5, 0, 5, 0</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_reg_527">5, 0, 5, 0</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_reg_533">5, 0, 5, 0</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_reg_539">5, 0, 5, 0</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_reg_545">5, 0, 5, 0</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_reg_551">5, 0, 5, 0</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_reg_557">5, 0, 5, 0</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_reg_515">5, 0, 5, 0</column>
<column name="trunc_ln76_reg_563">8, 0, 8, 0</column>
<column name="zext_ln1031_reg_503">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, spiking_binam_Pipeline_VITIS_LOOP_76_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, spiking_binam_Pipeline_VITIS_LOOP_76_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, spiking_binam_Pipeline_VITIS_LOOP_76_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, spiking_binam_Pipeline_VITIS_LOOP_76_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, spiking_binam_Pipeline_VITIS_LOOP_76_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, spiking_binam_Pipeline_VITIS_LOOP_76_7, return value</column>
<column name="out_spikes_TREADY">in, 1, axis, out_spikes, pointer</column>
<column name="out_spikes_TDATA">out, 32, axis, out_spikes, pointer</column>
<column name="out_spikes_TVALID">out, 1, axis, out_spikes, pointer</column>
<column name="threshW">in, 7, ap_none, threshW, scalar</column>
<column name="bin_start_V">in, 12, ap_none, bin_start_V, scalar</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0">out, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1">in, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0">out, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1">in, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0">out, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1">in, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0">out, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1">in, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0">out, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1">in, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0">out, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1">in, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0">out, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1">in, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0">out, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1">in, 7, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0">out, 3, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0">out, 3, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0">out, 3, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0">out, 3, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0">out, 3, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0">out, 3, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0">out, 3, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0">out, 5, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0">out, 1, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, array</column>
<column name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0">out, 3, ap_memory, spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, array</column>
</table>
</item>
</section>
</profile>
