CORE
../../verilog/SVA/sequence_or1.sv
--buechi --k-induction --bound 2
^\[main\.p0\] main\.x == 0 or main\.x == 1: PROVED$
^\[main\.p1\] strong\(main\.x == 0 or main\.x == 1\): PROVED$
^\[main\.p2\] main\.x == 0 or \(nexttime main\.x == 1\): PROVED$
^\[main\.p3\] \(nexttime main\.x == 1\) or main\.x == 1: PROVED$
^\[main\.p4\] \(main\.x == 0 or main\.x != 10\) |=> main\.x == 1: PROVED$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
