# Adcanced_Digital_Logic_Design
Lab projects using Verilog HDL
