// SPDX-License-Identifier: GPL-2.0+

#include <env.h>
#include <pci.h>
#include <usb.h>
#include <led.h>
#include <asm/io.h>
#include <dm.h>
#include <mach/loongson.h>
#include <power/regulator.h>


void loop_delay(unsigned long long loops)
{
	volatile unsigned long long counts = loops;
	while (counts--);
}

/*
 * sel 0 usb, 1 otg
 */
static void ls2k0300_usb_phy_init(unsigned long long base, int sel)
{
	unsigned int val;

	readl(base + 0x11c) &= ~(1 << (8 + sel));
	readl(base + 0x11c) |= (1 << 7);
	readl(base + 0x508) &= ~(1 << 3);

	if (sel) {
		readl(base + 0x508) |= (1 << 16) | (1 << 17);
	}

	readl(base + 0x508) |= (1 << 27);
	loop_delay(10000);
	readl(base + 0x508) &= ~(1 << 27);
	readl(base + 0x508) |= (1 << (30 + sel));
	loop_delay(20000);
	if (sel == 0)
		readl(base + 0x508) &= ~(1 << (28 + sel));

	loop_delay(400000);
	if (sel == 1)
		readl(base + 0x508) &= ~(1 << (28 + sel));
	readl(base + 0x508) |= (7 << 0);
	readl(base + 0x504) = (0x18) | (0x1<<25) | (0x1<<24) | (0x0<<26) | (0x1<<27);
	readl(base + 0x504) = (0x18) | (0x1<<25) | (0x1<<24) | (0x0<<26) | (0x0<<27);
	do {
	    val =  readl(base + 0x504);
	} while (!(val & (1 << 28)));

	readl(base + 0x500) |= 0x4;
	readl(base + 0x504) = (0x18) | (0x1<<25) | (0x1<<24) | (0x1<<26) | (0x1<<27);  //write 0x4 in phy-addr
	readl(base + 0x504) = (0x18) | (0x1<<25) | (0x1<<24) | (0x1<<26) | (0x0<<27);
	do {
	    val =  readl(base + 0x504);
	} while (!(val & (1 << 28)));

	loop_delay(2000);

	readl(base + 0x508) |= (1 << 4);
	readl(base + 0x11c) |= (3 << 8);
	if (sel) {
		readl(base + 0x508) &= ~((1 << 16) | (1 << 17));
	}
}

static void dev_fixup(void)
{
	u32 val;

	// usb phy init
	ls2k0300_usb_phy_init(PHYS_TO_UNCACHED(0x16000000), 0);
	ls2k0300_usb_phy_init(PHYS_TO_UNCACHED(0x16000000), 1);

	// to enable thermal
	*(volatile unsigned int *)(PHYS_TO_UNCACHED(0x16001518)) = 0x0000ff03;

	//enhance the io driving force
	val = readl(LS_GENERAL_CFG4);

	val |= (0x3 << PAD_CTRL_DVO) | (0x3 << PAD_CTRL_GMAC);
// MMC 高驱动力下可到 hs200
#ifdef CONFIG_LOONGSON_MMC_HIGH_PERFORMANCE
	if (!strcmp(CONFIG_DEFAULT_DEVICE_TREE, "ls2k300_atk_dl2k0300b_v01")) {
		val |= (0x2 << PAD_CTRL_EMMC) | (0x7 << PAD_CTRL_SDIO);
	} else {
		val |= (0x7 << PAD_CTRL_EMMC) | (0x7 << PAD_CTRL_SDIO);
	}
#endif

#ifdef CONFIG_LOONGSON_USB_LOW_PAD
	val |= (0x1 << PAD_CTRL_USB);
#else
	val |= (0x7 << PAD_CTRL_USB);
#endif
	writel(val, LS_GENERAL_CFG4);

	// All UARTs in 2 wire mode
	val = readl(LS_GENERAL_CFG0);
	val |= (0xe << 20) | (0xe << 24);
	writel(val, LS_GENERAL_CFG0);

	///*RTC toytrim rtctrim must init to 0, otherwise time can not update*/
	//writel(0x0, LS_TOY_TRIM_REG);
	//writel(0x0, LS_RTC_TRIM_REG);
}

/*enable fpu regs*/
static void __maybe_unused fpu_enable(void)
{
	asm (
		"csrrd $r4, 0x2;\n\t"
		"ori   $r4, $r4, 1;\n\t"
		"csrwr $r4, 0x2;\n\t"
		:::"$r4"
	);
}

/*disable fpu regs*/
static void __maybe_unused fpu_disable(void)
{
	asm (
		"csrrd $r4, 0x2;\n\t"
		"ori   $r4, $r4, 1;\n\t"
		"xori  $r4, $r4, 1;\n\t"
		"csrwr $r4, 0x2;\n\t"
		:::"$r4"
	);
}

#ifdef CONFIG_BOARD_EARLY_INIT_F
int ls_board_early_init_f(void)
{
	// fpu_enable();
	dev_fixup();

	return 0;
}
#endif


static void regulator_init(void)
{
#ifdef CONFIG_DM_REGULATOR
	regulators_enable_boot_on(false);
#endif
}

#ifdef CONFIG_BOARD_EARLY_INIT_R
int ls_board_early_init_r(void)
{
	regulator_init();

	return 0;
}
#endif

#ifdef CONFIG_BOARD_LATE_INIT
int ls_board_late_init(void)
{
	uclass_probe_all(UCLASS_MISC);

	return 0;
}
#endif
