
#####  START OF RAM REPORT FOR COMPILE POINT: MPFS_ICICLE_KIT_BASE_DESIGN  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                        PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_3_PERIPHERALS_1.CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.genblk2\.tx_fifo.fifo_256x8_g5.ram256x8_g5.RAM_R0C0     NA                 NA                 FIC_3_PERIPHERALS_1.CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.genblk2\.tx_fifo.fifo_256x8_g5.ram256x8_g5.RAM_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_3_PERIPHERALS_1.CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.genblk3\.rx_fifo.fifo_256x8_g5.ram256x8_g5.RAM_R0C0     NA                 NA                 FIC_3_PERIPHERALS_1.CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.genblk3\.rx_fifo.fifo_256x8_g5.ram256x8_g5.RAM_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.FIC_3_0x4000_0xxx_0.FIC_3_0x4000_0xxx_0.iPSELS_raw_8[4:0]                                 ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                   
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.FIC_3_0x4FFF_Fxxx_0.FIC_3_0x4FFF_Fxxx_0.iPSELS_raw_2[15]                                  ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                   
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.FIC_3_0x4xxx_xxxx_0.FIC_3_0x4xxx_xxxx_0.iPSELS_raw_5[3:0]                                 ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                   
FIC_3_PERIPHERALS_1.RPi_ID_I2C.COREI2C_C0_0.COREI2C_C0_0.I2C_NUM_GENERATION\[0\]\.ui2c.sersta_write_proc\.sersta_2[4:0]                  ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                   
FIC_3_PERIPHERALS_1.CORE_I2C_C0_0_WRAPPER_1.COREI2C_C0_0.COREI2C_C0_0.I2C_NUM_GENERATION\[0\]\.ui2c.sersta_write_proc\.sersta_2[4:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
===================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MPFS_ICICLE_KIT_BASE_DESIGN  #####

