<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>2.507</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.507</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>2.507</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>7.493</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>7.493</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>7.493</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>7.493</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>4</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>534</FF>
      <LATCH>0</LATCH>
      <LUT>500</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>0</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="spiking_binam" DISPNAME="inst" RTLNAME="spiking_binam">
      <SubModules count="24">CTRL_s_axi_U grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168 grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204 grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249 grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269 mul_6ns_5ns_7_1_1_U69 regslice_both_in_spikes_U regslice_both_out_spikes_U spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_U spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_U spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_U spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_U spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_U spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_U spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_U spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_U spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_U spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_U spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_U spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_U spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_U spiking_binam_stream_Spike_0_int_stream_Spike_0_v_U</SubModules>
      <Resources BRAM="4" FF="534" LUT="500"/>
      <LocalResources FF="107" LUT="55"/>
    </RtlModule>
    <RtlModule CELL="inst/CTRL_s_axi_U" BINDMODULE="spiking_binam_CTRL_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="CTRL_s_axi" DISPNAME="CTRL_s_axi_U" RTLNAME="spiking_binam_CTRL_s_axi">
      <Resources FF="86" LUT="50"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168" DEPTH="1" TYPE="function" MODULENAME="spiking_binam_Pipeline_VITIS_LOOP_34_2" DISPNAME="grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168" RTLNAME="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_34_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="8" LUT="23"/>
      <LocalResources FF="6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168/flow_control_loop_pipe_sequential_init_U" BINDMODULE="spiking_binam_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="spiking_binam_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204" DEPTH="1" TYPE="function" MODULENAME="spiking_binam_Pipeline_VITIS_LOOP_52_4" DISPNAME="grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204" RTLNAME="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4">
      <SubModules count="5">flow_control_loop_pipe_sequential_init_U p_ZL14storage_matrix_0_U p_ZL14storage_matrix_1_U p_ZL14storage_matrix_2_U p_ZL14storage_matrix_3_U</SubModules>
      <Resources BRAM="4" FF="79" LUT="46"/>
      <LocalResources FF="77" LUT="30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/flow_control_loop_pipe_sequential_init_U" BINDMODULE="spiking_binam_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="spiking_binam_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/p_ZL14storage_matrix_0_U" BINDMODULE="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_0_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_0_ROM_AUTO_1R" DISPNAME="p_ZL14storage_matrix_0_U" RTLNAME="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_0_ROM_AUTO_1R">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL14storage_matrix_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL14storage_matrix_0"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/p_ZL14storage_matrix_1_U" BINDMODULE="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_1_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_1_ROM_AUTO_1R" DISPNAME="p_ZL14storage_matrix_1_U" RTLNAME="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_1_ROM_AUTO_1R">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL14storage_matrix_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL14storage_matrix_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/p_ZL14storage_matrix_2_U" BINDMODULE="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_2_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_2_ROM_AUTO_1R" DISPNAME="p_ZL14storage_matrix_2_U" RTLNAME="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_2_ROM_AUTO_1R">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL14storage_matrix_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL14storage_matrix_2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/p_ZL14storage_matrix_3_U" BINDMODULE="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_3_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_3_ROM_AUTO_1R" DISPNAME="p_ZL14storage_matrix_3_U" RTLNAME="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_3_ROM_AUTO_1R">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL14storage_matrix_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL14storage_matrix_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249" DEPTH="1" TYPE="function" MODULENAME="spiking_binam_Pipeline_VITIS_LOOP_67_6" DISPNAME="grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249" RTLNAME="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_67_6">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="20" LUT="40"/>
      <LocalResources FF="18" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249/flow_control_loop_pipe_sequential_init_U" BINDMODULE="spiking_binam_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="spiking_binam_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269" DEPTH="1" TYPE="function" MODULENAME="spiking_binam_Pipeline_VITIS_LOOP_76_7" DISPNAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269" RTLNAME="spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_76_7">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="36" LUT="69"/>
      <LocalResources FF="34" LUT="43"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/flow_control_loop_pipe_sequential_init_U" BINDMODULE="spiking_binam_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="spiking_binam_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="26"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_6ns_5ns_7_1_1_U69" BINDMODULE="spiking_binam_mul_6ns_5ns_7_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_6ns_5ns_7_1_1" DISPNAME="mul_6ns_5ns_7_1_1_U69" RTLNAME="spiking_binam_mul_6ns_5ns_7_1_1">
      <Resources LUT="5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_5ns_7_1_1_U69" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186" URAM="0" VARIABLE="threshW"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_spikes_U" BINDMODULE="spiking_binam_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_spikes_U" RTLNAME="spiking_binam_regslice_both">
      <Resources FF="52" LUT="19"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_out_spikes_U" BINDMODULE="spiking_binam_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_out_spikes_U" RTLNAME="spiking_binam_regslice_both">
      <Resources FF="42" LUT="18"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_ref_timer_10_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W">
      <Resources FF="6" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_ref_timer_11_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W">
      <Resources FF="6" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_ref_timer_12_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W">
      <Resources FF="6" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_ref_timer_13_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W">
      <Resources FF="6" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_ref_timer_14_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W">
      <Resources FF="6" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_ref_timer_8_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W">
      <Resources FF="6" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_ref_timer_9_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W">
      <Resources FF="6" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_ref_timer_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W">
      <Resources FF="6" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_v_1_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W">
      <Resources FF="7" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_v_2_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W">
      <Resources FF="7" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_v_3_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W">
      <Resources FF="7" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_v_4_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W">
      <Resources FF="7" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_v_5_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W">
      <Resources FF="7" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_v_6_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W">
      <Resources FF="7" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_v_7_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W">
      <Resources FF="7" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/spiking_binam_stream_Spike_0_int_stream_Spike_0_v_U" BINDMODULE="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W" DISPNAME="stream_Spike_0_int_stream_Spike_0_v_U" RTLNAME="spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W">
      <Resources FF="7" LUT="15"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="2.165" DATAPATH_LOGIC_DELAY="0.896" DATAPATH_NET_DELAY="1.269" ENDPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMA/WE" LOGIC_LEVELS="6" MAX_FANOUT="16" SLACK="7.493" STARTPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C">
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="63"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="49"/>
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMA" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32M16" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.165" DATAPATH_LOGIC_DELAY="0.896" DATAPATH_NET_DELAY="1.269" ENDPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMA_D1/WE" LOGIC_LEVELS="6" MAX_FANOUT="16" SLACK="7.493" STARTPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C">
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="63"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="49"/>
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMA_D1" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32M16" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.165" DATAPATH_LOGIC_DELAY="0.896" DATAPATH_NET_DELAY="1.269" ENDPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMB/WE" LOGIC_LEVELS="6" MAX_FANOUT="16" SLACK="7.493" STARTPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C">
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="63"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="49"/>
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMB" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32M16" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.165" DATAPATH_LOGIC_DELAY="0.896" DATAPATH_NET_DELAY="1.269" ENDPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMB_D1/WE" LOGIC_LEVELS="6" MAX_FANOUT="16" SLACK="7.493" STARTPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C">
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="63"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="49"/>
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMB_D1" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32M16" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.165" DATAPATH_LOGIC_DELAY="0.896" DATAPATH_NET_DELAY="1.269" ENDPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMC/WE" LOGIC_LEVELS="6" MAX_FANOUT="16" SLACK="7.493" STARTPOINT_PIN="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]/C">
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U/q1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="63"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_29" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_15" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/icmp_ln1031_fu_458_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269/ram_reg_0_31_0_0_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="119"/>
      <CELL NAME="grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204/ram_reg_0_31_0_6_i_1__3" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="49"/>
      <CELL NAME="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U/ram_reg_0_31_0_6/RAMC" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32M16" LINE_NUMBER=""/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/spiking_binam_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/spiking_binam_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/spiking_binam_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/spiking_binam_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/spiking_binam_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/spiking_binam_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon May 05 13:07:32 +0200 2025"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="SpikingBINAM"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xck26-sfvc784-2LV-c"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

