# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3h.srcs/sources_1/imports/Downloads/ALU.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/ALU_ACC.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/Calc.srcs-20230425T220314Z-001/DFFR.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/Calc.srcs-20230425T220314Z-001/DFFR_9.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/MUX_B.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/UI_MUX.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/addc.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/adder.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/exclusiveOr.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/hold.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/load.vhd" \
"../../../../project_3h.srcs/sources_1/imports/Downloads/mux5.vhd" \
"../../../../project_3h.srcs/sim_1/imports/Downloads/ALU_ACC_TB.vhd" \

# Do not sort compile order
nosort
