// Seed: 322781875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial assert ({id_3, 1 !=? id_1});
endmodule
module module_1 #(
    parameter id_3 = 32'd78
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input logic [7:0] id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  supply1 [id_3 : 1] id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  assign id_2[1==-1] = id_5;
endmodule
