INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../image_core.cpp in debug mode
   Generating csim.exe
src0: num=0
src1: num=0
match: num=0
WARNING: Hls::stream 'hls::stream<ap_axiu<8, 1, 1, 1> >.2' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
