#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Jan 24 14:26:00 2024
# Process ID: 4521
# Log file: /media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/planAhead_run_1/planAhead.log
# Journal file: /media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {/media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin L13 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {b[0]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {sum[1]}]
endgroup
set_property package_pin "" [get_ports [list  {a[1]}]]
startgroup
set_property package_pin L13 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {b[0]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin E11 [get_ports cout]
endgroup
set_property iostandard LVTTL [get_ports [list {a[1]} {a[0]}]]
set_property iostandard LVTTL [get_ports [list {b[1]} {b[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {sum[1]}]]
set_property iostandard LVTTL [get_ports [list {sum[1]} {sum[0]}]]
set_property iostandard LVTTL [get_ports [list cout]]
set_property drive 8 [get_ports [list {sum[1]} {sum[0]}]]
set_property drive 8 [get_ports [list cout]]
set_property pulltype PULLUP [get_ports [list {a[1]} {a[0]}]]
set_property pulltype PULLUP [get_ports [list {b[1]} {b[0]}]]
save_constraints
