<stg><name>mmWBramWriter</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buffer_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %buffer_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i6 %add_ln29, void %.split2, i6 0, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %n_points_1 = phi i32 %n_points, void %.split2, i32 32, void

]]></Node>
<StgValue><ssdm name="n_points_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln29 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln29 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln29 = br i1 %icmp_ln29, void %.split2, void %_Z10loadBufferP7ap_uintILi128EES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
.split2:0 %i_2_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:2 %buffer_in_addr = getelementptr i128 %buffer_in, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="buffer_in_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="5">
<![CDATA[
.split2:3 %buffer_in_load = load i5 %buffer_in_addr

]]></Node>
<StgValue><ssdm name="buffer_in_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="5">
<![CDATA[
.split2:3 %buffer_in_load = load i5 %buffer_in_addr

]]></Node>
<StgValue><ssdm name="buffer_in_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split2:4 %icmp_ln870 = icmp_eq  i128 %buffer_in_load, i128 0

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:5 %icmp_ln31 = icmp_eq  i32 %n_points_1, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:6 %and_ln31 = and i1 %icmp_ln870, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="6">
<![CDATA[
.split2:7 %trunc_ln31 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
.split2:8 %zext_ln31 = zext i5 %trunc_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:9 %n_points = select i1 %and_ln31, i32 %zext_ln31, i32 %n_points_1

]]></Node>
<StgValue><ssdm name="n_points"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.split2:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10loadBufferP7ap_uintILi128EES1_.exit:0 %buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buffer_out_addr"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
_Z10loadBufferP7ap_uintILi128EES1_.exit:1 %store_ln53 = store i32 %n_points_1, i8 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
_Z10loadBufferP7ap_uintILi128EES1_.exit:2 %br_ln55 = br void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i = phi i32 %add_ln55, void %.split, i32 0, void %_Z10loadBufferP7ap_uintILi128EES1_.exit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln55 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:2 %zext_ln55 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln55 = icmp_eq  i32 %i, i32 %n_points_1

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln55 = br i1 %icmp_ln55, void %.split, void %_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32">
<![CDATA[
.split:1 %trunc_ln61 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split:2 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln61, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:3 %or_ln58 = or i8 %shl_ln, i8 1

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
.split:4 %zext_ln58 = zext i8 %or_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %buffer_out_addr_1 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="buffer_out_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split:6 %store_ln58 = store i32 0, i8 %buffer_out_addr_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:7 %or_ln59 = or i8 %shl_ln, i8 2

]]></Node>
<StgValue><ssdm name="or_ln59"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
.split:8 %zext_ln59 = zext i8 %or_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %buffer_out_addr_2 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="buffer_out_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split:10 %store_ln59 = store i32 0, i8 %buffer_out_addr_2

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %buffer_addr = getelementptr i29 %buffer_r, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="5">
<![CDATA[
.split:16 %lhs_V = load i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit:0 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:11 %or_ln60 = or i8 %shl_ln, i8 3

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
.split:12 %zext_ln60 = zext i8 %or_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %buffer_out_addr_3 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buffer_out_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split:14 %store_ln60 = store i32 0, i8 %buffer_out_addr_3

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="5">
<![CDATA[
.split:16 %lhs_V = load i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="29">
<![CDATA[
.split:17 %sext_ln1348 = sext i29 %lhs_V

]]></Node>
<StgValue><ssdm name="sext_ln1348"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="31">
<![CDATA[
.split:18 %zext_ln1348 = zext i31 %sext_ln1348

]]></Node>
<StgValue><ssdm name="zext_ln1348"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:19 %add_ln61 = add i8 %shl_ln, i8 4

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
.split:20 %zext_ln61 = zext i8 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %buffer_out_addr_4 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="buffer_out_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split:22 %store_ln61 = store i32 %zext_ln1348, i8 %buffer_out_addr_4

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.split:23 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="buffer_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="buffer_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="buffer_r" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="86" from="empty_3" to="spectopmodule_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="8">
</dataflow>
<dataflow id="89" from="buffer_in" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="91" from="empty" to="specinterface_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="103" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="104" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="105" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="106" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="109" toId="9">
</dataflow>
<dataflow id="111" from="buffer_in" to="specbitsmap_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="113" from="buffer_out" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="114" from="empty" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="115" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="95" toId="10">
</dataflow>
<dataflow id="118" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="95" toId="10">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="95" toId="10">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="95" toId="10">
</dataflow>
<dataflow id="123" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="124" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="125" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="126" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="95" toId="10">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="95" toId="10">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="109" toId="11">
</dataflow>
<dataflow id="130" from="buffer_out" to="specbitsmap_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="132" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="134" from="empty_1" to="specinterface_ln0" fromId="133" toId="12">
</dataflow>
<dataflow id="135" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="136" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="138" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="139" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="141" from="empty_2" to="specinterface_ln0" fromId="140" toId="12">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="144" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="145" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="146" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="147" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="150" from="add_ln29" to="i_2" fromId="16" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="br_ln0" to="i_2" fromId="32" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="153" from="StgValue_152" to="i_2" fromId="152" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln29" to="i_2" fromId="13" toId="14">
</dataflow>
<dataflow id="155" from="n_points" to="n_points_1" fromId="31" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln0" to="n_points_1" fromId="32" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="158" from="StgValue_157" to="n_points_1" fromId="157" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln29" to="n_points_1" fromId="13" toId="15">
</dataflow>
<dataflow id="160" from="i_2" to="add_ln29" fromId="14" toId="16">
</dataflow>
<dataflow id="162" from="StgValue_161" to="add_ln29" fromId="161" toId="16">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="163" toId="17">
</dataflow>
<dataflow id="165" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="17">
</dataflow>
<dataflow id="166" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="17">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specpipeline_ln0" fromId="167" toId="17">
</dataflow>
<dataflow id="169" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="17">
</dataflow>
<dataflow id="171" from="p_str" to="specpipeline_ln0" fromId="170" toId="17">
</dataflow>
<dataflow id="172" from="i_2" to="icmp_ln29" fromId="14" toId="18">
</dataflow>
<dataflow id="174" from="StgValue_173" to="icmp_ln29" fromId="173" toId="18">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="175" toId="19">
</dataflow>
<dataflow id="178" from="StgValue_177" to="empty" fromId="177" toId="19">
</dataflow>
<dataflow id="179" from="StgValue_177" to="empty" fromId="177" toId="19">
</dataflow>
<dataflow id="180" from="StgValue_177" to="empty" fromId="177" toId="19">
</dataflow>
<dataflow id="181" from="icmp_ln29" to="br_ln29" fromId="18" toId="20">
</dataflow>
<dataflow id="182" from="i_2" to="i_2_cast" fromId="14" toId="21">
</dataflow>
<dataflow id="183" from="buffer_in" to="buffer_in_addr" fromId="80" toId="22">
</dataflow>
<dataflow id="185" from="StgValue_184" to="buffer_in_addr" fromId="184" toId="22">
</dataflow>
<dataflow id="186" from="i_2_cast" to="buffer_in_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="187" from="buffer_in_addr" to="buffer_in_load" fromId="22" toId="23">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="188" toId="24">
</dataflow>
<dataflow id="191" from="empty_5" to="specloopname_ln27" fromId="190" toId="24">
</dataflow>
<dataflow id="192" from="buffer_in_addr" to="buffer_in_load" fromId="22" toId="25">
</dataflow>
<dataflow id="193" from="buffer_in_load" to="icmp_ln870" fromId="25" toId="26">
</dataflow>
<dataflow id="195" from="StgValue_194" to="icmp_ln870" fromId="194" toId="26">
</dataflow>
<dataflow id="196" from="n_points_1" to="icmp_ln31" fromId="15" toId="27">
</dataflow>
<dataflow id="197" from="StgValue_157" to="icmp_ln31" fromId="157" toId="27">
</dataflow>
<dataflow id="198" from="icmp_ln870" to="and_ln31" fromId="26" toId="28">
</dataflow>
<dataflow id="199" from="icmp_ln31" to="and_ln31" fromId="27" toId="28">
</dataflow>
<dataflow id="200" from="i_2" to="trunc_ln31" fromId="14" toId="29">
</dataflow>
<dataflow id="201" from="trunc_ln31" to="zext_ln31" fromId="29" toId="30">
</dataflow>
<dataflow id="202" from="and_ln31" to="n_points" fromId="28" toId="31">
</dataflow>
<dataflow id="203" from="zext_ln31" to="n_points" fromId="30" toId="31">
</dataflow>
<dataflow id="204" from="n_points_1" to="n_points" fromId="15" toId="31">
</dataflow>
<dataflow id="205" from="buffer_out" to="buffer_out_addr" fromId="81" toId="33">
</dataflow>
<dataflow id="206" from="StgValue_184" to="buffer_out_addr" fromId="184" toId="33">
</dataflow>
<dataflow id="207" from="StgValue_184" to="buffer_out_addr" fromId="184" toId="33">
</dataflow>
<dataflow id="208" from="n_points_1" to="store_ln53" fromId="15" toId="34">
</dataflow>
<dataflow id="209" from="buffer_out_addr" to="store_ln53" fromId="33" toId="34">
</dataflow>
<dataflow id="210" from="add_ln55" to="i" fromId="37" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln0" to="i" fromId="66" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="212" from="StgValue_92" to="i" fromId="92" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="br_ln55" to="i" fromId="35" toId="36">
</dataflow>
<dataflow id="214" from="i" to="add_ln55" fromId="36" toId="37">
</dataflow>
<dataflow id="215" from="StgValue_167" to="add_ln55" fromId="167" toId="37">
</dataflow>
<dataflow id="216" from="i" to="zext_ln55" fromId="36" toId="38">
</dataflow>
<dataflow id="217" from="i" to="icmp_ln55" fromId="36" toId="39">
</dataflow>
<dataflow id="218" from="n_points_1" to="icmp_ln55" fromId="15" toId="39">
</dataflow>
<dataflow id="219" from="icmp_ln55" to="br_ln55" fromId="39" toId="40">
</dataflow>
<dataflow id="220" from="i" to="trunc_ln61" fromId="36" toId="41">
</dataflow>
<dataflow id="222" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln" fromId="221" toId="42">
</dataflow>
<dataflow id="223" from="trunc_ln61" to="shl_ln" fromId="41" toId="42">
</dataflow>
<dataflow id="225" from="StgValue_224" to="shl_ln" fromId="224" toId="42">
</dataflow>
<dataflow id="226" from="shl_ln" to="or_ln58" fromId="42" toId="43">
</dataflow>
<dataflow id="228" from="StgValue_227" to="or_ln58" fromId="227" toId="43">
</dataflow>
<dataflow id="229" from="or_ln58" to="zext_ln58" fromId="43" toId="44">
</dataflow>
<dataflow id="230" from="buffer_out" to="buffer_out_addr_1" fromId="81" toId="45">
</dataflow>
<dataflow id="231" from="StgValue_184" to="buffer_out_addr_1" fromId="184" toId="45">
</dataflow>
<dataflow id="232" from="zext_ln58" to="buffer_out_addr_1" fromId="44" toId="45">
</dataflow>
<dataflow id="233" from="StgValue_92" to="store_ln58" fromId="92" toId="46">
</dataflow>
<dataflow id="234" from="buffer_out_addr_1" to="store_ln58" fromId="45" toId="46">
</dataflow>
<dataflow id="235" from="shl_ln" to="or_ln59" fromId="42" toId="47">
</dataflow>
<dataflow id="237" from="StgValue_236" to="or_ln59" fromId="236" toId="47">
</dataflow>
<dataflow id="238" from="or_ln59" to="zext_ln59" fromId="47" toId="48">
</dataflow>
<dataflow id="239" from="buffer_out" to="buffer_out_addr_2" fromId="81" toId="49">
</dataflow>
<dataflow id="240" from="StgValue_184" to="buffer_out_addr_2" fromId="184" toId="49">
</dataflow>
<dataflow id="241" from="zext_ln59" to="buffer_out_addr_2" fromId="48" toId="49">
</dataflow>
<dataflow id="242" from="StgValue_92" to="store_ln59" fromId="92" toId="50">
</dataflow>
<dataflow id="243" from="buffer_out_addr_2" to="store_ln59" fromId="49" toId="50">
</dataflow>
<dataflow id="244" from="buffer_r" to="buffer_addr" fromId="82" toId="51">
</dataflow>
<dataflow id="245" from="StgValue_184" to="buffer_addr" fromId="184" toId="51">
</dataflow>
<dataflow id="246" from="zext_ln55" to="buffer_addr" fromId="38" toId="51">
</dataflow>
<dataflow id="247" from="buffer_addr" to="lhs_V" fromId="51" toId="52">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopName" to="specloopname_ln55" fromId="188" toId="54">
</dataflow>
<dataflow id="250" from="empty_4" to="specloopname_ln55" fromId="249" toId="54">
</dataflow>
<dataflow id="251" from="shl_ln" to="or_ln60" fromId="42" toId="55">
</dataflow>
<dataflow id="253" from="StgValue_252" to="or_ln60" fromId="252" toId="55">
</dataflow>
<dataflow id="254" from="or_ln60" to="zext_ln60" fromId="55" toId="56">
</dataflow>
<dataflow id="255" from="buffer_out" to="buffer_out_addr_3" fromId="81" toId="57">
</dataflow>
<dataflow id="256" from="StgValue_184" to="buffer_out_addr_3" fromId="184" toId="57">
</dataflow>
<dataflow id="257" from="zext_ln60" to="buffer_out_addr_3" fromId="56" toId="57">
</dataflow>
<dataflow id="258" from="StgValue_92" to="store_ln60" fromId="92" toId="58">
</dataflow>
<dataflow id="259" from="buffer_out_addr_3" to="store_ln60" fromId="57" toId="58">
</dataflow>
<dataflow id="260" from="buffer_addr" to="lhs_V" fromId="51" toId="59">
</dataflow>
<dataflow id="261" from="lhs_V" to="sext_ln1348" fromId="59" toId="60">
</dataflow>
<dataflow id="262" from="sext_ln1348" to="zext_ln1348" fromId="60" toId="61">
</dataflow>
<dataflow id="263" from="shl_ln" to="add_ln61" fromId="42" toId="62">
</dataflow>
<dataflow id="265" from="StgValue_264" to="add_ln61" fromId="264" toId="62">
</dataflow>
<dataflow id="266" from="add_ln61" to="zext_ln61" fromId="62" toId="63">
</dataflow>
<dataflow id="267" from="buffer_out" to="buffer_out_addr_4" fromId="81" toId="64">
</dataflow>
<dataflow id="268" from="StgValue_184" to="buffer_out_addr_4" fromId="184" toId="64">
</dataflow>
<dataflow id="269" from="zext_ln61" to="buffer_out_addr_4" fromId="63" toId="64">
</dataflow>
<dataflow id="270" from="zext_ln1348" to="store_ln61" fromId="61" toId="65">
</dataflow>
<dataflow id="271" from="buffer_out_addr_4" to="store_ln61" fromId="64" toId="65">
</dataflow>
<dataflow id="272" from="icmp_ln29" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="273" from="icmp_ln29" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="274" from="icmp_ln55" to="StgValue_5" fromId="39" toId="5">
</dataflow>
</dataflows>


</stg>
