$date
	Sat Oct 22 23:16:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#796486
b10100 &
b10100 %
1$
b10100 !
1"
#796487
0"
#796490
b1010 &
b1010 %
#796494
b101 &
b101 %
#796498
b10000 &
b10000 %
#796502
b1000 &
b1000 %
#796506
b100 &
b100 %
#796510
b10 &
b10 %
#796514
b1 &
b1 %
1#
#796518
b0 &
0#
b0 %
0$
#1799277
b1100 !
1"
#1799278
b1100 &
b1100 %
1$
#1799279
0"
#1799282
b110 &
b110 %
#1799286
b11 &
b11 %
#1799290
b1010 &
b1010 %
#1799294
b101 &
b101 %
#1799298
b10000 &
b10000 %
#1799302
b1000 &
b1000 %
#1799306
b100 &
b100 %
#1799310
b10 &
b10 %
#1799314
b1 &
b1 %
1#
#1799318
b0 &
0#
b0 %
0$
#2772953
b11110 !
1"
#2772954
b11110 &
b11110 %
1$
#2772955
0"
#2772958
b1111 &
b1111 %
#2772962
b101110 &
b101110 %
#2772966
b10111 &
b10111 %
#2772970
b1000110 &
b1000110 %
#2772974
b100011 &
b100011 %
#2772978
b1101010 &
b1101010 %
#2772982
b110101 &
b110101 %
#2772986
b10100000 &
b10100000 %
#2772990
b1010000 &
b1010000 %
#2772994
b101000 &
b101000 %
#2772998
b10100 &
b10100 %
#2773002
b1010 &
b1010 %
#2773006
b101 &
b101 %
#2773010
b10000 &
b10000 %
#2773014
b1000 &
b1000 %
#2773018
b100 &
b100 %
#2773022
b10 &
b10 %
#2773026
b1 &
b1 %
1#
#2773030
b0 &
0#
b0 %
0$
#4500012
