Generating HDL for page 12.12.65.1 F CYCLE REQUIRED at 6/29/2020 2:09:26 PM
Removed 2 outputs from Gate at 1G to ignored block(s) or identical signal names
Removed 2 outputs from Dot Function at 3E to ignored block(s) or identical signal names
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of MS_F_CH_INT_END_OF_TRANSFER,PS_F_CH_IN_PROCESS,PS_F_CH_INPUT_MODE
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_D
	and inputs of MS_F_CH_INT_END_OF_TRANSFER,PS_F_CH_IN_PROCESS,PS_F_CH_OUTPUT_MODE
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_F
	and inputs of PS_F_CH_EXT_END_OF_TRANSFER
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_B
	and inputs of MS_F1_REG_FULL
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_R
	and inputs of MS_F2_REG_FULL
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_B
	and inputs of MS_F_CYCLE_DOT_ANY_LAST_GATE
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_B
	and inputs of MS_F1_REG_FULL
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_R
	and inputs of OUT_DOT_3D
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_F
	and inputs of MS_F_CYCLE_DOT_ANY_LAST_GATE
	and logic function of NOT
Generating Statement for block at 3F with output pin(s) of OUT_3F_F
	and inputs of OUT_DOT_5D
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_R
	and inputs of OUT_DOT_5G
	and logic function of NOT
Generating Statement for block at 1G with output pin(s) of OUT_1G_C
	and inputs of OUT_DOT_3E
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_D
	and inputs of MS_F_CH_INT_END_OF_TRANSFER,PS_F_CH_IN_PROCESS,PS_F_CH_INPUT_MODE
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_B
	and inputs of MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL
	and logic function of NOT
Generating Statement for block at 5I with output pin(s) of OUT_5I_B
	and inputs of PS_F2_REG_FULL
	and logic function of NOT
Generating Statement for block at 3I with output pin(s) of OUT_3I_C
	and inputs of MS_F_CH_INPUT_DOT_F2_REG_FULL
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_DOT_5D
	and inputs of OUT_5B_D,OUT_5C_B,OUT_5D_B
	and logic function of OR
Generating Statement for block at 3D with output pin(s) of OUT_DOT_3D
	and inputs of OUT_3A_C,OUT_3B_F,OUT_3C_R,OUT_3D_B
	and logic function of OR
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E, OUT_DOT_3E
	and inputs of OUT_3E_R,OUT_3F_F,OUT_3G_R,OUT_3H_B,OUT_3I_C
	and logic function of OR
Generating Statement for block at 5G with output pin(s) of OUT_DOT_5G
	and inputs of OUT_5F_F,OUT_5H_D,OUT_5I_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_F_CYCLE_REQUIRED
	from gate output OUT_1G_C
Generating output sheet edge signal assignment to 
	signal PS_F_CYCLE_REQUIRED
	from gate output OUT_DOT_3E
