#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Comm_SCB */
#define Comm_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define Comm_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define Comm_SCB__CTRL CYREG_SCB0_CTRL
#define Comm_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define Comm_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define Comm_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define Comm_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define Comm_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define Comm_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define Comm_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define Comm_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define Comm_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define Comm_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define Comm_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define Comm_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define Comm_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define Comm_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define Comm_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define Comm_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define Comm_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define Comm_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define Comm_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define Comm_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define Comm_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define Comm_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define Comm_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define Comm_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define Comm_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define Comm_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define Comm_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define Comm_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define Comm_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define Comm_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define Comm_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define Comm_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define Comm_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define Comm_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define Comm_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define Comm_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define Comm_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define Comm_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define Comm_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define Comm_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define Comm_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define Comm_SCB__INTR_M CYREG_SCB0_INTR_M
#define Comm_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define Comm_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define Comm_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define Comm_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define Comm_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define Comm_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define Comm_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define Comm_SCB__INTR_S CYREG_SCB0_INTR_S
#define Comm_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define Comm_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define Comm_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define Comm_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define Comm_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define Comm_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define Comm_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define Comm_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define Comm_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define Comm_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define Comm_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define Comm_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define Comm_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define Comm_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define Comm_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define Comm_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define Comm_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define Comm_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define Comm_SCB__SS0_POSISTION 0u
#define Comm_SCB__SS1_POSISTION 1u
#define Comm_SCB__SS2_POSISTION 2u
#define Comm_SCB__SS3_POSISTION 3u
#define Comm_SCB__STATUS CYREG_SCB0_STATUS
#define Comm_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define Comm_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define Comm_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define Comm_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define Comm_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define Comm_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define Comm_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define Comm_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* Comm_SCB_IRQ */
#define Comm_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Comm_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Comm_SCB_IRQ__INTC_MASK 0x400u
#define Comm_SCB_IRQ__INTC_NUMBER 10u
#define Comm_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define Comm_SCB_IRQ__INTC_PRIOR_NUM 3u
#define Comm_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define Comm_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define Comm_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Comm_uart_rx_i2c_scl_spi_mosi */
#define Comm_uart_rx_i2c_scl_spi_mosi__0__DM__MASK 0x07u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__DM__SHIFT 0u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__DR CYREG_PRT4_DR
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_GPIO 0u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_I2C 14u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_I2C_SCL 14u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_MASK 0x0000000Fu
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SHIFT 0u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SPI 15u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_SPI_MOSI 15u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_UART 9u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__HSIOM_UART_RX 9u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__INTCFG CYREG_PRT4_INTCFG
#define Comm_uart_rx_i2c_scl_spi_mosi__0__INTSTAT CYREG_PRT4_INTSTAT
#define Comm_uart_rx_i2c_scl_spi_mosi__0__MASK 0x01u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__PC CYREG_PRT4_PC
#define Comm_uart_rx_i2c_scl_spi_mosi__0__PC2 CYREG_PRT4_PC2
#define Comm_uart_rx_i2c_scl_spi_mosi__0__PORT 4u
#define Comm_uart_rx_i2c_scl_spi_mosi__0__PS CYREG_PRT4_PS
#define Comm_uart_rx_i2c_scl_spi_mosi__0__SHIFT 0u
#define Comm_uart_rx_i2c_scl_spi_mosi__DR CYREG_PRT4_DR
#define Comm_uart_rx_i2c_scl_spi_mosi__INTCFG CYREG_PRT4_INTCFG
#define Comm_uart_rx_i2c_scl_spi_mosi__INTSTAT CYREG_PRT4_INTSTAT
#define Comm_uart_rx_i2c_scl_spi_mosi__MASK 0x01u
#define Comm_uart_rx_i2c_scl_spi_mosi__PC CYREG_PRT4_PC
#define Comm_uart_rx_i2c_scl_spi_mosi__PC2 CYREG_PRT4_PC2
#define Comm_uart_rx_i2c_scl_spi_mosi__PORT 4u
#define Comm_uart_rx_i2c_scl_spi_mosi__PS CYREG_PRT4_PS
#define Comm_uart_rx_i2c_scl_spi_mosi__SHIFT 0u

/* Comm_uart_tx_i2c_sda_spi_miso */
#define Comm_uart_tx_i2c_sda_spi_miso__0__DM__MASK 0x38u
#define Comm_uart_tx_i2c_sda_spi_miso__0__DM__SHIFT 3u
#define Comm_uart_tx_i2c_sda_spi_miso__0__DR CYREG_PRT4_DR
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_GPIO 0u
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_I2C 14u
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_I2C_SDA 14u
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_MASK 0x000000F0u
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_SHIFT 4u
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_SPI 15u
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_SPI_MISO 15u
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_UART 9u
#define Comm_uart_tx_i2c_sda_spi_miso__0__HSIOM_UART_TX 9u
#define Comm_uart_tx_i2c_sda_spi_miso__0__INTCFG CYREG_PRT4_INTCFG
#define Comm_uart_tx_i2c_sda_spi_miso__0__INTSTAT CYREG_PRT4_INTSTAT
#define Comm_uart_tx_i2c_sda_spi_miso__0__MASK 0x02u
#define Comm_uart_tx_i2c_sda_spi_miso__0__PC CYREG_PRT4_PC
#define Comm_uart_tx_i2c_sda_spi_miso__0__PC2 CYREG_PRT4_PC2
#define Comm_uart_tx_i2c_sda_spi_miso__0__PORT 4u
#define Comm_uart_tx_i2c_sda_spi_miso__0__PS CYREG_PRT4_PS
#define Comm_uart_tx_i2c_sda_spi_miso__0__SHIFT 1u
#define Comm_uart_tx_i2c_sda_spi_miso__DR CYREG_PRT4_DR
#define Comm_uart_tx_i2c_sda_spi_miso__INTCFG CYREG_PRT4_INTCFG
#define Comm_uart_tx_i2c_sda_spi_miso__INTSTAT CYREG_PRT4_INTSTAT
#define Comm_uart_tx_i2c_sda_spi_miso__MASK 0x02u
#define Comm_uart_tx_i2c_sda_spi_miso__PC CYREG_PRT4_PC
#define Comm_uart_tx_i2c_sda_spi_miso__PC2 CYREG_PRT4_PC2
#define Comm_uart_tx_i2c_sda_spi_miso__PORT 4u
#define Comm_uart_tx_i2c_sda_spi_miso__PS CYREG_PRT4_PS
#define Comm_uart_tx_i2c_sda_spi_miso__SHIFT 1u

/* CommCLK */
#define CommCLK__DIVIDER_MASK 0x0000FFFFu
#define CommCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define CommCLK__ENABLE_MASK 0x80000000u
#define CommCLK__MASK 0x80000000u
#define CommCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* DIR_REG_1 */
#define DIR_REG_1_Sync_ctrl_reg__0__MASK 0x01u
#define DIR_REG_1_Sync_ctrl_reg__0__POS 0
#define DIR_REG_1_Sync_ctrl_reg__1__MASK 0x02u
#define DIR_REG_1_Sync_ctrl_reg__1__POS 1
#define DIR_REG_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define DIR_REG_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define DIR_REG_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define DIR_REG_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define DIR_REG_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define DIR_REG_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define DIR_REG_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define DIR_REG_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define DIR_REG_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define DIR_REG_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define DIR_REG_1_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define DIR_REG_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define DIR_REG_1_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_02
#define DIR_REG_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define DIR_REG_1_Sync_ctrl_reg__MASK 0x03u
#define DIR_REG_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define DIR_REG_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define DIR_REG_1_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define DIR_REG_Sync_ctrl_reg__0__MASK 0x01u
#define DIR_REG_Sync_ctrl_reg__0__POS 0
#define DIR_REG_Sync_ctrl_reg__1__MASK 0x02u
#define DIR_REG_Sync_ctrl_reg__1__POS 1
#define DIR_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define DIR_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define DIR_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define DIR_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define DIR_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define DIR_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define DIR_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define DIR_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define DIR_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define DIR_REG_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define DIR_REG_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define DIR_REG_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define DIR_REG_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define DIR_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define DIR_REG_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define DIR_REG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define DIR_REG_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_00
#define DIR_REG_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define DIR_REG_Sync_ctrl_reg__MASK 0x03u
#define DIR_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define DIR_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define DIR_REG_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_00

/* TCPWM_1_cy_m0s8_tcpwm_1 */
#define TCPWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define TCPWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define TCPWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define TCPWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define TCPWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define TCPWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define TCPWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* TCPWM_2_cy_m0s8_tcpwm_1 */
#define TCPWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define TCPWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define TCPWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define TCPWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define TCPWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define TCPWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define TCPWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define TCPWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define TCPWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define TCPWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define TCPWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define TCPWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define TCPWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define TCPWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define TCPWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* TCPWM_3_cy_m0s8_tcpwm_1 */
#define TCPWM_3_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define TCPWM_3_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define TCPWM_3_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define TCPWM_3_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define TCPWM_3_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define TCPWM_3_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define TCPWM_3_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define TCPWM_3_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define TCPWM_3_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define TCPWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define TCPWM_3_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define TCPWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define TCPWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define TCPWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define TCPWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* TCPWM_4_cy_m0s8_tcpwm_1 */
#define TCPWM_4_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define TCPWM_4_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define TCPWM_4_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define TCPWM_4_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define TCPWM_4_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define TCPWM_4_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define TCPWM_4_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define TCPWM_4_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define TCPWM_4_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define TCPWM_4_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define TCPWM_4_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define TCPWM_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define TCPWM_4_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define TCPWM_4_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define TCPWM_4_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* DIR_INPUT */
#define DIR_INPUT__0__DM__MASK 0x1C0000u
#define DIR_INPUT__0__DM__SHIFT 18u
#define DIR_INPUT__0__DR CYREG_PRT1_DR
#define DIR_INPUT__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIR_INPUT__0__HSIOM_MASK 0x0F000000u
#define DIR_INPUT__0__HSIOM_SHIFT 24u
#define DIR_INPUT__0__INTCFG CYREG_PRT1_INTCFG
#define DIR_INPUT__0__INTSTAT CYREG_PRT1_INTSTAT
#define DIR_INPUT__0__MASK 0x40u
#define DIR_INPUT__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIR_INPUT__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIR_INPUT__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIR_INPUT__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIR_INPUT__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIR_INPUT__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIR_INPUT__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIR_INPUT__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIR_INPUT__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIR_INPUT__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIR_INPUT__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIR_INPUT__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIR_INPUT__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIR_INPUT__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIR_INPUT__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIR_INPUT__0__PC CYREG_PRT1_PC
#define DIR_INPUT__0__PC2 CYREG_PRT1_PC2
#define DIR_INPUT__0__PORT 1u
#define DIR_INPUT__0__PS CYREG_PRT1_PS
#define DIR_INPUT__0__SHIFT 6u
#define DIR_INPUT__DR CYREG_PRT1_DR
#define DIR_INPUT__INTCFG CYREG_PRT1_INTCFG
#define DIR_INPUT__INTSTAT CYREG_PRT1_INTSTAT
#define DIR_INPUT__MASK 0x40u
#define DIR_INPUT__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIR_INPUT__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIR_INPUT__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIR_INPUT__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIR_INPUT__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIR_INPUT__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIR_INPUT__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIR_INPUT__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIR_INPUT__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIR_INPUT__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIR_INPUT__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIR_INPUT__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIR_INPUT__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIR_INPUT__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIR_INPUT__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIR_INPUT__PC CYREG_PRT1_PC
#define DIR_INPUT__PC2 CYREG_PRT1_PC2
#define DIR_INPUT__PORT 1u
#define DIR_INPUT__PS CYREG_PRT1_PS
#define DIR_INPUT__SHIFT 6u

/* DIR_INPUT_1 */
#define DIR_INPUT_1__0__DM__MASK 0xE00000u
#define DIR_INPUT_1__0__DM__SHIFT 21u
#define DIR_INPUT_1__0__DR CYREG_PRT1_DR
#define DIR_INPUT_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIR_INPUT_1__0__HSIOM_MASK 0xF0000000u
#define DIR_INPUT_1__0__HSIOM_SHIFT 28u
#define DIR_INPUT_1__0__INTCFG CYREG_PRT1_INTCFG
#define DIR_INPUT_1__0__INTSTAT CYREG_PRT1_INTSTAT
#define DIR_INPUT_1__0__MASK 0x80u
#define DIR_INPUT_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIR_INPUT_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIR_INPUT_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIR_INPUT_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIR_INPUT_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIR_INPUT_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIR_INPUT_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIR_INPUT_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIR_INPUT_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIR_INPUT_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIR_INPUT_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIR_INPUT_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIR_INPUT_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIR_INPUT_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIR_INPUT_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIR_INPUT_1__0__PC CYREG_PRT1_PC
#define DIR_INPUT_1__0__PC2 CYREG_PRT1_PC2
#define DIR_INPUT_1__0__PORT 1u
#define DIR_INPUT_1__0__PS CYREG_PRT1_PS
#define DIR_INPUT_1__0__SHIFT 7u
#define DIR_INPUT_1__DR CYREG_PRT1_DR
#define DIR_INPUT_1__INTCFG CYREG_PRT1_INTCFG
#define DIR_INPUT_1__INTSTAT CYREG_PRT1_INTSTAT
#define DIR_INPUT_1__MASK 0x80u
#define DIR_INPUT_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIR_INPUT_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIR_INPUT_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIR_INPUT_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIR_INPUT_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIR_INPUT_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIR_INPUT_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIR_INPUT_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIR_INPUT_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIR_INPUT_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIR_INPUT_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIR_INPUT_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIR_INPUT_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIR_INPUT_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIR_INPUT_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIR_INPUT_1__PC CYREG_PRT1_PC
#define DIR_INPUT_1__PC2 CYREG_PRT1_PC2
#define DIR_INPUT_1__PORT 1u
#define DIR_INPUT_1__PS CYREG_PRT1_PS
#define DIR_INPUT_1__SHIFT 7u

/* DIR_INPUT_SOURCE */
#define DIR_INPUT_SOURCE__0__DM__MASK 0xE00000u
#define DIR_INPUT_SOURCE__0__DM__SHIFT 21u
#define DIR_INPUT_SOURCE__0__DR CYREG_PRT0_DR
#define DIR_INPUT_SOURCE__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DIR_INPUT_SOURCE__0__HSIOM_MASK 0xF0000000u
#define DIR_INPUT_SOURCE__0__HSIOM_SHIFT 28u
#define DIR_INPUT_SOURCE__0__INTCFG CYREG_PRT0_INTCFG
#define DIR_INPUT_SOURCE__0__INTSTAT CYREG_PRT0_INTSTAT
#define DIR_INPUT_SOURCE__0__MASK 0x80u
#define DIR_INPUT_SOURCE__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR_INPUT_SOURCE__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR_INPUT_SOURCE__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR_INPUT_SOURCE__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR_INPUT_SOURCE__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR_INPUT_SOURCE__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR_INPUT_SOURCE__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR_INPUT_SOURCE__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR_INPUT_SOURCE__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR_INPUT_SOURCE__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR_INPUT_SOURCE__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR_INPUT_SOURCE__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR_INPUT_SOURCE__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR_INPUT_SOURCE__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR_INPUT_SOURCE__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR_INPUT_SOURCE__0__PC CYREG_PRT0_PC
#define DIR_INPUT_SOURCE__0__PC2 CYREG_PRT0_PC2
#define DIR_INPUT_SOURCE__0__PORT 0u
#define DIR_INPUT_SOURCE__0__PS CYREG_PRT0_PS
#define DIR_INPUT_SOURCE__0__SHIFT 7u
#define DIR_INPUT_SOURCE__DR CYREG_PRT0_DR
#define DIR_INPUT_SOURCE__INTCFG CYREG_PRT0_INTCFG
#define DIR_INPUT_SOURCE__INTSTAT CYREG_PRT0_INTSTAT
#define DIR_INPUT_SOURCE__MASK 0x80u
#define DIR_INPUT_SOURCE__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR_INPUT_SOURCE__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR_INPUT_SOURCE__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR_INPUT_SOURCE__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR_INPUT_SOURCE__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR_INPUT_SOURCE__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR_INPUT_SOURCE__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR_INPUT_SOURCE__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR_INPUT_SOURCE__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR_INPUT_SOURCE__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR_INPUT_SOURCE__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR_INPUT_SOURCE__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR_INPUT_SOURCE__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR_INPUT_SOURCE__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR_INPUT_SOURCE__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR_INPUT_SOURCE__PC CYREG_PRT0_PC
#define DIR_INPUT_SOURCE__PC2 CYREG_PRT0_PC2
#define DIR_INPUT_SOURCE__PORT 0u
#define DIR_INPUT_SOURCE__PS CYREG_PRT0_PS
#define DIR_INPUT_SOURCE__SHIFT 7u

/* DIR_INPUT_SOURCE_1 */
#define DIR_INPUT_SOURCE_1__0__DM__MASK 0x1C0u
#define DIR_INPUT_SOURCE_1__0__DM__SHIFT 6u
#define DIR_INPUT_SOURCE_1__0__DR CYREG_PRT0_DR
#define DIR_INPUT_SOURCE_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DIR_INPUT_SOURCE_1__0__HSIOM_MASK 0x00000F00u
#define DIR_INPUT_SOURCE_1__0__HSIOM_SHIFT 8u
#define DIR_INPUT_SOURCE_1__0__INTCFG CYREG_PRT0_INTCFG
#define DIR_INPUT_SOURCE_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define DIR_INPUT_SOURCE_1__0__MASK 0x04u
#define DIR_INPUT_SOURCE_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR_INPUT_SOURCE_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR_INPUT_SOURCE_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR_INPUT_SOURCE_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR_INPUT_SOURCE_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR_INPUT_SOURCE_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR_INPUT_SOURCE_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR_INPUT_SOURCE_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR_INPUT_SOURCE_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR_INPUT_SOURCE_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR_INPUT_SOURCE_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR_INPUT_SOURCE_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR_INPUT_SOURCE_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR_INPUT_SOURCE_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR_INPUT_SOURCE_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR_INPUT_SOURCE_1__0__PC CYREG_PRT0_PC
#define DIR_INPUT_SOURCE_1__0__PC2 CYREG_PRT0_PC2
#define DIR_INPUT_SOURCE_1__0__PORT 0u
#define DIR_INPUT_SOURCE_1__0__PS CYREG_PRT0_PS
#define DIR_INPUT_SOURCE_1__0__SHIFT 2u
#define DIR_INPUT_SOURCE_1__DR CYREG_PRT0_DR
#define DIR_INPUT_SOURCE_1__INTCFG CYREG_PRT0_INTCFG
#define DIR_INPUT_SOURCE_1__INTSTAT CYREG_PRT0_INTSTAT
#define DIR_INPUT_SOURCE_1__MASK 0x04u
#define DIR_INPUT_SOURCE_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR_INPUT_SOURCE_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR_INPUT_SOURCE_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR_INPUT_SOURCE_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR_INPUT_SOURCE_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR_INPUT_SOURCE_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR_INPUT_SOURCE_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR_INPUT_SOURCE_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR_INPUT_SOURCE_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR_INPUT_SOURCE_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR_INPUT_SOURCE_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR_INPUT_SOURCE_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR_INPUT_SOURCE_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR_INPUT_SOURCE_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR_INPUT_SOURCE_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR_INPUT_SOURCE_1__PC CYREG_PRT0_PC
#define DIR_INPUT_SOURCE_1__PC2 CYREG_PRT0_PC2
#define DIR_INPUT_SOURCE_1__PORT 0u
#define DIR_INPUT_SOURCE_1__PS CYREG_PRT0_PS
#define DIR_INPUT_SOURCE_1__SHIFT 2u

/* DIR_OUT_A */
#define DIR_OUT_A__0__DM__MASK 0x38u
#define DIR_OUT_A__0__DM__SHIFT 3u
#define DIR_OUT_A__0__DR CYREG_PRT3_DR
#define DIR_OUT_A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define DIR_OUT_A__0__HSIOM_MASK 0x000000F0u
#define DIR_OUT_A__0__HSIOM_SHIFT 4u
#define DIR_OUT_A__0__INTCFG CYREG_PRT3_INTCFG
#define DIR_OUT_A__0__INTSTAT CYREG_PRT3_INTSTAT
#define DIR_OUT_A__0__MASK 0x02u
#define DIR_OUT_A__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define DIR_OUT_A__0__OUT_SEL_SHIFT 2u
#define DIR_OUT_A__0__OUT_SEL_VAL 2u
#define DIR_OUT_A__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define DIR_OUT_A__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define DIR_OUT_A__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define DIR_OUT_A__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define DIR_OUT_A__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define DIR_OUT_A__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define DIR_OUT_A__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define DIR_OUT_A__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define DIR_OUT_A__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define DIR_OUT_A__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define DIR_OUT_A__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define DIR_OUT_A__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define DIR_OUT_A__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define DIR_OUT_A__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define DIR_OUT_A__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define DIR_OUT_A__0__PC CYREG_PRT3_PC
#define DIR_OUT_A__0__PC2 CYREG_PRT3_PC2
#define DIR_OUT_A__0__PORT 3u
#define DIR_OUT_A__0__PS CYREG_PRT3_PS
#define DIR_OUT_A__0__SHIFT 1u
#define DIR_OUT_A__DR CYREG_PRT3_DR
#define DIR_OUT_A__INTCFG CYREG_PRT3_INTCFG
#define DIR_OUT_A__INTSTAT CYREG_PRT3_INTSTAT
#define DIR_OUT_A__MASK 0x02u
#define DIR_OUT_A__PA__CFG0 CYREG_UDB_PA3_CFG0
#define DIR_OUT_A__PA__CFG1 CYREG_UDB_PA3_CFG1
#define DIR_OUT_A__PA__CFG10 CYREG_UDB_PA3_CFG10
#define DIR_OUT_A__PA__CFG11 CYREG_UDB_PA3_CFG11
#define DIR_OUT_A__PA__CFG12 CYREG_UDB_PA3_CFG12
#define DIR_OUT_A__PA__CFG13 CYREG_UDB_PA3_CFG13
#define DIR_OUT_A__PA__CFG14 CYREG_UDB_PA3_CFG14
#define DIR_OUT_A__PA__CFG2 CYREG_UDB_PA3_CFG2
#define DIR_OUT_A__PA__CFG3 CYREG_UDB_PA3_CFG3
#define DIR_OUT_A__PA__CFG4 CYREG_UDB_PA3_CFG4
#define DIR_OUT_A__PA__CFG5 CYREG_UDB_PA3_CFG5
#define DIR_OUT_A__PA__CFG6 CYREG_UDB_PA3_CFG6
#define DIR_OUT_A__PA__CFG7 CYREG_UDB_PA3_CFG7
#define DIR_OUT_A__PA__CFG8 CYREG_UDB_PA3_CFG8
#define DIR_OUT_A__PA__CFG9 CYREG_UDB_PA3_CFG9
#define DIR_OUT_A__PC CYREG_PRT3_PC
#define DIR_OUT_A__PC2 CYREG_PRT3_PC2
#define DIR_OUT_A__PORT 3u
#define DIR_OUT_A__PS CYREG_PRT3_PS
#define DIR_OUT_A__SHIFT 1u

/* DIR_OUT_A_1 */
#define DIR_OUT_A_1__0__DM__MASK 0x1C0000u
#define DIR_OUT_A_1__0__DM__SHIFT 18u
#define DIR_OUT_A_1__0__DR CYREG_PRT3_DR
#define DIR_OUT_A_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define DIR_OUT_A_1__0__HSIOM_MASK 0x0F000000u
#define DIR_OUT_A_1__0__HSIOM_SHIFT 24u
#define DIR_OUT_A_1__0__INTCFG CYREG_PRT3_INTCFG
#define DIR_OUT_A_1__0__INTSTAT CYREG_PRT3_INTSTAT
#define DIR_OUT_A_1__0__MASK 0x40u
#define DIR_OUT_A_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define DIR_OUT_A_1__0__OUT_SEL_SHIFT 12u
#define DIR_OUT_A_1__0__OUT_SEL_VAL 2u
#define DIR_OUT_A_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define DIR_OUT_A_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define DIR_OUT_A_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define DIR_OUT_A_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define DIR_OUT_A_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define DIR_OUT_A_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define DIR_OUT_A_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define DIR_OUT_A_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define DIR_OUT_A_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define DIR_OUT_A_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define DIR_OUT_A_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define DIR_OUT_A_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define DIR_OUT_A_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define DIR_OUT_A_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define DIR_OUT_A_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define DIR_OUT_A_1__0__PC CYREG_PRT3_PC
#define DIR_OUT_A_1__0__PC2 CYREG_PRT3_PC2
#define DIR_OUT_A_1__0__PORT 3u
#define DIR_OUT_A_1__0__PS CYREG_PRT3_PS
#define DIR_OUT_A_1__0__SHIFT 6u
#define DIR_OUT_A_1__DR CYREG_PRT3_DR
#define DIR_OUT_A_1__INTCFG CYREG_PRT3_INTCFG
#define DIR_OUT_A_1__INTSTAT CYREG_PRT3_INTSTAT
#define DIR_OUT_A_1__MASK 0x40u
#define DIR_OUT_A_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define DIR_OUT_A_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define DIR_OUT_A_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define DIR_OUT_A_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define DIR_OUT_A_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define DIR_OUT_A_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define DIR_OUT_A_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define DIR_OUT_A_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define DIR_OUT_A_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define DIR_OUT_A_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define DIR_OUT_A_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define DIR_OUT_A_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define DIR_OUT_A_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define DIR_OUT_A_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define DIR_OUT_A_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define DIR_OUT_A_1__PC CYREG_PRT3_PC
#define DIR_OUT_A_1__PC2 CYREG_PRT3_PC2
#define DIR_OUT_A_1__PORT 3u
#define DIR_OUT_A_1__PS CYREG_PRT3_PS
#define DIR_OUT_A_1__SHIFT 6u

/* DIR_OUT_B */
#define DIR_OUT_B__0__DM__MASK 0x1C0000u
#define DIR_OUT_B__0__DM__SHIFT 18u
#define DIR_OUT_B__0__DR CYREG_PRT0_DR
#define DIR_OUT_B__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DIR_OUT_B__0__HSIOM_MASK 0x0F000000u
#define DIR_OUT_B__0__HSIOM_SHIFT 24u
#define DIR_OUT_B__0__INTCFG CYREG_PRT0_INTCFG
#define DIR_OUT_B__0__INTSTAT CYREG_PRT0_INTSTAT
#define DIR_OUT_B__0__MASK 0x40u
#define DIR_OUT_B__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DIR_OUT_B__0__OUT_SEL_SHIFT 12u
#define DIR_OUT_B__0__OUT_SEL_VAL 2u
#define DIR_OUT_B__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR_OUT_B__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR_OUT_B__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR_OUT_B__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR_OUT_B__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR_OUT_B__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR_OUT_B__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR_OUT_B__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR_OUT_B__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR_OUT_B__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR_OUT_B__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR_OUT_B__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR_OUT_B__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR_OUT_B__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR_OUT_B__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR_OUT_B__0__PC CYREG_PRT0_PC
#define DIR_OUT_B__0__PC2 CYREG_PRT0_PC2
#define DIR_OUT_B__0__PORT 0u
#define DIR_OUT_B__0__PS CYREG_PRT0_PS
#define DIR_OUT_B__0__SHIFT 6u
#define DIR_OUT_B__DR CYREG_PRT0_DR
#define DIR_OUT_B__INTCFG CYREG_PRT0_INTCFG
#define DIR_OUT_B__INTSTAT CYREG_PRT0_INTSTAT
#define DIR_OUT_B__MASK 0x40u
#define DIR_OUT_B__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR_OUT_B__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR_OUT_B__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR_OUT_B__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR_OUT_B__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR_OUT_B__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR_OUT_B__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR_OUT_B__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR_OUT_B__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR_OUT_B__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR_OUT_B__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR_OUT_B__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR_OUT_B__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR_OUT_B__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR_OUT_B__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR_OUT_B__PC CYREG_PRT0_PC
#define DIR_OUT_B__PC2 CYREG_PRT0_PC2
#define DIR_OUT_B__PORT 0u
#define DIR_OUT_B__PS CYREG_PRT0_PS
#define DIR_OUT_B__SHIFT 6u

/* DIR_OUT_B_1 */
#define DIR_OUT_B_1__0__DM__MASK 0x07u
#define DIR_OUT_B_1__0__DM__SHIFT 0u
#define DIR_OUT_B_1__0__DR CYREG_PRT0_DR
#define DIR_OUT_B_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DIR_OUT_B_1__0__HSIOM_MASK 0x0000000Fu
#define DIR_OUT_B_1__0__HSIOM_SHIFT 0u
#define DIR_OUT_B_1__0__INTCFG CYREG_PRT0_INTCFG
#define DIR_OUT_B_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define DIR_OUT_B_1__0__MASK 0x01u
#define DIR_OUT_B_1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DIR_OUT_B_1__0__OUT_SEL_SHIFT 0u
#define DIR_OUT_B_1__0__OUT_SEL_VAL 1u
#define DIR_OUT_B_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR_OUT_B_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR_OUT_B_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR_OUT_B_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR_OUT_B_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR_OUT_B_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR_OUT_B_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR_OUT_B_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR_OUT_B_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR_OUT_B_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR_OUT_B_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR_OUT_B_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR_OUT_B_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR_OUT_B_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR_OUT_B_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR_OUT_B_1__0__PC CYREG_PRT0_PC
#define DIR_OUT_B_1__0__PC2 CYREG_PRT0_PC2
#define DIR_OUT_B_1__0__PORT 0u
#define DIR_OUT_B_1__0__PS CYREG_PRT0_PS
#define DIR_OUT_B_1__0__SHIFT 0u
#define DIR_OUT_B_1__DR CYREG_PRT0_DR
#define DIR_OUT_B_1__INTCFG CYREG_PRT0_INTCFG
#define DIR_OUT_B_1__INTSTAT CYREG_PRT0_INTSTAT
#define DIR_OUT_B_1__MASK 0x01u
#define DIR_OUT_B_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIR_OUT_B_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIR_OUT_B_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIR_OUT_B_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIR_OUT_B_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIR_OUT_B_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIR_OUT_B_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIR_OUT_B_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIR_OUT_B_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIR_OUT_B_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIR_OUT_B_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIR_OUT_B_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIR_OUT_B_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIR_OUT_B_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIR_OUT_B_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIR_OUT_B_1__PC CYREG_PRT0_PC
#define DIR_OUT_B_1__PC2 CYREG_PRT0_PC2
#define DIR_OUT_B_1__PORT 0u
#define DIR_OUT_B_1__PS CYREG_PRT0_PS
#define DIR_OUT_B_1__SHIFT 0u

/* PWM_OUT_A */
#define PWM_OUT_A__0__DM__MASK 0xE00000u
#define PWM_OUT_A__0__DM__SHIFT 21u
#define PWM_OUT_A__0__DR CYREG_PRT3_DR
#define PWM_OUT_A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM_OUT_A__0__HSIOM_MASK 0xF0000000u
#define PWM_OUT_A__0__HSIOM_SHIFT 28u
#define PWM_OUT_A__0__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT_A__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT_A__0__MASK 0x80u
#define PWM_OUT_A__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWM_OUT_A__0__OUT_SEL_SHIFT 14u
#define PWM_OUT_A__0__OUT_SEL_VAL 0u
#define PWM_OUT_A__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT_A__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT_A__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT_A__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT_A__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT_A__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT_A__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT_A__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT_A__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT_A__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT_A__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT_A__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT_A__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT_A__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT_A__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT_A__0__PC CYREG_PRT3_PC
#define PWM_OUT_A__0__PC2 CYREG_PRT3_PC2
#define PWM_OUT_A__0__PORT 3u
#define PWM_OUT_A__0__PS CYREG_PRT3_PS
#define PWM_OUT_A__0__SHIFT 7u
#define PWM_OUT_A__DR CYREG_PRT3_DR
#define PWM_OUT_A__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT_A__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT_A__MASK 0x80u
#define PWM_OUT_A__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT_A__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT_A__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT_A__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT_A__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT_A__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT_A__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT_A__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT_A__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT_A__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT_A__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT_A__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT_A__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT_A__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT_A__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT_A__PC CYREG_PRT3_PC
#define PWM_OUT_A__PC2 CYREG_PRT3_PC2
#define PWM_OUT_A__PORT 3u
#define PWM_OUT_A__PS CYREG_PRT3_PS
#define PWM_OUT_A__SHIFT 7u

/* PWM_OUT_A_1 */
#define PWM_OUT_A_1__0__DM__MASK 0x38000u
#define PWM_OUT_A_1__0__DM__SHIFT 15u
#define PWM_OUT_A_1__0__DR CYREG_PRT3_DR
#define PWM_OUT_A_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM_OUT_A_1__0__HSIOM_MASK 0x00F00000u
#define PWM_OUT_A_1__0__HSIOM_SHIFT 20u
#define PWM_OUT_A_1__0__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT_A_1__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT_A_1__0__MASK 0x20u
#define PWM_OUT_A_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWM_OUT_A_1__0__OUT_SEL_SHIFT 10u
#define PWM_OUT_A_1__0__OUT_SEL_VAL 3u
#define PWM_OUT_A_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT_A_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT_A_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT_A_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT_A_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT_A_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT_A_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT_A_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT_A_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT_A_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT_A_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT_A_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT_A_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT_A_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT_A_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT_A_1__0__PC CYREG_PRT3_PC
#define PWM_OUT_A_1__0__PC2 CYREG_PRT3_PC2
#define PWM_OUT_A_1__0__PORT 3u
#define PWM_OUT_A_1__0__PS CYREG_PRT3_PS
#define PWM_OUT_A_1__0__SHIFT 5u
#define PWM_OUT_A_1__DR CYREG_PRT3_DR
#define PWM_OUT_A_1__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT_A_1__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT_A_1__MASK 0x20u
#define PWM_OUT_A_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT_A_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT_A_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT_A_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT_A_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT_A_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT_A_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT_A_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT_A_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT_A_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT_A_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT_A_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT_A_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT_A_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT_A_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT_A_1__PC CYREG_PRT3_PC
#define PWM_OUT_A_1__PC2 CYREG_PRT3_PC2
#define PWM_OUT_A_1__PORT 3u
#define PWM_OUT_A_1__PS CYREG_PRT3_PS
#define PWM_OUT_A_1__SHIFT 5u

/* PWM_OUT_B */
#define PWM_OUT_B__0__DM__MASK 0x07u
#define PWM_OUT_B__0__DM__SHIFT 0u
#define PWM_OUT_B__0__DR CYREG_PRT3_DR
#define PWM_OUT_B__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM_OUT_B__0__HSIOM_MASK 0x0000000Fu
#define PWM_OUT_B__0__HSIOM_SHIFT 0u
#define PWM_OUT_B__0__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT_B__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT_B__0__MASK 0x01u
#define PWM_OUT_B__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWM_OUT_B__0__OUT_SEL_SHIFT 0u
#define PWM_OUT_B__0__OUT_SEL_VAL 0u
#define PWM_OUT_B__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT_B__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT_B__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT_B__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT_B__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT_B__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT_B__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT_B__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT_B__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT_B__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT_B__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT_B__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT_B__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT_B__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT_B__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT_B__0__PC CYREG_PRT3_PC
#define PWM_OUT_B__0__PC2 CYREG_PRT3_PC2
#define PWM_OUT_B__0__PORT 3u
#define PWM_OUT_B__0__PS CYREG_PRT3_PS
#define PWM_OUT_B__0__SHIFT 0u
#define PWM_OUT_B__DR CYREG_PRT3_DR
#define PWM_OUT_B__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT_B__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT_B__MASK 0x01u
#define PWM_OUT_B__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT_B__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT_B__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT_B__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT_B__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT_B__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT_B__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT_B__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT_B__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT_B__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT_B__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT_B__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT_B__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT_B__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT_B__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT_B__PC CYREG_PRT3_PC
#define PWM_OUT_B__PC2 CYREG_PRT3_PC2
#define PWM_OUT_B__PORT 3u
#define PWM_OUT_B__PS CYREG_PRT3_PS
#define PWM_OUT_B__SHIFT 0u

/* PWM_OUT_B_1 */
#define PWM_OUT_B_1__0__DM__MASK 0x7000u
#define PWM_OUT_B_1__0__DM__SHIFT 12u
#define PWM_OUT_B_1__0__DR CYREG_PRT3_DR
#define PWM_OUT_B_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM_OUT_B_1__0__HSIOM_MASK 0x000F0000u
#define PWM_OUT_B_1__0__HSIOM_SHIFT 16u
#define PWM_OUT_B_1__0__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT_B_1__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT_B_1__0__MASK 0x10u
#define PWM_OUT_B_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWM_OUT_B_1__0__OUT_SEL_SHIFT 8u
#define PWM_OUT_B_1__0__OUT_SEL_VAL 1u
#define PWM_OUT_B_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT_B_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT_B_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT_B_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT_B_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT_B_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT_B_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT_B_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT_B_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT_B_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT_B_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT_B_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT_B_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT_B_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT_B_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT_B_1__0__PC CYREG_PRT3_PC
#define PWM_OUT_B_1__0__PC2 CYREG_PRT3_PC2
#define PWM_OUT_B_1__0__PORT 3u
#define PWM_OUT_B_1__0__PS CYREG_PRT3_PS
#define PWM_OUT_B_1__0__SHIFT 4u
#define PWM_OUT_B_1__DR CYREG_PRT3_DR
#define PWM_OUT_B_1__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT_B_1__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT_B_1__MASK 0x10u
#define PWM_OUT_B_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT_B_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT_B_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT_B_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT_B_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT_B_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT_B_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT_B_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT_B_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT_B_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT_B_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT_B_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT_B_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT_B_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT_B_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT_B_1__PC CYREG_PRT3_PC
#define PWM_OUT_B_1__PC2 CYREG_PRT3_PC2
#define PWM_OUT_B_1__PORT 3u
#define PWM_OUT_B_1__PS CYREG_PRT3_PS
#define PWM_OUT_B_1__SHIFT 4u

/* END_STOP_1 */
#define END_STOP_1__0__DM__MASK 0x07u
#define END_STOP_1__0__DM__SHIFT 0u
#define END_STOP_1__0__DR CYREG_PRT1_DR
#define END_STOP_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define END_STOP_1__0__HSIOM_MASK 0x0000000Fu
#define END_STOP_1__0__HSIOM_SHIFT 0u
#define END_STOP_1__0__INTCFG CYREG_PRT1_INTCFG
#define END_STOP_1__0__INTSTAT CYREG_PRT1_INTSTAT
#define END_STOP_1__0__MASK 0x01u
#define END_STOP_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define END_STOP_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define END_STOP_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define END_STOP_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define END_STOP_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define END_STOP_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define END_STOP_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define END_STOP_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define END_STOP_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define END_STOP_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define END_STOP_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define END_STOP_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define END_STOP_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define END_STOP_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define END_STOP_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define END_STOP_1__0__PC CYREG_PRT1_PC
#define END_STOP_1__0__PC2 CYREG_PRT1_PC2
#define END_STOP_1__0__PORT 1u
#define END_STOP_1__0__PS CYREG_PRT1_PS
#define END_STOP_1__0__SHIFT 0u
#define END_STOP_1__DR CYREG_PRT1_DR
#define END_STOP_1__INTCFG CYREG_PRT1_INTCFG
#define END_STOP_1__INTSTAT CYREG_PRT1_INTSTAT
#define END_STOP_1__M1__DM__MASK 0x07u
#define END_STOP_1__M1__DM__SHIFT 0u
#define END_STOP_1__M1__DR CYREG_PRT1_DR
#define END_STOP_1__M1__INTCFG CYREG_PRT1_INTCFG
#define END_STOP_1__M1__INTSTAT CYREG_PRT1_INTSTAT
#define END_STOP_1__M1__MASK 0x01u
#define END_STOP_1__M1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define END_STOP_1__M1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define END_STOP_1__M1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define END_STOP_1__M1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define END_STOP_1__M1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define END_STOP_1__M1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define END_STOP_1__M1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define END_STOP_1__M1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define END_STOP_1__M1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define END_STOP_1__M1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define END_STOP_1__M1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define END_STOP_1__M1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define END_STOP_1__M1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define END_STOP_1__M1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define END_STOP_1__M1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define END_STOP_1__M1__PC CYREG_PRT1_PC
#define END_STOP_1__M1__PC2 CYREG_PRT1_PC2
#define END_STOP_1__M1__PORT 1u
#define END_STOP_1__M1__PS CYREG_PRT1_PS
#define END_STOP_1__M1__SHIFT 0u
#define END_STOP_1__MASK 0x01u
#define END_STOP_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define END_STOP_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define END_STOP_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define END_STOP_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define END_STOP_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define END_STOP_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define END_STOP_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define END_STOP_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define END_STOP_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define END_STOP_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define END_STOP_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define END_STOP_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define END_STOP_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define END_STOP_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define END_STOP_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define END_STOP_1__PC CYREG_PRT1_PC
#define END_STOP_1__PC2 CYREG_PRT1_PC2
#define END_STOP_1__PORT 1u
#define END_STOP_1__PS CYREG_PRT1_PS
#define END_STOP_1__SHIFT 0u

/* END_STOP_2 */
#define END_STOP_2__0__DM__MASK 0x38u
#define END_STOP_2__0__DM__SHIFT 3u
#define END_STOP_2__0__DR CYREG_PRT1_DR
#define END_STOP_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define END_STOP_2__0__HSIOM_MASK 0x000000F0u
#define END_STOP_2__0__HSIOM_SHIFT 4u
#define END_STOP_2__0__INTCFG CYREG_PRT1_INTCFG
#define END_STOP_2__0__INTSTAT CYREG_PRT1_INTSTAT
#define END_STOP_2__0__MASK 0x02u
#define END_STOP_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define END_STOP_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define END_STOP_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define END_STOP_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define END_STOP_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define END_STOP_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define END_STOP_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define END_STOP_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define END_STOP_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define END_STOP_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define END_STOP_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define END_STOP_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define END_STOP_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define END_STOP_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define END_STOP_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define END_STOP_2__0__PC CYREG_PRT1_PC
#define END_STOP_2__0__PC2 CYREG_PRT1_PC2
#define END_STOP_2__0__PORT 1u
#define END_STOP_2__0__PS CYREG_PRT1_PS
#define END_STOP_2__0__SHIFT 1u
#define END_STOP_2__DR CYREG_PRT1_DR
#define END_STOP_2__INTCFG CYREG_PRT1_INTCFG
#define END_STOP_2__INTSTAT CYREG_PRT1_INTSTAT
#define END_STOP_2__M2__DM__MASK 0x38u
#define END_STOP_2__M2__DM__SHIFT 3u
#define END_STOP_2__M2__DR CYREG_PRT1_DR
#define END_STOP_2__M2__INTCFG CYREG_PRT1_INTCFG
#define END_STOP_2__M2__INTSTAT CYREG_PRT1_INTSTAT
#define END_STOP_2__M2__MASK 0x02u
#define END_STOP_2__M2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define END_STOP_2__M2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define END_STOP_2__M2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define END_STOP_2__M2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define END_STOP_2__M2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define END_STOP_2__M2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define END_STOP_2__M2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define END_STOP_2__M2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define END_STOP_2__M2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define END_STOP_2__M2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define END_STOP_2__M2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define END_STOP_2__M2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define END_STOP_2__M2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define END_STOP_2__M2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define END_STOP_2__M2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define END_STOP_2__M2__PC CYREG_PRT1_PC
#define END_STOP_2__M2__PC2 CYREG_PRT1_PC2
#define END_STOP_2__M2__PORT 1u
#define END_STOP_2__M2__PS CYREG_PRT1_PS
#define END_STOP_2__M2__SHIFT 1u
#define END_STOP_2__MASK 0x02u
#define END_STOP_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define END_STOP_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define END_STOP_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define END_STOP_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define END_STOP_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define END_STOP_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define END_STOP_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define END_STOP_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define END_STOP_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define END_STOP_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define END_STOP_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define END_STOP_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define END_STOP_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define END_STOP_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define END_STOP_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define END_STOP_2__PC CYREG_PRT1_PC
#define END_STOP_2__PC2 CYREG_PRT1_PC2
#define END_STOP_2__PORT 1u
#define END_STOP_2__PS CYREG_PRT1_PS
#define END_STOP_2__SHIFT 1u

/* STEP_INPUT */
#define STEP_INPUT__0__DM__MASK 0x38u
#define STEP_INPUT__0__DM__SHIFT 3u
#define STEP_INPUT__0__DR CYREG_PRT0_DR
#define STEP_INPUT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define STEP_INPUT__0__HSIOM_MASK 0x000000F0u
#define STEP_INPUT__0__HSIOM_SHIFT 4u
#define STEP_INPUT__0__INTCFG CYREG_PRT0_INTCFG
#define STEP_INPUT__0__INTSTAT CYREG_PRT0_INTSTAT
#define STEP_INPUT__0__MASK 0x02u
#define STEP_INPUT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define STEP_INPUT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define STEP_INPUT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define STEP_INPUT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define STEP_INPUT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define STEP_INPUT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define STEP_INPUT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define STEP_INPUT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define STEP_INPUT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define STEP_INPUT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define STEP_INPUT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define STEP_INPUT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define STEP_INPUT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define STEP_INPUT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define STEP_INPUT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define STEP_INPUT__0__PC CYREG_PRT0_PC
#define STEP_INPUT__0__PC2 CYREG_PRT0_PC2
#define STEP_INPUT__0__PORT 0u
#define STEP_INPUT__0__PS CYREG_PRT0_PS
#define STEP_INPUT__0__SHIFT 1u
#define STEP_INPUT__DR CYREG_PRT0_DR
#define STEP_INPUT__INTCFG CYREG_PRT0_INTCFG
#define STEP_INPUT__INTSTAT CYREG_PRT0_INTSTAT
#define STEP_INPUT__MASK 0x02u
#define STEP_INPUT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define STEP_INPUT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define STEP_INPUT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define STEP_INPUT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define STEP_INPUT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define STEP_INPUT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define STEP_INPUT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define STEP_INPUT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define STEP_INPUT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define STEP_INPUT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define STEP_INPUT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define STEP_INPUT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define STEP_INPUT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define STEP_INPUT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define STEP_INPUT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define STEP_INPUT__PC CYREG_PRT0_PC
#define STEP_INPUT__PC2 CYREG_PRT0_PC2
#define STEP_INPUT__PORT 0u
#define STEP_INPUT__PS CYREG_PRT0_PS
#define STEP_INPUT__SHIFT 1u

/* STEP_INPUT_1 */
#define STEP_INPUT_1__0__DM__MASK 0xE00u
#define STEP_INPUT_1__0__DM__SHIFT 9u
#define STEP_INPUT_1__0__DR CYREG_PRT0_DR
#define STEP_INPUT_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define STEP_INPUT_1__0__HSIOM_MASK 0x0000F000u
#define STEP_INPUT_1__0__HSIOM_SHIFT 12u
#define STEP_INPUT_1__0__INTCFG CYREG_PRT0_INTCFG
#define STEP_INPUT_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define STEP_INPUT_1__0__MASK 0x08u
#define STEP_INPUT_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define STEP_INPUT_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define STEP_INPUT_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define STEP_INPUT_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define STEP_INPUT_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define STEP_INPUT_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define STEP_INPUT_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define STEP_INPUT_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define STEP_INPUT_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define STEP_INPUT_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define STEP_INPUT_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define STEP_INPUT_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define STEP_INPUT_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define STEP_INPUT_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define STEP_INPUT_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define STEP_INPUT_1__0__PC CYREG_PRT0_PC
#define STEP_INPUT_1__0__PC2 CYREG_PRT0_PC2
#define STEP_INPUT_1__0__PORT 0u
#define STEP_INPUT_1__0__PS CYREG_PRT0_PS
#define STEP_INPUT_1__0__SHIFT 3u
#define STEP_INPUT_1__DR CYREG_PRT0_DR
#define STEP_INPUT_1__INTCFG CYREG_PRT0_INTCFG
#define STEP_INPUT_1__INTSTAT CYREG_PRT0_INTSTAT
#define STEP_INPUT_1__MASK 0x08u
#define STEP_INPUT_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define STEP_INPUT_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define STEP_INPUT_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define STEP_INPUT_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define STEP_INPUT_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define STEP_INPUT_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define STEP_INPUT_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define STEP_INPUT_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define STEP_INPUT_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define STEP_INPUT_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define STEP_INPUT_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define STEP_INPUT_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define STEP_INPUT_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define STEP_INPUT_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define STEP_INPUT_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define STEP_INPUT_1__PC CYREG_PRT0_PC
#define STEP_INPUT_1__PC2 CYREG_PRT0_PC2
#define STEP_INPUT_1__PORT 0u
#define STEP_INPUT_1__PS CYREG_PRT0_PS
#define STEP_INPUT_1__SHIFT 3u

/* STEP_INPUT_SOURCE */
#define STEP_INPUT_SOURCE__0__DM__MASK 0x7000u
#define STEP_INPUT_SOURCE__0__DM__SHIFT 12u
#define STEP_INPUT_SOURCE__0__DR CYREG_PRT1_DR
#define STEP_INPUT_SOURCE__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define STEP_INPUT_SOURCE__0__HSIOM_MASK 0x000F0000u
#define STEP_INPUT_SOURCE__0__HSIOM_SHIFT 16u
#define STEP_INPUT_SOURCE__0__INTCFG CYREG_PRT1_INTCFG
#define STEP_INPUT_SOURCE__0__INTSTAT CYREG_PRT1_INTSTAT
#define STEP_INPUT_SOURCE__0__MASK 0x10u
#define STEP_INPUT_SOURCE__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STEP_INPUT_SOURCE__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STEP_INPUT_SOURCE__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STEP_INPUT_SOURCE__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STEP_INPUT_SOURCE__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STEP_INPUT_SOURCE__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STEP_INPUT_SOURCE__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STEP_INPUT_SOURCE__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STEP_INPUT_SOURCE__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STEP_INPUT_SOURCE__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STEP_INPUT_SOURCE__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STEP_INPUT_SOURCE__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STEP_INPUT_SOURCE__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STEP_INPUT_SOURCE__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STEP_INPUT_SOURCE__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STEP_INPUT_SOURCE__0__PC CYREG_PRT1_PC
#define STEP_INPUT_SOURCE__0__PC2 CYREG_PRT1_PC2
#define STEP_INPUT_SOURCE__0__PORT 1u
#define STEP_INPUT_SOURCE__0__PS CYREG_PRT1_PS
#define STEP_INPUT_SOURCE__0__SHIFT 4u
#define STEP_INPUT_SOURCE__DR CYREG_PRT1_DR
#define STEP_INPUT_SOURCE__INTCFG CYREG_PRT1_INTCFG
#define STEP_INPUT_SOURCE__INTSTAT CYREG_PRT1_INTSTAT
#define STEP_INPUT_SOURCE__MASK 0x10u
#define STEP_INPUT_SOURCE__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STEP_INPUT_SOURCE__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STEP_INPUT_SOURCE__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STEP_INPUT_SOURCE__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STEP_INPUT_SOURCE__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STEP_INPUT_SOURCE__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STEP_INPUT_SOURCE__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STEP_INPUT_SOURCE__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STEP_INPUT_SOURCE__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STEP_INPUT_SOURCE__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STEP_INPUT_SOURCE__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STEP_INPUT_SOURCE__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STEP_INPUT_SOURCE__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STEP_INPUT_SOURCE__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STEP_INPUT_SOURCE__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STEP_INPUT_SOURCE__PC CYREG_PRT1_PC
#define STEP_INPUT_SOURCE__PC2 CYREG_PRT1_PC2
#define STEP_INPUT_SOURCE__PORT 1u
#define STEP_INPUT_SOURCE__PS CYREG_PRT1_PS
#define STEP_INPUT_SOURCE__SHIFT 4u

/* STEP_INPUT_SOURCE_1 */
#define STEP_INPUT_SOURCE_1__0__DM__MASK 0x38000u
#define STEP_INPUT_SOURCE_1__0__DM__SHIFT 15u
#define STEP_INPUT_SOURCE_1__0__DR CYREG_PRT1_DR
#define STEP_INPUT_SOURCE_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define STEP_INPUT_SOURCE_1__0__HSIOM_MASK 0x00F00000u
#define STEP_INPUT_SOURCE_1__0__HSIOM_SHIFT 20u
#define STEP_INPUT_SOURCE_1__0__INTCFG CYREG_PRT1_INTCFG
#define STEP_INPUT_SOURCE_1__0__INTSTAT CYREG_PRT1_INTSTAT
#define STEP_INPUT_SOURCE_1__0__MASK 0x20u
#define STEP_INPUT_SOURCE_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STEP_INPUT_SOURCE_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STEP_INPUT_SOURCE_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STEP_INPUT_SOURCE_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STEP_INPUT_SOURCE_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STEP_INPUT_SOURCE_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STEP_INPUT_SOURCE_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STEP_INPUT_SOURCE_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STEP_INPUT_SOURCE_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STEP_INPUT_SOURCE_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STEP_INPUT_SOURCE_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STEP_INPUT_SOURCE_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STEP_INPUT_SOURCE_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STEP_INPUT_SOURCE_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STEP_INPUT_SOURCE_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STEP_INPUT_SOURCE_1__0__PC CYREG_PRT1_PC
#define STEP_INPUT_SOURCE_1__0__PC2 CYREG_PRT1_PC2
#define STEP_INPUT_SOURCE_1__0__PORT 1u
#define STEP_INPUT_SOURCE_1__0__PS CYREG_PRT1_PS
#define STEP_INPUT_SOURCE_1__0__SHIFT 5u
#define STEP_INPUT_SOURCE_1__DR CYREG_PRT1_DR
#define STEP_INPUT_SOURCE_1__INTCFG CYREG_PRT1_INTCFG
#define STEP_INPUT_SOURCE_1__INTSTAT CYREG_PRT1_INTSTAT
#define STEP_INPUT_SOURCE_1__MASK 0x20u
#define STEP_INPUT_SOURCE_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STEP_INPUT_SOURCE_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STEP_INPUT_SOURCE_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STEP_INPUT_SOURCE_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STEP_INPUT_SOURCE_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STEP_INPUT_SOURCE_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STEP_INPUT_SOURCE_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STEP_INPUT_SOURCE_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STEP_INPUT_SOURCE_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STEP_INPUT_SOURCE_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STEP_INPUT_SOURCE_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STEP_INPUT_SOURCE_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STEP_INPUT_SOURCE_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STEP_INPUT_SOURCE_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STEP_INPUT_SOURCE_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STEP_INPUT_SOURCE_1__PC CYREG_PRT1_PC
#define STEP_INPUT_SOURCE_1__PC2 CYREG_PRT1_PC2
#define STEP_INPUT_SOURCE_1__PORT 1u
#define STEP_INPUT_SOURCE_1__PS CYREG_PRT1_PS
#define STEP_INPUT_SOURCE_1__SHIFT 5u

/* STATUS_LED_1 */
#define STATUS_LED_1__0__DM__MASK 0x1C0u
#define STATUS_LED_1__0__DM__SHIFT 6u
#define STATUS_LED_1__0__DR CYREG_PRT1_DR
#define STATUS_LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define STATUS_LED_1__0__HSIOM_MASK 0x00000F00u
#define STATUS_LED_1__0__HSIOM_SHIFT 8u
#define STATUS_LED_1__0__INTCFG CYREG_PRT1_INTCFG
#define STATUS_LED_1__0__INTSTAT CYREG_PRT1_INTSTAT
#define STATUS_LED_1__0__MASK 0x04u
#define STATUS_LED_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STATUS_LED_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STATUS_LED_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STATUS_LED_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STATUS_LED_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STATUS_LED_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STATUS_LED_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STATUS_LED_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STATUS_LED_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STATUS_LED_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STATUS_LED_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STATUS_LED_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STATUS_LED_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STATUS_LED_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STATUS_LED_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STATUS_LED_1__0__PC CYREG_PRT1_PC
#define STATUS_LED_1__0__PC2 CYREG_PRT1_PC2
#define STATUS_LED_1__0__PORT 1u
#define STATUS_LED_1__0__PS CYREG_PRT1_PS
#define STATUS_LED_1__0__SHIFT 2u
#define STATUS_LED_1__DR CYREG_PRT1_DR
#define STATUS_LED_1__INTCFG CYREG_PRT1_INTCFG
#define STATUS_LED_1__INTSTAT CYREG_PRT1_INTSTAT
#define STATUS_LED_1__M1__DM__MASK 0x1C0u
#define STATUS_LED_1__M1__DM__SHIFT 6u
#define STATUS_LED_1__M1__DR CYREG_PRT1_DR
#define STATUS_LED_1__M1__INTCFG CYREG_PRT1_INTCFG
#define STATUS_LED_1__M1__INTSTAT CYREG_PRT1_INTSTAT
#define STATUS_LED_1__M1__MASK 0x04u
#define STATUS_LED_1__M1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STATUS_LED_1__M1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STATUS_LED_1__M1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STATUS_LED_1__M1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STATUS_LED_1__M1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STATUS_LED_1__M1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STATUS_LED_1__M1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STATUS_LED_1__M1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STATUS_LED_1__M1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STATUS_LED_1__M1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STATUS_LED_1__M1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STATUS_LED_1__M1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STATUS_LED_1__M1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STATUS_LED_1__M1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STATUS_LED_1__M1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STATUS_LED_1__M1__PC CYREG_PRT1_PC
#define STATUS_LED_1__M1__PC2 CYREG_PRT1_PC2
#define STATUS_LED_1__M1__PORT 1u
#define STATUS_LED_1__M1__PS CYREG_PRT1_PS
#define STATUS_LED_1__M1__SHIFT 2u
#define STATUS_LED_1__MASK 0x04u
#define STATUS_LED_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STATUS_LED_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STATUS_LED_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STATUS_LED_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STATUS_LED_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STATUS_LED_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STATUS_LED_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STATUS_LED_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STATUS_LED_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STATUS_LED_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STATUS_LED_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STATUS_LED_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STATUS_LED_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STATUS_LED_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STATUS_LED_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STATUS_LED_1__PC CYREG_PRT1_PC
#define STATUS_LED_1__PC2 CYREG_PRT1_PC2
#define STATUS_LED_1__PORT 1u
#define STATUS_LED_1__PS CYREG_PRT1_PS
#define STATUS_LED_1__SHIFT 2u

/* STATUS_LED_2 */
#define STATUS_LED_2__0__DM__MASK 0xE00u
#define STATUS_LED_2__0__DM__SHIFT 9u
#define STATUS_LED_2__0__DR CYREG_PRT1_DR
#define STATUS_LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define STATUS_LED_2__0__HSIOM_MASK 0x0000F000u
#define STATUS_LED_2__0__HSIOM_SHIFT 12u
#define STATUS_LED_2__0__INTCFG CYREG_PRT1_INTCFG
#define STATUS_LED_2__0__INTSTAT CYREG_PRT1_INTSTAT
#define STATUS_LED_2__0__MASK 0x08u
#define STATUS_LED_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STATUS_LED_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STATUS_LED_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STATUS_LED_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STATUS_LED_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STATUS_LED_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STATUS_LED_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STATUS_LED_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STATUS_LED_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STATUS_LED_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STATUS_LED_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STATUS_LED_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STATUS_LED_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STATUS_LED_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STATUS_LED_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STATUS_LED_2__0__PC CYREG_PRT1_PC
#define STATUS_LED_2__0__PC2 CYREG_PRT1_PC2
#define STATUS_LED_2__0__PORT 1u
#define STATUS_LED_2__0__PS CYREG_PRT1_PS
#define STATUS_LED_2__0__SHIFT 3u
#define STATUS_LED_2__DR CYREG_PRT1_DR
#define STATUS_LED_2__INTCFG CYREG_PRT1_INTCFG
#define STATUS_LED_2__INTSTAT CYREG_PRT1_INTSTAT
#define STATUS_LED_2__M2__DM__MASK 0xE00u
#define STATUS_LED_2__M2__DM__SHIFT 9u
#define STATUS_LED_2__M2__DR CYREG_PRT1_DR
#define STATUS_LED_2__M2__INTCFG CYREG_PRT1_INTCFG
#define STATUS_LED_2__M2__INTSTAT CYREG_PRT1_INTSTAT
#define STATUS_LED_2__M2__MASK 0x08u
#define STATUS_LED_2__M2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STATUS_LED_2__M2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STATUS_LED_2__M2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STATUS_LED_2__M2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STATUS_LED_2__M2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STATUS_LED_2__M2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STATUS_LED_2__M2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STATUS_LED_2__M2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STATUS_LED_2__M2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STATUS_LED_2__M2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STATUS_LED_2__M2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STATUS_LED_2__M2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STATUS_LED_2__M2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STATUS_LED_2__M2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STATUS_LED_2__M2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STATUS_LED_2__M2__PC CYREG_PRT1_PC
#define STATUS_LED_2__M2__PC2 CYREG_PRT1_PC2
#define STATUS_LED_2__M2__PORT 1u
#define STATUS_LED_2__M2__PS CYREG_PRT1_PS
#define STATUS_LED_2__M2__SHIFT 3u
#define STATUS_LED_2__MASK 0x08u
#define STATUS_LED_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define STATUS_LED_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define STATUS_LED_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define STATUS_LED_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define STATUS_LED_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define STATUS_LED_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define STATUS_LED_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define STATUS_LED_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define STATUS_LED_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define STATUS_LED_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define STATUS_LED_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define STATUS_LED_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define STATUS_LED_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define STATUS_LED_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define STATUS_LED_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define STATUS_LED_2__PC CYREG_PRT1_PC
#define STATUS_LED_2__PC2 CYREG_PRT1_PC2
#define STATUS_LED_2__PORT 1u
#define STATUS_LED_2__PS CYREG_PRT1_PS
#define STATUS_LED_2__SHIFT 3u

/* INTERNAL_STEP_1_PWMUDB */
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define INTERNAL_STEP_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A0_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A1_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D0_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D1_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F0_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F1_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define INTERNAL_STEP_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01

/* INTERNAL_STEP_OUT */
#define INTERNAL_STEP_OUT__0__DM__MASK 0x7000u
#define INTERNAL_STEP_OUT__0__DM__SHIFT 12u
#define INTERNAL_STEP_OUT__0__DR CYREG_PRT0_DR
#define INTERNAL_STEP_OUT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define INTERNAL_STEP_OUT__0__HSIOM_MASK 0x000F0000u
#define INTERNAL_STEP_OUT__0__HSIOM_SHIFT 16u
#define INTERNAL_STEP_OUT__0__INTCFG CYREG_PRT0_INTCFG
#define INTERNAL_STEP_OUT__0__INTSTAT CYREG_PRT0_INTSTAT
#define INTERNAL_STEP_OUT__0__MASK 0x10u
#define INTERNAL_STEP_OUT__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define INTERNAL_STEP_OUT__0__OUT_SEL_SHIFT 8u
#define INTERNAL_STEP_OUT__0__OUT_SEL_VAL 1u
#define INTERNAL_STEP_OUT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define INTERNAL_STEP_OUT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define INTERNAL_STEP_OUT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define INTERNAL_STEP_OUT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define INTERNAL_STEP_OUT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define INTERNAL_STEP_OUT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define INTERNAL_STEP_OUT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define INTERNAL_STEP_OUT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define INTERNAL_STEP_OUT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define INTERNAL_STEP_OUT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define INTERNAL_STEP_OUT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define INTERNAL_STEP_OUT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define INTERNAL_STEP_OUT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define INTERNAL_STEP_OUT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define INTERNAL_STEP_OUT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define INTERNAL_STEP_OUT__0__PC CYREG_PRT0_PC
#define INTERNAL_STEP_OUT__0__PC2 CYREG_PRT0_PC2
#define INTERNAL_STEP_OUT__0__PORT 0u
#define INTERNAL_STEP_OUT__0__PS CYREG_PRT0_PS
#define INTERNAL_STEP_OUT__0__SHIFT 4u
#define INTERNAL_STEP_OUT__DR CYREG_PRT0_DR
#define INTERNAL_STEP_OUT__INTCFG CYREG_PRT0_INTCFG
#define INTERNAL_STEP_OUT__INTSTAT CYREG_PRT0_INTSTAT
#define INTERNAL_STEP_OUT__MASK 0x10u
#define INTERNAL_STEP_OUT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define INTERNAL_STEP_OUT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define INTERNAL_STEP_OUT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define INTERNAL_STEP_OUT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define INTERNAL_STEP_OUT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define INTERNAL_STEP_OUT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define INTERNAL_STEP_OUT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define INTERNAL_STEP_OUT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define INTERNAL_STEP_OUT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define INTERNAL_STEP_OUT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define INTERNAL_STEP_OUT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define INTERNAL_STEP_OUT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define INTERNAL_STEP_OUT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define INTERNAL_STEP_OUT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define INTERNAL_STEP_OUT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define INTERNAL_STEP_OUT__PC CYREG_PRT0_PC
#define INTERNAL_STEP_OUT__PC2 CYREG_PRT0_PC2
#define INTERNAL_STEP_OUT__PORT 0u
#define INTERNAL_STEP_OUT__PS CYREG_PRT0_PS
#define INTERNAL_STEP_OUT__SHIFT 4u

/* INTERNAL_STEP_OUT_1 */
#define INTERNAL_STEP_OUT_1__0__DM__MASK 0x38000u
#define INTERNAL_STEP_OUT_1__0__DM__SHIFT 15u
#define INTERNAL_STEP_OUT_1__0__DR CYREG_PRT0_DR
#define INTERNAL_STEP_OUT_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define INTERNAL_STEP_OUT_1__0__HSIOM_MASK 0x00F00000u
#define INTERNAL_STEP_OUT_1__0__HSIOM_SHIFT 20u
#define INTERNAL_STEP_OUT_1__0__INTCFG CYREG_PRT0_INTCFG
#define INTERNAL_STEP_OUT_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define INTERNAL_STEP_OUT_1__0__MASK 0x20u
#define INTERNAL_STEP_OUT_1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define INTERNAL_STEP_OUT_1__0__OUT_SEL_SHIFT 10u
#define INTERNAL_STEP_OUT_1__0__OUT_SEL_VAL 3u
#define INTERNAL_STEP_OUT_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define INTERNAL_STEP_OUT_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define INTERNAL_STEP_OUT_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define INTERNAL_STEP_OUT_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define INTERNAL_STEP_OUT_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define INTERNAL_STEP_OUT_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define INTERNAL_STEP_OUT_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define INTERNAL_STEP_OUT_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define INTERNAL_STEP_OUT_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define INTERNAL_STEP_OUT_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define INTERNAL_STEP_OUT_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define INTERNAL_STEP_OUT_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define INTERNAL_STEP_OUT_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define INTERNAL_STEP_OUT_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define INTERNAL_STEP_OUT_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define INTERNAL_STEP_OUT_1__0__PC CYREG_PRT0_PC
#define INTERNAL_STEP_OUT_1__0__PC2 CYREG_PRT0_PC2
#define INTERNAL_STEP_OUT_1__0__PORT 0u
#define INTERNAL_STEP_OUT_1__0__PS CYREG_PRT0_PS
#define INTERNAL_STEP_OUT_1__0__SHIFT 5u
#define INTERNAL_STEP_OUT_1__DR CYREG_PRT0_DR
#define INTERNAL_STEP_OUT_1__INTCFG CYREG_PRT0_INTCFG
#define INTERNAL_STEP_OUT_1__INTSTAT CYREG_PRT0_INTSTAT
#define INTERNAL_STEP_OUT_1__MASK 0x20u
#define INTERNAL_STEP_OUT_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define INTERNAL_STEP_OUT_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define INTERNAL_STEP_OUT_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define INTERNAL_STEP_OUT_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define INTERNAL_STEP_OUT_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define INTERNAL_STEP_OUT_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define INTERNAL_STEP_OUT_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define INTERNAL_STEP_OUT_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define INTERNAL_STEP_OUT_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define INTERNAL_STEP_OUT_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define INTERNAL_STEP_OUT_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define INTERNAL_STEP_OUT_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define INTERNAL_STEP_OUT_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define INTERNAL_STEP_OUT_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define INTERNAL_STEP_OUT_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define INTERNAL_STEP_OUT_1__PC CYREG_PRT0_PC
#define INTERNAL_STEP_OUT_1__PC2 CYREG_PRT0_PC2
#define INTERNAL_STEP_OUT_1__PORT 0u
#define INTERNAL_STEP_OUT_1__PS CYREG_PRT0_PS
#define INTERNAL_STEP_OUT_1__SHIFT 5u

/* INTERNAL_STEP_PWMUDB */
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__7__POS 7
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_03
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define INTERNAL_STEP_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_03
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__0__POS 0
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__2__POS 2
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__3__POS 3
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define INTERNAL_STEP_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A0_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A1_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D0_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D1_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F0_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F1_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define INTERNAL_STEP_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03

/* Clock_PWM_MAIN */
#define Clock_PWM_MAIN__DIVIDER_MASK 0x0000FFFFu
#define Clock_PWM_MAIN__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_PWM_MAIN__ENABLE_MASK 0x80000000u
#define Clock_PWM_MAIN__MASK 0x80000000u
#define Clock_PWM_MAIN__REGISTER CYREG_CLK_DIVIDER_B00

/* Clock_PWM_MAIN_1 */
#define Clock_PWM_MAIN_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_PWM_MAIN_1__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_PWM_MAIN_1__ENABLE_MASK 0x80000000u
#define Clock_PWM_MAIN_1__MASK 0x80000000u
#define Clock_PWM_MAIN_1__REGISTER CYREG_CLK_DIVIDER_C00

/* Miscellaneous */
#define CY_PROJECT_NAME "DualStepperController-PSoC4200-GearBest"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
