# Info: [9566]: Logging session transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/precision.log
//  Precision RTL Synthesis 2014a.1_64-bit (Production Release) Mon Feb 24 02:39:08 PST 2014
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2014, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph2sei409@cimeld11 #1 SMP Debian 3.2.68-1+deb7u3 3.2.0-4-amd64 x86_64
//  
//  Start time Fri Apr 27 16:11:20 2018
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/precision.log
# COMMAND: open_project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp
# Info: [9574]: Input directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth
# Info: [9569]: Moving session transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/precision.log
# Info: [9575]: The Results Directory has been set to: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcz7.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - ZYNQ.
# Info: [15323]: Setting Part to: "7Z010CLG400".
# Info: [15324]: Setting Process to: "1".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/zynqa/xcz7.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
open_project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 9.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 41.7 s secs.
# Info: [11020]: Overall running time for synthesis: 45.5 s secs.
synthesize
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/mux6.vhd /tp/xph2sei/xph2sei409/MiniProjet/vhd/mux5.vhd}
remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/mux6.vhd /tp/xph2sei/xph2sei409/MiniProjet/vhd/mux5.vhd}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 41.5 s secs.
# Info: [11020]: Overall running time for synthesis: 43.6 s secs.
synthesize
# COMMAND: report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
# COMMAND: report_missing_constraints /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_missing_constraints.rep
report_missing_constraints /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_missing_constraints.rep
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
# COMMAND: report_constraints /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_violations.rep -all_violators
report_constraints /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_violations.rep -all_violators
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
