// Seed: 3339777075
module module_0 (
    output id_0,
    input  id_1
);
  reg id_2;
  always @(posedge 1) id_2 <= #1 1;
endmodule
