<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="Mario_Libero::work"/><component name="Mario_Libero_MSS::work"/><component name="ACKFIFO::work"/><component name="ADCFIFO::work"/><component name="DESIGN_FIRMWARE::work"/><component name="PDMAFIFO::work"/><component name="nm_channel::work"/><component name="adc_fft_if::work"/><component name="adc_datapath::work"/><component name="debug_bus::work"/><component name="cm_top::work"/><component name="nm_if::work"/><device die="PA4M6000" family="SmartFusion2" package="fcs325"/><SmartGen version="8.0"/></workspace>