Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:53:09 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                                             -0.0065     -0.0065

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0205      1.0700    0.0000     -0.0065 r    (52.23,16.85)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0448      1.0500    0.0811      0.0746 r    (51.98,16.85)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0110
  U299/I (INVD1BWP16P90CPD)                                                                               0.0449      1.0700    0.0010      0.0756 r    (50.65,15.70)
  U299/ZN (INVD1BWP16P90CPD)                                                                              0.0504      1.0500    0.0457      0.1213 f    (50.72,15.69)
  n391 (net)                                                                           8      0.0116
  U270/A2 (NR2SKPBD1BWP16P90CPD)                                                                          0.0503      1.0700    0.0005      0.1218 f    (49.75,15.12)
  U270/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0294      1.0500    0.0304      0.1522 r    (49.87,15.12)
  n219 (net)                                                                           3      0.0040
  U273/B1 (IND2D2BWP16P90CPD)                                                                             0.0294      1.0700    0.0001      0.1523 r    (49.91,12.87)
  U273/ZN (IND2D2BWP16P90CPD)                                                                             0.0346      1.0500    0.0305      0.1828 f    (49.92,12.87)
  n217 (net)                                                                           7      0.0089
  U271/B (OAI211D1BWP16P90CPD)                                                                            0.0343      1.0700    0.0005      0.1832 f    (52.63,15.12)
  U271/ZN (OAI211D1BWP16P90CPD)                                                                           0.0290      1.0500    0.0194      0.2026 r    (52.60,15.12)
  n141 (net)                                                                           2      0.0021
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0290      1.0700    0.0001      0.2027 r    (53.44,15.70)
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0190      1.0500    0.0222      0.2250 f    (53.59,15.72)
  n143 (net)                                                                           1      0.0009
  U256/B (IAO21D1BWP16P90CPD)                                                                             0.0190      1.0700    0.0000      0.2250 f    (53.44,14.61)
  U256/ZN (IAO21D1BWP16P90CPD)                                                                            0.0359      1.0500    0.0249      0.2499 r    (53.45,14.55)
  n146 (net)                                                                           4      0.0046
  U546/A1 (CKAN2D1BWP16P90CPD)                                                                            0.0360      1.0700    0.0001      0.2500 r    (55.69,14.02)
  U546/Z (CKAN2D1BWP16P90CPD)                                                                             0.0122      1.0500    0.0296      0.2796 r    (56.03,13.97)
  n459 (net)                                                                           1      0.0024
  U281/B2 (AOI22D2BWP16P90CPDULVT)                                                                        0.0122      1.0700    0.0001      0.2797 r    (58.27,13.39)
  U281/ZN (AOI22D2BWP16P90CPDULVT)                                                                        0.0106      1.0500    0.0089      0.2886 f    (58.50,13.41)
  n474 (net)                                                                           1      0.0011
  U269/A1 (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0106      1.0700    0.0000      0.2887 f    (57.55,13.34)
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0099      1.0500    0.0080      0.2966 r    (57.52,13.39)
  n256 (net)                                                                           1      0.0011
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0099      1.0700    0.0000      0.2967 r    (56.68,12.21)     s, n
  data arrival time                                                                                                                         0.2967

  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (propagated)                                                                                             -0.0123      0.5627
  clock reconvergence pessimism                                                                                                 0.0047      0.5674
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0210      0.9300    0.0000      0.5674 f    (58.71,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5374
  duty cycle clock jitter                                                                                                      -0.0090      0.5284
  library setup time                                                                                                  1.0000   -0.0069      0.5216
  data required time                                                                                                                        0.5216
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5216
  data arrival time                                                                                                                        -0.2967
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2249



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0055      1.0500    0.0014      0.5014 f    (61.75,13.65)
  tdi (net)                                                                            1      0.0013
  FTB_1__42/I (BUFFD2BWP16P90CPD)                                                                         0.0055      1.0700    0.0000      0.5014 f    (58.53,12.82)     s
  FTB_1__42/Z (BUFFD2BWP16P90CPD)                                                                         0.0195      1.0500    0.0220      0.5234 f    (58.36,12.82)     s
  aps_rename_1_ (net)                                                                  5      0.0096
  ZINV_74_inst_49/I (CKND1BWP16P90CPDILVT)                                                                0.0195      1.0700    0.0005      0.5239 f    (58.30,9.94)
  ZINV_74_inst_49/ZN (CKND1BWP16P90CPDILVT)                                                               0.0099      1.0500    0.0095      0.5334 r    (58.37,9.94)
  ZINV_74_0 (net)                                                                      2      0.0019
  ZINV_6_inst_48/I (INVD1BWP16P90CPD)                                                                     0.0099      1.0700    0.0001      0.5335 r    (59.29,9.94)
  ZINV_6_inst_48/ZN (INVD1BWP16P90CPD)                                                                    0.0112      1.0500    0.0117      0.5452 f    (59.36,9.93)
  ZINV_26_f_0 (net)                                                                    1      0.0021
  ZINV_35_inst_1222/I (INVSKND3BWP16P90CPD)                                                               0.0112      1.0700    0.0001      0.5453 f    (59.59,9.94)
  ZINV_35_inst_1222/ZN (INVSKND3BWP16P90CPD)                                                              0.0204      1.0500    0.0165      0.5618 r    (59.62,9.94)
  ZINV_35_0 (net)                                                                      1      0.0121
  ZINV_26_f_inst_1221/I (CKND14BWP16P90CPDILVT)                                                           0.0204      1.0700    0.0004      0.5623 r    (59.92,11.66)
  ZINV_26_f_inst_1221/ZN (CKND14BWP16P90CPDILVT)                                                          0.0267      1.0500    0.0178      0.5801 f    (59.91,11.66)
  dbg_dat_si[0] (net)                                                                  1      0.1003
  dbg_dat_si[0] (out)                                                                                     0.0293      1.0700    0.0051      0.5852 f    (61.75,12.45)
  data arrival time                                                                                                                         0.5852

  clock clock (rise edge)                                                                                                       1.1500      1.1500
  clock network delay (ideal)                                                                                                   0.0000      1.1500
  clock reconvergence pessimism                                                                                                 0.0000      1.1500
  clock uncertainty                                                                                                            -0.0300      1.1200
  cycle clock jitter                                                                                                           -0.0070      1.1130
  output external delay                                                                                                        -0.5000      0.6130
  data required time                                                                                                                        0.6130
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6130
  data arrival time                                                                                                                        -0.5852
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0278



  Startpoint: dbg_dat_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_dat_so[0] (in)                                                                                      0.0057      1.0500    0.0014      0.5014 r    (61.75,14.37)
  dbg_dat_so[0] (net)                                                                  1      0.0015
  ctmTdsLR_1_1228/A2 (AOI21D1BWP16P90CPDULVT)                                                             0.0057      1.0700    0.0000      0.5014 r    (56.96,13.93)
  ctmTdsLR_1_1228/ZN (AOI21D1BWP16P90CPDULVT)                                                             0.0109      1.0500    0.0089      0.5103 f    (57.14,13.91)
  n455 (net)                                                                           1      0.0011
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0109      1.0700    0.0000      0.5104 f    (57.40,13.39)
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0099      1.0500    0.0089      0.5193 r    (57.52,13.39)
  n256 (net)                                                                           1      0.0011
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0099      1.0700    0.0000      0.5193 r    (56.68,12.21)     s, n
  data arrival time                                                                                                                         0.5193

  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (propagated)                                                                                             -0.0123      0.5627
  clock reconvergence pessimism                                                                                                 0.0000      0.5627
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0210      0.9300    0.0000      0.5627 f    (58.71,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5327
  duty cycle clock jitter                                                                                                      -0.0090      0.5237
  library setup time                                                                                                  1.0000   -0.0069      0.5168
  data required time                                                                                                                        0.5168
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5168
  data arrival time                                                                                                                        -0.5193
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0025



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (propagated)                                                                                             -0.0074      0.5676

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0212      1.0700    0.0000      0.5676 f    (59.70,14.54)     s, n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                              0.0070      1.0500    0.0378      0.6055 r    (59.28,14.54)     s, n
  n462 (net)                                                                           1      0.0052
  ctmTdsLR_1_1233/I (INVSKND6BWP16P90CPDULVT)                                                             0.0070      1.0700    0.0002      0.6057 r    (59.99,14.54)
  ctmTdsLR_1_1233/ZN (INVSKND6BWP16P90CPDULVT)                                                            0.0063      1.0500    0.0058      0.6114 f    (60.08,14.54)
  ZINV_18_0 (net)                                                                      1      0.0107
  ZINV_9_f_inst_44/I (INVD14BWP16P90CPDULVT)                                                              0.0063      1.0700    0.0003      0.6117 f    (59.56,13.97)
  ZINV_9_f_inst_44/ZN (INVD14BWP16P90CPDULVT)                                                             0.0239      1.0500    0.0102      0.6219 r    (59.55,13.97)
  tdo_enable (net)                                                                     1      0.1003
  tdo_enable (out)                                                                                        0.0283      1.0700    0.0068      0.6287 r    (61.75,13.41)
  data arrival time                                                                                                                         0.6287

  clock clock (rise edge)                                                                                                       1.1500      1.1500
  clock network delay (ideal)                                                                                                   0.0000      1.1500
  clock reconvergence pessimism                                                                                                 0.0000      1.1500
  clock uncertainty                                                                                                            -0.0300      1.1200
  duty cycle clock jitter                                                                                                      -0.0090      1.1110
  output external delay                                                                                                        -0.5000      0.6110
  data required time                                                                                                                        0.6110
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6110
  data arrival time                                                                                                                        -0.6287
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0176


1
