Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 15 13:08:20 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1194 |          346 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             131 |           38 |
| Yes          | No                    | No                     |             463 |          130 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |               Enable Signal              |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state28   | bd_0_i/hls_inst/inst/val_1_reg_798[1]                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3    |                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                      |                2 |              7 |         3.50 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT                      |                3 |              8 |         2.67 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0 |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state36   |                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state27   |                                                                                                                                                                  |                4 |             18 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state37   | bd_0_i/hls_inst/inst/val_2_reg_834[63]                                                                                                                           |                8 |             20 |         2.50 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                      |                7 |             22 |         3.14 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                |                3 |             23 |         7.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state28   | bd_0_i/hls_inst/inst/v_7_reg_793[31]_i_1_n_0                                                                                                                     |               10 |             23 |         2.30 |
|  ap_clk      |                                          | bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                 |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state35   |                                                                                                                                                                  |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/sub_ln22_1_reg_6960 |                                                                                                                                                                  |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5    |                                                                                                                                                                  |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state29   |                                                                                                                                                                  |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_11_ce0            |                                                                                                                                                                  |               10 |             34 |         3.40 |
|  ap_clk      |                                          | ap_rst                                                                                                                                                           |               14 |             38 |         2.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state28   |                                                                                                                                                                  |               17 |             39 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state37   |                                                                                                                                                                  |               17 |             43 |         2.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state26   |                                                                                                                                                                  |               17 |             62 |         3.65 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state10   |                                                                                                                                                                  |               11 |             62 |         5.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2    |                                                                                                                                                                  |               17 |             65 |         3.82 |
|  ap_clk      |                                          |                                                                                                                                                                  |              346 |           1227 |         3.55 |
+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


