// Seed: 2932341153
`timescale 1 ps / 1 ps
module module_0 (
    output reg id_0
);
  always @(1 or posedge 1) id_0 <= #1 id_1;
endmodule
