Analysis & Synthesis report for DSO
Sun Jan 13 01:45:49 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DSO|trigger_sec:DSO_trigger_sec|state
 12. State Machine - |DSO|RAM_ctr:DSO_RAM_ctr|state
 13. State Machine - |DSO|AD_ctr:DSO_AD_ctr|state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for RAM_save:inst8|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated
 20. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component
 21. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated
 22. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_qv6:rdptr_g1p
 23. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_mdc:wrptr_g1p
 24. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|altsyncram_ms91:fifo_ram
 25. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_brp
 26. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_bwp
 27. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 28. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11
 29. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 30. Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe11
 31. Source assignments for RAM:DSO_RAM|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated
 32. Parameter Settings for User Entity Instance: PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i
 33. Parameter Settings for User Entity Instance: RAM_save:inst8|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: FIFO:DSO_FIFO|dcfifo:dcfifo_component
 35. Parameter Settings for User Entity Instance: RAM:DSO_RAM|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: measuring:DSO_meas
 37. Parameter Settings for Inferred Entity Instance: vga_ctr:DSO_VGA|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: vga_ctr:DSO_VGA|lpm_divide:Mod1
 39. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div10
 40. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod7
 41. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod8
 42. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod0
 44. Parameter Settings for Inferred Entity Instance: vga_ctr:DSO_VGA|lpm_divide:Div1
 45. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div9
 46. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod6
 47. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div7
 48. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod4
 49. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div8
 50. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod5
 51. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div6
 52. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod3
 53. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div1
 54. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod1
 55. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod2
 56. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div4
 57. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div5
 58. Parameter Settings for Inferred Entity Instance: vga_ctr:DSO_VGA|lpm_divide:Div0
 59. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div2
 60. Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div3
 61. altsyncram Parameter Settings by Entity Instance
 62. dcfifo Parameter Settings by Entity Instance
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jan 13 01:45:48 2019       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; DSO                                         ;
; Top-level Entity Name           ; DSO                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 494                                         ;
; Total pins                      ; 43                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 122,880                                     ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DSO                ; DSO                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; AD_ctr.vhd                       ; yes             ; User VHDL File                     ; E:/Quartus/VHDL/DSO/AD_ctr.vhd                                               ;         ;
; addr_counter.vhd                 ; yes             ; User VHDL File                     ; E:/Quartus/VHDL/DSO/addr_counter.vhd                                         ;         ;
; biplexers.vhd                    ; yes             ; User VHDL File                     ; E:/Quartus/VHDL/DSO/biplexers.vhd                                            ;         ;
; DSO.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus/VHDL/DSO/DSO.bdf                                                  ;         ;
; FIFO.v                           ; yes             ; User Wizard-Generated File         ; E:/Quartus/VHDL/DSO/FIFO.v                                                   ;         ;
; FIFO_ctr.vhd                     ; yes             ; User VHDL File                     ; E:/Quartus/VHDL/DSO/FIFO_ctr.vhd                                             ;         ;
; measuring.v                      ; yes             ; User Verilog HDL File              ; E:/Quartus/VHDL/DSO/measuring.v                                              ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File         ; E:/Quartus/VHDL/DSO/PLL.v                                                    ; PLL     ;
; PLL/PLL_0002.v                   ; yes             ; User Verilog HDL File              ; E:/Quartus/VHDL/DSO/PLL/PLL_0002.v                                           ; PLL     ;
; RAM.v                            ; yes             ; User Wizard-Generated File         ; E:/Quartus/VHDL/DSO/RAM.v                                                    ;         ;
; RAM_ctr.vhd                      ; yes             ; User VHDL File                     ; E:/Quartus/VHDL/DSO/RAM_ctr.vhd                                              ;         ;
; RAM_save.v                       ; yes             ; User Wizard-Generated File         ; E:/Quartus/VHDL/DSO/RAM_save.v                                               ;         ;
; trigger_sec.vhd                  ; yes             ; User VHDL File                     ; E:/Quartus/VHDL/DSO/trigger_sec.vhd                                          ;         ;
; vga_ctr.v                        ; yes             ; User Verilog HDL File              ; E:/Quartus/VHDL/DSO/vga_ctr.v                                                ;         ;
; altera_pll.v                     ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_7ht1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/altsyncram_7ht1.tdf                                   ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; db/dcfifo_p3r1.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/dcfifo_p3r1.tdf                                       ;         ;
; db/a_gray2bin_rab.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/a_gray2bin_rab.tdf                                    ;         ;
; db/a_graycounter_qv6.tdf         ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/a_graycounter_qv6.tdf                                 ;         ;
; db/a_graycounter_mdc.tdf         ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/a_graycounter_mdc.tdf                                 ;         ;
; db/altsyncram_ms91.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/altsyncram_ms91.tdf                                   ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/dffpipe_se9.tdf                                       ;         ;
; db/alt_synch_pipe_1e8.tdf        ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_synch_pipe_1e8.tdf                                ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/dffpipe_te9.tdf                                       ;         ;
; db/cmpr_vu5.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/cmpr_vu5.tdf                                          ;         ;
; db/cmpr_uu5.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/cmpr_uu5.tdf                                          ;         ;
; db/mux_5r7.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/mux_5r7.tdf                                           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/program/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_n3m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_n3m.tdf                                    ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_qlh.tdf                               ;         ;
; db/alt_u_div_qve.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_qve.tdf                                     ;         ;
; db/lpm_divide_fbm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_fbm.tdf                                    ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_llh.tdf                               ;         ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_gve.tdf                                     ;         ;
; db/lpm_divide_i3m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_i3m.tdf                                    ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_hbm.tdf                                    ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_nlh.tdf                               ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_kve.tdf                                     ;         ;
; db/lpm_divide_h3m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_h3m.tdf                                    ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_klh.tdf                               ;         ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_eve.tdf                                     ;         ;
; db/lpm_divide_kbm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_kbm.tdf                                    ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_rlh.tdf                               ;         ;
; db/alt_u_div_rve.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_rve.tdf                                     ;         ;
; db/lpm_divide_jbm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_jbm.tdf                                    ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_plh.tdf                               ;         ;
; db/alt_u_div_nve.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_nve.tdf                                     ;         ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_0dm.tdf                                    ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_6nh.tdf                               ;         ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_i2f.tdf                                     ;         ;
; db/lpm_divide_scm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_scm.tdf                                    ;         ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_2nh.tdf                               ;         ;
; db/alt_u_div_a2f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_a2f.tdf                                     ;         ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_3dm.tdf                                    ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_9nh.tdf                               ;         ;
; db/alt_u_div_p2f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_p2f.tdf                                     ;         ;
; db/lpm_divide_ebm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_ebm.tdf                                    ;         ;
; db/lpm_divide_rqo.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_rqo.tdf                                    ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/abs_divider_4dg.tdf                                   ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_o2f.tdf                                     ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_abs_4p9.tdf                                       ;         ;
; db/lpm_divide_obm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_obm.tdf                                    ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/sign_div_unsign_ulh.tdf                               ;         ;
; db/alt_u_div_20f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/alt_u_div_20f.tdf                                     ;         ;
; db/lpm_divide_oqo.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_oqo.tdf                                    ;         ;
; db/lpm_divide_qqo.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus/VHDL/DSO/db/lpm_divide_qqo.tdf                                    ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4426                        ;
;                                             ;                             ;
; Combinational ALUT usage for logic          ; 8580                        ;
;     -- 7 input functions                    ; 12                          ;
;     -- 6 input functions                    ; 246                         ;
;     -- 5 input functions                    ; 2258                        ;
;     -- 4 input functions                    ; 2294                        ;
;     -- <=3 input functions                  ; 3770                        ;
;                                             ;                             ;
; Dedicated logic registers                   ; 494                         ;
;                                             ;                             ;
; I/O pins                                    ; 43                          ;
; Total MLAB memory bits                      ; 0                           ;
; Total block memory bits                     ; 122880                      ;
; Total DSP Blocks                            ; 6                           ;
; Total PLLs                                  ; 3                           ;
;     -- PLLs                                 ; 3                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; AD_ctr:DSO_AD_ctr|ADC_CONVS ;
; Maximum fan-out                             ; 260                         ;
; Total fan-out                               ; 36010                       ;
; Average fan-out                             ; 3.91                        ;
+---------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |DSO                                          ; 8580 (1)          ; 494 (0)      ; 122880            ; 6          ; 43   ; 0            ; |DSO                                                                                                                     ; work         ;
;    |AD_ctr:DSO_AD_ctr|                        ; 66 (66)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DSO|AD_ctr:DSO_AD_ctr                                                                                                   ; work         ;
;    |FIFO:DSO_FIFO|                            ; 107 (0)           ; 114 (0)      ; 40960             ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO                                                                                                       ; work         ;
;       |dcfifo:dcfifo_component|               ; 107 (0)           ; 114 (0)      ; 40960             ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component                                                                               ; work         ;
;          |dcfifo_p3r1:auto_generated|         ; 107 (20)          ; 114 (43)     ; 40960             ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated                                                    ; work         ;
;             |a_gray2bin_rab:rdptr_g_gray2bin| ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                    ; work         ;
;             |a_gray2bin_rab:rs_dgwp_gray2bin| ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                    ; work         ;
;             |a_graycounter_mdc:wrptr_g1p|     ; 19 (19)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_mdc:wrptr_g1p                        ; work         ;
;             |a_graycounter_qv6:rdptr_g1p|     ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_qv6:rdptr_g1p                        ; work         ;
;             |alt_synch_pipe_1e8:rs_dgwp|      ; 0 (0)             ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                         ; work         ;
;                |dffpipe_te9:dffpipe11|        ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11   ; work         ;
;             |altsyncram_ms91:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|altsyncram_ms91:fifo_ram                           ; work         ;
;             |dffpipe_se9:rs_brp|              ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_brp                                 ; work         ;
;             |dffpipe_se9:rs_bwp|              ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_bwp                                 ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                      ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|   ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                      ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                     ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|  ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                     ; work         ;
;    |FIFO_ctr:DSO_FIFO_ctr|                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|FIFO_ctr:DSO_FIFO_ctr                                                                                               ; work         ;
;    |PLL:DSO_PLL|                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|PLL:DSO_PLL                                                                                                         ; PLL          ;
;       |PLL_0002:pll_inst|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|PLL:DSO_PLL|PLL_0002:pll_inst                                                                                       ; PLL          ;
;          |altera_pll:altera_pll_i|            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i                                                               ; work         ;
;    |RAM:DSO_RAM|                              ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |DSO|RAM:DSO_RAM                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |DSO|RAM:DSO_RAM|altsyncram:altsyncram_component                                                                         ; work         ;
;          |altsyncram_7ht1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |DSO|RAM:DSO_RAM|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated                                          ; work         ;
;    |RAM_ctr:DSO_RAM_ctr|                      ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|RAM_ctr:DSO_RAM_ctr                                                                                                 ; work         ;
;    |RAM_save:inst8|                           ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |DSO|RAM_save:inst8                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |DSO|RAM_save:inst8|altsyncram:altsyncram_component                                                                      ; work         ;
;          |altsyncram_7ht1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |DSO|RAM_save:inst8|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated                                       ; work         ;
;    |addr_counter:DSO_addr_counter|            ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DSO|addr_counter:DSO_addr_counter                                                                                       ; work         ;
;    |biplexers:DSO_biplexers|                  ; 78 (78)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|biplexers:DSO_biplexers                                                                                             ; work         ;
;    |measuring:DSO_meas|                       ; 6939 (229)        ; 203 (203)    ; 0                 ; 5          ; 0    ; 0            ; |DSO|measuring:DSO_meas                                                                                                  ; work         ;
;       |lpm_divide:Div0|                       ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div0                                                                                  ; work         ;
;          |lpm_divide_hbm:auto_generated|      ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_nlh:divider|     ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                        ; work         ;
;                |alt_u_div_kve:divider|        ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider  ; work         ;
;       |lpm_divide:Div10|                      ; 181 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div10                                                                                 ; work         ;
;          |lpm_divide_fbm:auto_generated|      ; 181 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div10|lpm_divide_fbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_llh:divider|     ; 181 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div10|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                       ; work         ;
;                |alt_u_div_gve:divider|        ; 181 (181)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div10|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; work         ;
;       |lpm_divide:Div1|                       ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div1                                                                                  ; work         ;
;          |lpm_divide_ebm:auto_generated|      ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div1|lpm_divide_ebm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider|     ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_eve:divider|        ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider  ; work         ;
;       |lpm_divide:Div2|                       ; 1137 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div2                                                                                  ; work         ;
;          |lpm_divide_oqo:auto_generated|      ; 1137 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div2|lpm_divide_oqo:auto_generated                                                    ; work         ;
;             |abs_divider_4dg:divider|         ; 1137 (19)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div2|lpm_divide_oqo:auto_generated|abs_divider_4dg:divider                            ; work         ;
;                |alt_u_div_o2f:divider|        ; 1086 (1086)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div2|lpm_divide_oqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider      ; work         ;
;                |lpm_abs_4p9:my_abs_den|       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div2|lpm_divide_oqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den     ; work         ;
;       |lpm_divide:Div3|                       ; 1131 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div3                                                                                  ; work         ;
;          |lpm_divide_qqo:auto_generated|      ; 1131 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div3|lpm_divide_qqo:auto_generated                                                    ; work         ;
;             |abs_divider_4dg:divider|         ; 1131 (13)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div3|lpm_divide_qqo:auto_generated|abs_divider_4dg:divider                            ; work         ;
;                |alt_u_div_o2f:divider|        ; 1086 (1086)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div3|lpm_divide_qqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider      ; work         ;
;                |lpm_abs_4p9:my_abs_den|       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div3|lpm_divide_qqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den     ; work         ;
;       |lpm_divide:Div4|                       ; 1200 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div4                                                                                  ; work         ;
;          |lpm_divide_rqo:auto_generated|      ; 1200 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div4|lpm_divide_rqo:auto_generated                                                    ; work         ;
;             |abs_divider_4dg:divider|         ; 1200 (21)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div4|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                            ; work         ;
;                |alt_u_div_o2f:divider|        ; 1115 (1115)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div4|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider      ; work         ;
;                |lpm_abs_4p9:my_abs_den|       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div4|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den     ; work         ;
;                |lpm_abs_4p9:my_abs_num|       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div4|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num     ; work         ;
;       |lpm_divide:Div5|                       ; 1201 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div5                                                                                  ; work         ;
;          |lpm_divide_rqo:auto_generated|      ; 1201 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div5|lpm_divide_rqo:auto_generated                                                    ; work         ;
;             |abs_divider_4dg:divider|         ; 1201 (21)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div5|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                            ; work         ;
;                |alt_u_div_o2f:divider|        ; 1116 (1116)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div5|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider      ; work         ;
;                |lpm_abs_4p9:my_abs_den|       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div5|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den     ; work         ;
;                |lpm_abs_4p9:my_abs_num|       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div5|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num     ; work         ;
;       |lpm_divide:Div6|                       ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div6                                                                                  ; work         ;
;          |lpm_divide_3dm:auto_generated|      ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div6|lpm_divide_3dm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_9nh:divider|     ; 140 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div6|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                        ; work         ;
;                |alt_u_div_p2f:divider|        ; 140 (140)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div6|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_p2f:divider  ; work         ;
;       |lpm_divide:Div7|                       ; 226 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div7                                                                                  ; work         ;
;          |lpm_divide_0dm:auto_generated|      ; 226 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div7|lpm_divide_0dm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_6nh:divider|     ; 226 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                        ; work         ;
;                |alt_u_div_i2f:divider|        ; 226 (226)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider  ; work         ;
;       |lpm_divide:Div8|                       ; 268 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div8                                                                                  ; work         ;
;          |lpm_divide_scm:auto_generated|      ; 268 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div8|lpm_divide_scm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_2nh:divider|     ; 268 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div8|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider                        ; work         ;
;                |alt_u_div_a2f:divider|        ; 268 (268)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div8|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider  ; work         ;
;       |lpm_divide:Div9|                       ; 250 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div9                                                                                  ; work         ;
;          |lpm_divide_jbm:auto_generated|      ; 250 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div9|lpm_divide_jbm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_plh:divider|     ; 250 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div9|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; work         ;
;                |alt_u_div_nve:divider|        ; 250 (250)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Div9|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_nve:divider  ; work         ;
;       |lpm_divide:Mod0|                       ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod0                                                                                  ; work         ;
;          |lpm_divide_h3m:auto_generated|      ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider|     ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_eve:divider|        ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider  ; work         ;
;       |lpm_divide:Mod1|                       ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod1                                                                                  ; work         ;
;          |lpm_divide_h3m:auto_generated|      ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod1|lpm_divide_h3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider|     ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_eve:divider|        ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider  ; work         ;
;       |lpm_divide:Mod2|                       ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod2                                                                                  ; work         ;
;          |lpm_divide_h3m:auto_generated|      ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod2|lpm_divide_h3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider|     ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_eve:divider|        ; 75 (75)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider  ; work         ;
;       |lpm_divide:Mod3|                       ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod3                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|      ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod3|lpm_divide_i3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_llh:divider|     ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod3|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                        ; work         ;
;                |alt_u_div_gve:divider|        ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod3|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; work         ;
;       |lpm_divide:Mod4|                       ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod4                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|      ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod4|lpm_divide_i3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_llh:divider|     ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                        ; work         ;
;                |alt_u_div_gve:divider|        ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; work         ;
;       |lpm_divide:Mod5|                       ; 104 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod5                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|      ; 104 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod5|lpm_divide_i3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_llh:divider|     ; 104 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                        ; work         ;
;                |alt_u_div_gve:divider|        ; 104 (104)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; work         ;
;       |lpm_divide:Mod6|                       ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod6                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|      ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod6|lpm_divide_i3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_llh:divider|     ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                        ; work         ;
;                |alt_u_div_gve:divider|        ; 137 (137)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod6|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; work         ;
;       |lpm_divide:Mod7|                       ; 170 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod7                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|      ; 170 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod7|lpm_divide_i3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_llh:divider|     ; 170 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                        ; work         ;
;                |alt_u_div_gve:divider|        ; 170 (170)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod7|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; work         ;
;       |lpm_divide:Mod8|                       ; 185 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod8                                                                                  ; work         ;
;          |lpm_divide_i3m:auto_generated|      ; 185 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod8|lpm_divide_i3m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_llh:divider|     ; 185 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                        ; work         ;
;                |alt_u_div_gve:divider|        ; 185 (185)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|measuring:DSO_meas|lpm_divide:Mod8|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; work         ;
;    |trigger_sec:DSO_trigger_sec|              ; 39 (39)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |DSO|trigger_sec:DSO_trigger_sec                                                                                         ; work         ;
;    |vga_ctr:DSO_VGA|                          ; 1330 (670)        ; 87 (87)      ; 0                 ; 1          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA                                                                                                     ; work         ;
;       |lpm_divide:Div0|                       ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Div0                                                                                     ; work         ;
;          |lpm_divide_obm:auto_generated|      ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Div0|lpm_divide_obm:auto_generated                                                       ; work         ;
;             |sign_div_unsign_ulh:divider|     ; 196 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Div0|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider                           ; work         ;
;                |alt_u_div_20f:divider|        ; 196 (196)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Div0|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_20f:divider     ; work         ;
;       |lpm_divide:Div1|                       ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Div1                                                                                     ; work         ;
;          |lpm_divide_kbm:auto_generated|      ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Div1|lpm_divide_kbm:auto_generated                                                       ; work         ;
;             |sign_div_unsign_rlh:divider|     ; 134 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_rlh:divider                           ; work         ;
;                |alt_u_div_rve:divider|        ; 134 (134)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_rve:divider     ; work         ;
;       |lpm_divide:Mod0|                       ; 175 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Mod0                                                                                     ; work         ;
;          |lpm_divide_n3m:auto_generated|      ; 175 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Mod0|lpm_divide_n3m:auto_generated                                                       ; work         ;
;             |sign_div_unsign_qlh:divider|     ; 175 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                           ; work         ;
;                |alt_u_div_qve:divider|        ; 175 (175)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider     ; work         ;
;       |lpm_divide:Mod1|                       ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Mod1                                                                                     ; work         ;
;          |lpm_divide_n3m:auto_generated|      ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Mod1|lpm_divide_n3m:auto_generated                                                       ; work         ;
;             |sign_div_unsign_qlh:divider|     ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                           ; work         ;
;                |alt_u_div_qve:divider|        ; 155 (155)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DSO|vga_ctr:DSO_VGA|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider     ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|altsyncram_ms91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
; RAM:DSO_RAM|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
; RAM_save:inst8|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                          ;
+-------------------------------+-------------+---------------------+-------------------+
; Statistic                     ; Number Used ; Available per Block ; Maximum Available ;
+-------------------------------+-------------+---------------------+-------------------+
; Independent 18x18             ; 5           ; 2.00                ; --                ;
; Sum of two 18x18              ; 1           ; 1.00                ; --                ;
; DSP Block                     ; 6           ; --                  ; --                ;
; DSP 18-bit Element            ; 7           ; 2.00                ; --                ;
; Unsigned Multiplier           ; 5           ; --                  ; --                ;
; Mixed Sign Multiplier         ; 2           ; --                  ; --                ;
; Dedicated Pre-Adder           ; 1           ; --                  ; --                ;
; Dedicated Coefficient Storage ; 1           ; --                  ; --                ;
+-------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DSO|FIFO:DSO_FIFO  ; E:/Quartus/VHDL/DSO/FIFO.v     ;
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |DSO|PLL:DSO_PLL    ; E:/Quartus/VHDL/DSO/PLL.v      ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |DSO|RAM:DSO_RAM    ; E:/Quartus/VHDL/DSO/RAM.v      ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |DSO|RAM_save:inst8 ; E:/Quartus/VHDL/DSO/RAM_save.v ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |DSO|trigger_sec:DSO_trigger_sec|state          ;
+----------+----------+----------+----------+----------+----------+
; Name     ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 1        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |DSO|RAM_ctr:DSO_RAM_ctr|state ;
+----------+----------+----------+---------------+
; Name     ; state.s2 ; state.s1 ; state.s0      ;
+----------+----------+----------+---------------+
; state.s0 ; 0        ; 0        ; 0             ;
; state.s1 ; 0        ; 1        ; 1             ;
; state.s2 ; 1        ; 0        ; 1             ;
+----------+----------+----------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |DSO|AD_ctr:DSO_AD_ctr|state                                          ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; AD_ctr:DSO_AD_ctr|ADC_CONVS                         ; AD_ctr:DSO_AD_ctr|state.s2           ; yes                    ;
; AD_ctr:DSO_AD_ctr|ADC_SCLK                          ; AD_ctr:DSO_AD_ctr|state.s0           ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[7]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[6]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[5]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[4]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[3]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[2]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[1]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[0]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[11]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[10]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[9]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[8]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[11]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[10]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[9]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[8]               ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[19]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[18]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[17]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[16]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[13]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[12]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[14]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[15]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[20]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[21]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[22]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|freq_saved[23]              ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[7]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[6]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[5]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[4]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[3]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[2]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[1]                ; save                                 ; yes                    ;
; biplexers:DSO_biplexers|vol_saved[0]                ; save                                 ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[9]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[0]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[1]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[2]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[3]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[4]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[5]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[6]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[7]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; AD_ctr:DSO_AD_ctr|q[8]                              ; AD_ctr:DSO_AD_ctr|state.s5           ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[0]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[1]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[2]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[3]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[4]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[5]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[6]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[7]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[8]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|RAM_data[9]             ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; trigger_sec:DSO_trigger_sec|trigger_ready           ; trigger_sec:DSO_trigger_sec|state.s4 ; yes                    ;
; Number of user-specified and inferred latches = 59  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------+
; Register name                                                                                   ; Reason for Removal                         ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------+
; measuring:DSO_meas|volrela[0]                                                                   ; Stuck at GND due to stuck port data_in     ;
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[12] ; Lost fanout                                ;
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_brp|dffe10a[12] ; Lost fanout                                ;
; vga_ctr:DSO_VGA|color_data[19,23]                                                               ; Merged with vga_ctr:DSO_VGA|color_data[17] ;
; vga_ctr:DSO_VGA|color_data[18,20]                                                               ; Merged with vga_ctr:DSO_VGA|color_data[16] ;
; vga_ctr:DSO_VGA|color_data[1,3,7,9,15]                                                          ; Merged with vga_ctr:DSO_VGA|color_data[11] ;
; vga_ctr:DSO_VGA|color_data[6]                                                                   ; Merged with vga_ctr:DSO_VGA|color_data[14] ;
; vga_ctr:DSO_VGA|color_data[5]                                                                   ; Merged with vga_ctr:DSO_VGA|color_data[13] ;
; vga_ctr:DSO_VGA|color_data[2,4,8,10,12]                                                         ; Merged with vga_ctr:DSO_VGA|color_data[0]  ;
; vga_ctr:DSO_VGA|position_X[11]                                                                  ; Merged with vga_ctr:DSO_VGA|position_X[10] ;
; vga_ctr:DSO_VGA|position_Y[0,3,9..11]                                                           ; Merged with vga_ctr:DSO_VGA|position_X[10] ;
; vga_ctr:DSO_VGA|position_Y[4,7]                                                                 ; Merged with vga_ctr:DSO_VGA|position_Y[1]  ;
; vga_ctr:DSO_VGA|position_Y[2]                                                                   ; Merged with vga_ctr:DSO_VGA|position_X[2]  ;
; vga_ctr:DSO_VGA|position_X[8]                                                                   ; Merged with vga_ctr:DSO_VGA|position_X[7]  ;
; vga_ctr:DSO_VGA|position_X[10]                                                                  ; Stuck at GND due to stuck port data_in     ;
; vga_ctr:DSO_VGA|position_X[0]                                                                   ; Stuck at VCC due to stuck port data_in     ;
; vga_ctr:DSO_VGA|color_data[0]                                                                   ; Stuck at GND due to stuck port data_in     ;
; RAM_ctr:DSO_RAM_ctr|state.s1                                                                    ; Lost fanout                                ;
; Total Number of Removed Registers = 33                                                          ;                                            ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 494   ;
; Number of registers using Synchronous Clear  ; 150   ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 165   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 238   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                      ;
+---------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------+---------+
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 11      ;
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 11      ;
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter3a0 ; 9       ;
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_qv6:rdptr_g1p|parity4    ; 5       ;
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter6a0 ; 8       ;
; FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_mdc:wrptr_g1p|parity7    ; 5       ;
; Total number of inverted registers = 6                                                                  ;         ;
+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DSO|AD_ctr:DSO_AD_ctr|loopnum[1]           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DSO|trigger_sec:DSO_trigger_sec|re[5]      ;
; 4:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DSO|measuring:DSO_meas|freqout[17]         ;
; 4:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DSO|measuring:DSO_meas|trigger_count[10]   ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |DSO|vga_ctr:DSO_VGA|shift_h[8]             ;
; 6:1                ; 19 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; Yes        ; |DSO|measuring:DSO_meas|freqBi[10]          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DSO|trigger_sec:DSO_trigger_sec|counter[2] ;
; 17:1               ; 5 bits    ; 55 LEs        ; 35 LEs               ; 20 LEs                 ; Yes        ; |DSO|vga_ctr:DSO_VGA|position_Y[5]          ;
; 17:1               ; 5 bits    ; 55 LEs        ; 35 LEs               ; 20 LEs                 ; Yes        ; |DSO|vga_ctr:DSO_VGA|position_X[10]         ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |DSO|vga_ctr:DSO_VGA|position_X[4]          ;
; 21:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |DSO|vga_ctr:DSO_VGA|color_data[14]         ;
; 21:1               ; 3 bits    ; 42 LEs        ; 33 LEs               ; 9 LEs                  ; Yes        ; |DSO|vga_ctr:DSO_VGA|color_data[17]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_save:inst8|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                      ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                  ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                  ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_qv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_mdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|altsyncram_ms91:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for RAM:DSO_RAM|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+---------------+---------------------------------------------+
; Parameter Name                       ; Value         ; Type                                        ;
+--------------------------------------+---------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz      ; String                                      ;
; fractional_vco_multiplier            ; false         ; String                                      ;
; pll_type                             ; General       ; String                                      ;
; pll_subtype                          ; General       ; String                                      ;
; number_of_clocks                     ; 3             ; Signed Integer                              ;
; operation_mode                       ; direct        ; String                                      ;
; deserialization_factor               ; 4             ; Signed Integer                              ;
; data_rate                            ; 0             ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0             ; Signed Integer                              ;
; output_clock_frequency0              ; 40.000000 MHz ; String                                      ;
; phase_shift0                         ; 0 ps          ; String                                      ;
; duty_cycle0                          ; 50            ; Signed Integer                              ;
; output_clock_frequency1              ; 25.000000 MHz ; String                                      ;
; phase_shift1                         ; 0 ps          ; String                                      ;
; duty_cycle1                          ; 50            ; Signed Integer                              ;
; output_clock_frequency2              ; 0.800000 MHz  ; String                                      ;
; phase_shift2                         ; 0 ps          ; String                                      ;
; duty_cycle2                          ; 50            ; Signed Integer                              ;
; output_clock_frequency3              ; 0 MHz         ; String                                      ;
; phase_shift3                         ; 0 ps          ; String                                      ;
; duty_cycle3                          ; 50            ; Signed Integer                              ;
; output_clock_frequency4              ; 0 MHz         ; String                                      ;
; phase_shift4                         ; 0 ps          ; String                                      ;
; duty_cycle4                          ; 50            ; Signed Integer                              ;
; output_clock_frequency5              ; 0 MHz         ; String                                      ;
; phase_shift5                         ; 0 ps          ; String                                      ;
; duty_cycle5                          ; 50            ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz         ; String                                      ;
; phase_shift6                         ; 0 ps          ; String                                      ;
; duty_cycle6                          ; 50            ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz         ; String                                      ;
; phase_shift7                         ; 0 ps          ; String                                      ;
; duty_cycle7                          ; 50            ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz         ; String                                      ;
; phase_shift8                         ; 0 ps          ; String                                      ;
; duty_cycle8                          ; 50            ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz         ; String                                      ;
; phase_shift9                         ; 0 ps          ; String                                      ;
; duty_cycle9                          ; 50            ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz         ; String                                      ;
; phase_shift10                        ; 0 ps          ; String                                      ;
; duty_cycle10                         ; 50            ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz         ; String                                      ;
; phase_shift11                        ; 0 ps          ; String                                      ;
; duty_cycle11                         ; 50            ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz         ; String                                      ;
; phase_shift12                        ; 0 ps          ; String                                      ;
; duty_cycle12                         ; 50            ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz         ; String                                      ;
; phase_shift13                        ; 0 ps          ; String                                      ;
; duty_cycle13                         ; 50            ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz         ; String                                      ;
; phase_shift14                        ; 0 ps          ; String                                      ;
; duty_cycle14                         ; 50            ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz         ; String                                      ;
; phase_shift15                        ; 0 ps          ; String                                      ;
; duty_cycle15                         ; 50            ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz         ; String                                      ;
; phase_shift16                        ; 0 ps          ; String                                      ;
; duty_cycle16                         ; 50            ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz         ; String                                      ;
; phase_shift17                        ; 0 ps          ; String                                      ;
; duty_cycle17                         ; 50            ; Signed Integer                              ;
; m_cnt_hi_div                         ; 1             ; Signed Integer                              ;
; m_cnt_lo_div                         ; 1             ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false         ; String                                      ;
; m_cnt_odd_div_duty_en                ; false         ; String                                      ;
; n_cnt_hi_div                         ; 1             ; Signed Integer                              ;
; n_cnt_lo_div                         ; 1             ; Signed Integer                              ;
; n_cnt_bypass_en                      ; false         ; String                                      ;
; n_cnt_odd_div_duty_en                ; false         ; String                                      ;
; c_cnt_hi_div0                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false         ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false         ; String                                      ;
; c_cnt_prst0                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false         ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false         ; String                                      ;
; c_cnt_prst1                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false         ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false         ; String                                      ;
; c_cnt_prst2                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false         ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false         ; String                                      ;
; c_cnt_prst3                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false         ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false         ; String                                      ;
; c_cnt_prst4                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false         ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false         ; String                                      ;
; c_cnt_prst5                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; false         ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false         ; String                                      ;
; c_cnt_prst6                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; false         ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false         ; String                                      ;
; c_cnt_prst7                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; false         ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false         ; String                                      ;
; c_cnt_prst8                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1             ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; false         ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false         ; String                                      ;
; c_cnt_prst9                          ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0             ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1             ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; false         ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false         ; String                                      ;
; c_cnt_prst10                         ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0             ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1             ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; false         ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false         ; String                                      ;
; c_cnt_prst11                         ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0             ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1             ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; false         ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false         ; String                                      ;
; c_cnt_prst12                         ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0             ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1             ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; false         ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false         ; String                                      ;
; c_cnt_prst13                         ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0             ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1             ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; false         ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false         ; String                                      ;
; c_cnt_prst14                         ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0             ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1             ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; false         ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false         ; String                                      ;
; c_cnt_prst15                         ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0             ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1             ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; false         ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false         ; String                                      ;
; c_cnt_prst16                         ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0             ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1             ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1             ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; false         ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk    ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false         ; String                                      ;
; c_cnt_prst17                         ; 1             ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0             ; Signed Integer                              ;
; pll_vco_div                          ; 1             ; Signed Integer                              ;
; pll_output_clk_frequency             ; 0 MHz         ; String                                      ;
; pll_cp_current                       ; 0             ; Signed Integer                              ;
; pll_bwctrl                           ; 0             ; Signed Integer                              ;
; pll_fractional_division              ; 1             ; Signed Integer                              ;
; pll_fractional_cout                  ; 24            ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order     ; String                                      ;
; mimic_fbclk_type                     ; gclk          ; String                                      ;
; pll_fbclk_mux_1                      ; glb           ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1          ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk    ; String                                      ;
; pll_vcoph_div                        ; 1             ; Signed Integer                              ;
; refclk1_frequency                    ; 0 MHz         ; String                                      ;
; pll_clkin_0_src                      ; clk_0         ; String                                      ;
; pll_clkin_1_src                      ; clk_0         ; String                                      ;
; pll_clk_loss_sw_en                   ; false         ; String                                      ;
; pll_auto_clk_sw_en                   ; false         ; String                                      ;
; pll_manu_clk_sw_en                   ; false         ; String                                      ;
; pll_clk_sw_dly                       ; 0             ; Signed Integer                              ;
+--------------------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_save:inst8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 10                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 10                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                         ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_7ht1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:DSO_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------+
; Parameter Name          ; Value       ; Type                                       ;
+-------------------------+-------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 10          ; Signed Integer                             ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                             ;
; LPM_WIDTHU              ; 12          ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                    ;
; USE_EAB                 ; ON          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_p3r1 ; Untyped                                    ;
+-------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:DSO_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 10                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 10                   ; Signed Integer               ;
; WIDTHAD_B                          ; 12                   ; Signed Integer               ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                      ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_7ht1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: measuring:DSO_meas ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; S0             ; 0          ; Signed Integer                    ;
; S1             ; 1          ; Signed Integer                    ;
; trigger_vol    ; 1000000000 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ctr:DSO_VGA|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 6              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ctr:DSO_VGA|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 6              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div10 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod8 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ctr:DSO_VGA|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 6              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div9 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div7 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div8 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_scm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ctr:DSO_VGA|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                ;
; LPM_WIDTHD             ; 6              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_obm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_oqo ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: measuring:DSO_meas|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_qqo ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; RAM_save:inst8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 10                                             ;
;     -- NUMWORDS_A                         ; 4096                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 10                                             ;
;     -- NUMWORDS_B                         ; 4096                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RAM:DSO_RAM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 10                                             ;
;     -- NUMWORDS_A                         ; 4096                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 10                                             ;
;     -- NUMWORDS_B                         ; 4096                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                       ;
+----------------------------+---------------------------------------+
; Name                       ; Value                                 ;
+----------------------------+---------------------------------------+
; Number of entity instances ; 1                                     ;
; Entity Instance            ; FIFO:DSO_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 10                                    ;
;     -- LPM_NUMWORDS        ; 4096                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                   ;
;     -- USE_EAB             ; ON                                    ;
+----------------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Jan 13 01:45:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DSO -c DSO
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file ad_ctr.vhd
    Info (12022): Found design unit 1: AD_ctr-rtl
    Info (12023): Found entity 1: AD_ctr
Info (12021): Found 2 design units, including 1 entities, in source file addr_counter.vhd
    Info (12022): Found design unit 1: addr_counter-rtl
    Info (12023): Found entity 1: addr_counter
Info (12021): Found 2 design units, including 1 entities, in source file biplexers.vhd
    Info (12022): Found design unit 1: biplexers-rtl
    Info (12023): Found entity 1: biplexers
Info (12021): Found 1 design units, including 1 entities, in source file dso.bdf
    Info (12023): Found entity 1: DSO
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 2 design units, including 1 entities, in source file fifo_ctr.vhd
    Info (12022): Found design unit 1: FIFO_ctr-bhv
    Info (12023): Found entity 1: FIFO_ctr
Info (12021): Found 1 design units, including 1 entities, in source file measuring.v
    Info (12023): Found entity 1: measuring
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file ram_ctr.vhd
    Info (12022): Found design unit 1: RAM_ctr-rtl
    Info (12023): Found entity 1: RAM_ctr
Info (12021): Found 1 design units, including 1 entities, in source file ram_save.v
    Info (12023): Found entity 1: RAM_save
Info (12021): Found 1 design units, including 1 entities, in source file ram_save_ctr.vhd
    Info (12023): Found entity 1: RAM_save_ctr
Info (12021): Found 2 design units, including 1 entities, in source file trigger_sec.vhd
    Info (12022): Found design unit 1: trigger_sec-rtl
    Info (12023): Found entity 1: trigger_sec
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctr.v
    Info (12023): Found entity 1: vga_ctr
Info (12021): Found 1 design units, including 1 entities, in source file adtest.bdf
    Info (12023): Found entity 1: ADtest
Info (12127): Elaborating entity "DSO" for the top level hierarchy
Info (12128): Elaborating entity "AD_ctr" for hierarchy "AD_ctr:DSO_AD_ctr"
Warning (10540): VHDL Signal Declaration warning at AD_ctr.vhd(49): used explicit default value for signal "InitData" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at AD_ctr.vhd(146): signal "InitData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AD_ctr.vhd(146): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AD_ctr.vhd(147): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AD_ctr.vhd(154): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at AD_ctr.vhd(160): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at AD_ctr.vhd(137): inferring latch(es) for signal or variable "ADC_CONVS", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at AD_ctr.vhd(137): inferring latch(es) for signal or variable "ADC_SCLK", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at AD_ctr.vhd(137): inferring latch(es) for signal or variable "ADC_DIN", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at AD_ctr.vhd(193): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at AD_ctr.vhd(190): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "q[0]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[1]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[2]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[3]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[4]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[5]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[6]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[7]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[8]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "q[9]" at AD_ctr.vhd(190)
Info (10041): Inferred latch for "ADC_DIN" at AD_ctr.vhd(137)
Info (10041): Inferred latch for "ADC_SCLK" at AD_ctr.vhd(137)
Info (10041): Inferred latch for "ADC_CONVS" at AD_ctr.vhd(137)
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:DSO_PLL"
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:DSO_PLL|PLL_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0.800000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_ctr" for hierarchy "vga_ctr:DSO_VGA"
Warning (10036): Verilog HDL or VHDL warning at vga_ctr.v(41): object "area2" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at vga_ctr.v(117): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_ctr.v(123): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_ctr.v(177): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_ctr.v(181): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_ctr.v(183): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "biplexers" for hierarchy "biplexers:DSO_biplexers"
Warning (10492): VHDL Process Statement warning at biplexers.vhd(76): signal "data_timely" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at biplexers.vhd(77): signal "vol_timely" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at biplexers.vhd(78): signal "freq_timely" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at biplexers.vhd(80): signal "data_saved" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at biplexers.vhd(81): signal "vol_saved" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at biplexers.vhd(82): signal "freq_saved" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at biplexers.vhd(89): signal "save_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at biplexers.vhd(90): signal "vol_timely" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at biplexers.vhd(91): signal "freq_timely" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at biplexers.vhd(87): inferring latch(es) for signal or variable "vol_saved", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at biplexers.vhd(87): inferring latch(es) for signal or variable "freq_saved", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "freq_saved[0]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[1]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[2]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[3]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[4]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[5]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[6]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[7]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[8]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[9]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[10]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[11]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[12]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[13]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[14]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[15]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[16]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[17]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[18]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[19]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[20]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[21]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[22]" at biplexers.vhd(87)
Info (10041): Inferred latch for "freq_saved[23]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[0]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[1]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[2]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[3]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[4]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[5]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[6]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[7]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[8]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[9]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[10]" at biplexers.vhd(87)
Info (10041): Inferred latch for "vol_saved[11]" at biplexers.vhd(87)
Info (12128): Elaborating entity "RAM_save" for hierarchy "RAM_save:inst8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_save:inst8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM_save:inst8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM_save:inst8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ht1.tdf
    Info (12023): Found entity 1: altsyncram_7ht1
Info (12128): Elaborating entity "altsyncram_7ht1" for hierarchy "RAM_save:inst8|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated"
Info (12128): Elaborating entity "RAM_ctr" for hierarchy "RAM_ctr:DSO_RAM_ctr"
Warning (10492): VHDL Process Statement warning at RAM_ctr.vhd(102): signal "pause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAM_ctr.vhd(111): signal "pause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "trigger_sec" for hierarchy "trigger_sec:DSO_trigger_sec"
Warning (10492): VHDL Process Statement warning at trigger_sec.vhd(163): signal "re" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at trigger_sec.vhd(150): inferring latch(es) for signal or variable "RAM_data", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at trigger_sec.vhd(150): inferring latch(es) for signal or variable "trigger_ready", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "trigger_ready" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[0]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[1]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[2]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[3]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[4]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[5]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[6]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[7]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[8]" at trigger_sec.vhd(150)
Info (10041): Inferred latch for "RAM_data[9]" at trigger_sec.vhd(150)
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:DSO_FIFO"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO:DSO_FIFO|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO:DSO_FIFO|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_p3r1.tdf
    Info (12023): Found entity 1: dcfifo_p3r1
Info (12128): Elaborating entity "dcfifo_p3r1" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf
    Info (12023): Found entity 1: a_gray2bin_rab
Info (12128): Elaborating entity "a_gray2bin_rab" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf
    Info (12023): Found entity 1: a_graycounter_qv6
Info (12128): Elaborating entity "a_graycounter_qv6" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_qv6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf
    Info (12023): Found entity 1: a_graycounter_mdc
Info (12128): Elaborating entity "a_graycounter_mdc" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_mdc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ms91.tdf
    Info (12023): Found entity 1: altsyncram_ms91
Info (12128): Elaborating entity "altsyncram_ms91" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|altsyncram_ms91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf
    Info (12023): Found entity 1: cmpr_vu5
Info (12128): Elaborating entity "cmpr_vu5" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_vu5:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_uu5:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7
Info (12128): Elaborating entity "mux_5r7" for hierarchy "FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "FIFO_ctr" for hierarchy "FIFO_ctr:DSO_FIFO_ctr"
Info (12128): Elaborating entity "addr_counter" for hierarchy "addr_counter:DSO_addr_counter"
Warning (10492): VHDL Process Statement warning at addr_counter.vhd(80): signal "RAMWcounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:DSO_RAM"
Info (12128): Elaborating entity "measuring" for hierarchy "measuring:DSO_meas"
Warning (10230): Verilog HDL assignment warning at measuring.v(97): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at measuring.v(103): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at measuring.v(105): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at measuring.v(107): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at measuring.v(133): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at measuring.v(135): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at measuring.v(136): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at measuring.v(137): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at measuring.v(176): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at measuring.v(179): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at measuring.v(196): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at measuring.v(198): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at measuring.v(212): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at measuring.v(213): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at measuring.v(214): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at measuring.v(215): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at measuring.v(216): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at measuring.v(217): truncated value with size 32 to match size of target (4)
Info (278001): Inferred 24 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ctr:DSO_VGA|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ctr:DSO_VGA|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ctr:DSO_VGA|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_ctr:DSO_VGA|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "measuring:DSO_meas|Div3"
Info (12130): Elaborated megafunction instantiation "vga_ctr:DSO_VGA|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "vga_ctr:DSO_VGA|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve
Info (12130): Elaborated megafunction instantiation "vga_ctr:DSO_VGA|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "vga_ctr:DSO_VGA|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div10"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Mod7"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Mod7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div0"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve
Info (12130): Elaborated megafunction instantiation "vga_ctr:DSO_VGA|lpm_divide:Div1"
Info (12133): Instantiated megafunction "vga_ctr:DSO_VGA|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_rve.tdf
    Info (12023): Found entity 1: alt_u_div_rve
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div9"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_nve.tdf
    Info (12023): Found entity 1: alt_u_div_nve
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div7"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div8"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf
    Info (12023): Found entity 1: lpm_divide_scm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info (12023): Found entity 1: alt_u_div_a2f
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div6"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf
    Info (12023): Found entity 1: alt_u_div_p2f
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div1"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div4"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9
Info (12130): Elaborated megafunction instantiation "vga_ctr:DSO_VGA|lpm_divide:Div0"
Info (12133): Instantiated megafunction "vga_ctr:DSO_VGA|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf
    Info (12023): Found entity 1: lpm_divide_obm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf
    Info (12023): Found entity 1: alt_u_div_20f
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div2"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf
    Info (12023): Found entity 1: lpm_divide_oqo
Info (12130): Elaborated megafunction instantiation "measuring:DSO_meas|lpm_divide:Div3"
Info (12133): Instantiated megafunction "measuring:DSO_meas|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qqo.tdf
    Info (12023): Found entity 1: lpm_divide_qqo
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at VCC
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "color_data[12]" is stuck at GND
    Warning (13410): Pin "color_data[10]" is stuck at GND
    Warning (13410): Pin "color_data[8]" is stuck at GND
    Warning (13410): Pin "color_data[4]" is stuck at GND
    Warning (13410): Pin "color_data[2]" is stuck at GND
    Warning (13410): Pin "color_data[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Quartus/VHDL/DSO/output_files/DSO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8791 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 8709 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Sun Jan 13 01:45:49 2019
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Quartus/VHDL/DSO/output_files/DSO.map.smsg.


