memory[0]=655364
memory[1]=1114115
memory[2]=1835013
memory[3]=2424838
memory[4]=655364
memory[5]=1114115
memory[6]=1835013
memory[7]=4849667
memory[8]=2949125
memory[9]=12910603
memory[10]=25165824
memory[11]=1
memory[12]=2
memory[13]=3
14 memory words
	instruction memory:
		instrMem[ 0 ] add 1 2 4
		instrMem[ 1 ] add 2 1 3
		instrMem[ 2 ] add 3 4 5
		instrMem[ 3 ] add 4 5 6
		instrMem[ 4 ] add 1 2 4
		instrMem[ 5 ] add 2 1 3
		instrMem[ 6 ] add 3 4 5
		instrMem[ 7 ] nor 1 2 3
		instrMem[ 8 ] add 5 5 5
		instrMem[ 9 ] sw 0 5 11
		instrMem[ 10 ] halt 0 0 0
		instrMem[ 11 ] add 0 0 1
		instrMem[ 12 ] add 0 0 2
		instrMem[ 13 ] add 0 0 3

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 4
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 1 3
		pcPlus1 2
	IDEX:
		instruction add 1 2 4
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 5
		pcPlus1 3
	IDEX:
		instruction add 2 1 3
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction add 1 2 4
		branchTarget 5
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 4 5 6
		pcPlus1 4
	IDEX:
		instruction add 3 4 5
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction add 2 1 3
		branchTarget 5
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 1 2 4
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 5
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 4
		pcPlus1 5
	IDEX:
		instruction add 4 5 6
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 6
	EXMEM:
		instruction add 3 4 5
		branchTarget 8
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 2 1 3
		writeData 0
	WBEND:
		instruction add 1 2 4
		writeData 0

@@@
state before cycle 6 starts
	pc 6
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 1 3
		pcPlus1 6
	IDEX:
		instruction add 1 2 4
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction add 4 5 6
		branchTarget 10
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 5
		writeData 0
	WBEND:
		instruction add 2 1 3
		writeData 0

@@@
state before cycle 7 starts
	pc 7
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 5
		pcPlus1 7
	IDEX:
		instruction add 2 1 3
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction add 1 2 4
		branchTarget 9
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 4 5 6
		writeData 0
	WBEND:
		instruction add 3 4 5
		writeData 0

@@@
state before cycle 8 starts
	pc 8
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nor 1 2 3
		pcPlus1 8
	IDEX:
		instruction add 3 4 5
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction add 2 1 3
		branchTarget 9
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 1 2 4
		writeData 0
	WBEND:
		instruction add 4 5 6
		writeData 0

@@@
state before cycle 9 starts
	pc 9
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 5 5 5
		pcPlus1 9
	IDEX:
		instruction nor 1 2 3
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction add 3 4 5
		branchTarget 12
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 2 1 3
		writeData 0
	WBEND:
		instruction add 1 2 4
		writeData 0

@@@
state before cycle 10 starts
	pc 10
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 10
	IDEX:
		instruction add 5 5 5
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction nor 1 2 3
		branchTarget 11
		aluResult -1
		readRegB 0
	MEMWB:
		instruction add 3 4 5
		writeData 0
	WBEND:
		instruction add 2 1 3
		writeData 0

@@@
state before cycle 11 starts
	pc 11
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 11
	IDEX:
		instruction sw 0 5 11
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction add 5 5 5
		branchTarget 14
		aluResult 0
		readRegB 0
	MEMWB:
		instruction nor 1 2 3
		writeData -1
	WBEND:
		instruction add 3 4 5
		writeData 0

@@@
state before cycle 12 starts
	pc 12
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 1
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] -1
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 1
		pcPlus1 12
	IDEX:
		instruction halt 0 0 0
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction sw 0 5 11
		branchTarget 21
		aluResult 11
		readRegB 0
	MEMWB:
		instruction add 5 5 5
		writeData 0
	WBEND:
		instruction nor 1 2 3
		writeData -1

@@@
state before cycle 13 starts
	pc 13
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 0
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] -1
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 2
		pcPlus1 13
	IDEX:
		instruction add 0 0 1
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction halt 0 0 0
		branchTarget 11
		aluResult 11
		readRegB 0
	MEMWB:
		instruction sw 0 5 11
		writeData 11
	WBEND:
		instruction add 5 5 5
		writeData 0

@@@
state before cycle 14 starts
	pc 14
	data memory:
		dataMem[ 0 ] 655364
		dataMem[ 1 ] 1114115
		dataMem[ 2 ] 1835013
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 655364
		dataMem[ 5 ] 1114115
		dataMem[ 6 ] 1835013
		dataMem[ 7 ] 4849667
		dataMem[ 8 ] 2949125
		dataMem[ 9 ] 12910603
		dataMem[ 10 ] 25165824
		dataMem[ 11 ] 0
		dataMem[ 12 ] 2
		dataMem[ 13 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] -1
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 3
		pcPlus1 14
	IDEX:
		instruction add 0 0 2
		pcPlus1 13
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction add 0 0 1
		branchTarget 13
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 11
	WBEND:
		instruction sw 0 5 11
		writeData 11
machine halted
total of 14 cycles executed
