# Caravel User Project

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0) [![UPRJ_CI](https://github.com/efabless/caravel_project_example/actions/workflows/user_project_ci.yml/badge.svg)](https://github.com/efabless/caravel_project_example/actions/workflows/user_project_ci.yml) [![Caravel Build](https://github.com/efabless/caravel_project_example/actions/workflows/caravel_build.yml/badge.svg)](https://github.com/efabless/caravel_project_example/actions/workflows/caravel_build.yml)

| :exclamation: Important Note            |
|-----------------------------------------|

## Please fill in your project documentation in this README.md file 

Refer to [README](docs/source/index.md) for this sample project documentation.
# üîê Crypto Accelerator

A lightweight and efficient hardware crypto accelerator that combines **AES-256 in CTR mode** and **SHA3-256** hash functionality. Designed in Verilog and integrated with a Wishbone-compatible interface for easy communication with RISC-V or other SoC platforms.

<h1> ‚ú® Features</h1>

- ‚úÖ AES-256 encryption in CTR mode
- ‚úÖ SHA3-256 hashing for data integrity
- ‚úÖ Wishbone-compatible interface
- ‚úÖ Memory-mapped I/O for triggering operations
- ‚úÖ RISC-V firmware example included
- ‚úÖ FPGA-friendly design

 üìÅ Repository Structure

