module wideexpr_00233(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s4;
  assign y1 = 3'sb101;
  assign y2 = 5'b00010;
  assign y3 = (((ctrl[3]?$signed(s5):((ctrl[1]?(((3'sb110)>>>(s0))>>>(&(s2)))-((+(3'sb001))+(3'sb100)):$signed(1'sb1)))>>>({2{((ctrl[1]?(s3)<<<(s0):3'sb001))^(($signed(4'sb0001))&((2'sb11)<<(s7)))}})))>>(+((ctrl[1]?3'sb000:(($signed(u1))&(($signed(6'sb010100))^~((ctrl[5]?s0:2'sb10))))>>>((((ctrl[0]?1'b0:s0))<<<((ctrl[7]?5'sb00110:s5)))>>>(s6))))))>>>(3'sb000);
  assign y4 = |(2'sb01);
  assign y5 = ((s4)>>(s5))<<((4'sb0100)>>(-((-((5'b10101)&(u2)))&(s5))));
  assign y6 = ((ctrl[4]?($signed($signed(s6)))&((1'sb1)&($signed(1'b0))):+(((s3)-(s3))<<(~(5'sb01001)))))-(s5);
  assign y7 = $signed(s0);
endmodule
