This repository contains my hardware designs (RTL) reqdy for integration in SoC using Tilelink-UL interconnect.  

The repo is still in progress. In case you want contribute contact me at : badrmesbahi29@gmail.com