-o C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/compile -lc C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/library.cfg -fl C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -O2 -sve -msg 5 -sv2k17 -work deadtimr C:/Users/Michal/Documents/GitHub/CONTROL_FPGA/Testbench/deadtimr/deadtimr/src/ICE40_MAIN_PROGRAM_100MHZ_pll.v 