$date
	Sun Feb 26 22:27:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_register_tb $end
$var wire 8 ! out2 [7:0] $end
$var wire 8 " out [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ in [7:0] $end
$scope module lsr $end
$var wire 1 # clk $end
$var wire 8 % in [7:0] $end
$var reg 8 & out [7:0] $end
$upscope $end
$scope module rsr $end
$var wire 1 # clk $end
$var wire 8 ' in [7:0] $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
0#
bx "
bx !
$end
#5
b0xxxxxx0 "
b0xxxxxx0 &
b0xxxxxxx !
b0xxxxxxx (
1#
#10
0#
b100100 $
b100100 %
b100100 '
#15
b10010 !
b10010 (
b10000 "
b10000 &
1#
#20
0#
b10000 $
b10000 %
b10000 '
#25
b1000 "
b1000 &
b1000 !
b1000 (
1#
#30
0#
b1000 $
b1000 %
b1000 '
#35
b100 !
b100 (
b0 "
b0 &
1#
#40
0#
b0 $
b0 %
b0 '
#45
b0 !
b0 (
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
