{
  "Top": "top_net",
  "RtlTop": "top_net",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "50",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "486577",
    "Uncertainty": "6.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 50.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_net",
    "Version": "1.0",
    "DisplayName": "Top_net",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/conv_core.cpp",
      "..\/load.cpp",
      "..\/pool_core.cpp",
      "..\/top.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/conv_1.vhd",
      "impl\/vhdl\/conv_1_c1_bias.vhd",
      "impl\/vhdl\/conv_1_c1_weight.vhd",
      "impl\/vhdl\/conv_2.vhd",
      "impl\/vhdl\/conv_2_c2_bias.vhd",
      "impl\/vhdl\/conv_2_c2_weight.vhd",
      "impl\/vhdl\/conv_3.vhd",
      "impl\/vhdl\/conv_3_c3_bias.vhd",
      "impl\/vhdl\/conv_3_c3_weight.vhd",
      "impl\/vhdl\/conv_4.vhd",
      "impl\/vhdl\/conv_4_c4_bias.vhd",
      "impl\/vhdl\/conv_4_c4_weight.vhd",
      "impl\/vhdl\/conv_5.vhd",
      "impl\/vhdl\/conv_5_c5_bias.vhd",
      "impl\/vhdl\/conv_5_c5_weight.vhd",
      "impl\/vhdl\/max_pool_2D.vhd",
      "impl\/vhdl\/max_pool_2D_1.vhd",
      "impl\/vhdl\/top_net_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/top_net_c1_output.vhd",
      "impl\/vhdl\/top_net_c2_output.vhd",
      "impl\/vhdl\/top_net_c3_output.vhd",
      "impl\/vhdl\/top_net_c4_output.vhd",
      "impl\/vhdl\/top_net_c5_output.vhd",
      "impl\/vhdl\/top_net_fadd_32nsbkb.vhd",
      "impl\/vhdl\/top_net_fcmp_32nsdEe.vhd",
      "impl\/vhdl\/top_net_fmul_32nscud.vhd",
      "impl\/vhdl\/top_net_gmem_m_axi.vhd",
      "impl\/vhdl\/top_net_p1_output.vhd",
      "impl\/vhdl\/top_net_p2_output.vhd",
      "impl\/vhdl\/top_net.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_1.v",
      "impl\/verilog\/conv_1_c1_bias.v",
      "impl\/verilog\/conv_1_c1_bias_rom.dat",
      "impl\/verilog\/conv_1_c1_weight.v",
      "impl\/verilog\/conv_1_c1_weight_rom.dat",
      "impl\/verilog\/conv_2.v",
      "impl\/verilog\/conv_2_c2_bias.v",
      "impl\/verilog\/conv_2_c2_bias_rom.dat",
      "impl\/verilog\/conv_2_c2_weight.v",
      "impl\/verilog\/conv_2_c2_weight_rom.dat",
      "impl\/verilog\/conv_3.v",
      "impl\/verilog\/conv_3_c3_bias.v",
      "impl\/verilog\/conv_3_c3_bias_rom.dat",
      "impl\/verilog\/conv_3_c3_weight.v",
      "impl\/verilog\/conv_3_c3_weight_rom.dat",
      "impl\/verilog\/conv_4.v",
      "impl\/verilog\/conv_4_c4_bias.v",
      "impl\/verilog\/conv_4_c4_bias_rom.dat",
      "impl\/verilog\/conv_4_c4_weight.v",
      "impl\/verilog\/conv_4_c4_weight_rom.dat",
      "impl\/verilog\/conv_5.v",
      "impl\/verilog\/conv_5_c5_bias.v",
      "impl\/verilog\/conv_5_c5_bias_rom.dat",
      "impl\/verilog\/conv_5_c5_weight.v",
      "impl\/verilog\/conv_5_c5_weight_rom.dat",
      "impl\/verilog\/max_pool_2D.v",
      "impl\/verilog\/max_pool_2D_1.v",
      "impl\/verilog\/top_net_AXILiteS_s_axi.v",
      "impl\/verilog\/top_net_c1_output.v",
      "impl\/verilog\/top_net_c2_output.v",
      "impl\/verilog\/top_net_c3_output.v",
      "impl\/verilog\/top_net_c4_output.v",
      "impl\/verilog\/top_net_c5_output.v",
      "impl\/verilog\/top_net_fadd_32nsbkb.v",
      "impl\/verilog\/top_net_fcmp_32nsdEe.v",
      "impl\/verilog\/top_net_fmul_32nscud.v",
      "impl\/verilog\/top_net_gmem_m_axi.v",
      "impl\/verilog\/top_net_p1_output.v",
      "impl\/verilog\/top_net_p2_output.v",
      "impl\/verilog\/top_net.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_net_v1_0\/data\/top_net.mdd",
      "impl\/misc\/drivers\/top_net_v1_0\/data\/top_net.tcl",
      "impl\/misc\/drivers\/top_net_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_net_v1_0\/src\/xtop_net.c",
      "impl\/misc\/drivers\/top_net_v1_0\/src\/xtop_net.h",
      "impl\/misc\/drivers\/top_net_v1_0\/src\/xtop_net_hw.h",
      "impl\/misc\/drivers\/top_net_v1_0\/src\/xtop_net_linux.c",
      "impl\/misc\/drivers\/top_net_v1_0\/src\/xtop_net_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/top_net_ap_fadd_0_full_dsp_32_ip.tcl",
      "impl\/misc\/top_net_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/top_net_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "F:\/Desktop\/PRJ\/current_cnn\/hls\/c_cnn\/solution1\/.autopilot\/db\/top_net.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "top_net_ap_fadd_0_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_net_ap_fadd_0_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_net_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name top_net_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_net_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_net_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_AXILiteS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of in_r"
            }]
        },
        {
          "offset": "0x18",
          "name": "result",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of result",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "result",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of result"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "in_r": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_gmem",
      "dataWidth": "32"
    },
    "result": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_gmem",
      "dataWidth": "32"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "gmem": {
      "interfaceRef": "m_axi_gmem",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_net",
      "Instances": [
        {
          "ModuleName": "conv_1",
          "InstanceName": "grp_conv_1_fu_212"
        },
        {
          "ModuleName": "conv_2",
          "InstanceName": "grp_conv_2_fu_225"
        },
        {
          "ModuleName": "conv_3",
          "InstanceName": "grp_conv_3_fu_235"
        },
        {
          "ModuleName": "conv_4",
          "InstanceName": "grp_conv_4_fu_245"
        },
        {
          "ModuleName": "conv_5",
          "InstanceName": "grp_conv_5_fu_255"
        },
        {
          "ModuleName": "max_pool_2D_1",
          "InstanceName": "grp_max_pool_2D_1_fu_265"
        },
        {
          "ModuleName": "max_pool_2D",
          "InstanceName": "grp_max_pool_2D_fu_271"
        }
      ]
    },
    "Metrics": {
      "conv_1": {
        "Latency": {
          "LatencyBest": "174049",
          "LatencyAvg": "174049",
          "LatencyWorst": "174049",
          "PipelineII": "174049",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "43.750"
        },
        "Loops": [{
            "Name": "loop_chout_loop_hout_loop_wout",
            "TripCount": "4704",
            "Latency": "174048",
            "PipelineII": "",
            "PipelineDepth": "37",
            "Loops": [{
                "Name": "loop_chin_loop_ky_loop_kx",
                "TripCount": "25",
                "Latency": "33",
                "PipelineII": "1",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "5",
          "FF": "1181",
          "LUT": "1981"
        }
      },
      "max_pool_2D_1": {
        "Latency": {
          "LatencyBest": "4706",
          "LatencyAvg": "4706",
          "LatencyWorst": "4706",
          "PipelineII": "4706",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "14.063"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1176",
            "Latency": "4704",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "216",
          "LUT": "859",
          "BRAM_18K": "0"
        }
      },
      "conv_2": {
        "Latency": {
          "LatencyBest": "246401",
          "LatencyAvg": "246401",
          "LatencyWorst": "246401",
          "PipelineII": "246401",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "31.477"
        },
        "Loops": [{
            "Name": "loop_chout_loop_hout_loop_wout",
            "TripCount": "1600",
            "Latency": "246400",
            "PipelineII": "",
            "PipelineDepth": "154",
            "Loops": [{
                "Name": "loop_chin_loop_ky_loop_kx",
                "TripCount": "150",
                "Latency": "150",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "5",
          "FF": "532",
          "LUT": "1644"
        }
      },
      "max_pool_2D": {
        "Latency": {
          "LatencyBest": "1602",
          "LatencyAvg": "1602",
          "LatencyWorst": "1602",
          "PipelineII": "1602",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "14.061"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "400",
            "Latency": "1600",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "209",
          "LUT": "812",
          "BRAM_18K": "0"
        }
      },
      "conv_3": {
        "Latency": {
          "LatencyBest": "48481",
          "LatencyAvg": "48481",
          "LatencyWorst": "48481",
          "PipelineII": "48481",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "31.477"
        },
        "Loops": [{
            "Name": "loop_chout_loop_hout_loop_wout",
            "TripCount": "120",
            "Latency": "48480",
            "PipelineII": "",
            "PipelineDepth": "404",
            "Loops": [{
                "Name": "loop_chin_loop_ky_loop_kx",
                "TripCount": "400",
                "Latency": "400",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "129",
          "DSP48E": "5",
          "FF": "447",
          "LUT": "1478"
        }
      },
      "conv_4": {
        "Latency": {
          "LatencyBest": "10417",
          "LatencyAvg": "10417",
          "LatencyWorst": "10417",
          "PipelineII": "10417",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "31.477"
        },
        "Loops": [{
            "Name": "loop_chout_loop_hout_loop_wout",
            "TripCount": "84",
            "Latency": "10416",
            "PipelineII": "",
            "PipelineDepth": "124",
            "Loops": [{
                "Name": "loop_chin_loop_ky_loop_kx",
                "TripCount": "120",
                "Latency": "120",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "33",
          "DSP48E": "5",
          "FF": "450",
          "LUT": "1155"
        }
      },
      "conv_5": {
        "Latency": {
          "LatencyBest": "881",
          "LatencyAvg": "881",
          "LatencyWorst": "881",
          "PipelineII": "881",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "31.477"
        },
        "Loops": [{
            "Name": "loop_chout_loop_hout_loop_wout",
            "TripCount": "10",
            "Latency": "880",
            "PipelineII": "",
            "PipelineDepth": "88",
            "Loops": [{
                "Name": "loop_chin_loop_ky_loop_kx",
                "TripCount": "84",
                "Latency": "84",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "5",
          "FF": "466",
          "LUT": "1125"
        }
      },
      "top_net": {
        "Latency": {
          "LatencyBest": "486577",
          "LatencyAvg": "486577",
          "LatencyWorst": "486577",
          "PipelineII": "486578",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "6.25",
          "Estimate": "43.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "202",
          "DSP48E": "25",
          "FF": "4454",
          "LUT": "10638"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "top_net",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-05-13 18:06:57 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
