#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fd9eef0690 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fd9ef6bde0_0 .net "PC", 31 0, v000001fd9ef69f90_0;  1 drivers
v000001fd9ef6c2e0_0 .var "clk", 0 0;
v000001fd9ef6c100_0 .net "clkout", 0 0, L_000001fd9ef6cf50;  1 drivers
v000001fd9ef6ba20_0 .net "cycles_consumed", 31 0, v000001fd9ef6a6c0_0;  1 drivers
v000001fd9ef6a9e0_0 .var "rst", 0 0;
S_000001fd9eef09b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fd9eef0690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fd9ef05d70 .param/l "RType" 0 4 2, C4<000000>;
P_000001fd9ef05da8 .param/l "add" 0 4 5, C4<100000>;
P_000001fd9ef05de0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fd9ef05e18 .param/l "addu" 0 4 5, C4<100001>;
P_000001fd9ef05e50 .param/l "and_" 0 4 5, C4<100100>;
P_000001fd9ef05e88 .param/l "andi" 0 4 8, C4<001100>;
P_000001fd9ef05ec0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fd9ef05ef8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fd9ef05f30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fd9ef05f68 .param/l "j" 0 4 12, C4<000010>;
P_000001fd9ef05fa0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fd9ef05fd8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fd9ef06010 .param/l "lw" 0 4 8, C4<100011>;
P_000001fd9ef06048 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fd9ef06080 .param/l "or_" 0 4 5, C4<100101>;
P_000001fd9ef060b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fd9ef060f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fd9ef06128 .param/l "sll" 0 4 6, C4<000000>;
P_000001fd9ef06160 .param/l "slt" 0 4 5, C4<101010>;
P_000001fd9ef06198 .param/l "slti" 0 4 8, C4<101010>;
P_000001fd9ef061d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fd9ef06208 .param/l "sub" 0 4 5, C4<100010>;
P_000001fd9ef06240 .param/l "subu" 0 4 5, C4<100011>;
P_000001fd9ef06278 .param/l "sw" 0 4 8, C4<101011>;
P_000001fd9ef062b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fd9ef062e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001fd9ef6d490 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6dd50 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6d5e0 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6dce0 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6dc00 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6d650 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6db20 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6d420 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6cf50 .functor OR 1, v000001fd9ef6c2e0_0, v000001fd9eef96a0_0, C4<0>, C4<0>;
L_000001fd9ef6ddc0 .functor OR 1, L_000001fd9efb7c60, L_000001fd9efb7bc0, C4<0>, C4<0>;
L_000001fd9ef6d570 .functor AND 1, L_000001fd9efb60e0, L_000001fd9efb6680, C4<1>, C4<1>;
L_000001fd9ef6d500 .functor NOT 1, v000001fd9ef6a9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fd9ef6d960 .functor OR 1, L_000001fd9efb78a0, L_000001fd9efb7440, C4<0>, C4<0>;
L_000001fd9ef6dab0 .functor OR 1, L_000001fd9ef6d960, L_000001fd9efb6360, C4<0>, C4<0>;
L_000001fd9ef6d180 .functor OR 1, L_000001fd9efb7800, L_000001fd9efc8ec0, C4<0>, C4<0>;
L_000001fd9ef6cfc0 .functor AND 1, L_000001fd9efb7760, L_000001fd9ef6d180, C4<1>, C4<1>;
L_000001fd9ef6d7a0 .functor OR 1, L_000001fd9efc8880, L_000001fd9efc8ba0, C4<0>, C4<0>;
L_000001fd9ef6d110 .functor AND 1, L_000001fd9efc8100, L_000001fd9ef6d7a0, C4<1>, C4<1>;
L_000001fd9ef6d6c0 .functor NOT 1, L_000001fd9ef6cf50, C4<0>, C4<0>, C4<0>;
v000001fd9ef689b0_0 .net "ALUOp", 3 0, v000001fd9eef8f20_0;  1 drivers
v000001fd9ef68a50_0 .net "ALUResult", 31 0, v000001fd9ef693b0_0;  1 drivers
v000001fd9ef68c30_0 .net "ALUSrc", 0 0, v000001fd9eef8340_0;  1 drivers
v000001fd9ef26a70_0 .net "ALUin2", 31 0, L_000001fd9efc91e0;  1 drivers
v000001fd9ef27e70_0 .net "MemReadEn", 0 0, v000001fd9eef8fc0_0;  1 drivers
v000001fd9ef284b0_0 .net "MemWriteEn", 0 0, v000001fd9eef83e0_0;  1 drivers
v000001fd9ef27ab0_0 .net "MemtoReg", 0 0, v000001fd9eef9100_0;  1 drivers
v000001fd9ef28550_0 .net "PC", 31 0, v000001fd9ef69f90_0;  alias, 1 drivers
v000001fd9ef27790_0 .net "PCPlus1", 31 0, L_000001fd9efb65e0;  1 drivers
v000001fd9ef27830_0 .net "PCsrc", 0 0, v000001fd9ef69450_0;  1 drivers
v000001fd9ef26e30_0 .net "RegDst", 0 0, v000001fd9eef92e0_0;  1 drivers
v000001fd9ef276f0_0 .net "RegWriteEn", 0 0, v000001fd9eef9420_0;  1 drivers
v000001fd9ef28870_0 .net "WriteRegister", 4 0, L_000001fd9efb7120;  1 drivers
v000001fd9ef280f0_0 .net *"_ivl_0", 0 0, L_000001fd9ef6d490;  1 drivers
L_000001fd9ef6def0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef282d0_0 .net/2u *"_ivl_10", 4 0, L_000001fd9ef6def0;  1 drivers
L_000001fd9ef6e2e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef27bf0_0 .net *"_ivl_101", 15 0, L_000001fd9ef6e2e0;  1 drivers
v000001fd9ef26c50_0 .net *"_ivl_102", 31 0, L_000001fd9efb6ae0;  1 drivers
L_000001fd9ef6e328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef27970_0 .net *"_ivl_105", 25 0, L_000001fd9ef6e328;  1 drivers
L_000001fd9ef6e370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef26ed0_0 .net/2u *"_ivl_106", 31 0, L_000001fd9ef6e370;  1 drivers
v000001fd9ef278d0_0 .net *"_ivl_108", 0 0, L_000001fd9efb60e0;  1 drivers
L_000001fd9ef6e3b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef285f0_0 .net/2u *"_ivl_110", 5 0, L_000001fd9ef6e3b8;  1 drivers
v000001fd9ef27fb0_0 .net *"_ivl_112", 0 0, L_000001fd9efb6680;  1 drivers
v000001fd9ef27650_0 .net *"_ivl_115", 0 0, L_000001fd9ef6d570;  1 drivers
v000001fd9ef28690_0 .net *"_ivl_116", 47 0, L_000001fd9efb7d00;  1 drivers
L_000001fd9ef6e400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef27a10_0 .net *"_ivl_119", 15 0, L_000001fd9ef6e400;  1 drivers
L_000001fd9ef6df38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fd9ef27b50_0 .net/2u *"_ivl_12", 5 0, L_000001fd9ef6df38;  1 drivers
v000001fd9ef27f10_0 .net *"_ivl_120", 47 0, L_000001fd9efb7940;  1 drivers
L_000001fd9ef6e448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef28370_0 .net *"_ivl_123", 15 0, L_000001fd9ef6e448;  1 drivers
v000001fd9ef26d90_0 .net *"_ivl_125", 0 0, L_000001fd9efb7da0;  1 drivers
v000001fd9ef287d0_0 .net *"_ivl_126", 31 0, L_000001fd9efb76c0;  1 drivers
v000001fd9ef28410_0 .net *"_ivl_128", 47 0, L_000001fd9efb69a0;  1 drivers
v000001fd9ef28190_0 .net *"_ivl_130", 47 0, L_000001fd9efb7b20;  1 drivers
v000001fd9ef28230_0 .net *"_ivl_132", 47 0, L_000001fd9efb7620;  1 drivers
v000001fd9ef271f0_0 .net *"_ivl_134", 47 0, L_000001fd9efb7080;  1 drivers
v000001fd9ef28730_0 .net *"_ivl_14", 0 0, L_000001fd9ef6b700;  1 drivers
v000001fd9ef269d0_0 .net *"_ivl_140", 0 0, L_000001fd9ef6d500;  1 drivers
L_000001fd9ef6e4d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef27c90_0 .net/2u *"_ivl_142", 31 0, L_000001fd9ef6e4d8;  1 drivers
L_000001fd9ef6e5b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fd9ef26cf0_0 .net/2u *"_ivl_146", 5 0, L_000001fd9ef6e5b0;  1 drivers
v000001fd9ef27d30_0 .net *"_ivl_148", 0 0, L_000001fd9efb78a0;  1 drivers
L_000001fd9ef6e5f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fd9ef26bb0_0 .net/2u *"_ivl_150", 5 0, L_000001fd9ef6e5f8;  1 drivers
v000001fd9ef273d0_0 .net *"_ivl_152", 0 0, L_000001fd9efb7440;  1 drivers
v000001fd9ef27010_0 .net *"_ivl_155", 0 0, L_000001fd9ef6d960;  1 drivers
L_000001fd9ef6e640 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fd9ef27dd0_0 .net/2u *"_ivl_156", 5 0, L_000001fd9ef6e640;  1 drivers
v000001fd9ef26b10_0 .net *"_ivl_158", 0 0, L_000001fd9efb6360;  1 drivers
L_000001fd9ef6df80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fd9ef270b0_0 .net/2u *"_ivl_16", 4 0, L_000001fd9ef6df80;  1 drivers
v000001fd9ef27470_0 .net *"_ivl_161", 0 0, L_000001fd9ef6dab0;  1 drivers
L_000001fd9ef6e688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef27150_0 .net/2u *"_ivl_162", 15 0, L_000001fd9ef6e688;  1 drivers
v000001fd9ef28050_0 .net *"_ivl_164", 31 0, L_000001fd9efb6ea0;  1 drivers
v000001fd9ef27330_0 .net *"_ivl_167", 0 0, L_000001fd9efb7a80;  1 drivers
v000001fd9ef26f70_0 .net *"_ivl_168", 15 0, L_000001fd9efb6f40;  1 drivers
v000001fd9ef27290_0 .net *"_ivl_170", 31 0, L_000001fd9efb67c0;  1 drivers
v000001fd9ef27510_0 .net *"_ivl_174", 31 0, L_000001fd9efb7580;  1 drivers
L_000001fd9ef6e6d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef275b0_0 .net *"_ivl_177", 25 0, L_000001fd9ef6e6d0;  1 drivers
L_000001fd9ef6e718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2e1b0_0 .net/2u *"_ivl_178", 31 0, L_000001fd9ef6e718;  1 drivers
v000001fd9ef2e430_0 .net *"_ivl_180", 0 0, L_000001fd9efb7760;  1 drivers
L_000001fd9ef6e760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2cb30_0 .net/2u *"_ivl_182", 5 0, L_000001fd9ef6e760;  1 drivers
v000001fd9ef2db70_0 .net *"_ivl_184", 0 0, L_000001fd9efb7800;  1 drivers
L_000001fd9ef6e7a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2e610_0 .net/2u *"_ivl_186", 5 0, L_000001fd9ef6e7a8;  1 drivers
v000001fd9ef2d850_0 .net *"_ivl_188", 0 0, L_000001fd9efc8ec0;  1 drivers
v000001fd9ef2e110_0 .net *"_ivl_19", 4 0, L_000001fd9ef6b7a0;  1 drivers
v000001fd9ef2e7f0_0 .net *"_ivl_191", 0 0, L_000001fd9ef6d180;  1 drivers
v000001fd9ef2d7b0_0 .net *"_ivl_193", 0 0, L_000001fd9ef6cfc0;  1 drivers
L_000001fd9ef6e7f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2d350_0 .net/2u *"_ivl_194", 5 0, L_000001fd9ef6e7f0;  1 drivers
v000001fd9ef2dcb0_0 .net *"_ivl_196", 0 0, L_000001fd9efc93c0;  1 drivers
L_000001fd9ef6e838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2cd10_0 .net/2u *"_ivl_198", 31 0, L_000001fd9ef6e838;  1 drivers
L_000001fd9ef6dea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2e6b0_0 .net/2u *"_ivl_2", 5 0, L_000001fd9ef6dea8;  1 drivers
v000001fd9ef2e070_0 .net *"_ivl_20", 4 0, L_000001fd9ef6b840;  1 drivers
v000001fd9ef2cc70_0 .net *"_ivl_200", 31 0, L_000001fd9efc7f20;  1 drivers
v000001fd9ef2cdb0_0 .net *"_ivl_204", 31 0, L_000001fd9efc90a0;  1 drivers
L_000001fd9ef6e880 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2d990_0 .net *"_ivl_207", 25 0, L_000001fd9ef6e880;  1 drivers
L_000001fd9ef6e8c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2d3f0_0 .net/2u *"_ivl_208", 31 0, L_000001fd9ef6e8c8;  1 drivers
v000001fd9ef2d710_0 .net *"_ivl_210", 0 0, L_000001fd9efc8100;  1 drivers
L_000001fd9ef6e910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2d490_0 .net/2u *"_ivl_212", 5 0, L_000001fd9ef6e910;  1 drivers
v000001fd9ef2ce50_0 .net *"_ivl_214", 0 0, L_000001fd9efc8880;  1 drivers
L_000001fd9ef6e958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2d530_0 .net/2u *"_ivl_216", 5 0, L_000001fd9ef6e958;  1 drivers
v000001fd9ef2d8f0_0 .net *"_ivl_218", 0 0, L_000001fd9efc8ba0;  1 drivers
v000001fd9ef2cef0_0 .net *"_ivl_221", 0 0, L_000001fd9ef6d7a0;  1 drivers
v000001fd9ef2da30_0 .net *"_ivl_223", 0 0, L_000001fd9ef6d110;  1 drivers
L_000001fd9ef6e9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2e890_0 .net/2u *"_ivl_224", 5 0, L_000001fd9ef6e9a0;  1 drivers
v000001fd9ef2e250_0 .net *"_ivl_226", 0 0, L_000001fd9efc98c0;  1 drivers
v000001fd9ef2cf90_0 .net *"_ivl_228", 31 0, L_000001fd9efc8380;  1 drivers
v000001fd9ef2c9f0_0 .net *"_ivl_24", 0 0, L_000001fd9ef6d5e0;  1 drivers
L_000001fd9ef6dfc8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2d2b0_0 .net/2u *"_ivl_26", 4 0, L_000001fd9ef6dfc8;  1 drivers
v000001fd9ef2d0d0_0 .net *"_ivl_29", 4 0, L_000001fd9ef6c1a0;  1 drivers
v000001fd9ef2df30_0 .net *"_ivl_32", 0 0, L_000001fd9ef6dce0;  1 drivers
L_000001fd9ef6e010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2d5d0_0 .net/2u *"_ivl_34", 4 0, L_000001fd9ef6e010;  1 drivers
v000001fd9ef2d670_0 .net *"_ivl_37", 4 0, L_000001fd9ef6c4c0;  1 drivers
v000001fd9ef2d030_0 .net *"_ivl_40", 0 0, L_000001fd9ef6dc00;  1 drivers
L_000001fd9ef6e058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2dad0_0 .net/2u *"_ivl_42", 15 0, L_000001fd9ef6e058;  1 drivers
v000001fd9ef2dc10_0 .net *"_ivl_45", 15 0, L_000001fd9efb5fa0;  1 drivers
v000001fd9ef2d170_0 .net *"_ivl_48", 0 0, L_000001fd9ef6d650;  1 drivers
v000001fd9ef2dd50_0 .net *"_ivl_5", 5 0, L_000001fd9ef6b5c0;  1 drivers
L_000001fd9ef6e0a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2ddf0_0 .net/2u *"_ivl_50", 36 0, L_000001fd9ef6e0a0;  1 drivers
L_000001fd9ef6e0e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2de90_0 .net/2u *"_ivl_52", 31 0, L_000001fd9ef6e0e8;  1 drivers
v000001fd9ef2cbd0_0 .net *"_ivl_55", 4 0, L_000001fd9efb6900;  1 drivers
v000001fd9ef2dfd0_0 .net *"_ivl_56", 36 0, L_000001fd9efb6180;  1 drivers
v000001fd9ef2e2f0_0 .net *"_ivl_58", 36 0, L_000001fd9efb7260;  1 drivers
v000001fd9ef2e750_0 .net *"_ivl_62", 0 0, L_000001fd9ef6db20;  1 drivers
L_000001fd9ef6e130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2d210_0 .net/2u *"_ivl_64", 5 0, L_000001fd9ef6e130;  1 drivers
v000001fd9ef2e390_0 .net *"_ivl_67", 5 0, L_000001fd9efb6720;  1 drivers
v000001fd9ef2e4d0_0 .net *"_ivl_70", 0 0, L_000001fd9ef6d420;  1 drivers
L_000001fd9ef6e178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2e570_0 .net/2u *"_ivl_72", 57 0, L_000001fd9ef6e178;  1 drivers
L_000001fd9ef6e1c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef2ca90_0 .net/2u *"_ivl_74", 31 0, L_000001fd9ef6e1c0;  1 drivers
v000001fd9ef6ada0_0 .net *"_ivl_77", 25 0, L_000001fd9efb74e0;  1 drivers
v000001fd9ef6b8e0_0 .net *"_ivl_78", 57 0, L_000001fd9efb79e0;  1 drivers
v000001fd9ef6ad00_0 .net *"_ivl_8", 0 0, L_000001fd9ef6dd50;  1 drivers
v000001fd9ef6a760_0 .net *"_ivl_80", 57 0, L_000001fd9efb6c20;  1 drivers
L_000001fd9ef6e208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fd9ef6bca0_0 .net/2u *"_ivl_84", 31 0, L_000001fd9ef6e208;  1 drivers
L_000001fd9ef6e250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fd9ef6be80_0 .net/2u *"_ivl_88", 5 0, L_000001fd9ef6e250;  1 drivers
v000001fd9ef6ac60_0 .net *"_ivl_90", 0 0, L_000001fd9efb7c60;  1 drivers
L_000001fd9ef6e298 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fd9ef6b480_0 .net/2u *"_ivl_92", 5 0, L_000001fd9ef6e298;  1 drivers
v000001fd9ef6a800_0 .net *"_ivl_94", 0 0, L_000001fd9efb7bc0;  1 drivers
v000001fd9ef6aee0_0 .net *"_ivl_97", 0 0, L_000001fd9ef6ddc0;  1 drivers
v000001fd9ef6c560_0 .net *"_ivl_98", 47 0, L_000001fd9efb6a40;  1 drivers
v000001fd9ef6c380_0 .net "adderResult", 31 0, L_000001fd9efb6220;  1 drivers
v000001fd9ef6b160_0 .net "address", 31 0, L_000001fd9efb6860;  1 drivers
v000001fd9ef6c060_0 .net "clk", 0 0, L_000001fd9ef6cf50;  alias, 1 drivers
v000001fd9ef6a6c0_0 .var "cycles_consumed", 31 0;
v000001fd9ef6abc0_0 .net "extImm", 31 0, L_000001fd9efb71c0;  1 drivers
v000001fd9ef6ae40_0 .net "funct", 5 0, L_000001fd9efb6540;  1 drivers
v000001fd9ef6aa80_0 .net "hlt", 0 0, v000001fd9eef96a0_0;  1 drivers
v000001fd9ef6a8a0_0 .net "imm", 15 0, L_000001fd9efb6cc0;  1 drivers
v000001fd9ef6af80_0 .net "immediate", 31 0, L_000001fd9efc9460;  1 drivers
v000001fd9ef6bd40_0 .net "input_clk", 0 0, v000001fd9ef6c2e0_0;  1 drivers
v000001fd9ef6c240_0 .net "instruction", 31 0, L_000001fd9efb64a0;  1 drivers
v000001fd9ef6b020_0 .net "memoryReadData", 31 0, v000001fd9ef69d10_0;  1 drivers
v000001fd9ef6bb60_0 .net "nextPC", 31 0, L_000001fd9efb5f00;  1 drivers
v000001fd9ef6b0c0_0 .net "opcode", 5 0, L_000001fd9ef6b660;  1 drivers
v000001fd9ef6b980_0 .net "rd", 4 0, L_000001fd9ef6bac0;  1 drivers
v000001fd9ef6bf20_0 .net "readData1", 31 0, L_000001fd9ef6d1f0;  1 drivers
v000001fd9ef6bfc0_0 .net "readData1_w", 31 0, L_000001fd9efc9280;  1 drivers
v000001fd9ef6a940_0 .net "readData2", 31 0, L_000001fd9ef6d730;  1 drivers
v000001fd9ef6ab20_0 .net "rs", 4 0, L_000001fd9ef6c420;  1 drivers
v000001fd9ef6b2a0_0 .net "rst", 0 0, v000001fd9ef6a9e0_0;  1 drivers
v000001fd9ef6b520_0 .net "rt", 4 0, L_000001fd9efb6400;  1 drivers
v000001fd9ef6bc00_0 .net "shamt", 31 0, L_000001fd9efb6fe0;  1 drivers
v000001fd9ef6b200_0 .net "wire_instruction", 31 0, L_000001fd9ef6d3b0;  1 drivers
v000001fd9ef6b340_0 .net "writeData", 31 0, L_000001fd9efc8d80;  1 drivers
v000001fd9ef6b3e0_0 .net "zero", 0 0, L_000001fd9efc9be0;  1 drivers
L_000001fd9ef6b5c0 .part L_000001fd9efb64a0, 26, 6;
L_000001fd9ef6b660 .functor MUXZ 6, L_000001fd9ef6b5c0, L_000001fd9ef6dea8, L_000001fd9ef6d490, C4<>;
L_000001fd9ef6b700 .cmp/eq 6, L_000001fd9ef6b660, L_000001fd9ef6df38;
L_000001fd9ef6b7a0 .part L_000001fd9efb64a0, 11, 5;
L_000001fd9ef6b840 .functor MUXZ 5, L_000001fd9ef6b7a0, L_000001fd9ef6df80, L_000001fd9ef6b700, C4<>;
L_000001fd9ef6bac0 .functor MUXZ 5, L_000001fd9ef6b840, L_000001fd9ef6def0, L_000001fd9ef6dd50, C4<>;
L_000001fd9ef6c1a0 .part L_000001fd9efb64a0, 21, 5;
L_000001fd9ef6c420 .functor MUXZ 5, L_000001fd9ef6c1a0, L_000001fd9ef6dfc8, L_000001fd9ef6d5e0, C4<>;
L_000001fd9ef6c4c0 .part L_000001fd9efb64a0, 16, 5;
L_000001fd9efb6400 .functor MUXZ 5, L_000001fd9ef6c4c0, L_000001fd9ef6e010, L_000001fd9ef6dce0, C4<>;
L_000001fd9efb5fa0 .part L_000001fd9efb64a0, 0, 16;
L_000001fd9efb6cc0 .functor MUXZ 16, L_000001fd9efb5fa0, L_000001fd9ef6e058, L_000001fd9ef6dc00, C4<>;
L_000001fd9efb6900 .part L_000001fd9efb64a0, 6, 5;
L_000001fd9efb6180 .concat [ 5 32 0 0], L_000001fd9efb6900, L_000001fd9ef6e0e8;
L_000001fd9efb7260 .functor MUXZ 37, L_000001fd9efb6180, L_000001fd9ef6e0a0, L_000001fd9ef6d650, C4<>;
L_000001fd9efb6fe0 .part L_000001fd9efb7260, 0, 32;
L_000001fd9efb6720 .part L_000001fd9efb64a0, 0, 6;
L_000001fd9efb6540 .functor MUXZ 6, L_000001fd9efb6720, L_000001fd9ef6e130, L_000001fd9ef6db20, C4<>;
L_000001fd9efb74e0 .part L_000001fd9efb64a0, 0, 26;
L_000001fd9efb79e0 .concat [ 26 32 0 0], L_000001fd9efb74e0, L_000001fd9ef6e1c0;
L_000001fd9efb6c20 .functor MUXZ 58, L_000001fd9efb79e0, L_000001fd9ef6e178, L_000001fd9ef6d420, C4<>;
L_000001fd9efb6860 .part L_000001fd9efb6c20, 0, 32;
L_000001fd9efb65e0 .arith/sum 32, v000001fd9ef69f90_0, L_000001fd9ef6e208;
L_000001fd9efb7c60 .cmp/eq 6, L_000001fd9ef6b660, L_000001fd9ef6e250;
L_000001fd9efb7bc0 .cmp/eq 6, L_000001fd9ef6b660, L_000001fd9ef6e298;
L_000001fd9efb6a40 .concat [ 32 16 0 0], L_000001fd9efb6860, L_000001fd9ef6e2e0;
L_000001fd9efb6ae0 .concat [ 6 26 0 0], L_000001fd9ef6b660, L_000001fd9ef6e328;
L_000001fd9efb60e0 .cmp/eq 32, L_000001fd9efb6ae0, L_000001fd9ef6e370;
L_000001fd9efb6680 .cmp/eq 6, L_000001fd9efb6540, L_000001fd9ef6e3b8;
L_000001fd9efb7d00 .concat [ 32 16 0 0], L_000001fd9ef6d1f0, L_000001fd9ef6e400;
L_000001fd9efb7940 .concat [ 32 16 0 0], v000001fd9ef69f90_0, L_000001fd9ef6e448;
L_000001fd9efb7da0 .part L_000001fd9efb6cc0, 15, 1;
LS_000001fd9efb76c0_0_0 .concat [ 1 1 1 1], L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0;
LS_000001fd9efb76c0_0_4 .concat [ 1 1 1 1], L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0;
LS_000001fd9efb76c0_0_8 .concat [ 1 1 1 1], L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0;
LS_000001fd9efb76c0_0_12 .concat [ 1 1 1 1], L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0;
LS_000001fd9efb76c0_0_16 .concat [ 1 1 1 1], L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0;
LS_000001fd9efb76c0_0_20 .concat [ 1 1 1 1], L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0;
LS_000001fd9efb76c0_0_24 .concat [ 1 1 1 1], L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0;
LS_000001fd9efb76c0_0_28 .concat [ 1 1 1 1], L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0, L_000001fd9efb7da0;
LS_000001fd9efb76c0_1_0 .concat [ 4 4 4 4], LS_000001fd9efb76c0_0_0, LS_000001fd9efb76c0_0_4, LS_000001fd9efb76c0_0_8, LS_000001fd9efb76c0_0_12;
LS_000001fd9efb76c0_1_4 .concat [ 4 4 4 4], LS_000001fd9efb76c0_0_16, LS_000001fd9efb76c0_0_20, LS_000001fd9efb76c0_0_24, LS_000001fd9efb76c0_0_28;
L_000001fd9efb76c0 .concat [ 16 16 0 0], LS_000001fd9efb76c0_1_0, LS_000001fd9efb76c0_1_4;
L_000001fd9efb69a0 .concat [ 16 32 0 0], L_000001fd9efb6cc0, L_000001fd9efb76c0;
L_000001fd9efb7b20 .arith/sum 48, L_000001fd9efb7940, L_000001fd9efb69a0;
L_000001fd9efb7620 .functor MUXZ 48, L_000001fd9efb7b20, L_000001fd9efb7d00, L_000001fd9ef6d570, C4<>;
L_000001fd9efb7080 .functor MUXZ 48, L_000001fd9efb7620, L_000001fd9efb6a40, L_000001fd9ef6ddc0, C4<>;
L_000001fd9efb6220 .part L_000001fd9efb7080, 0, 32;
L_000001fd9efb5f00 .functor MUXZ 32, L_000001fd9efb65e0, L_000001fd9efb6220, v000001fd9ef69450_0, C4<>;
L_000001fd9efb64a0 .functor MUXZ 32, L_000001fd9ef6d3b0, L_000001fd9ef6e4d8, L_000001fd9ef6d500, C4<>;
L_000001fd9efb78a0 .cmp/eq 6, L_000001fd9ef6b660, L_000001fd9ef6e5b0;
L_000001fd9efb7440 .cmp/eq 6, L_000001fd9ef6b660, L_000001fd9ef6e5f8;
L_000001fd9efb6360 .cmp/eq 6, L_000001fd9ef6b660, L_000001fd9ef6e640;
L_000001fd9efb6ea0 .concat [ 16 16 0 0], L_000001fd9efb6cc0, L_000001fd9ef6e688;
L_000001fd9efb7a80 .part L_000001fd9efb6cc0, 15, 1;
LS_000001fd9efb6f40_0_0 .concat [ 1 1 1 1], L_000001fd9efb7a80, L_000001fd9efb7a80, L_000001fd9efb7a80, L_000001fd9efb7a80;
LS_000001fd9efb6f40_0_4 .concat [ 1 1 1 1], L_000001fd9efb7a80, L_000001fd9efb7a80, L_000001fd9efb7a80, L_000001fd9efb7a80;
LS_000001fd9efb6f40_0_8 .concat [ 1 1 1 1], L_000001fd9efb7a80, L_000001fd9efb7a80, L_000001fd9efb7a80, L_000001fd9efb7a80;
LS_000001fd9efb6f40_0_12 .concat [ 1 1 1 1], L_000001fd9efb7a80, L_000001fd9efb7a80, L_000001fd9efb7a80, L_000001fd9efb7a80;
L_000001fd9efb6f40 .concat [ 4 4 4 4], LS_000001fd9efb6f40_0_0, LS_000001fd9efb6f40_0_4, LS_000001fd9efb6f40_0_8, LS_000001fd9efb6f40_0_12;
L_000001fd9efb67c0 .concat [ 16 16 0 0], L_000001fd9efb6cc0, L_000001fd9efb6f40;
L_000001fd9efb71c0 .functor MUXZ 32, L_000001fd9efb67c0, L_000001fd9efb6ea0, L_000001fd9ef6dab0, C4<>;
L_000001fd9efb7580 .concat [ 6 26 0 0], L_000001fd9ef6b660, L_000001fd9ef6e6d0;
L_000001fd9efb7760 .cmp/eq 32, L_000001fd9efb7580, L_000001fd9ef6e718;
L_000001fd9efb7800 .cmp/eq 6, L_000001fd9efb6540, L_000001fd9ef6e760;
L_000001fd9efc8ec0 .cmp/eq 6, L_000001fd9efb6540, L_000001fd9ef6e7a8;
L_000001fd9efc93c0 .cmp/eq 6, L_000001fd9ef6b660, L_000001fd9ef6e7f0;
L_000001fd9efc7f20 .functor MUXZ 32, L_000001fd9efb71c0, L_000001fd9ef6e838, L_000001fd9efc93c0, C4<>;
L_000001fd9efc9460 .functor MUXZ 32, L_000001fd9efc7f20, L_000001fd9efb6fe0, L_000001fd9ef6cfc0, C4<>;
L_000001fd9efc90a0 .concat [ 6 26 0 0], L_000001fd9ef6b660, L_000001fd9ef6e880;
L_000001fd9efc8100 .cmp/eq 32, L_000001fd9efc90a0, L_000001fd9ef6e8c8;
L_000001fd9efc8880 .cmp/eq 6, L_000001fd9efb6540, L_000001fd9ef6e910;
L_000001fd9efc8ba0 .cmp/eq 6, L_000001fd9efb6540, L_000001fd9ef6e958;
L_000001fd9efc98c0 .cmp/eq 6, L_000001fd9ef6b660, L_000001fd9ef6e9a0;
L_000001fd9efc8380 .functor MUXZ 32, L_000001fd9ef6d1f0, v000001fd9ef69f90_0, L_000001fd9efc98c0, C4<>;
L_000001fd9efc9280 .functor MUXZ 32, L_000001fd9efc8380, L_000001fd9ef6d730, L_000001fd9ef6d110, C4<>;
S_000001fd9eef0b40 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fd9eee6f30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fd9ef6d0a0 .functor NOT 1, v000001fd9eef8340_0, C4<0>, C4<0>, C4<0>;
v000001fd9eef91a0_0 .net *"_ivl_0", 0 0, L_000001fd9ef6d0a0;  1 drivers
v000001fd9eef8200_0 .net "in1", 31 0, L_000001fd9ef6d730;  alias, 1 drivers
v000001fd9eef8e80_0 .net "in2", 31 0, L_000001fd9efc9460;  alias, 1 drivers
v000001fd9eef7e40_0 .net "out", 31 0, L_000001fd9efc91e0;  alias, 1 drivers
v000001fd9eef88e0_0 .net "s", 0 0, v000001fd9eef8340_0;  alias, 1 drivers
L_000001fd9efc91e0 .functor MUXZ 32, L_000001fd9efc9460, L_000001fd9ef6d730, L_000001fd9ef6d0a0, C4<>;
S_000001fd9ee94190 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fd9ef263c0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fd9ef263f8 .param/l "add" 0 4 5, C4<100000>;
P_000001fd9ef26430 .param/l "addi" 0 4 8, C4<001000>;
P_000001fd9ef26468 .param/l "addu" 0 4 5, C4<100001>;
P_000001fd9ef264a0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fd9ef264d8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fd9ef26510 .param/l "beq" 0 4 10, C4<000100>;
P_000001fd9ef26548 .param/l "bne" 0 4 10, C4<000101>;
P_000001fd9ef26580 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fd9ef265b8 .param/l "j" 0 4 12, C4<000010>;
P_000001fd9ef265f0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fd9ef26628 .param/l "jr" 0 4 6, C4<001000>;
P_000001fd9ef26660 .param/l "lw" 0 4 8, C4<100011>;
P_000001fd9ef26698 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fd9ef266d0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fd9ef26708 .param/l "ori" 0 4 8, C4<001101>;
P_000001fd9ef26740 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fd9ef26778 .param/l "sll" 0 4 6, C4<000000>;
P_000001fd9ef267b0 .param/l "slt" 0 4 5, C4<101010>;
P_000001fd9ef267e8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fd9ef26820 .param/l "srl" 0 4 6, C4<000010>;
P_000001fd9ef26858 .param/l "sub" 0 4 5, C4<100010>;
P_000001fd9ef26890 .param/l "subu" 0 4 5, C4<100011>;
P_000001fd9ef268c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fd9ef26900 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fd9ef26938 .param/l "xori" 0 4 8, C4<001110>;
v000001fd9eef8f20_0 .var "ALUOp", 3 0;
v000001fd9eef8340_0 .var "ALUSrc", 0 0;
v000001fd9eef8fc0_0 .var "MemReadEn", 0 0;
v000001fd9eef83e0_0 .var "MemWriteEn", 0 0;
v000001fd9eef9100_0 .var "MemtoReg", 0 0;
v000001fd9eef92e0_0 .var "RegDst", 0 0;
v000001fd9eef9420_0 .var "RegWriteEn", 0 0;
v000001fd9eef94c0_0 .net "funct", 5 0, L_000001fd9efb6540;  alias, 1 drivers
v000001fd9eef96a0_0 .var "hlt", 0 0;
v000001fd9eef8520_0 .net "opcode", 5 0, L_000001fd9ef6b660;  alias, 1 drivers
v000001fd9eef87a0_0 .net "rst", 0 0, v000001fd9ef6a9e0_0;  alias, 1 drivers
E_000001fd9eee7cb0 .event anyedge, v000001fd9eef87a0_0, v000001fd9eef8520_0, v000001fd9eef94c0_0;
S_000001fd9ee943e0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fd9eee7330 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fd9ef6d3b0 .functor BUFZ 32, L_000001fd9efb62c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fd9eef9600_0 .net "Data_Out", 31 0, L_000001fd9ef6d3b0;  alias, 1 drivers
v000001fd9eef7d00 .array "InstMem", 0 1023, 31 0;
v000001fd9eef9740_0 .net *"_ivl_0", 31 0, L_000001fd9efb62c0;  1 drivers
v000001fd9eef9920_0 .net *"_ivl_3", 9 0, L_000001fd9efb7300;  1 drivers
v000001fd9eef82a0_0 .net *"_ivl_4", 11 0, L_000001fd9efb6b80;  1 drivers
L_000001fd9ef6e490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fd9eef99c0_0 .net *"_ivl_7", 1 0, L_000001fd9ef6e490;  1 drivers
v000001fd9eef7c60_0 .net "addr", 31 0, v000001fd9ef69f90_0;  alias, 1 drivers
v000001fd9eef8160_0 .var/i "i", 31 0;
L_000001fd9efb62c0 .array/port v000001fd9eef7d00, L_000001fd9efb6b80;
L_000001fd9efb7300 .part v000001fd9ef69f90_0, 0, 10;
L_000001fd9efb6b80 .concat [ 10 2 0 0], L_000001fd9efb7300, L_000001fd9ef6e490;
S_000001fd9ee429c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fd9ef6d1f0 .functor BUFZ 32, L_000001fd9efb73a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fd9ef6d730 .functor BUFZ 32, L_000001fd9efb6040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fd9eef8840_0 .net *"_ivl_0", 31 0, L_000001fd9efb73a0;  1 drivers
v000001fd9eef8a20_0 .net *"_ivl_10", 6 0, L_000001fd9efb6d60;  1 drivers
L_000001fd9ef6e568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fd9eed53d0_0 .net *"_ivl_13", 1 0, L_000001fd9ef6e568;  1 drivers
v000001fd9eed4110_0 .net *"_ivl_2", 6 0, L_000001fd9efb6e00;  1 drivers
L_000001fd9ef6e520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fd9ef69b30_0 .net *"_ivl_5", 1 0, L_000001fd9ef6e520;  1 drivers
v000001fd9ef696d0_0 .net *"_ivl_8", 31 0, L_000001fd9efb6040;  1 drivers
v000001fd9ef68ff0_0 .net "clk", 0 0, L_000001fd9ef6cf50;  alias, 1 drivers
v000001fd9ef68f50_0 .var/i "i", 31 0;
v000001fd9ef69270_0 .net "readData1", 31 0, L_000001fd9ef6d1f0;  alias, 1 drivers
v000001fd9ef69310_0 .net "readData2", 31 0, L_000001fd9ef6d730;  alias, 1 drivers
v000001fd9ef687d0_0 .net "readRegister1", 4 0, L_000001fd9ef6c420;  alias, 1 drivers
v000001fd9ef680f0_0 .net "readRegister2", 4 0, L_000001fd9efb6400;  alias, 1 drivers
v000001fd9ef69810 .array "registers", 31 0, 31 0;
v000001fd9ef68eb0_0 .net "rst", 0 0, v000001fd9ef6a9e0_0;  alias, 1 drivers
v000001fd9ef69090_0 .net "we", 0 0, v000001fd9eef9420_0;  alias, 1 drivers
v000001fd9ef68e10_0 .net "writeData", 31 0, L_000001fd9efc8d80;  alias, 1 drivers
v000001fd9ef69e50_0 .net "writeRegister", 4 0, L_000001fd9efb7120;  alias, 1 drivers
E_000001fd9eee7430/0 .event negedge, v000001fd9eef87a0_0;
E_000001fd9eee7430/1 .event posedge, v000001fd9ef68ff0_0;
E_000001fd9eee7430 .event/or E_000001fd9eee7430/0, E_000001fd9eee7430/1;
L_000001fd9efb73a0 .array/port v000001fd9ef69810, L_000001fd9efb6e00;
L_000001fd9efb6e00 .concat [ 5 2 0 0], L_000001fd9ef6c420, L_000001fd9ef6e520;
L_000001fd9efb6040 .array/port v000001fd9ef69810, L_000001fd9efb6d60;
L_000001fd9efb6d60 .concat [ 5 2 0 0], L_000001fd9efb6400, L_000001fd9ef6e568;
S_000001fd9ee42b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fd9ee429c0;
 .timescale 0 0;
v000001fd9eef8480_0 .var/i "i", 31 0;
S_000001fd9ee91830 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fd9eee70f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fd9ef6cee0 .functor NOT 1, v000001fd9eef92e0_0, C4<0>, C4<0>, C4<0>;
v000001fd9ef68af0_0 .net *"_ivl_0", 0 0, L_000001fd9ef6cee0;  1 drivers
v000001fd9ef68410_0 .net "in1", 4 0, L_000001fd9efb6400;  alias, 1 drivers
v000001fd9ef68190_0 .net "in2", 4 0, L_000001fd9ef6bac0;  alias, 1 drivers
v000001fd9ef68690_0 .net "out", 4 0, L_000001fd9efb7120;  alias, 1 drivers
v000001fd9ef69c70_0 .net "s", 0 0, v000001fd9eef92e0_0;  alias, 1 drivers
L_000001fd9efb7120 .functor MUXZ 5, L_000001fd9ef6bac0, L_000001fd9efb6400, L_000001fd9ef6cee0, C4<>;
S_000001fd9ee919c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fd9eee6f70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fd9ef6d2d0 .functor NOT 1, v000001fd9eef9100_0, C4<0>, C4<0>, C4<0>;
v000001fd9ef68870_0 .net *"_ivl_0", 0 0, L_000001fd9ef6d2d0;  1 drivers
v000001fd9ef68cd0_0 .net "in1", 31 0, v000001fd9ef693b0_0;  alias, 1 drivers
v000001fd9ef69130_0 .net "in2", 31 0, v000001fd9ef69d10_0;  alias, 1 drivers
v000001fd9ef68730_0 .net "out", 31 0, L_000001fd9efc8d80;  alias, 1 drivers
v000001fd9ef691d0_0 .net "s", 0 0, v000001fd9eef9100_0;  alias, 1 drivers
L_000001fd9efc8d80 .functor MUXZ 32, v000001fd9ef69d10_0, v000001fd9ef693b0_0, L_000001fd9ef6d2d0, C4<>;
S_000001fd9ee7d9d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fd9ee7db60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fd9ee7db98 .param/l "AND" 0 9 12, C4<0010>;
P_000001fd9ee7dbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fd9ee7dc08 .param/l "OR" 0 9 12, C4<0011>;
P_000001fd9ee7dc40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fd9ee7dc78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fd9ee7dcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fd9ee7dce8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fd9ee7dd20 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fd9ee7dd58 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fd9ee7dd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fd9ee7ddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fd9ef6e9e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd9ef69770_0 .net/2u *"_ivl_0", 31 0, L_000001fd9ef6e9e8;  1 drivers
v000001fd9ef69590_0 .net "opSel", 3 0, v000001fd9eef8f20_0;  alias, 1 drivers
v000001fd9ef698b0_0 .net "operand1", 31 0, L_000001fd9efc9280;  alias, 1 drivers
v000001fd9ef68910_0 .net "operand2", 31 0, L_000001fd9efc91e0;  alias, 1 drivers
v000001fd9ef693b0_0 .var "result", 31 0;
v000001fd9ef682d0_0 .net "zero", 0 0, L_000001fd9efc9be0;  alias, 1 drivers
E_000001fd9eee6ff0 .event anyedge, v000001fd9eef8f20_0, v000001fd9ef698b0_0, v000001fd9eef7e40_0;
L_000001fd9efc9be0 .cmp/eq 32, v000001fd9ef693b0_0, L_000001fd9ef6e9e8;
S_000001fd9eec4ea0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fd9ef6a0b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fd9ef6a0e8 .param/l "add" 0 4 5, C4<100000>;
P_000001fd9ef6a120 .param/l "addi" 0 4 8, C4<001000>;
P_000001fd9ef6a158 .param/l "addu" 0 4 5, C4<100001>;
P_000001fd9ef6a190 .param/l "and_" 0 4 5, C4<100100>;
P_000001fd9ef6a1c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fd9ef6a200 .param/l "beq" 0 4 10, C4<000100>;
P_000001fd9ef6a238 .param/l "bne" 0 4 10, C4<000101>;
P_000001fd9ef6a270 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fd9ef6a2a8 .param/l "j" 0 4 12, C4<000010>;
P_000001fd9ef6a2e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fd9ef6a318 .param/l "jr" 0 4 6, C4<001000>;
P_000001fd9ef6a350 .param/l "lw" 0 4 8, C4<100011>;
P_000001fd9ef6a388 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fd9ef6a3c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fd9ef6a3f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fd9ef6a430 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fd9ef6a468 .param/l "sll" 0 4 6, C4<000000>;
P_000001fd9ef6a4a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001fd9ef6a4d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fd9ef6a510 .param/l "srl" 0 4 6, C4<000010>;
P_000001fd9ef6a548 .param/l "sub" 0 4 5, C4<100010>;
P_000001fd9ef6a580 .param/l "subu" 0 4 5, C4<100011>;
P_000001fd9ef6a5b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fd9ef6a5f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fd9ef6a628 .param/l "xori" 0 4 8, C4<001110>;
v000001fd9ef69450_0 .var "PCsrc", 0 0;
v000001fd9ef69950_0 .net "funct", 5 0, L_000001fd9efb6540;  alias, 1 drivers
v000001fd9ef694f0_0 .net "opcode", 5 0, L_000001fd9ef6b660;  alias, 1 drivers
v000001fd9ef69630_0 .net "operand1", 31 0, L_000001fd9ef6d1f0;  alias, 1 drivers
v000001fd9ef699f0_0 .net "operand2", 31 0, L_000001fd9efc91e0;  alias, 1 drivers
v000001fd9ef68370_0 .net "rst", 0 0, v000001fd9ef6a9e0_0;  alias, 1 drivers
E_000001fd9eee7870/0 .event anyedge, v000001fd9eef87a0_0, v000001fd9eef8520_0, v000001fd9ef69270_0, v000001fd9eef7e40_0;
E_000001fd9eee7870/1 .event anyedge, v000001fd9eef94c0_0;
E_000001fd9eee7870 .event/or E_000001fd9eee7870/0, E_000001fd9eee7870/1;
S_000001fd9eec5030 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fd9ef69a90 .array "DataMem", 0 1023, 31 0;
v000001fd9ef684b0_0 .net "address", 31 0, v000001fd9ef693b0_0;  alias, 1 drivers
v000001fd9ef68b90_0 .net "clock", 0 0, L_000001fd9ef6d6c0;  1 drivers
v000001fd9ef69bd0_0 .net "data", 31 0, L_000001fd9ef6d730;  alias, 1 drivers
v000001fd9ef69ef0_0 .var/i "i", 31 0;
v000001fd9ef69d10_0 .var "q", 31 0;
v000001fd9ef68550_0 .net "rden", 0 0, v000001fd9eef8fc0_0;  alias, 1 drivers
v000001fd9ef685f0_0 .net "wren", 0 0, v000001fd9eef83e0_0;  alias, 1 drivers
E_000001fd9eee7670 .event posedge, v000001fd9ef68b90_0;
S_000001fd9eead530 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fd9eef09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fd9eee7930 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fd9ef69db0_0 .net "PCin", 31 0, L_000001fd9efb5f00;  alias, 1 drivers
v000001fd9ef69f90_0 .var "PCout", 31 0;
v000001fd9ef68230_0 .net "clk", 0 0, L_000001fd9ef6cf50;  alias, 1 drivers
v000001fd9ef68d70_0 .net "rst", 0 0, v000001fd9ef6a9e0_0;  alias, 1 drivers
    .scope S_000001fd9eec4ea0;
T_0 ;
    %wait E_000001fd9eee7870;
    %load/vec4 v000001fd9ef68370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd9ef69450_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fd9ef694f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fd9ef69630_0;
    %load/vec4 v000001fd9ef699f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fd9ef694f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fd9ef69630_0;
    %load/vec4 v000001fd9ef699f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fd9ef694f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fd9ef694f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fd9ef694f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fd9ef69950_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fd9ef69450_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fd9eead530;
T_1 ;
    %wait E_000001fd9eee7430;
    %load/vec4 v000001fd9ef68d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fd9ef69f90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fd9ef69db0_0;
    %assign/vec4 v000001fd9ef69f90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fd9ee943e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd9eef8160_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fd9eef8160_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fd9eef8160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %load/vec4 v000001fd9eef8160_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd9eef8160_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9eef7d00, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fd9ee94190;
T_3 ;
    %wait E_000001fd9eee7cb0;
    %load/vec4 v000001fd9eef87a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fd9eef96a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fd9eef83e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fd9eef9100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fd9eef8fc0_0, 0;
    %assign/vec4 v000001fd9eef92e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fd9eef96a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fd9eef8f20_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fd9eef8340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fd9eef9420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fd9eef83e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fd9eef9100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fd9eef8fc0_0, 0, 1;
    %store/vec4 v000001fd9eef92e0_0, 0, 1;
    %load/vec4 v000001fd9eef8520_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef96a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef92e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %load/vec4 v000001fd9eef94c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef92e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd9eef92e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef9100_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef83e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd9eef8340_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fd9eef8f20_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fd9ee429c0;
T_4 ;
    %wait E_000001fd9eee7430;
    %fork t_1, S_000001fd9ee42b50;
    %jmp t_0;
    .scope S_000001fd9ee42b50;
t_1 ;
    %load/vec4 v000001fd9ef68eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd9eef8480_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fd9eef8480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fd9eef8480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69810, 0, 4;
    %load/vec4 v000001fd9eef8480_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd9eef8480_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fd9ef69090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fd9ef68e10_0;
    %load/vec4 v000001fd9ef69e50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69810, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69810, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fd9ee429c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fd9ee429c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd9ef68f50_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fd9ef68f50_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fd9ef68f50_0;
    %ix/getv/s 4, v000001fd9ef68f50_0;
    %load/vec4a v000001fd9ef69810, 4;
    %ix/getv/s 4, v000001fd9ef68f50_0;
    %load/vec4a v000001fd9ef69810, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fd9ef68f50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd9ef68f50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fd9ee7d9d0;
T_6 ;
    %wait E_000001fd9eee6ff0;
    %load/vec4 v000001fd9ef69590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fd9ef698b0_0;
    %load/vec4 v000001fd9ef68910_0;
    %add;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fd9ef698b0_0;
    %load/vec4 v000001fd9ef68910_0;
    %sub;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fd9ef698b0_0;
    %load/vec4 v000001fd9ef68910_0;
    %and;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fd9ef698b0_0;
    %load/vec4 v000001fd9ef68910_0;
    %or;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fd9ef698b0_0;
    %load/vec4 v000001fd9ef68910_0;
    %xor;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fd9ef698b0_0;
    %load/vec4 v000001fd9ef68910_0;
    %or;
    %inv;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fd9ef698b0_0;
    %load/vec4 v000001fd9ef68910_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fd9ef68910_0;
    %load/vec4 v000001fd9ef698b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fd9ef698b0_0;
    %ix/getv 4, v000001fd9ef68910_0;
    %shiftl 4;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fd9ef698b0_0;
    %ix/getv 4, v000001fd9ef68910_0;
    %shiftr 4;
    %assign/vec4 v000001fd9ef693b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fd9eec5030;
T_7 ;
    %wait E_000001fd9eee7670;
    %load/vec4 v000001fd9ef68550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fd9ef684b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fd9ef69a90, 4;
    %assign/vec4 v000001fd9ef69d10_0, 0;
T_7.0 ;
    %load/vec4 v000001fd9ef685f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fd9ef69bd0_0;
    %ix/getv 3, v000001fd9ef684b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fd9eec5030;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd9ef69ef0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fd9ef69ef0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fd9ef69ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %load/vec4 v000001fd9ef69ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd9ef69ef0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd9ef69a90, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001fd9eec5030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd9ef69ef0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fd9ef69ef0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fd9ef69ef0_0;
    %load/vec4a v000001fd9ef69a90, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fd9ef69ef0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fd9ef69ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd9ef69ef0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fd9eef09b0;
T_10 ;
    %wait E_000001fd9eee7430;
    %load/vec4 v000001fd9ef6b2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd9ef6a6c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fd9ef6a6c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fd9ef6a6c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fd9eef0690;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd9ef6c2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd9ef6a9e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fd9eef0690;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fd9ef6c2e0_0;
    %inv;
    %assign/vec4 v000001fd9ef6c2e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fd9eef0690;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd9ef6a9e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd9ef6a9e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fd9ef6ba20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
