/*
 * Copyright (c) 2017, Impinj, Inc.
 *
 * i.MX8MP CCM, ANALOG IP blocks emulation code
 *
 * Author: Andrey Smirnov <andrew.smirnov@gmail.com>
 *
 * This work is licensed under the terms of the GNU GPL, version 2 or later.
 * See the COPYING file in the top-level directory.
 */

#ifndef IMX8MP_CCM_H
#define IMX8MP_CCM_H

#include "hw/misc/imx_ccm.h"
#include "qom/object.h"

enum IMX8MPAnalogRegisters {
    ANALOG_AUDIO_PLL1_GEN_CTRL = 0x000 / 4,
    ANALOG_AUDIO_PLL1_FDIV_CTL0 = 0x004 / 4,
    ANALOG_AUDIO_PLL1_FDIV_CTL1 = 0x008 / 4,
    ANALOG_AUDIO_PLL1_SSCG_CTRL = 0x00C / 4,
    ANALOG_AUDIO_PLL1_MNIT_CTRL = 0x010 / 4,
    ANALOG_AUDIO_PLL2_GEN_CTRL = 0x014 / 4,
    ANALOG_AUDIO_PLL2_FDIV_CTL0 = 0x018 / 4,
    ANALOG_AUDIO_PLL2_FDIV_CTL1 = 0x01C / 4,
    ANALOG_AUDIO_PLL2_SSCG_CTRL = 0x020 / 4,
    ANALOG_AUDIO_PLL2_MNIT_CTRL = 0x024 / 4,
    ANALOG_VIDEO_PLL1_GEN_CTRL = 0x028 / 4,
    ANALOG_VIDEO_PLL1_FDIV_CTL0 = 0x02C / 4,
    ANALOG_VIDEO_PLL1_FDIV_CTL1 = 0x030 / 4,
    ANALOG_VIDEO_PLL1_SSCG_CTRL = 0x034 / 4,
    ANALOG_VIDEO_PLL1_MNIT_CTRL = 0x038 / 4,
    ANALOG_DRAM_PLL_GEN_CTRL = 0x050 / 4,
    ANALOG_DRAM_PLL_FDIV_CTL0 = 0x054 / 4,
    ANALOG_DRAM_PLL_FDIV_CTL1 = 0x058 / 4,
    ANALOG_DRAM_PLL_SSCG_CTRL = 0x05C / 4,
    ANALOG_DRAM_PLL_MNIT_CTRL = 0x060 / 4,
    ANALOG_GPU_PLL_GEN_CTRL = 0x064 / 4,
    ANALOG_GPU_PLL_FDIV_CTL0 = 0x068 / 4,
    ANALOG_GPU_PLL_LOCKD_CTRL = 0x06C / 4,
    ANALOG_GPU_PLL_MNIT_CTRL = 0x070 / 4,
    ANALOG_VPU_PLL_GEN_CTRL = 0x074 / 4,
    ANALOG_VPU_PLL_FDIV_CTL0 = 0x078 / 4,
    ANALOG_VPU_PLL_LOCKD_CTRL = 0x07C / 4,
    ANALOG_VPU_PLL_MNIT_CTRL = 0x080 / 4,
    ANALOG_ARM_PLL_GEN_CTRL = 0x084 / 4,
    ANALOG_ARM_PLL_FDIV_CTL0 = 0x088 / 4,
    ANALOG_ARM_PLL_LOCKD_CTRL = 0x08C / 4,
    ANALOG_ARM_PLL_MNIT_CTRL = 0x090 / 4,
    ANALOG_SYS_PLL1_GEN_CTRL = 0x094 / 4,
    ANALOG_SYS_PLL1_FDIV_CTL0 = 0x098 / 4,
    ANALOG_SYS_PLL1_LOCKD_CTRL = 0x09C / 4,
    ANALOG_SYS_PLL1_MNIT_CTRL = 0x100 / 4,
    ANALOG_SYS_PLL2_GEN_CTRL = 0x104 / 4,
    ANALOG_SYS_PLL2_FDIV_CTL0 = 0x108 / 4,
    ANALOG_SYS_PLL2_LOCKD_CTRL = 0x10C / 4,
    ANALOG_SYS_PLL2_MNIT_CTRL = 0x110 / 4,
    ANALOG_SYS_PLL3_GEN_CTRL = 0x114 / 4,
    ANALOG_SYS_PLL3_FDIV_CTL0 = 0x118 / 4,
    ANALOG_SYS_PLL3_LOCKD_CTRL = 0x11C / 4,
    ANALOG_SYS_PLL3_MNIT_CTRL = 0x120 / 4,
    ANALOG_OSC_MISC_CFG = 0x124 / 4,
    ANALOG_ANAMIX_PLL_MNIT_CTL = 0x128 / 4,

    ANALOG_DIGPROG = 0x800 / 4,
    ANALOG_MAX,
};

enum IMX8MPCCMRegisters {
    CCM_MAX = 0xC6FC / sizeof(uint32_t) + 1,
};

#define TYPE_IMX8MP_CCM "imx8mp.ccm"
OBJECT_DECLARE_SIMPLE_TYPE(IMX8MPCCMState, IMX8MP_CCM)

struct IMX8MPCCMState {
    IMXCCMState parent_obj;

    MemoryRegion iomem;

    uint32_t ccm[CCM_MAX];
};


#define TYPE_IMX8MP_ANALOG "imx8mp.analog"
OBJECT_DECLARE_SIMPLE_TYPE(IMX8MPAnalogState, IMX8MP_ANALOG)

struct IMX8MPAnalogState {
    IMXCCMState parent_obj;

    struct {
        MemoryRegion container;
        MemoryRegion analog;
    } mmio;

    uint32_t analog[ANALOG_MAX];
};

#endif /* IMX8MP_CCM_H */
