{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1423535481448 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tile 5SGSMD8K2F40C2 " "Selected device 5SGSMD8K2F40C2 for design \"tile\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1423535483694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423535483772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423535483772 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1423535484115 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_n662:auto_generated\|ram_block1a18 " "Atom \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_n662:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1423535484287 "|tile|tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_n662:auto_generated|ram_block1a18"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1423535484287 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1423535489482 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AP33 " "Pin ~ALTERA_DATA0~ is reserved at location AP33" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 673382 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423535496689 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1423535496689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1423535496720 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1423535506470 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423535531836 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "19 " "19 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_tx\[0\] pcie_tx\[0\](n) " "differential I/O pin \"pcie_tx\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_tx\[0\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_tx\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 53 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5192 9684 10422 0} { 0 { 0 ""} 0 676309 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[0](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_tx\[1\] pcie_tx\[1\](n) " "differential I/O pin \"pcie_tx\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_tx\[1\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_tx\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 53 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5193 9684 10422 0} { 0 { 0 ""} 0 676311 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[1](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_tx\[2\] pcie_tx\[2\](n) " "differential I/O pin \"pcie_tx\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_tx\[2\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_tx\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 53 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5194 9684 10422 0} { 0 { 0 ""} 0 676313 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[2](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_tx\[3\] pcie_tx\[3\](n) " "differential I/O pin \"pcie_tx\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_tx\[3\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_tx\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 53 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5195 9684 10422 0} { 0 { 0 ""} 0 676315 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[3](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_tx\[4\] pcie_tx\[4\](n) " "differential I/O pin \"pcie_tx\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_tx\[4\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_tx\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 53 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5196 9684 10422 0} { 0 { 0 ""} 0 676317 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[4](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_tx\[5\] pcie_tx\[5\](n) " "differential I/O pin \"pcie_tx\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_tx\[5\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_tx\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 53 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5197 9684 10422 0} { 0 { 0 ""} 0 676319 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[5](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_tx\[6\] pcie_tx\[6\](n) " "differential I/O pin \"pcie_tx\[6\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_tx\[6\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_tx\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 53 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5198 9684 10422 0} { 0 { 0 ""} 0 676321 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[6](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[6](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_tx\[7\] pcie_tx\[7\](n) " "differential I/O pin \"pcie_tx\[7\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_tx\[7\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_tx\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 53 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5199 9684 10422 0} { 0 { 0 ""} 0 676323 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_tx[7](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_tx[7](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "k_d k_d(n) " "differential I/O pin \"k_d\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"k_d(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { k_d } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "k_d" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 104 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k_d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5449 9684 10422 0} { 0 { 0 ""} 0 676325 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { k_d(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k_d(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "k_e k_e(n) " "differential I/O pin \"k_e\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"k_e(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { k_e } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "k_e" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 117 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k_e } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5455 9684 10422 0} { 0 { 0 ""} 0 676331 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { k_e(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k_e(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_refclk pcie_refclk(n) " "differential I/O pin \"pcie_refclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_refclk(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_refclk } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_refclk" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 50 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_refclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5433 9684 10422 0} { 0 { 0 ""} 0 676337 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_refclk(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_refclk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_rx\[0\] pcie_rx\[0\](n) " "differential I/O pin \"pcie_rx\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_rx\[0\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rx\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 52 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5184 9684 10422 0} { 0 { 0 ""} 0 676338 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[0](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_rx\[1\] pcie_rx\[1\](n) " "differential I/O pin \"pcie_rx\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_rx\[1\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rx\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 52 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5185 9684 10422 0} { 0 { 0 ""} 0 676339 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[1](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_rx\[2\] pcie_rx\[2\](n) " "differential I/O pin \"pcie_rx\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_rx\[2\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rx\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 52 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5186 9684 10422 0} { 0 { 0 ""} 0 676340 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[2](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_rx\[3\] pcie_rx\[3\](n) " "differential I/O pin \"pcie_rx\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_rx\[3\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rx\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 52 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5187 9684 10422 0} { 0 { 0 ""} 0 676341 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[3](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_rx\[4\] pcie_rx\[4\](n) " "differential I/O pin \"pcie_rx\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_rx\[4\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rx\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 52 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5188 9684 10422 0} { 0 { 0 ""} 0 676342 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[4](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_rx\[5\] pcie_rx\[5\](n) " "differential I/O pin \"pcie_rx\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_rx\[5\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rx\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 52 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5189 9684 10422 0} { 0 { 0 ""} 0 676343 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[5](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_rx\[6\] pcie_rx\[6\](n) " "differential I/O pin \"pcie_rx\[6\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_rx\[6\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rx\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 52 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5190 9684 10422 0} { 0 { 0 ""} 0 676344 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[6](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[6](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_rx\[7\] pcie_rx\[7\](n) " "differential I/O pin \"pcie_rx\[7\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_rx\[7\](n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rx\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 52 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5191 9684 10422 0} { 0 { 0 ""} 0 676345 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rx[7](n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rx[7](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1423535532538 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1423535532538 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423535534144 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1423535541944 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423535543582 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X208_Y65_N0 " "PLL(s) placed in location FRACTIONALPLL_X208_Y65_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|user_pll:user_pll_cmp\|user_pll_0002:user_pll_inst\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|altera_stratixv_pll_base:fpll_0\|fpll " "PLL tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|user_pll:user_pll_cmp\|user_pll_0002:user_pll_inst\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|altera_stratixv_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1423535563441 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1423535563441 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X96_Y132_N0 " "PLL(s) placed in location FRACTIONALPLL_X96_Y132_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL " "PLL g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1423535563441 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1423535563441 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X208_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X208_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|general\[0\].gpll~FRACTIONAL_PLL " "PLL tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1423535563441 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1423535563441 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "8 s (8 global) " "Promoted 8 clocks (8 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|clk0_ena 50990 global CLKCTRL_G10 " "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|clk0_ena with 50990 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 1399 global CLKCTRL_G1 " "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 with 1399 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1423535563472 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|afi_clk~CLKENA0 7774 global CLKCTRL_G15 " "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|afi_clk~CLKENA0 with 7774 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_hr_clk~CLKENA0 811 global CLKCTRL_G13 " "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_hr_clk~CLKENA0 with 811 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_avl_clk~CLKENA0 1235 global CLKCTRL_G14 " "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_avl_clk~CLKENA0 with 1235 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_config_clk~CLKENA0 748 global CLKCTRL_G12 " "g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_config_clk~CLKENA0 with 748 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|outclk_wire\[1\]~CLKENA0 10458 global CLKCTRL_G9 " "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|outclk_wire\[1\]~CLKENA0 with 10458 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pcie_refclk~input~FITTER_INSERTEDCLKENA0 921 global CLKCTRL_G2 " "pcie_refclk~input~FITTER_INSERTEDCLKENA0 with 921 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1423535563472 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ref_clk~inputCLKENA0 1209 global CLKCTRL_G8 " "ref_clk~inputCLKENA0 with 1209 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out~CLKENA0 5998 global CLKCTRL_G3 " "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out~CLKENA0 with 5998 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1423535563472 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out~CLKENA0 2957 global CLKCTRL_G0 " "tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out~CLKENA0 with 2957 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1423535563472 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1423535563472 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1423535563472 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423535565922 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:27 " "Fitter periphery placement operations ending: elapsed time is 00:00:27" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423535569478 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_14s1 " "Entity dcfifo_14s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4b02 " "Entity dcfifo_4b02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9qu1 " "Entity dcfifo_9qu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ap02 " "Entity dcfifo_ap02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ggn1 " "Entity dcfifo_ggn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l0s1 " "Entity dcfifo_l0s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lpu1 " "Entity dcfifo_lpu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qb02 " "Entity dcfifo_qb02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vl02 " "Entity dcfifo_vl02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423535587809 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1423535587809 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/run_me_first.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/run_me_first.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535590570 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535590570 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 8.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 16 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 16 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 32 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 32 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -phase 269.86 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -phase 269.86 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -phase 67.39 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -phase 67.39 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591178 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1423535591178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1423535591194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 37 *\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|clk2 register " "Ignored filter at g_glob_def_proceV.sdc(37): *\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|clk2 could not be matched with a register" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535591194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock g_glob_def_proceV.sdc 37 Argument <targets> is an empty collection " "Ignored create_clock at g_glob_def_proceV.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10.000 -name clk2 \[get_registers \$clk2\] " "create_clock -period 10.000 -name clk2 \[get_registers \$clk2\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591194 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 67 *\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk clock " "Ignored filter at g_glob_def_proceV.sdc(67): *\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk could not be matched with a clock" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535591209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$lb_clock\] -to \[get_clocks \$clk\] " "set_false_path -from \[get_clocks \$lb_clock\] -to \[get_clocks \$clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591209 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk0\] -to \[get_clocks \$clk\] " "set_false_path -from \[get_clocks \$clk0\] -to \[get_clocks \$clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591209 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$lb_clock\] " "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$lb_clock\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591209 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$clk0\] " "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$clk0\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591209 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \{ref_clk\}\] " "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \{ref_clk\}\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591209 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{ref_clk\}\] -to \[get_clocks \$clk\] " "set_false_path -from \[get_clocks \{ref_clk\}\] -to \[get_clocks \$clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591209 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 102 *\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcie_reconfig_driver:pcie_reconfig_driver_0\|g_reconfig_ip.adce_on_r\[0\] register " "Ignored filter at g_glob_def_proceV.sdc(102): *\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcie_reconfig_driver:pcie_reconfig_driver_0\|g_reconfig_ip.adce_on_r\[0\] could not be matched with a register" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535591225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcie_reconfig_driver:pcie_reconfig_driver_0\|g_reconfig_ip.adce_on_r\[0\]\}\] " "set_false_path -from \[get_registers \{*\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcie_reconfig_driver:pcie_reconfig_driver_0\|g_reconfig_ip.adce_on_r\[0\]\}\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591225 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 273 *altpcie_rs_serdes\|fifo_err_sync_r\[0\] register " "Ignored filter at g_glob_def_proceV.sdc(273): *altpcie_rs_serdes\|fifo_err_sync_r\[0\] could not be matched with a register" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 273 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535591771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 273 Argument <to> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(273): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\] " "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 273 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535591771 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 273 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535591771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 277 *hip_ctrl* pin " "Ignored filter at g_glob_def_proceV.sdc(277): *hip_ctrl* could not be matched with a pin" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 277 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535593206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 277 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(277): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535593206 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535593206 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593206 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593425 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_hip_reconfig.sdc 19 *hip_reconfig_clk* port or pin or register or keeper or net " "Ignored filter at altera_pcie_sv_hip_ast_hip_reconfig.sdc(19): *hip_reconfig_clk* could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535593768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pcie_sv_hip_ast_hip_reconfig.sdc 19 Argument <targets> is not an object ID " "Ignored create_clock at altera_pcie_sv_hip_ast_hip_reconfig.sdc(19): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"250 MHz\" -name \{hip_reconfig_clk\} \{*hip_reconfig_clk*\} " "create_clock -period \"250 MHz\" -name \{hip_reconfig_clk\} \{*hip_reconfig_clk*\}" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535593768 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535593768 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593768 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_xcvr_reconfig.sdc 25 \$reconfig_xcvr_clk port " "Ignored filter at alt_xcvr_reconfig.sdc(25): \$reconfig_xcvr_clk could not be matched with a port" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535593768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock alt_xcvr_reconfig.sdc 25 Incorrect assignment for clock.  Source node: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb\|grant\[0\] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_generated_clock at alt_xcvr_reconfig.sdc(25): Incorrect assignment for clock.  Source node: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb\|grant\[0\] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sv_reconfig_pma_testbus_clk -source \[get_ports \{\$reconfig_xcvr_clk\}\] -divide_by 1  \[get_registers *sv_xcvr_reconfig_basic:s5\|*alt_xcvr_arbiter:pif*\|*grant*\] " "create_generated_clock -name sv_reconfig_pma_testbus_clk -source \[get_ports \{\$reconfig_xcvr_clk\}\] -divide_by 1  \[get_registers *sv_xcvr_reconfig_basic:s5\|*alt_xcvr_arbiter:pif*\|*grant*\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535593783 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock alt_xcvr_reconfig.sdc 25 Argument -source is an empty collection " "Ignored create_generated_clock at alt_xcvr_reconfig.sdc(25): Argument -source is an empty collection" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_xcvr_reconfig.sdc 70 sv_reconfig_pma_testbus_clk clock " "Ignored filter at alt_xcvr_reconfig.sdc(70): sv_reconfig_pma_testbus_clk could not be matched with a clock" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altpcied_sv.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at altpcied_sv.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535593783 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc 22 *altpcie_hip_256_pipen1b\|g_npor_int.dly_cnt\[9\] register " "Ignored filter at altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc(22): *altpcie_hip_256_pipen1b\|g_npor_int.dly_cnt\[9\] could not be matched with a register" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altpcie_hip_256_pipen1b\|g_npor_int.dly_cnt\[9\]  \] " "set_false_path -from \[get_registers *altpcie_hip_256_pipen1b\|g_npor_int.dly_cnt\[9\]  \]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535593783 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_mp_def_sv.sdc 42 *\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk clock " "Ignored filter at g_mp_def_sv.sdc(42): *\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk could not be matched with a clock" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_mp_def_sv.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at g_mp_def_sv.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$mem_clk\] -to \[get_clocks \$clk\] " "set_false_path -from \[get_clocks \$mem_clk\] -to \[get_clocks \$clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535593783 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_mp_def_sv.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at g_mp_def_sv.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$mem_clk\] " "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$mem_clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423535593783 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423535593783 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593830 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535593846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1423535593846 ""}
{ "Info" "ISTA_SDC_FOUND" "g_psdb_default.sdc " "Reading SDC File: 'g_psdb_default.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423535616669 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ureset_n_pad\|fr_ddio_out\|ddio_group\[0\].sig\[0\].ddio_o  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ureset_n_pad\|fr_ddio_out\|ddio_group\[0\].sig\[0\].ddio_o  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLLFBCLKID " "From: g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|user_pll:user_pll_cmp\|user_pll_0002:user_pll_inst\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|altera_stratixv_pll_base:fpll_0\|fpll~FBCLKID " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|user_pll:user_pll_cmp\|user_pll_0002:user_pll_inst\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|altera_stratixv_pll_base:fpll_0\|fpll~FBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG101 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG101" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423535618416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1423535618416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1423535623813 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1423535623813 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Setup clock transfer from dqs_b\[0\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[0\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Hold clock transfer from dqs_b\[0\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Setup clock transfer from dqs_b\[1\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[1\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Hold clock transfer from dqs_b\[1\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Setup clock transfer from dqs_b\[2\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[2\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Hold clock transfer from dqs_b\[2\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Setup clock transfer from dqs_b\[3\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[3\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Hold clock transfer from dqs_b\[3\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Setup clock transfer from dqs_b\[4\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[4\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Hold clock transfer from dqs_b\[4\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Setup clock transfer from dqs_b\[5\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[5\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Hold clock transfer from dqs_b\[5\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Setup clock transfer from dqs_b\[6\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[6\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Hold clock transfer from dqs_b\[6\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Setup clock transfer from dqs_b\[7\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[7\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.080 " "Hold clock transfer from dqs_b\[7\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.155 0.070 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.140 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.155 0.070 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.140 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.155 0.070 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.140 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.155 0.070 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.155 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.140 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) ck_b\[0\] (Rise) 0.025 0.070 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to ck_b\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) ck_b\[0\] (Rise) 0.025 0.030 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to ck_b\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) ck_b\[1\] (Rise) 0.025 0.070 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to ck_b\[1\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) ck_b\[1\] (Rise) 0.025 0.030 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to ck_b\[1\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_IN (Rise) dqs_b\[0\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[0\]_IN (Rise) to dqs_b\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_IN (Rise) dqs_b\[0\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[0\]_IN (Rise) to dqs_b\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_IN (Fall) dqs_b\[0\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[0\]_IN (Fall) to dqs_b\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_IN (Rise) dqs_b\[1\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[1\]_IN (Rise) to dqs_b\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_IN (Rise) dqs_b\[1\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[1\]_IN (Rise) to dqs_b\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_IN (Fall) dqs_b\[1\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[1\]_IN (Fall) to dqs_b\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_IN (Rise) dqs_b\[2\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[2\]_IN (Rise) to dqs_b\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_IN (Rise) dqs_b\[2\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[2\]_IN (Rise) to dqs_b\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_IN (Fall) dqs_b\[2\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[2\]_IN (Fall) to dqs_b\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_IN (Rise) dqs_b\[3\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[3\]_IN (Rise) to dqs_b\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_IN (Rise) dqs_b\[3\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[3\]_IN (Rise) to dqs_b\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_IN (Fall) dqs_b\[3\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[3\]_IN (Fall) to dqs_b\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_IN (Rise) dqs_b\[4\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[4\]_IN (Rise) to dqs_b\[4\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_IN (Rise) dqs_b\[4\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[4\]_IN (Rise) to dqs_b\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_IN (Fall) dqs_b\[4\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[4\]_IN (Fall) to dqs_b\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_IN (Rise) dqs_b\[5\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[5\]_IN (Rise) to dqs_b\[5\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_IN (Rise) dqs_b\[5\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[5\]_IN (Rise) to dqs_b\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_IN (Fall) dqs_b\[5\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[5\]_IN (Fall) to dqs_b\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_IN (Rise) dqs_b\[6\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[6\]_IN (Rise) to dqs_b\[6\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_IN (Rise) dqs_b\[6\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[6\]_IN (Rise) to dqs_b\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_IN (Fall) dqs_b\[6\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[6\]_IN (Fall) to dqs_b\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_IN (Rise) dqs_b\[7\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[7\]_IN (Rise) to dqs_b\[7\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_IN (Rise) dqs_b\[7\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[7\]_IN (Rise) to dqs_b\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_IN (Fall) dqs_b\[7\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[7\]_IN (Fall) to dqs_b\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_OUT (Fall) dqs_b\[0\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from dqs_b\[0\]_OUT (Fall) to dqs_b\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_OUT (Fall) dqs_b\[1\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from dqs_b\[1\]_OUT (Fall) to dqs_b\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_OUT (Fall) dqs_b\[2\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from dqs_b\[2\]_OUT (Fall) to dqs_b\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_OUT (Fall) dqs_b\[3\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from dqs_b\[3\]_OUT (Fall) to dqs_b\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_OUT (Fall) dqs_b\[4\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from dqs_b\[4\]_OUT (Fall) to dqs_b\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_OUT (Fall) dqs_b\[5\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from dqs_b\[5\]_OUT (Fall) to dqs_b\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_OUT (Fall) dqs_b\[6\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from dqs_b\[6\]_OUT (Fall) to dqs_b\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_OUT (Fall) dqs_b\[7\]_OUT (Fall) 0.000 0.080 " "Setup clock transfer from dqs_b\[7\]_OUT (Fall) to dqs_b\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[0\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[1\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[2\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[3\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[4\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[5\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[6\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[7\]_OUT (Rise) 0.000 0.080 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423535623938 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1423535623938 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1423535623954 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 183 clocks " "Found 183 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000   3040049378 " "  10.000   3040049378" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250      ck_b\[0\] " "   1.250      ck_b\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250      ck_b\[1\] " "   1.250      ck_b\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250     ckn_b\[0\] " "   1.250     ckn_b\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250     ckn_b\[1\] " "   1.250     ckn_b\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         cq_d " "  40.000         cq_d" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         cq_e " "  40.000         cq_e" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250  dqs_b\[0\]_IN " "   1.250  dqs_b\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqs_b\[0\]_OUT " "   1.250 dqs_b\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250  dqs_b\[1\]_IN " "   1.250  dqs_b\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqs_b\[1\]_OUT " "   1.250 dqs_b\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250  dqs_b\[2\]_IN " "   1.250  dqs_b\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqs_b\[2\]_OUT " "   1.250 dqs_b\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250  dqs_b\[3\]_IN " "   1.250  dqs_b\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqs_b\[3\]_OUT " "   1.250 dqs_b\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250  dqs_b\[4\]_IN " "   1.250  dqs_b\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqs_b\[4\]_OUT " "   1.250 dqs_b\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250  dqs_b\[5\]_IN " "   1.250  dqs_b\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqs_b\[5\]_OUT " "   1.250 dqs_b\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250  dqs_b\[6\]_IN " "   1.250  dqs_b\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqs_b\[6\]_OUT " "   1.250 dqs_b\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250  dqs_b\[7\]_IN " "   1.250  dqs_b\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqs_b\[7\]_OUT " "   1.250 dqs_b\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqsn_b\[0\]_OUT " "   1.250 dqsn_b\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqsn_b\[1\]_OUT " "   1.250 dqsn_b\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqsn_b\[2\]_OUT " "   1.250 dqsn_b\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqsn_b\[3\]_OUT " "   1.250 dqsn_b\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqsn_b\[4\]_OUT " "   1.250 dqsn_b\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqsn_b\[5\]_OUT " "   1.250 dqsn_b\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqsn_b\[6\]_OUT " "   1.250 dqsn_b\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 dqsn_b\[7\]_OUT " "   1.250 dqsn_b\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000      ext_clk " "   5.000      ext_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   1.250 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " "   5.000 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk " "   1.250 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " "   1.250 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " "  10.000 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " "  40.000 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk " "   2.500 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk " "   2.500 g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock " "   2.500 IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\] " "   2.500 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "  40.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.400 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " "   8.000 if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  mem_ref_clk " "   8.000  mem_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  pcie_refclk " "  10.000  pcie_refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      ref_clk " "  40.000      ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sv_reconfig_pma_testbus_clk_0 " "  10.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423535623954 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1423535623954 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423535630412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423535631723 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1423535631801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423535631957 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1423535632269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423535632269 ""}
{ "Info" "IFSAC_FSAC_OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING_OFF" "" "Fitter will not automatically pack the  registers into I/Os." {  } {  } 0 176222 "Fitter will not automatically pack the  registers into I/Os." 0 0 "Fitter" 0 -1 1423535632284 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1423535632596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1423535632596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1423535632752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1423535667431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1423535667603 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "63 MLAB cell " "Packed 63 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1423535667603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1423535667603 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1423535676463 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1423535724855 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1423535899060 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1423535899232 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 180 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 180 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1423535966328 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1423535966328 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1423536023751 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1423536023876 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1423536090816 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:07:42 " "Physical synthesis optimizations for speed complete: elapsed time is 00:07:42" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1423536138458 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423536139597 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423536146617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1423536147257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423536147506 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1423536148458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423536148458 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1423536148973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1423536148973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1423536149222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1423536202481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1423536202762 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1423536202762 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423536214087 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423536215694 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Gck_L0 " "Node \"Gck_L0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Gck_L0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Gck_L1 " "Node \"Gck_L1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Gck_L1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Gck_R0 " "Node \"Gck_R0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Gck_R0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Gck_R1 " "Node \"Gck_R1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Gck_R1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_int_reset " "Node \"cxp_int_reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_int_reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[0\] " "Node \"cxp_rx\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[10\] " "Node \"cxp_rx\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[11\] " "Node \"cxp_rx\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[1\] " "Node \"cxp_rx\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[2\] " "Node \"cxp_rx\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[3\] " "Node \"cxp_rx\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[4\] " "Node \"cxp_rx\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[5\] " "Node \"cxp_rx\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[6\] " "Node \"cxp_rx\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[7\] " "Node \"cxp_rx\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[8\] " "Node \"cxp_rx\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rx\[9\] " "Node \"cxp_rx\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rx\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[0\] " "Node \"cxp_rxn\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[10\] " "Node \"cxp_rxn\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[11\] " "Node \"cxp_rxn\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[1\] " "Node \"cxp_rxn\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[2\] " "Node \"cxp_rxn\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[3\] " "Node \"cxp_rxn\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[4\] " "Node \"cxp_rxn\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[5\] " "Node \"cxp_rxn\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[6\] " "Node \"cxp_rxn\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[7\] " "Node \"cxp_rxn\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[8\] " "Node \"cxp_rxn\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_rxn\[9\] " "Node \"cxp_rxn\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_rxn\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_scl " "Node \"cxp_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_sda " "Node \"cxp_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[0\] " "Node \"cxp_tx\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[10\] " "Node \"cxp_tx\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[11\] " "Node \"cxp_tx\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[1\] " "Node \"cxp_tx\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[2\] " "Node \"cxp_tx\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[3\] " "Node \"cxp_tx\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[4\] " "Node \"cxp_tx\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[5\] " "Node \"cxp_tx\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[6\] " "Node \"cxp_tx\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[7\] " "Node \"cxp_tx\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[8\] " "Node \"cxp_tx\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_tx\[9\] " "Node \"cxp_tx\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_tx\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[0\] " "Node \"cxp_txn\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[10\] " "Node \"cxp_txn\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[11\] " "Node \"cxp_txn\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[1\] " "Node \"cxp_txn\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[2\] " "Node \"cxp_txn\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[3\] " "Node \"cxp_txn\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[4\] " "Node \"cxp_txn\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[5\] " "Node \"cxp_txn\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[6\] " "Node \"cxp_txn\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[7\] " "Node \"cxp_txn\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[8\] " "Node \"cxp_txn\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cxp_txn\[9\] " "Node \"cxp_txn\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cxp_txn\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_refck_c " "Node \"hs_refck_c\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_refck_c" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_refckn_c " "Node \"hs_refckn_c\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_refckn_c" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_b\[0\] " "Node \"hs_rx_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_b\[1\] " "Node \"hs_rx_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_b\[2\] " "Node \"hs_rx_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_b\[3\] " "Node \"hs_rx_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_b\[4\] " "Node \"hs_rx_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_b\[5\] " "Node \"hs_rx_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_b\[6\] " "Node \"hs_rx_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_b\[7\] " "Node \"hs_rx_b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_c\[0\] " "Node \"hs_rx_c\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_c\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_c\[1\] " "Node \"hs_rx_c\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_c\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_c\[2\] " "Node \"hs_rx_c\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_c\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rx_c\[3\] " "Node \"hs_rx_c\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rx_c\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_b\[0\] " "Node \"hs_rxn_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_b\[1\] " "Node \"hs_rxn_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_b\[2\] " "Node \"hs_rxn_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_b\[3\] " "Node \"hs_rxn_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_b\[4\] " "Node \"hs_rxn_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_b\[5\] " "Node \"hs_rxn_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_b\[6\] " "Node \"hs_rxn_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_b\[7\] " "Node \"hs_rxn_b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_c\[0\] " "Node \"hs_rxn_c\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_c\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_c\[1\] " "Node \"hs_rxn_c\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_c\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_c\[2\] " "Node \"hs_rxn_c\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_c\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_rxn_c\[3\] " "Node \"hs_rxn_c\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_rxn_c\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_sci " "Node \"hs_sci\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_sci" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_sco " "Node \"hs_sco\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_sco" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_sdi " "Node \"hs_sdi\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_sdi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_sdo " "Node \"hs_sdo\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_sdo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_b\[0\] " "Node \"hs_tx_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_b\[1\] " "Node \"hs_tx_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_b\[2\] " "Node \"hs_tx_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_b\[3\] " "Node \"hs_tx_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_b\[4\] " "Node \"hs_tx_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_b\[5\] " "Node \"hs_tx_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_b\[6\] " "Node \"hs_tx_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_b\[7\] " "Node \"hs_tx_b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_c\[0\] " "Node \"hs_tx_c\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_c\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_c\[1\] " "Node \"hs_tx_c\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_c\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_c\[2\] " "Node \"hs_tx_c\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_c\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_tx_c\[3\] " "Node \"hs_tx_c\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_tx_c\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_b\[0\] " "Node \"hs_txn_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_b\[1\] " "Node \"hs_txn_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_b\[2\] " "Node \"hs_txn_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_b\[3\] " "Node \"hs_txn_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_b\[4\] " "Node \"hs_txn_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_b\[5\] " "Node \"hs_txn_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_b\[6\] " "Node \"hs_txn_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_b\[7\] " "Node \"hs_txn_b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_c\[0\] " "Node \"hs_txn_c\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_c\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_c\[1\] " "Node \"hs_txn_c\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_c\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_c\[2\] " "Node \"hs_txn_c\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_c\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hs_txn_c\[3\] " "Node \"hs_txn_c\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_txn_c\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kn_d " "Node \"kn_d\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kn_d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kn_e " "Node \"kn_e\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kn_e" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "odt_d " "Node \"odt_d\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "odt_d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "odt_e " "Node \"odt_e\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "odt_e" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rd_a " "Node \"sfp_rd_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rd_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rd_b " "Node \"sfp_rd_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rd_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rdn_a " "Node \"sfp_rdn_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rdn_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rdn_b " "Node \"sfp_rdn_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rdn_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rs0_a " "Node \"sfp_rs0_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rs0_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rs0_b " "Node \"sfp_rs0_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rs0_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rs1_a " "Node \"sfp_rs1_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rs1_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rs1_b " "Node \"sfp_rs1_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rs1_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rx_los_a " "Node \"sfp_rx_los_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rx_los_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_rx_los_b " "Node \"sfp_rx_los_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_rx_los_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_scl_a " "Node \"sfp_scl_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_scl_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_scl_b " "Node \"sfp_scl_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_scl_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_sda_a " "Node \"sfp_sda_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_sda_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_sda_b " "Node \"sfp_sda_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_sda_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_td_a " "Node \"sfp_td_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_td_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_td_b " "Node \"sfp_td_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_td_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_tdn_a " "Node \"sfp_tdn_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_tdn_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_tdn_b " "Node \"sfp_tdn_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_tdn_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_tx_disable_a " "Node \"sfp_tx_disable_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_tx_disable_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_tx_disable_b " "Node \"sfp_tx_disable_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_tx_disable_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_tx_fault_a " "Node \"sfp_tx_fault_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_tx_fault_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sfp_tx_fault_b " "Node \"sfp_tx_fault_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_tx_fault_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423536220405 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1423536220405 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:12:07 " "Fitter preparation operations ending: elapsed time is 00:12:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423536220499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1423536251168 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1423536252604 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "14132 " "Fitter has implemented the following 14132 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1423536515839 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1423536515839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "14132 " "Fitter has implemented the following 14132 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1423536515839 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1423536515839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:04:21 " "Fitter placement preparation operations ending: elapsed time is 00:04:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423536515839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1423536517227 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1423537000469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:08:03 " "Fitter placement operations ending: elapsed time is 00:08:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423537000469 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1423537000578 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1423537042230 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1423537383684 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1423537383699 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1423537465303 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:08:18 " "Physical synthesis optimizations for speed complete: elapsed time is 00:08:18" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1423537498796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1423537577888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X122_Y70 X134_Y81 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X122_Y70 to location X134_Y81" {  } { { "loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X122_Y70 to location X134_Y81"} { { 11 { 0 ""} 122 70 13 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1423537852340 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1423537852340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:25 " "Fitter routing operations ending: elapsed time is 00:05:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423537941837 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "439.30 " "Total time spent on timing analysis during the Fitter is 439.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1423538095497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423538100942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423538122563 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:41 " "Fitter post-fit operations ending: elapsed time is 00:01:41" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423538201016 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1423538209830 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "299 " "Following 299 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[0\] a permanently disabled " "Pin g_reserved\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5150 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[4\] a permanently disabled " "Pin g_reserved\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5154 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[5\] a permanently disabled " "Pin g_reserved\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5155 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[6\] a permanently disabled " "Pin g_reserved\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5156 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[8\] a permanently disabled " "Pin g_reserved\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5158 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[9\] a permanently disabled " "Pin g_reserved\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5159 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[10\] a permanently disabled " "Pin g_reserved\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5160 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[17\] a permanently disabled " "Pin g_reserved\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5167 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[18\] a permanently disabled " "Pin g_reserved\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5168 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scl a permanently enabled " "Pin scl has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { scl } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 41 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5431 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[11\] a permanently enabled " "Pin g_reserved\[11\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5161 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[22\] a permanently enabled " "Pin g_reserved\[22\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[22\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5172 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[27\] a permanently enabled " "Pin g_reserved\[27\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[27\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5177 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[33\] a permanently disabled " "Pin g_reserved\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[33] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[33\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5183 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[13\] a permanently enabled " "Pin g_reserved\[13\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5163 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[14\] a permanently enabled " "Pin g_reserved\[14\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5164 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[15\] a permanently enabled " "Pin g_reserved\[15\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5165 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[16\] a permanently disabled " "Pin g_reserved\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[16\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5166 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[21\] a permanently disabled " "Pin g_reserved\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[21\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5171 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[24\] a permanently enabled " "Pin g_reserved\[24\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[24\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5174 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[25\] a permanently enabled " "Pin g_reserved\[25\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[25\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5175 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[26\] a permanently enabled " "Pin g_reserved\[26\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[26\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5176 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[1\] a permanently disabled " "Pin g_reserved\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5151 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[2\] a permanently disabled " "Pin g_reserved\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5152 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[3\] a permanently disabled " "Pin g_reserved\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5153 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[7\] a permanently disabled " "Pin g_reserved\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5157 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[19\] a permanently disabled " "Pin g_reserved\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5169 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[20\] a permanently disabled " "Pin g_reserved\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[20\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5170 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "g_reserved\[29\] a permanently disabled " "Pin g_reserved\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[29\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5179 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[0\] a permanently disabled " "Pin dq_c\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5079 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[1\] a permanently disabled " "Pin dq_c\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5080 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[2\] a permanently disabled " "Pin dq_c\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5081 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[3\] a permanently disabled " "Pin dq_c\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5082 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[4\] a permanently disabled " "Pin dq_c\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5083 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[5\] a permanently disabled " "Pin dq_c\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5084 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[6\] a permanently disabled " "Pin dq_c\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5085 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[7\] a permanently disabled " "Pin dq_c\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5086 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[8\] a permanently disabled " "Pin dq_c\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5087 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[9\] a permanently disabled " "Pin dq_c\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5088 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[10\] a permanently disabled " "Pin dq_c\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5089 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[11\] a permanently disabled " "Pin dq_c\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5090 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[12\] a permanently disabled " "Pin dq_c\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[12\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5091 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[13\] a permanently disabled " "Pin dq_c\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5092 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[14\] a permanently disabled " "Pin dq_c\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5093 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[15\] a permanently disabled " "Pin dq_c\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5094 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[16\] a permanently disabled " "Pin dq_c\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[16\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5095 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[17\] a permanently disabled " "Pin dq_c\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5096 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[18\] a permanently disabled " "Pin dq_c\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5097 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[19\] a permanently disabled " "Pin dq_c\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5098 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[20\] a permanently disabled " "Pin dq_c\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[20\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5099 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[21\] a permanently disabled " "Pin dq_c\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[21\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5100 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[22\] a permanently disabled " "Pin dq_c\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[22\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5101 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[23\] a permanently disabled " "Pin dq_c\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[23\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5102 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[24\] a permanently disabled " "Pin dq_c\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[24\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5103 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[25\] a permanently disabled " "Pin dq_c\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[25\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5104 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[26\] a permanently disabled " "Pin dq_c\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[26\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5105 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[27\] a permanently disabled " "Pin dq_c\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[27\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5106 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[28\] a permanently disabled " "Pin dq_c\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[28\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5107 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[29\] a permanently disabled " "Pin dq_c\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[29\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5108 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[30\] a permanently disabled " "Pin dq_c\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[30\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5109 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[31\] a permanently disabled " "Pin dq_c\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[31\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5110 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[32\] a permanently disabled " "Pin dq_c\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[32] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[32\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5111 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[33\] a permanently disabled " "Pin dq_c\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[33] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[33\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5112 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[34\] a permanently disabled " "Pin dq_c\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[34] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[34\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5113 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[35\] a permanently disabled " "Pin dq_c\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[35] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[35\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5114 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[36\] a permanently disabled " "Pin dq_c\[36\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[36] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[36\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5115 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[37\] a permanently disabled " "Pin dq_c\[37\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[37] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[37\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5116 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[38\] a permanently disabled " "Pin dq_c\[38\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[38] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[38\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5117 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[39\] a permanently disabled " "Pin dq_c\[39\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[39] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[39\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5118 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[40\] a permanently disabled " "Pin dq_c\[40\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[40] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[40\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5119 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[41\] a permanently disabled " "Pin dq_c\[41\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[41] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[41\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5120 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[42\] a permanently disabled " "Pin dq_c\[42\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[42] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[42\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5121 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[43\] a permanently disabled " "Pin dq_c\[43\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[43] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[43\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5122 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[44\] a permanently disabled " "Pin dq_c\[44\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[44] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[44\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5123 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[45\] a permanently disabled " "Pin dq_c\[45\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[45] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[45\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5124 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[46\] a permanently disabled " "Pin dq_c\[46\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[46] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[46\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5125 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[47\] a permanently disabled " "Pin dq_c\[47\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[47] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[47\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5126 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[48\] a permanently disabled " "Pin dq_c\[48\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[48] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[48\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5127 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[49\] a permanently disabled " "Pin dq_c\[49\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[49] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[49\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5128 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[50\] a permanently disabled " "Pin dq_c\[50\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[50] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[50\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5129 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[51\] a permanently disabled " "Pin dq_c\[51\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[51] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[51\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5130 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[52\] a permanently disabled " "Pin dq_c\[52\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[52] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[52\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5131 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[53\] a permanently disabled " "Pin dq_c\[53\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[53] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[53\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5132 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[54\] a permanently disabled " "Pin dq_c\[54\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[54] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[54\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5133 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[55\] a permanently disabled " "Pin dq_c\[55\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[55] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[55\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5134 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[56\] a permanently disabled " "Pin dq_c\[56\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[56] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[56\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5135 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[57\] a permanently disabled " "Pin dq_c\[57\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[57] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[57\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5136 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[58\] a permanently disabled " "Pin dq_c\[58\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[58] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[58\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5137 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[59\] a permanently disabled " "Pin dq_c\[59\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[59] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[59\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5138 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[60\] a permanently disabled " "Pin dq_c\[60\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[60] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[60\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5139 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[61\] a permanently disabled " "Pin dq_c\[61\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[61] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[61\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5140 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[62\] a permanently disabled " "Pin dq_c\[62\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[62] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[62\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5141 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_c\[63\] a permanently disabled " "Pin dq_c\[63\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[63] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[63\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5142 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqs_c\[0\] a permanently disabled " "Pin dqs_c\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5071 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqs_c\[1\] a permanently disabled " "Pin dqs_c\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5072 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqs_c\[2\] a permanently disabled " "Pin dqs_c\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5073 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqs_c\[3\] a permanently disabled " "Pin dqs_c\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5074 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqs_c\[4\] a permanently disabled " "Pin dqs_c\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5075 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqs_c\[5\] a permanently disabled " "Pin dqs_c\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5076 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqs_c\[6\] a permanently disabled " "Pin dqs_c\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5077 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqs_c\[7\] a permanently disabled " "Pin dqs_c\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5078 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqsn_c\[0\] a permanently disabled " "Pin dqsn_c\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5063 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqsn_c\[1\] a permanently disabled " "Pin dqsn_c\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5064 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqsn_c\[2\] a permanently disabled " "Pin dqsn_c\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5065 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqsn_c\[3\] a permanently disabled " "Pin dqsn_c\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5066 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqsn_c\[4\] a permanently disabled " "Pin dqsn_c\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5067 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqsn_c\[5\] a permanently disabled " "Pin dqsn_c\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5068 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqsn_c\[6\] a permanently disabled " "Pin dqsn_c\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5069 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dqsn_c\[7\] a permanently disabled " "Pin dqsn_c\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5070 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[0\] a permanently disabled " "Pin dq_d\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4887 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[1\] a permanently disabled " "Pin dq_d\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4886 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[2\] a permanently disabled " "Pin dq_d\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4885 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[3\] a permanently disabled " "Pin dq_d\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4884 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[4\] a permanently disabled " "Pin dq_d\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4883 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[5\] a permanently disabled " "Pin dq_d\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4882 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[6\] a permanently disabled " "Pin dq_d\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4881 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[7\] a permanently disabled " "Pin dq_d\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4880 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[8\] a permanently disabled " "Pin dq_d\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4879 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[9\] a permanently disabled " "Pin dq_d\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4878 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[10\] a permanently disabled " "Pin dq_d\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4877 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[11\] a permanently disabled " "Pin dq_d\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4876 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[12\] a permanently disabled " "Pin dq_d\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[12\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4875 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[13\] a permanently disabled " "Pin dq_d\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4874 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[14\] a permanently disabled " "Pin dq_d\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4873 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[15\] a permanently disabled " "Pin dq_d\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4872 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[16\] a permanently disabled " "Pin dq_d\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[16\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4871 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[17\] a permanently disabled " "Pin dq_d\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4870 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[18\] a permanently disabled " "Pin dq_d\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5045 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[19\] a permanently disabled " "Pin dq_d\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5046 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[20\] a permanently disabled " "Pin dq_d\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[20\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5047 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[21\] a permanently disabled " "Pin dq_d\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[21\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5048 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[22\] a permanently disabled " "Pin dq_d\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[22\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5049 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[23\] a permanently disabled " "Pin dq_d\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[23\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5050 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[24\] a permanently disabled " "Pin dq_d\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[24\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5051 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[25\] a permanently disabled " "Pin dq_d\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[25\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5052 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[26\] a permanently disabled " "Pin dq_d\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[26\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5053 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[27\] a permanently disabled " "Pin dq_d\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[27\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5054 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[28\] a permanently disabled " "Pin dq_d\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[28\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5055 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[29\] a permanently disabled " "Pin dq_d\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[29\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5056 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[30\] a permanently disabled " "Pin dq_d\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[30\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5057 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[31\] a permanently disabled " "Pin dq_d\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[31\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5058 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[32\] a permanently disabled " "Pin dq_d\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[32] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[32\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5059 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[33\] a permanently disabled " "Pin dq_d\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[33] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[33\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5060 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[34\] a permanently disabled " "Pin dq_d\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[34] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[34\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5061 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_d\[35\] a permanently disabled " "Pin dq_d\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_d[35] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_d\[35\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 100 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_d[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5062 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[0\] a permanently disabled " "Pin dq_e\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4923 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[1\] a permanently disabled " "Pin dq_e\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4922 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[2\] a permanently disabled " "Pin dq_e\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4921 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[3\] a permanently disabled " "Pin dq_e\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4920 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[4\] a permanently disabled " "Pin dq_e\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4919 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[5\] a permanently disabled " "Pin dq_e\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4918 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[6\] a permanently disabled " "Pin dq_e\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4917 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[7\] a permanently disabled " "Pin dq_e\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4916 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[8\] a permanently disabled " "Pin dq_e\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4915 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[9\] a permanently disabled " "Pin dq_e\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4914 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[10\] a permanently disabled " "Pin dq_e\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4913 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[11\] a permanently disabled " "Pin dq_e\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4912 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[12\] a permanently disabled " "Pin dq_e\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[12\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4911 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[13\] a permanently disabled " "Pin dq_e\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4910 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[14\] a permanently disabled " "Pin dq_e\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4909 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[15\] a permanently disabled " "Pin dq_e\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4908 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[16\] a permanently disabled " "Pin dq_e\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[16\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4907 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[17\] a permanently disabled " "Pin dq_e\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4906 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[18\] a permanently disabled " "Pin dq_e\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4905 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[19\] a permanently disabled " "Pin dq_e\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4904 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[20\] a permanently disabled " "Pin dq_e\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[20\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4903 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[21\] a permanently disabled " "Pin dq_e\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[21\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4902 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[22\] a permanently disabled " "Pin dq_e\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[22\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4901 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[23\] a permanently disabled " "Pin dq_e\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[23\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4900 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[24\] a permanently disabled " "Pin dq_e\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[24\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4899 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[25\] a permanently disabled " "Pin dq_e\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[25\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4898 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[26\] a permanently disabled " "Pin dq_e\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[26\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4897 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[27\] a permanently disabled " "Pin dq_e\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[27\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4896 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[28\] a permanently disabled " "Pin dq_e\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[28\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4895 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[29\] a permanently disabled " "Pin dq_e\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[29\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4894 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[30\] a permanently disabled " "Pin dq_e\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[30\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4893 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[31\] a permanently disabled " "Pin dq_e\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[31\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4892 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[32\] a permanently disabled " "Pin dq_e\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[32] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[32\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4891 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[33\] a permanently disabled " "Pin dq_e\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[33] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[33\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4890 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[34\] a permanently disabled " "Pin dq_e\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[34] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[34\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4889 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dq_e\[35\] a permanently disabled " "Pin dq_e\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_e[35] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_e\[35\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 113 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_e[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4888 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "phy_mdio a permanently disabled " "Pin phy_mdio has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { phy_mdio } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "phy_mdio" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 129 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phy_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5422 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[0\] a permanently disabled " "Pin j3_ext_io\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5044 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[1\] a permanently disabled " "Pin j3_ext_io\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5043 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[2\] a permanently disabled " "Pin j3_ext_io\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5042 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[3\] a permanently disabled " "Pin j3_ext_io\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5041 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[4\] a permanently disabled " "Pin j3_ext_io\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5040 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[5\] a permanently disabled " "Pin j3_ext_io\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5039 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[6\] a permanently disabled " "Pin j3_ext_io\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5038 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[7\] a permanently disabled " "Pin j3_ext_io\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5037 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[8\] a permanently disabled " "Pin j3_ext_io\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5036 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[9\] a permanently disabled " "Pin j3_ext_io\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5035 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[10\] a permanently disabled " "Pin j3_ext_io\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5034 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "j3_ext_io\[11\] a permanently disabled " "Pin j3_ext_io\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { j3_ext_io[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "j3_ext_io\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 167 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { j3_ext_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5033 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[0\] a permanently disabled " "Pin l\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5012 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[1\] a permanently disabled " "Pin l\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5011 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[2\] a permanently disabled " "Pin l\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5010 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[3\] a permanently disabled " "Pin l\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5009 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[4\] a permanently disabled " "Pin l\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5008 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[5\] a permanently disabled " "Pin l\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5007 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[6\] a permanently disabled " "Pin l\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5006 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[7\] a permanently disabled " "Pin l\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5005 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[8\] a permanently disabled " "Pin l\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5004 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[9\] a permanently disabled " "Pin l\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5003 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[10\] a permanently disabled " "Pin l\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5002 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[11\] a permanently disabled " "Pin l\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5001 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[12\] a permanently disabled " "Pin l\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[12\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5000 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[13\] a permanently disabled " "Pin l\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4999 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[14\] a permanently disabled " "Pin l\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4998 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[15\] a permanently disabled " "Pin l\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4997 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[16\] a permanently disabled " "Pin l\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[16\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4996 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[17\] a permanently disabled " "Pin l\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4995 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[18\] a permanently disabled " "Pin l\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4994 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[19\] a permanently disabled " "Pin l\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4993 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[20\] a permanently disabled " "Pin l\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[20\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4992 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[21\] a permanently disabled " "Pin l\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[21\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4991 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[22\] a permanently disabled " "Pin l\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[22\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4990 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[23\] a permanently disabled " "Pin l\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[23\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4989 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[24\] a permanently disabled " "Pin l\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[24\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4988 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[25\] a permanently disabled " "Pin l\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[25\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4987 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[26\] a permanently disabled " "Pin l\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[26\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4986 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[27\] a permanently disabled " "Pin l\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[27\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4985 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[28\] a permanently disabled " "Pin l\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[28\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4984 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[29\] a permanently disabled " "Pin l\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[29\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4983 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[30\] a permanently disabled " "Pin l\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[30\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4982 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[31\] a permanently disabled " "Pin l\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[31\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4981 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[32\] a permanently disabled " "Pin l\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[32] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[32\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4980 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[33\] a permanently disabled " "Pin l\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[33] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[33\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4979 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[34\] a permanently disabled " "Pin l\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[34] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[34\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4978 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[35\] a permanently disabled " "Pin l\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[35] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[35\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4977 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[36\] a permanently disabled " "Pin l\[36\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[36] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[36\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4976 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[37\] a permanently disabled " "Pin l\[37\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[37] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[37\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4975 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[38\] a permanently disabled " "Pin l\[38\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[38] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[38\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4974 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[39\] a permanently disabled " "Pin l\[39\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[39] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[39\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4973 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[40\] a permanently disabled " "Pin l\[40\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[40] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[40\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4972 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[41\] a permanently disabled " "Pin l\[41\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[41] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[41\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4971 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[42\] a permanently disabled " "Pin l\[42\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[42] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[42\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4970 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[43\] a permanently disabled " "Pin l\[43\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[43] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[43\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4969 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[44\] a permanently disabled " "Pin l\[44\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[44] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[44\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4968 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[45\] a permanently disabled " "Pin l\[45\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[45] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[45\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4967 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[46\] a permanently disabled " "Pin l\[46\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[46] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[46\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4966 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[47\] a permanently disabled " "Pin l\[47\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[47] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[47\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4965 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[48\] a permanently disabled " "Pin l\[48\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[48] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[48\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4964 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[49\] a permanently disabled " "Pin l\[49\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[49] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[49\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4963 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[50\] a permanently disabled " "Pin l\[50\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[50] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[50\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4962 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[51\] a permanently disabled " "Pin l\[51\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[51] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[51\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4961 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[52\] a permanently disabled " "Pin l\[52\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[52] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[52\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4960 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[53\] a permanently disabled " "Pin l\[53\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[53] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[53\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4959 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[54\] a permanently disabled " "Pin l\[54\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[54] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[54\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4958 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[55\] a permanently disabled " "Pin l\[55\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[55] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[55\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4957 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[56\] a permanently disabled " "Pin l\[56\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[56] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[56\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4956 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[57\] a permanently disabled " "Pin l\[57\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[57] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[57\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4955 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[58\] a permanently disabled " "Pin l\[58\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[58] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[58\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4954 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[59\] a permanently disabled " "Pin l\[59\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[59] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[59\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4953 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[60\] a permanently disabled " "Pin l\[60\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[60] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[60\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4952 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[61\] a permanently disabled " "Pin l\[61\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[61] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[61\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4951 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[62\] a permanently disabled " "Pin l\[62\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[62] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[62\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4950 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[63\] a permanently disabled " "Pin l\[63\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[63] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[63\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4949 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[64\] a permanently disabled " "Pin l\[64\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[64] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[64\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4948 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[65\] a permanently disabled " "Pin l\[65\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[65] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[65\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4947 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[66\] a permanently disabled " "Pin l\[66\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[66] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[66\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4946 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[67\] a permanently disabled " "Pin l\[67\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[67] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[67\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4945 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[68\] a permanently disabled " "Pin l\[68\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[68] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[68\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4944 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[69\] a permanently disabled " "Pin l\[69\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[69] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[69\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4943 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[70\] a permanently disabled " "Pin l\[70\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[70] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[70\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4942 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[71\] a permanently disabled " "Pin l\[71\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[71] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[71\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4941 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[72\] a permanently disabled " "Pin l\[72\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[72] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[72\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4940 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[73\] a permanently disabled " "Pin l\[73\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[73] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[73\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4939 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[74\] a permanently disabled " "Pin l\[74\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[74] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[74\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4938 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[75\] a permanently disabled " "Pin l\[75\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[75] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[75\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4937 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[76\] a permanently disabled " "Pin l\[76\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[76] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[76\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4936 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[77\] a permanently disabled " "Pin l\[77\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[77] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[77\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4935 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[78\] a permanently disabled " "Pin l\[78\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[78] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[78\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4934 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[79\] a permanently disabled " "Pin l\[79\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[79] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[79\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4933 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[80\] a permanently disabled " "Pin l\[80\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[80] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[80\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4932 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[81\] a permanently disabled " "Pin l\[81\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[81] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[81\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4931 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[82\] a permanently disabled " "Pin l\[82\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[82] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[82\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4930 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[83\] a permanently disabled " "Pin l\[83\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[83] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[83\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4929 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l\[84\] a permanently disabled " "Pin l\[84\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l[84] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l\[84\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 172 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4928 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[0\] a permanently disabled " "Pin l_io\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5032 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[1\] a permanently disabled " "Pin l_io\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5031 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[2\] a permanently disabled " "Pin l_io\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5030 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[3\] a permanently disabled " "Pin l_io\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5029 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[4\] a permanently disabled " "Pin l_io\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5028 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[5\] a permanently disabled " "Pin l_io\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5027 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[6\] a permanently disabled " "Pin l_io\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5026 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[7\] a permanently disabled " "Pin l_io\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5025 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[8\] a permanently disabled " "Pin l_io\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5024 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[9\] a permanently disabled " "Pin l_io\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5023 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[10\] a permanently disabled " "Pin l_io\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5022 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[11\] a permanently disabled " "Pin l_io\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5021 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[12\] a permanently disabled " "Pin l_io\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[12\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5020 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[13\] a permanently disabled " "Pin l_io\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5019 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[14\] a permanently disabled " "Pin l_io\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5018 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[15\] a permanently disabled " "Pin l_io\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5017 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[16\] a permanently disabled " "Pin l_io\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[16\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5016 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[17\] a permanently disabled " "Pin l_io\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5015 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[18\] a permanently disabled " "Pin l_io\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5014 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "l_io\[19\] a permanently disabled " "Pin l_io\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { l_io[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_io\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 174 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5013 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1423538221889 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1423538221889 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "144 " "Following 144 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledn\[1\] VCC " "Pin ledn\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ledn[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledn\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 43 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4927 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledn\[2\] VCC " "Pin ledn\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ledn[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledn\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 43 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4926 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledn\[3\] VCC " "Pin ledn\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ledn[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledn\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 43 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4925 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledn\[4\] VCC " "Pin ledn\[4\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ledn[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledn\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 43 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 4924 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[0\] GND " "Pin addr_c\[0\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5317 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[1\] GND " "Pin addr_c\[1\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5318 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[2\] GND " "Pin addr_c\[2\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5319 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[3\] GND " "Pin addr_c\[3\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5320 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[4\] GND " "Pin addr_c\[4\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5321 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[5\] GND " "Pin addr_c\[5\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5322 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[6\] GND " "Pin addr_c\[6\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5323 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[7\] GND " "Pin addr_c\[7\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5324 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[8\] GND " "Pin addr_c\[8\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5325 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[9\] GND " "Pin addr_c\[9\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5326 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[10\] GND " "Pin addr_c\[10\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5327 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[11\] GND " "Pin addr_c\[11\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5328 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[12\] GND " "Pin addr_c\[12\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[12\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5329 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[13\] GND " "Pin addr_c\[13\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5330 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[14\] GND " "Pin addr_c\[14\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5331 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_c\[15\] GND " "Pin addr_c\[15\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { addr_c[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_c\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 79 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_c[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5332 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ba_c\[0\] GND " "Pin ba_c\[0\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ba_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ba_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 80 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ba_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5333 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ba_c\[1\] GND " "Pin ba_c\[1\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ba_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ba_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 80 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ba_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5334 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ba_c\[2\] GND " "Pin ba_c\[2\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ba_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ba_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 80 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ba_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5335 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cas_c VCC " "Pin cas_c has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { cas_c } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cas_c" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 81 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cas_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5441 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cke_c\[0\] GND " "Pin cke_c\[0\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { cke_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cke_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 82 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cke_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5336 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cke_c\[1\] GND " "Pin cke_c\[1\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { cke_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cke_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 82 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cke_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5337 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ck_c\[0\] VCC " "Pin ck_c\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ck_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ck_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 83 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ck_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5145 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ck_c\[1\] VCC " "Pin ck_c\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ck_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ck_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 83 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ck_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5146 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ckn_c\[0\] VCC " "Pin ckn_c\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ckn_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ckn_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 84 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ckn_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5143 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ckn_c\[1\] VCC " "Pin ckn_c\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ckn_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ckn_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 84 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ckn_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5144 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cs_c\[0\] VCC " "Pin cs_c\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { cs_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 85 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5338 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cs_c\[1\] VCC " "Pin cs_c\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { cs_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 85 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5339 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqm_c\[0\] GND " "Pin dqm_c\[0\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqm_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 87 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqm_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5340 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqm_c\[1\] GND " "Pin dqm_c\[1\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqm_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 87 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqm_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5341 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqm_c\[2\] GND " "Pin dqm_c\[2\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqm_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 87 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqm_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5342 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqm_c\[3\] GND " "Pin dqm_c\[3\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqm_c[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm_c\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 87 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqm_c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5343 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqm_c\[4\] GND " "Pin dqm_c\[4\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqm_c[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm_c\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 87 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqm_c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5344 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqm_c\[5\] GND " "Pin dqm_c\[5\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqm_c[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm_c\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 87 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqm_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5345 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqm_c\[6\] GND " "Pin dqm_c\[6\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqm_c[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm_c\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 87 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqm_c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5346 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqm_c\[7\] GND " "Pin dqm_c\[7\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqm_c[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqm_c\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 87 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqm_c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5347 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "we_c GND " "Pin we_c has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { we_c } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "we_c" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 90 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5442 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ras_c VCC " "Pin ras_c has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ras_c } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ras_c" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 91 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ras_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5443 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "odt_c\[0\] GND " "Pin odt_c\[0\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { odt_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "odt_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 92 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { odt_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5348 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "odt_c\[1\] GND " "Pin odt_c\[1\] has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { odt_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "odt_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 92 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { odt_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5349 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "resetn_c GND " "Pin resetn_c has GND driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { resetn_c } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetn_c" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 93 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5444 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sfp_link_ledn_a VCC " "Pin sfp_link_ledn_a has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sfp_link_ledn_a } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_link_ledn_a" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 143 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sfp_link_ledn_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5423 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sfp_trafic_ledn_a VCC " "Pin sfp_trafic_ledn_a has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sfp_trafic_ledn_a } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_trafic_ledn_a" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 144 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sfp_trafic_ledn_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5424 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sfp_link_ledn_b VCC " "Pin sfp_link_ledn_b has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sfp_link_ledn_b } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_link_ledn_b" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 149 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sfp_link_ledn_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5425 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sfp_trafic_ledn_b VCC " "Pin sfp_trafic_ledn_b has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sfp_trafic_ledn_b } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sfp_trafic_ledn_b" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 150 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sfp_trafic_ledn_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5426 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[0\] VCC " "Pin g_reserved\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5150 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[4\] VCC " "Pin g_reserved\[4\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5154 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[5\] VCC " "Pin g_reserved\[5\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5155 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[6\] VCC " "Pin g_reserved\[6\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5156 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[8\] VCC " "Pin g_reserved\[8\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5158 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[9\] VCC " "Pin g_reserved\[9\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5159 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[10\] VCC " "Pin g_reserved\[10\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5160 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[17\] VCC " "Pin g_reserved\[17\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5167 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[18\] VCC " "Pin g_reserved\[18\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5168 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[1\] VCC " "Pin g_reserved\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5151 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[2\] VCC " "Pin g_reserved\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5152 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[3\] VCC " "Pin g_reserved\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5153 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[7\] VCC " "Pin g_reserved\[7\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5157 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[19\] VCC " "Pin g_reserved\[19\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5169 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "g_reserved\[20\] VCC " "Pin g_reserved\[20\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { g_reserved[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_reserved\[20\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_reserved[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5170 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[0\] VCC " "Pin dq_c\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5079 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[1\] VCC " "Pin dq_c\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5080 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[2\] VCC " "Pin dq_c\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5081 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[3\] VCC " "Pin dq_c\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5082 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[4\] VCC " "Pin dq_c\[4\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5083 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[5\] VCC " "Pin dq_c\[5\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5084 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[6\] VCC " "Pin dq_c\[6\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5085 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[7\] VCC " "Pin dq_c\[7\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5086 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[8\] VCC " "Pin dq_c\[8\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5087 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[9\] VCC " "Pin dq_c\[9\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5088 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[10\] VCC " "Pin dq_c\[10\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5089 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[11\] VCC " "Pin dq_c\[11\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5090 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[12\] VCC " "Pin dq_c\[12\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[12\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5091 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[13\] VCC " "Pin dq_c\[13\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5092 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[14\] VCC " "Pin dq_c\[14\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5093 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[15\] VCC " "Pin dq_c\[15\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5094 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[16\] VCC " "Pin dq_c\[16\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[16\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5095 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[17\] VCC " "Pin dq_c\[17\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5096 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[18\] VCC " "Pin dq_c\[18\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5097 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[19\] VCC " "Pin dq_c\[19\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5098 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[20\] VCC " "Pin dq_c\[20\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[20\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5099 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[21\] VCC " "Pin dq_c\[21\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[21\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5100 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[22\] VCC " "Pin dq_c\[22\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[22\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5101 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[23\] VCC " "Pin dq_c\[23\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[23\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5102 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[24\] VCC " "Pin dq_c\[24\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[24\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5103 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[25\] VCC " "Pin dq_c\[25\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[25\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5104 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[26\] VCC " "Pin dq_c\[26\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[26\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5105 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[27\] VCC " "Pin dq_c\[27\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[27\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5106 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[28\] VCC " "Pin dq_c\[28\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[28\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5107 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[29\] VCC " "Pin dq_c\[29\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[29\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5108 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[30\] VCC " "Pin dq_c\[30\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[30\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5109 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[31\] VCC " "Pin dq_c\[31\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[31\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5110 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[32\] VCC " "Pin dq_c\[32\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[32] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[32\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5111 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[33\] VCC " "Pin dq_c\[33\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[33] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[33\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5112 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[34\] VCC " "Pin dq_c\[34\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[34] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[34\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5113 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[35\] VCC " "Pin dq_c\[35\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[35] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[35\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5114 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[36\] VCC " "Pin dq_c\[36\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[36] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[36\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5115 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[37\] VCC " "Pin dq_c\[37\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[37] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[37\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5116 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[38\] VCC " "Pin dq_c\[38\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[38] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[38\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5117 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[39\] VCC " "Pin dq_c\[39\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[39] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[39\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5118 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[40\] VCC " "Pin dq_c\[40\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[40] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[40\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5119 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[41\] VCC " "Pin dq_c\[41\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[41] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[41\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5120 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[42\] VCC " "Pin dq_c\[42\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[42] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[42\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5121 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[43\] VCC " "Pin dq_c\[43\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[43] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[43\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5122 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[44\] VCC " "Pin dq_c\[44\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[44] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[44\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5123 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[45\] VCC " "Pin dq_c\[45\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[45] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[45\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5124 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[46\] VCC " "Pin dq_c\[46\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[46] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[46\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5125 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[47\] VCC " "Pin dq_c\[47\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[47] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[47\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5126 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[48\] VCC " "Pin dq_c\[48\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[48] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[48\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5127 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[49\] VCC " "Pin dq_c\[49\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[49] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[49\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5128 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[50\] VCC " "Pin dq_c\[50\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[50] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[50\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5129 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[51\] VCC " "Pin dq_c\[51\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[51] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[51\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5130 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[52\] VCC " "Pin dq_c\[52\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[52] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[52\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5131 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[53\] VCC " "Pin dq_c\[53\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[53] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[53\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5132 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[54\] VCC " "Pin dq_c\[54\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[54] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[54\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5133 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[55\] VCC " "Pin dq_c\[55\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[55] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[55\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5134 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[56\] VCC " "Pin dq_c\[56\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[56] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[56\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5135 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[57\] VCC " "Pin dq_c\[57\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[57] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[57\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5136 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[58\] VCC " "Pin dq_c\[58\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[58] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[58\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5137 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[59\] VCC " "Pin dq_c\[59\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[59] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[59\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5138 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[60\] VCC " "Pin dq_c\[60\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[60] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[60\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5139 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[61\] VCC " "Pin dq_c\[61\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[61] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[61\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5140 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[62\] VCC " "Pin dq_c\[62\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[62] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[62\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5141 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dq_c\[63\] VCC " "Pin dq_c\[63\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_c[63] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_c\[63\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 86 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_c[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5142 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqs_c\[0\] VCC " "Pin dqs_c\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5071 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqs_c\[1\] VCC " "Pin dqs_c\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5072 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqs_c\[2\] VCC " "Pin dqs_c\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5073 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqs_c\[3\] VCC " "Pin dqs_c\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5074 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqs_c\[4\] VCC " "Pin dqs_c\[4\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5075 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqs_c\[5\] VCC " "Pin dqs_c\[5\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5076 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqs_c\[6\] VCC " "Pin dqs_c\[6\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5077 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqs_c\[7\] VCC " "Pin dqs_c\[7\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_c[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_c\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 88 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5078 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqsn_c\[0\] VCC " "Pin dqsn_c\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5063 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqsn_c\[1\] VCC " "Pin dqsn_c\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5064 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqsn_c\[2\] VCC " "Pin dqsn_c\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5065 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqsn_c\[3\] VCC " "Pin dqsn_c\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5066 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqsn_c\[4\] VCC " "Pin dqsn_c\[4\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5067 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqsn_c\[5\] VCC " "Pin dqsn_c\[5\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5068 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqsn_c\[6\] VCC " "Pin dqsn_c\[6\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5069 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dqsn_c\[7\] VCC " "Pin dqsn_c\[7\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_c[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_c\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_c[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5070 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1423538221998 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1423538221998 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[0\] SSTL-135 " "Type bi-directional pin dq_b\[0\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5227 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqs_b\[0\] Differential 1.35-V SSTL " "Type bi-directional pin dqs_b\[0\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_b[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_b\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 67 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5299 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[8\] SSTL-135 " "Type bi-directional pin dq_b\[8\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[8\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5235 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[1\] SSTL-135 " "Type bi-directional pin dq_b\[1\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5228 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[2\] SSTL-135 " "Type bi-directional pin dq_b\[2\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5229 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[3\] SSTL-135 " "Type bi-directional pin dq_b\[3\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5230 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[4\] SSTL-135 " "Type bi-directional pin dq_b\[4\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5231 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[5\] SSTL-135 " "Type bi-directional pin dq_b\[5\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5232 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[6\] SSTL-135 " "Type bi-directional pin dq_b\[6\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5233 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[7\] SSTL-135 " "Type bi-directional pin dq_b\[7\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5234 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[9\] SSTL-135 " "Type bi-directional pin dq_b\[9\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[9\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5236 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[10\] SSTL-135 " "Type bi-directional pin dq_b\[10\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[10\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5237 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[11\] SSTL-135 " "Type bi-directional pin dq_b\[11\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[11\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5238 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[12\] SSTL-135 " "Type bi-directional pin dq_b\[12\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[12\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5239 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[13\] SSTL-135 " "Type bi-directional pin dq_b\[13\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[13\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5240 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[14\] SSTL-135 " "Type bi-directional pin dq_b\[14\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[14\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5241 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[15\] SSTL-135 " "Type bi-directional pin dq_b\[15\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[15\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5242 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[16\] SSTL-135 " "Type bi-directional pin dq_b\[16\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[16\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5243 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[17\] SSTL-135 " "Type bi-directional pin dq_b\[17\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[17\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5244 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[18\] SSTL-135 " "Type bi-directional pin dq_b\[18\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[18\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5245 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[19\] SSTL-135 " "Type bi-directional pin dq_b\[19\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[19\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5246 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[20\] SSTL-135 " "Type bi-directional pin dq_b\[20\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[20\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5247 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[21\] SSTL-135 " "Type bi-directional pin dq_b\[21\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[21\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5248 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[22\] SSTL-135 " "Type bi-directional pin dq_b\[22\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[22\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5249 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[23\] SSTL-135 " "Type bi-directional pin dq_b\[23\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[23\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5250 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[24\] SSTL-135 " "Type bi-directional pin dq_b\[24\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[24\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5251 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[25\] SSTL-135 " "Type bi-directional pin dq_b\[25\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[25\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5252 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[26\] SSTL-135 " "Type bi-directional pin dq_b\[26\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[26\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5253 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[27\] SSTL-135 " "Type bi-directional pin dq_b\[27\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[27\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5254 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[28\] SSTL-135 " "Type bi-directional pin dq_b\[28\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[28\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5255 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[29\] SSTL-135 " "Type bi-directional pin dq_b\[29\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[29\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5256 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[30\] SSTL-135 " "Type bi-directional pin dq_b\[30\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[30\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5257 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[31\] SSTL-135 " "Type bi-directional pin dq_b\[31\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[31\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5258 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[32\] SSTL-135 " "Type bi-directional pin dq_b\[32\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[32] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[32\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5259 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[33\] SSTL-135 " "Type bi-directional pin dq_b\[33\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[33] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[33\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5260 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[34\] SSTL-135 " "Type bi-directional pin dq_b\[34\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[34] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[34\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5261 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[35\] SSTL-135 " "Type bi-directional pin dq_b\[35\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[35] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[35\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5262 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[36\] SSTL-135 " "Type bi-directional pin dq_b\[36\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[36] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[36\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5263 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[37\] SSTL-135 " "Type bi-directional pin dq_b\[37\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[37] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[37\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5264 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[38\] SSTL-135 " "Type bi-directional pin dq_b\[38\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[38] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[38\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5265 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[39\] SSTL-135 " "Type bi-directional pin dq_b\[39\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[39] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[39\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5266 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[40\] SSTL-135 " "Type bi-directional pin dq_b\[40\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[40] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[40\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5267 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[41\] SSTL-135 " "Type bi-directional pin dq_b\[41\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[41] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[41\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5268 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[42\] SSTL-135 " "Type bi-directional pin dq_b\[42\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[42] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[42\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5269 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[43\] SSTL-135 " "Type bi-directional pin dq_b\[43\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[43] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[43\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5270 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[44\] SSTL-135 " "Type bi-directional pin dq_b\[44\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[44] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[44\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5271 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[45\] SSTL-135 " "Type bi-directional pin dq_b\[45\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[45] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[45\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5272 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[46\] SSTL-135 " "Type bi-directional pin dq_b\[46\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[46] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[46\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5273 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[47\] SSTL-135 " "Type bi-directional pin dq_b\[47\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[47] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[47\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5274 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[48\] SSTL-135 " "Type bi-directional pin dq_b\[48\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[48] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[48\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5275 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[49\] SSTL-135 " "Type bi-directional pin dq_b\[49\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[49] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[49\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5276 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[50\] SSTL-135 " "Type bi-directional pin dq_b\[50\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[50] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[50\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5277 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[51\] SSTL-135 " "Type bi-directional pin dq_b\[51\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[51] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[51\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5278 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[52\] SSTL-135 " "Type bi-directional pin dq_b\[52\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[52] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[52\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5279 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[53\] SSTL-135 " "Type bi-directional pin dq_b\[53\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[53] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[53\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5280 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[54\] SSTL-135 " "Type bi-directional pin dq_b\[54\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[54] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[54\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5281 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[55\] SSTL-135 " "Type bi-directional pin dq_b\[55\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[55] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[55\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5282 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[56\] SSTL-135 " "Type bi-directional pin dq_b\[56\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[56] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[56\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5283 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[57\] SSTL-135 " "Type bi-directional pin dq_b\[57\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[57] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[57\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5284 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[58\] SSTL-135 " "Type bi-directional pin dq_b\[58\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[58] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[58\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5285 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[59\] SSTL-135 " "Type bi-directional pin dq_b\[59\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[59] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[59\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5286 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[60\] SSTL-135 " "Type bi-directional pin dq_b\[60\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[60] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[60\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5287 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[61\] SSTL-135 " "Type bi-directional pin dq_b\[61\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[61] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[61\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5288 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[62\] SSTL-135 " "Type bi-directional pin dq_b\[62\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[62] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[62\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5289 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|delayed_oct~_Duplicate" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dq_b\[63\] SSTL-135 " "Type bi-directional pin dq_b\[63\] uses the SSTL-135 I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dq_b[63] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq_b\[63\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq_b[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5290 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqs_b\[1\] Differential 1.35-V SSTL " "Type bi-directional pin dqs_b\[1\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_b[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_b\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 67 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5300 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqs_b\[2\] Differential 1.35-V SSTL " "Type bi-directional pin dqs_b\[2\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_b[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_b\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 67 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5301 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqs_b\[3\] Differential 1.35-V SSTL " "Type bi-directional pin dqs_b\[3\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_b[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_b\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 67 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5302 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqs_b\[4\] Differential 1.35-V SSTL " "Type bi-directional pin dqs_b\[4\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_b[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_b\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 67 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5303 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqs_b\[5\] Differential 1.35-V SSTL " "Type bi-directional pin dqs_b\[5\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_b[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_b\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 67 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5304 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqs_b\[6\] Differential 1.35-V SSTL " "Type bi-directional pin dqs_b\[6\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_b[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_b\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 67 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5305 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqs_b\[7\] Differential 1.35-V SSTL " "Type bi-directional pin dqs_b\[7\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqs_b[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqs_b\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 67 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqs_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5306 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqsn_b\[0\] Differential 1.35-V SSTL " "Type bi-directional pin dqsn_b\[0\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_b[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_b\[0\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 68 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5307 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqsn_b\[1\] Differential 1.35-V SSTL " "Type bi-directional pin dqsn_b\[1\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_b[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_b\[1\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 68 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5308 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqsn_b\[2\] Differential 1.35-V SSTL " "Type bi-directional pin dqsn_b\[2\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_b[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_b\[2\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 68 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5309 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqsn_b\[3\] Differential 1.35-V SSTL " "Type bi-directional pin dqsn_b\[3\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_b[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_b\[3\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 68 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5310 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqsn_b\[4\] Differential 1.35-V SSTL " "Type bi-directional pin dqsn_b\[4\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_b[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_b\[4\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 68 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5311 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqsn_b\[5\] Differential 1.35-V SSTL " "Type bi-directional pin dqsn_b\[5\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_b[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_b\[5\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 68 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5312 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqsn_b\[6\] Differential 1.35-V SSTL " "Type bi-directional pin dqsn_b\[6\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_b[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_b\[6\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 68 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5313 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dqsn_b\[7\] Differential 1.35-V SSTL " "Type bi-directional pin dqsn_b\[7\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { dqsn_b[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dqsn_b\[7\]" } } } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 68 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dqsn_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5314 9684 10422 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1423538222029 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1423538222029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/quartus_files/tile.fit.smsg " "Generated suppressed messages file C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/quartus_files/tile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1423538241685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 174 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8355 " "Peak virtual memory: 8355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423538303570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 22:18:23 2015 " "Processing ended: Mon Feb 09 22:18:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423538303570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:47:06 " "Elapsed time: 00:47:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423538303570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:10:42 " "Total CPU time (on all processors): 01:10:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423538303570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1423538303570 ""}
