<html><body><samp><pre>
<!@TC:1684936676>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-SCOTTCHE

#Implementation: isp_lab10

<a name=compilerReport1>$ Start of Compile</a>
#Wed May 24 21:57:56 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1684936676> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\isp_lab10.h"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\ledscan_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\PS2_Receiver.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\toplevel.v"
Verilog syntax check successful!
Selecting top level module toplevel
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\PS2_Receiver.v:5:7:5:19:@N:CG364:@XP_MSG">PS2_Receiver.v(5)</a><!@TM:1684936676> | Synthesizing module PS2_Receiver

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\PS2_Receiver.v:36:0:36:6:@W:CL271:@XP_MSG">PS2_Receiver.v(36)</a><!@TM:1684936676> | Pruning bits 10 to 9 of RxData[10:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\PS2_Receiver.v:36:0:36:6:@W:CL265:@XP_MSG">PS2_Receiver.v(36)</a><!@TM:1684936676> | Pruning bit 0 of RxData[10:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\PS2_Receiver.v:78:4:78:6:@W:CL118:@XP_MSG">PS2_Receiver.v(78)</a><!@TM:1684936676> | Latch generated from always block for signal save[3:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\PS2_Receiver.v:78:4:78:6:@W:CL118:@XP_MSG">PS2_Receiver.v(78)</a><!@TM:1684936676> | Latch generated from always block for signal PS_Data[3:0]; possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\PS2_Receiver.v:36:0:36:6:@A:CL282:@XP_MSG">PS2_Receiver.v(36)</a><!@TM:1684936676> | Feedback mux created for signal RxData[8:1] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\ledscan_n.v:5:7:5:14:@N:CG364:@XP_MSG">ledscan_n.v(5)</a><!@TM:1684936676> | Synthesizing module LEDscan

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\toplevel.v:1:7:1:15:@N:CG364:@XP_MSG">toplevel.v(1)</a><!@TM:1684936676> | Synthesizing module toplevel

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 24 21:57:56 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1684936677> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 24 21:57:57 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1684936677> | Running in 64-bit mode. 
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab10\ps2_receiver.v:36:0:36:6:@N::@XP_MSG">ps2_receiver.v(36)</a><!@TM:1684936677> | Found counter in view:work.PS2_Receiver(verilog) inst counter[3:0]
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab10\ps2_receiver.v:38:7:80:21:@W:MT462:@XP_MSG">ps2_receiver.v(38)</a><!@TM:1684936677> | Net PS2_Receiver_Inst.PS_Data38 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab10\ps2_receiver.v:60:0:60:6:@W:MT462:@XP_MSG">ps2_receiver.v(60)</a><!@TM:1684936677> | Net PS2_Receiver_Inst.LedEn appears to be an unidentified clock source. Assuming default frequency. </font>
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFC            8 uses
DFFRH           9 uses
DFFSH           3 uses
DFFCRH          4 uses
DFFCSH          1 use
DFF             8 uses
IBUF            5 uses
OBUF            11 uses
XOR2            8 uses
AND2            146 uses
INV             74 uses
OR2             15 uses
DLAT            4 uses
DLATRH          4 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1684936677> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 24 21:57:57 2023

###########################################################]

</pre></samp></body></html>
