# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../alu.sv" \
"../../../../conflict.sv" \
"../../../../mips.sv" \
"../../../../mipsmem.sv" \
"../../../../mipsparts.sv" \
"../../../../../benchtest/cpu_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
