===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.2339 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.4949 ( 24.6%)    3.4949 ( 31.1%)  FIR Parser
    5.9895 ( 42.1%)    4.0148 ( 35.7%)  'firrtl.circuit' Pipeline
    1.3887 (  9.8%)    0.6959 (  6.2%)    'firrtl.module' Pipeline
    1.3863 (  9.8%)    0.6949 (  6.2%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0961 (  0.7%)    0.0961 (  0.9%)    InferWidths
    0.5089 (  3.6%)    0.5089 (  4.5%)    LowerFIRRTLTypes
    2.5149 ( 17.7%)    1.2620 ( 11.2%)    'firrtl.module' Pipeline
    1.2074 (  8.5%)    0.6749 (  6.0%)      ExpandWhens
    1.3035 (  9.2%)    0.7275 (  6.5%)      SimpleCanonicalizer
    1.4204 ( 10.0%)    1.4204 ( 12.6%)    IMConstProp
    0.0357 (  0.3%)    0.0357 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0518 (  0.4%)    0.0260 (  0.2%)    'firrtl.module' Pipeline
    0.0485 (  0.3%)    0.0243 (  0.2%)      CheckWidths
    0.8938 (  6.3%)    0.8938 (  8.0%)  LowerFIRRTLToHW
    0.2220 (  1.6%)    0.2220 (  2.0%)  HWMemSimImpl
    1.7061 ( 12.0%)    0.8532 (  7.6%)  'hw.module' Pipeline
    0.0686 (  0.5%)    0.0363 (  0.3%)    HWCleanup
    0.6958 (  4.9%)    0.3627 (  3.2%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.9346 (  6.6%)    0.4797 (  4.3%)    SimpleCanonicalizer
    0.3611 (  2.5%)    0.3611 (  3.2%)  HWLegalizeNames
    0.3120 (  2.2%)    0.1563 (  1.4%)  'hw.module' Pipeline
    0.2937 (  2.1%)    0.1470 (  1.3%)    PrettifyVerilog
    1.2287 (  8.6%)    1.2287 ( 10.9%)  Output
    0.0050 (  0.0%)    0.0050 (  0.0%)  Rest
   14.2172 (100.0%)   11.2339 (100.0%)  Total

{
  totalTime: 11.265,
  maxMemory: 739926016
}
