|data_mem_rv32i
clock => clk_n.IN1
cu_store => cu_store.IN1
cu_storetype[0] => Mux0.IN4
cu_storetype[0] => Mux1.IN4
cu_storetype[0] => Mux2.IN5
cu_storetype[0] => Mux3.IN5
cu_storetype[0] => Mux4.IN4
cu_storetype[0] => Mux5.IN4
cu_storetype[0] => Mux6.IN4
cu_storetype[0] => Mux7.IN4
cu_storetype[0] => Mux8.IN4
cu_storetype[0] => Mux9.IN4
cu_storetype[0] => Mux10.IN4
cu_storetype[0] => Mux11.IN4
cu_storetype[0] => Mux12.IN4
cu_storetype[0] => Mux13.IN4
cu_storetype[0] => Mux14.IN4
cu_storetype[0] => Mux15.IN4
cu_storetype[0] => Mux16.IN4
cu_storetype[0] => Mux17.IN4
cu_storetype[0] => Mux18.IN4
cu_storetype[0] => Mux19.IN4
cu_storetype[0] => Mux20.IN4
cu_storetype[0] => Mux21.IN4
cu_storetype[0] => Mux22.IN4
cu_storetype[0] => Mux23.IN4
cu_storetype[0] => Mux24.IN4
cu_storetype[0] => Mux25.IN4
cu_storetype[0] => Mux26.IN4
cu_storetype[0] => Mux27.IN4
cu_storetype[0] => Mux28.IN4
cu_storetype[0] => Mux29.IN4
cu_storetype[0] => Mux30.IN4
cu_storetype[0] => Mux31.IN4
cu_storetype[0] => Mux32.IN4
cu_storetype[0] => Mux33.IN4
cu_storetype[0] => Mux34.IN4
cu_storetype[0] => Mux35.IN4
cu_storetype[1] => Mux0.IN3
cu_storetype[1] => Mux1.IN3
cu_storetype[1] => Mux2.IN4
cu_storetype[1] => Mux3.IN4
cu_storetype[1] => Mux4.IN3
cu_storetype[1] => Mux5.IN3
cu_storetype[1] => Mux6.IN3
cu_storetype[1] => Mux7.IN3
cu_storetype[1] => Mux8.IN3
cu_storetype[1] => Mux9.IN3
cu_storetype[1] => Mux10.IN3
cu_storetype[1] => Mux11.IN3
cu_storetype[1] => Mux12.IN3
cu_storetype[1] => Mux13.IN3
cu_storetype[1] => Mux14.IN3
cu_storetype[1] => Mux15.IN3
cu_storetype[1] => Mux16.IN3
cu_storetype[1] => Mux17.IN3
cu_storetype[1] => Mux18.IN3
cu_storetype[1] => Mux19.IN3
cu_storetype[1] => Mux20.IN3
cu_storetype[1] => Mux21.IN3
cu_storetype[1] => Mux22.IN3
cu_storetype[1] => Mux23.IN3
cu_storetype[1] => Mux24.IN3
cu_storetype[1] => Mux25.IN3
cu_storetype[1] => Mux26.IN3
cu_storetype[1] => Mux27.IN3
cu_storetype[1] => Mux28.IN3
cu_storetype[1] => Mux29.IN3
cu_storetype[1] => Mux30.IN3
cu_storetype[1] => Mux31.IN3
cu_storetype[1] => Mux32.IN3
cu_storetype[1] => Mux33.IN3
cu_storetype[1] => Mux34.IN3
cu_storetype[1] => Mux35.IN3
dmem_addr[0] => Decoder0.IN1
dmem_addr[0] => Decoder1.IN1
dmem_addr[0] => Decoder2.IN1
dmem_addr[0] => Decoder3.IN1
dmem_addr[0] => Decoder4.IN1
dmem_addr[0] => Decoder5.IN1
dmem_addr[0] => Decoder6.IN1
dmem_addr[0] => Decoder7.IN1
dmem_addr[0] => Decoder8.IN1
dmem_addr[0] => Decoder9.IN1
dmem_addr[0] => Decoder10.IN1
dmem_addr[0] => Decoder11.IN1
dmem_addr[0] => Decoder12.IN1
dmem_addr[0] => Decoder13.IN1
dmem_addr[0] => Decoder14.IN1
dmem_addr[0] => Decoder15.IN1
dmem_addr[0] => Decoder16.IN1
dmem_addr[0] => Decoder17.IN1
dmem_addr[0] => Decoder18.IN1
dmem_addr[0] => Decoder19.IN1
dmem_addr[0] => Decoder20.IN1
dmem_addr[0] => Decoder21.IN1
dmem_addr[0] => Decoder22.IN1
dmem_addr[0] => Decoder23.IN1
dmem_addr[0] => Decoder24.IN1
dmem_addr[0] => Decoder25.IN1
dmem_addr[0] => Decoder26.IN1
dmem_addr[0] => Decoder27.IN1
dmem_addr[0] => Decoder28.IN1
dmem_addr[0] => Decoder29.IN1
dmem_addr[0] => Decoder30.IN1
dmem_addr[0] => Decoder31.IN1
dmem_addr[0] => Decoder32.IN1
dmem_addr[0] => Decoder33.IN1
dmem_addr[0] => Decoder34.IN1
dmem_addr[0] => Decoder35.IN1
dmem_addr[1] => Decoder0.IN0
dmem_addr[1] => Decoder1.IN0
dmem_addr[1] => Decoder2.IN0
dmem_addr[1] => Decoder3.IN0
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => wr_data_aligned.OUTPUTSELECT
dmem_addr[1] => Decoder4.IN0
dmem_addr[1] => Decoder5.IN0
dmem_addr[1] => Decoder6.IN0
dmem_addr[1] => Decoder7.IN0
dmem_addr[1] => Decoder8.IN0
dmem_addr[1] => Decoder9.IN0
dmem_addr[1] => Decoder10.IN0
dmem_addr[1] => Decoder11.IN0
dmem_addr[1] => Decoder12.IN0
dmem_addr[1] => Decoder13.IN0
dmem_addr[1] => Decoder14.IN0
dmem_addr[1] => Decoder15.IN0
dmem_addr[1] => Decoder16.IN0
dmem_addr[1] => Decoder17.IN0
dmem_addr[1] => Decoder18.IN0
dmem_addr[1] => Decoder19.IN0
dmem_addr[1] => Decoder20.IN0
dmem_addr[1] => Decoder21.IN0
dmem_addr[1] => Decoder22.IN0
dmem_addr[1] => Decoder23.IN0
dmem_addr[1] => Decoder24.IN0
dmem_addr[1] => Decoder25.IN0
dmem_addr[1] => Decoder26.IN0
dmem_addr[1] => Decoder27.IN0
dmem_addr[1] => Decoder28.IN0
dmem_addr[1] => Decoder29.IN0
dmem_addr[1] => Decoder30.IN0
dmem_addr[1] => Decoder31.IN0
dmem_addr[1] => Decoder32.IN0
dmem_addr[1] => Decoder33.IN0
dmem_addr[1] => Decoder34.IN0
dmem_addr[1] => Decoder35.IN0
dmem_addr[1] => Mux0.IN5
dmem_addr[1] => Mux1.IN5
dmem_addr[1] => Mux2.IN2
dmem_addr[1] => Mux3.IN2
dmem_addr[2] => waddr[0].IN1
dmem_addr[3] => waddr[1].IN1
dmem_addr[4] => waddr[2].IN1
dmem_addr[5] => waddr[3].IN1
dmem_addr[6] => waddr[4].IN1
dmem_addr[7] => waddr[5].IN1
dmem_addr[8] => waddr[6].IN1
dmem_addr[9] => waddr[7].IN1
dmem_addr[10] => ~NO_FANOUT~
dmem_addr[11] => ~NO_FANOUT~
dmem_addr[12] => ~NO_FANOUT~
dmem_addr[13] => ~NO_FANOUT~
dmem_addr[14] => ~NO_FANOUT~
dmem_addr[15] => ~NO_FANOUT~
dmem_addr[16] => ~NO_FANOUT~
dmem_addr[17] => ~NO_FANOUT~
dmem_addr[18] => ~NO_FANOUT~
dmem_addr[19] => ~NO_FANOUT~
dmem_addr[20] => ~NO_FANOUT~
dmem_addr[21] => ~NO_FANOUT~
dmem_addr[22] => ~NO_FANOUT~
dmem_addr[23] => ~NO_FANOUT~
dmem_addr[24] => ~NO_FANOUT~
dmem_addr[25] => ~NO_FANOUT~
dmem_addr[26] => ~NO_FANOUT~
dmem_addr[27] => ~NO_FANOUT~
dmem_addr[28] => ~NO_FANOUT~
dmem_addr[29] => ~NO_FANOUT~
dmem_addr[30] => ~NO_FANOUT~
dmem_addr[31] => ~NO_FANOUT~
rs2[0] => wr_data_aligned.DATAB
rs2[0] => wr_data_aligned.DATAA
rs2[0] => wr_data_aligned.DATAB
rs2[0] => wr_data_aligned.DATAB
rs2[0] => wr_data_aligned.DATAB
rs2[0] => wr_data_aligned.DATAB
rs2[0] => Mux35.IN5
rs2[1] => wr_data_aligned.DATAB
rs2[1] => wr_data_aligned.DATAA
rs2[1] => wr_data_aligned.DATAB
rs2[1] => wr_data_aligned.DATAB
rs2[1] => wr_data_aligned.DATAB
rs2[1] => wr_data_aligned.DATAB
rs2[1] => Mux34.IN5
rs2[2] => wr_data_aligned.DATAB
rs2[2] => wr_data_aligned.DATAA
rs2[2] => wr_data_aligned.DATAB
rs2[2] => wr_data_aligned.DATAB
rs2[2] => wr_data_aligned.DATAB
rs2[2] => wr_data_aligned.DATAB
rs2[2] => Mux33.IN5
rs2[3] => wr_data_aligned.DATAB
rs2[3] => wr_data_aligned.DATAA
rs2[3] => wr_data_aligned.DATAB
rs2[3] => wr_data_aligned.DATAB
rs2[3] => wr_data_aligned.DATAB
rs2[3] => wr_data_aligned.DATAB
rs2[3] => Mux32.IN5
rs2[4] => wr_data_aligned.DATAB
rs2[4] => wr_data_aligned.DATAA
rs2[4] => wr_data_aligned.DATAB
rs2[4] => wr_data_aligned.DATAB
rs2[4] => wr_data_aligned.DATAB
rs2[4] => wr_data_aligned.DATAB
rs2[4] => Mux31.IN5
rs2[5] => wr_data_aligned.DATAB
rs2[5] => wr_data_aligned.DATAA
rs2[5] => wr_data_aligned.DATAB
rs2[5] => wr_data_aligned.DATAB
rs2[5] => wr_data_aligned.DATAB
rs2[5] => wr_data_aligned.DATAB
rs2[5] => Mux30.IN5
rs2[6] => wr_data_aligned.DATAB
rs2[6] => wr_data_aligned.DATAA
rs2[6] => wr_data_aligned.DATAB
rs2[6] => wr_data_aligned.DATAB
rs2[6] => wr_data_aligned.DATAB
rs2[6] => wr_data_aligned.DATAB
rs2[6] => Mux29.IN5
rs2[7] => wr_data_aligned.DATAB
rs2[7] => wr_data_aligned.DATAA
rs2[7] => wr_data_aligned.DATAB
rs2[7] => wr_data_aligned.DATAB
rs2[7] => wr_data_aligned.DATAB
rs2[7] => wr_data_aligned.DATAB
rs2[7] => Mux28.IN5
rs2[8] => wr_data_aligned.DATAB
rs2[8] => wr_data_aligned.DATAA
rs2[8] => Mux27.IN5
rs2[9] => wr_data_aligned.DATAB
rs2[9] => wr_data_aligned.DATAA
rs2[9] => Mux26.IN5
rs2[10] => wr_data_aligned.DATAB
rs2[10] => wr_data_aligned.DATAA
rs2[10] => Mux25.IN5
rs2[11] => wr_data_aligned.DATAB
rs2[11] => wr_data_aligned.DATAA
rs2[11] => Mux24.IN5
rs2[12] => wr_data_aligned.DATAB
rs2[12] => wr_data_aligned.DATAA
rs2[12] => Mux23.IN5
rs2[13] => wr_data_aligned.DATAB
rs2[13] => wr_data_aligned.DATAA
rs2[13] => Mux22.IN5
rs2[14] => wr_data_aligned.DATAB
rs2[14] => wr_data_aligned.DATAA
rs2[14] => Mux21.IN5
rs2[15] => wr_data_aligned.DATAB
rs2[15] => wr_data_aligned.DATAA
rs2[15] => Mux20.IN5
rs2[16] => Mux19.IN5
rs2[17] => Mux18.IN5
rs2[18] => Mux17.IN5
rs2[19] => Mux16.IN5
rs2[20] => Mux15.IN5
rs2[21] => Mux14.IN5
rs2[22] => Mux13.IN5
rs2[23] => Mux12.IN5
rs2[24] => Mux11.IN5
rs2[25] => Mux10.IN5
rs2[26] => Mux9.IN5
rs2[27] => Mux8.IN5
rs2[28] => Mux7.IN5
rs2[29] => Mux6.IN5
rs2[30] => Mux5.IN5
rs2[31] => Mux4.IN5
dmem_out[0] <= altsyncram:ram.q_a
dmem_out[1] <= altsyncram:ram.q_a
dmem_out[2] <= altsyncram:ram.q_a
dmem_out[3] <= altsyncram:ram.q_a
dmem_out[4] <= altsyncram:ram.q_a
dmem_out[5] <= altsyncram:ram.q_a
dmem_out[6] <= altsyncram:ram.q_a
dmem_out[7] <= altsyncram:ram.q_a
dmem_out[8] <= altsyncram:ram.q_a
dmem_out[9] <= altsyncram:ram.q_a
dmem_out[10] <= altsyncram:ram.q_a
dmem_out[11] <= altsyncram:ram.q_a
dmem_out[12] <= altsyncram:ram.q_a
dmem_out[13] <= altsyncram:ram.q_a
dmem_out[14] <= altsyncram:ram.q_a
dmem_out[15] <= altsyncram:ram.q_a
dmem_out[16] <= altsyncram:ram.q_a
dmem_out[17] <= altsyncram:ram.q_a
dmem_out[18] <= altsyncram:ram.q_a
dmem_out[19] <= altsyncram:ram.q_a
dmem_out[20] <= altsyncram:ram.q_a
dmem_out[21] <= altsyncram:ram.q_a
dmem_out[22] <= altsyncram:ram.q_a
dmem_out[23] <= altsyncram:ram.q_a
dmem_out[24] <= altsyncram:ram.q_a
dmem_out[25] <= altsyncram:ram.q_a
dmem_out[26] <= altsyncram:ram.q_a
dmem_out[27] <= altsyncram:ram.q_a
dmem_out[28] <= altsyncram:ram.q_a
dmem_out[29] <= altsyncram:ram.q_a
dmem_out[30] <= altsyncram:ram.q_a
dmem_out[31] <= altsyncram:ram.q_a


|data_mem_rv32i|altsyncram:ram
wren_a => altsyncram_3ov:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ov:auto_generated.data_a[0]
data_a[1] => altsyncram_3ov:auto_generated.data_a[1]
data_a[2] => altsyncram_3ov:auto_generated.data_a[2]
data_a[3] => altsyncram_3ov:auto_generated.data_a[3]
data_a[4] => altsyncram_3ov:auto_generated.data_a[4]
data_a[5] => altsyncram_3ov:auto_generated.data_a[5]
data_a[6] => altsyncram_3ov:auto_generated.data_a[6]
data_a[7] => altsyncram_3ov:auto_generated.data_a[7]
data_a[8] => altsyncram_3ov:auto_generated.data_a[8]
data_a[9] => altsyncram_3ov:auto_generated.data_a[9]
data_a[10] => altsyncram_3ov:auto_generated.data_a[10]
data_a[11] => altsyncram_3ov:auto_generated.data_a[11]
data_a[12] => altsyncram_3ov:auto_generated.data_a[12]
data_a[13] => altsyncram_3ov:auto_generated.data_a[13]
data_a[14] => altsyncram_3ov:auto_generated.data_a[14]
data_a[15] => altsyncram_3ov:auto_generated.data_a[15]
data_a[16] => altsyncram_3ov:auto_generated.data_a[16]
data_a[17] => altsyncram_3ov:auto_generated.data_a[17]
data_a[18] => altsyncram_3ov:auto_generated.data_a[18]
data_a[19] => altsyncram_3ov:auto_generated.data_a[19]
data_a[20] => altsyncram_3ov:auto_generated.data_a[20]
data_a[21] => altsyncram_3ov:auto_generated.data_a[21]
data_a[22] => altsyncram_3ov:auto_generated.data_a[22]
data_a[23] => altsyncram_3ov:auto_generated.data_a[23]
data_a[24] => altsyncram_3ov:auto_generated.data_a[24]
data_a[25] => altsyncram_3ov:auto_generated.data_a[25]
data_a[26] => altsyncram_3ov:auto_generated.data_a[26]
data_a[27] => altsyncram_3ov:auto_generated.data_a[27]
data_a[28] => altsyncram_3ov:auto_generated.data_a[28]
data_a[29] => altsyncram_3ov:auto_generated.data_a[29]
data_a[30] => altsyncram_3ov:auto_generated.data_a[30]
data_a[31] => altsyncram_3ov:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ov:auto_generated.address_a[0]
address_a[1] => altsyncram_3ov:auto_generated.address_a[1]
address_a[2] => altsyncram_3ov:auto_generated.address_a[2]
address_a[3] => altsyncram_3ov:auto_generated.address_a[3]
address_a[4] => altsyncram_3ov:auto_generated.address_a[4]
address_a[5] => altsyncram_3ov:auto_generated.address_a[5]
address_a[6] => altsyncram_3ov:auto_generated.address_a[6]
address_a[7] => altsyncram_3ov:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ov:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_3ov:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_3ov:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_3ov:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_3ov:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ov:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ov:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ov:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ov:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ov:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ov:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ov:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ov:auto_generated.q_a[7]
q_a[8] <= altsyncram_3ov:auto_generated.q_a[8]
q_a[9] <= altsyncram_3ov:auto_generated.q_a[9]
q_a[10] <= altsyncram_3ov:auto_generated.q_a[10]
q_a[11] <= altsyncram_3ov:auto_generated.q_a[11]
q_a[12] <= altsyncram_3ov:auto_generated.q_a[12]
q_a[13] <= altsyncram_3ov:auto_generated.q_a[13]
q_a[14] <= altsyncram_3ov:auto_generated.q_a[14]
q_a[15] <= altsyncram_3ov:auto_generated.q_a[15]
q_a[16] <= altsyncram_3ov:auto_generated.q_a[16]
q_a[17] <= altsyncram_3ov:auto_generated.q_a[17]
q_a[18] <= altsyncram_3ov:auto_generated.q_a[18]
q_a[19] <= altsyncram_3ov:auto_generated.q_a[19]
q_a[20] <= altsyncram_3ov:auto_generated.q_a[20]
q_a[21] <= altsyncram_3ov:auto_generated.q_a[21]
q_a[22] <= altsyncram_3ov:auto_generated.q_a[22]
q_a[23] <= altsyncram_3ov:auto_generated.q_a[23]
q_a[24] <= altsyncram_3ov:auto_generated.q_a[24]
q_a[25] <= altsyncram_3ov:auto_generated.q_a[25]
q_a[26] <= altsyncram_3ov:auto_generated.q_a[26]
q_a[27] <= altsyncram_3ov:auto_generated.q_a[27]
q_a[28] <= altsyncram_3ov:auto_generated.q_a[28]
q_a[29] <= altsyncram_3ov:auto_generated.q_a[29]
q_a[30] <= altsyncram_3ov:auto_generated.q_a[30]
q_a[31] <= altsyncram_3ov:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


