// Seed: 311848051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always disable id_14;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply0 id_6,
    output wire id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wand id_11
    , id_18,
    input uwire id_12,
    output uwire id_13,
    input wire id_14,
    output wand id_15,
    input tri id_16
);
  wire id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  module_0(
      id_23, id_26, id_26, id_19, id_19, id_22, id_19, id_21, id_28, id_27, id_18, id_24, id_20
  );
endmodule
