Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 17:21:02 2022
| Host         : pviscon-81ue running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ngen_timing_summary_routed.rpt -pb ngen_timing_summary_routed.pb -rpx ngen_timing_summary_routed.rpx -warn_on_violation
| Design       : ngen
| Device       : 7z007s-clg225
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (31)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   64          inf        0.000                      0                   64           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WIDTH[1]
                            (input port)
  Destination:            START_COUNT_WIDTH_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.457ns  (logic 3.030ns (55.518%)  route 2.428ns (44.482%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  WIDTH[1] (IN)
                         net (fo=0)                   0.000     0.000    WIDTH[1]
    R11                  IBUF (Prop_ibuf_I_O)         0.908     0.908 f  WIDTH_IBUF[1]_inst/O
                         net (fo=2, routed)           1.081     1.989    WIDTH_IBUF[1]
    SLICE_X41Y23         LUT1 (Prop_lut1_I0_O)        0.105     2.094 r  START_COUNT_WIDTH_i_27/O
                         net (fo=1, routed)           0.000     2.094    START_COUNT_WIDTH_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.534 r  START_COUNT_WIDTH_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.534    START_COUNT_WIDTH_reg_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.632 r  START_COUNT_WIDTH_reg_i_14/CO[3]
                         net (fo=1, routed)           0.008     2.640    START_COUNT_WIDTH_reg_i_14_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.738 r  START_COUNT_WIDTH_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.738    START_COUNT_WIDTH_reg_i_7_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.003 r  START_COUNT_WIDTH_reg_i_4/O[1]
                         net (fo=1, routed)           0.684     3.687    START_COUNT_WIDTH1[14]
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.250     3.937 r  START_COUNT_WIDTH_i_6/O
                         net (fo=1, routed)           0.000     3.937    START_COUNT_WIDTH_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.360 r  START_COUNT_WIDTH_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.360    START_COUNT_WIDTH_reg_i_3_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     4.551 f  START_COUNT_WIDTH_reg_i_2/CO[2]
                         net (fo=1, routed)           0.654     5.205    p_1_in
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.252     5.457 r  START_COUNT_WIDTH_i_1/O
                         net (fo=1, routed)           0.000     5.457    START_COUNT_WIDTH_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  START_COUNT_WIDTH_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 1.933ns (39.991%)  route 2.901ns (60.009%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.522     4.834    COUNT_WIDTH
    SLICE_X43Y24         FDRE                                         r  COUNT_WIDTH_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 1.933ns (39.991%)  route 2.901ns (60.009%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.522     4.834    COUNT_WIDTH
    SLICE_X43Y24         FDRE                                         r  COUNT_WIDTH_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 1.933ns (39.991%)  route 2.901ns (60.009%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.522     4.834    COUNT_WIDTH
    SLICE_X43Y24         FDRE                                         r  COUNT_WIDTH_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 1.933ns (39.991%)  route 2.901ns (60.009%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.522     4.834    COUNT_WIDTH
    SLICE_X43Y24         FDRE                                         r  COUNT_WIDTH_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.700ns  (logic 1.933ns (41.131%)  route 2.767ns (58.869%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.389     4.700    COUNT_WIDTH
    SLICE_X43Y25         FDRE                                         r  COUNT_WIDTH_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.700ns  (logic 1.933ns (41.131%)  route 2.767ns (58.869%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.389     4.700    COUNT_WIDTH
    SLICE_X43Y25         FDRE                                         r  COUNT_WIDTH_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.700ns  (logic 1.933ns (41.131%)  route 2.767ns (58.869%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.389     4.700    COUNT_WIDTH
    SLICE_X43Y25         FDRE                                         r  COUNT_WIDTH_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.700ns  (logic 1.933ns (41.131%)  route 2.767ns (58.869%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.389     4.700    COUNT_WIDTH
    SLICE_X43Y25         FDRE                                         r  COUNT_WIDTH_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DLY[0]
                            (input port)
  Destination:            COUNT_WIDTH_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.699ns  (logic 1.933ns (41.134%)  route 2.766ns (58.866%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  DLY[0] (IN)
                         net (fo=0)                   0.000     0.000    DLY[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.901     0.901 r  DLY_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.201    DLY_IBUF[0]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.105     2.306 r  COUNT_WIDTH[0]_i_10/O
                         net (fo=1, routed)           0.000     2.306    COUNT_WIDTH[0]_i_10_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.729 r  COUNT_WIDTH_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.729    COUNT_WIDTH_reg[0]_i_5_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     2.936 r  COUNT_WIDTH_reg[0]_i_3/CO[0]
                         net (fo=3, routed)           1.078     4.014    COUNT_WIDTH_reg[0]_i_3_n_3
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.297     4.311 r  COUNT_WIDTH[0]_i_1/O
                         net (fo=15, routed)          0.388     4.699    COUNT_WIDTH
    SLICE_X43Y27         FDRE                                         r  COUNT_WIDTH_reg[12]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GATE_REG_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            START_COUNT_DLY_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE                         0.000     0.000 r  GATE_REG_reg/C
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  GATE_REG_reg/Q
                         net (fo=1, routed)           0.057     0.205    GATE_REG
    SLICE_X42Y18         LUT4 (Prop_lut4_I1_O)        0.098     0.303 r  START_COUNT_DLY_i_1/O
                         net (fo=1, routed)           0.000     0.303    START_COUNT_DLY_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  START_COUNT_DLY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_WIDTH_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_WIDTH_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE                         0.000     0.000 r  COUNT_WIDTH_reg[3]/C
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_WIDTH_reg[3]/Q
                         net (fo=2, routed)           0.115     0.256    COUNT_WIDTH_reg[3]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  COUNT_WIDTH_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.364    COUNT_WIDTH_reg[0]_i_2_n_4
    SLICE_X43Y24         FDRE                                         r  COUNT_WIDTH_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_DLY_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_DLY_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE                         0.000     0.000 r  COUNT_DLY_reg[11]/C
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_DLY_reg[11]/Q
                         net (fo=2, routed)           0.115     0.256    COUNT_DLY_reg[11]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  COUNT_DLY_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    COUNT_DLY_reg[8]_i_1_n_4
    SLICE_X43Y9          FDRE                                         r  COUNT_DLY_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_DLY_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_DLY_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  COUNT_DLY_reg[3]/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_DLY_reg[3]/Q
                         net (fo=2, routed)           0.118     0.259    COUNT_DLY_reg[3]
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  COUNT_DLY_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.367    COUNT_DLY_reg[0]_i_2_n_4
    SLICE_X43Y7          FDRE                                         r  COUNT_DLY_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_WIDTH_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_WIDTH_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  COUNT_WIDTH_reg[7]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_WIDTH_reg[7]/Q
                         net (fo=2, routed)           0.118     0.259    COUNT_WIDTH_reg[7]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  COUNT_WIDTH_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    COUNT_WIDTH_reg[4]_i_1_n_4
    SLICE_X43Y25         FDRE                                         r  COUNT_WIDTH_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_WIDTH_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_WIDTH_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  COUNT_WIDTH_reg[11]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_WIDTH_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    COUNT_WIDTH_reg[11]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  COUNT_WIDTH_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    COUNT_WIDTH_reg[8]_i_1_n_4
    SLICE_X43Y26         FDRE                                         r  COUNT_WIDTH_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_WIDTH_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_WIDTH_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE                         0.000     0.000 r  COUNT_WIDTH_reg[2]/C
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_WIDTH_reg[2]/Q
                         net (fo=2, routed)           0.117     0.258    COUNT_WIDTH_reg[2]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.369 r  COUNT_WIDTH_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.369    COUNT_WIDTH_reg[0]_i_2_n_5
    SLICE_X43Y24         FDRE                                         r  COUNT_WIDTH_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_DLY_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_DLY_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE                         0.000     0.000 r  COUNT_DLY_reg[6]/C
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_DLY_reg[6]/Q
                         net (fo=2, routed)           0.118     0.259    COUNT_DLY_reg[6]
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.370 r  COUNT_DLY_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.370    COUNT_DLY_reg[4]_i_1_n_5
    SLICE_X43Y8          FDRE                                         r  COUNT_DLY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_DLY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_DLY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE                         0.000     0.000 r  COUNT_DLY_reg[4]/C
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_DLY_reg[4]/Q
                         net (fo=2, routed)           0.114     0.255    COUNT_DLY_reg[4]
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  COUNT_DLY_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    COUNT_DLY_reg[4]_i_1_n_7
    SLICE_X43Y8          FDRE                                         r  COUNT_DLY_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_DLY_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            COUNT_DLY_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE                         0.000     0.000 r  COUNT_DLY_reg[10]/C
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  COUNT_DLY_reg[10]/Q
                         net (fo=2, routed)           0.119     0.260    COUNT_DLY_reg[10]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.371 r  COUNT_DLY_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.371    COUNT_DLY_reg[8]_i_1_n_5
    SLICE_X43Y9          FDRE                                         r  COUNT_DLY_reg[10]/D
  -------------------------------------------------------------------    -------------------





