<?xml version="1.0"?>
<block name="simple_spi_top.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:57a6c5df9132bd6d21e58201bf42a80e8c282347ee136148e3782ef4ea9bb57b" atom_netlist_id="SHA256:92b9ba702dc7174e3862f6608e467514415db376e7391359c40310a33078560a">
	<inputs>clk_i rst_i cyc_i stb_i adr_i[0] adr_i[1] we_i dat_i[0] dat_i[1] dat_i[2] dat_i[3] dat_i[4] dat_i[5] dat_i[6] dat_i[7] miso_i</inputs>
	<outputs>out:dat_o[0] out:dat_o[1] out:dat_o[2] out:dat_o[3] out:dat_o[4] out:dat_o[5] out:dat_o[6] out:dat_o[7] out:ack_o out:inta_o out:sck_o out:mosi_o</outputs>
	<clocks>clk_i</clocks>
	<block name="$abc$2023$new_n389" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">open open state[1] $abc$2023$new_n381 espr[2] spe open open $abc$2023$new_n424 espr[3] open open open open open $abc$2023$new_n429 open open open open $abc$2023$new_n282 bcnt[0] clkcnt[5] clkcnt[7] bcnt[1] open open open clkcnt[9] clkcnt[8] open open open open open clkcnt[6] open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="$abc$2023$new_n444" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[28]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n444" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n444" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n444" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n444</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n423" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n423" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n423" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n423</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$new_n379" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n379" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n379" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n379" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n379</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n393" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n393" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n393" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n393</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\rfwe[0:0]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\rfwe[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\rfwe[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\rfwe[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\rfwe[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.we" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.we" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.we</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\clkcnt[11:0][10]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\clkcnt[11:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\clkcnt[11:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clkcnt[10]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[10]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\clkcnt[11:0][11]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\clkcnt[11:0][11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\clkcnt[11:0][11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clkcnt[11]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[11]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[11]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n394" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n394" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n394" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n394" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n394</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$new_n380" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n437" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n437" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n437" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n437</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n380" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n380" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n380" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n380</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\state[1:0][0]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\state[1:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\state[1:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\state[1:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\state[1:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="state[0]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="state[0]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">state[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\bcnt[2:0][2]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$new_n382" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n382" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n382" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n382</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\bcnt[2:0][2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\bcnt[2:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\bcnt[2:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\bcnt[2:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="bcnt[2]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="bcnt[2]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">bcnt[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n389" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[28]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n389" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n389" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n389" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n389</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\treg[7:0][0]" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">spe rst_i $abc$2023$new_n393 $abc$2023$new_n394 miso_i we_i open open open open ack_o adr_i[0] open open open open wfifo.mem[3][0] open open open open stb_i wfifo.re open adr_i[1] open open open wfifo.mem[1][0] open wfifo.mem[2][0] open open open wfifo.mem[0][0] open cyc_i open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="wfifo.gb" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.gb" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$flatten\wfifo.$0\gb[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\wfifo.$0\gb[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\wfifo.$0\gb[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.gb" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.gb" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.gb</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$new_n309" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n309" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n309" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n309" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n309</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n343" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n343" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n343" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n343</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wfifo.wp[1]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar open fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.wp[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$flatten\wfifo.$0\wp[1:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\wfifo.$0\wp[1:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\wfifo.$0\wp[1:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.wp[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.wp[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.wp[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.wp[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$flatten\wfifo.$0\wp[1:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\wfifo.$0\wp[1:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\wfifo.$0\wp[1:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.wp[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.wp[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.wp[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n304" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n304" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n304" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n304" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n304</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$new_n279" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n279" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n279" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n279" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n279</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n352" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n352" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n352" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n352</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$new_n361" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar open fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n361" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n361" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n361" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n361</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$new_n282" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$new_n282" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n282" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n282" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n282</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wfifo.rp[1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[7].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.rp[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$flatten\wfifo.$0\rp[1:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\wfifo.$0\rp[1:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\wfifo.$0\rp[1:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.rp[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.rp[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.rp[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.rp[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$flatten\wfifo.$0\rp[1:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\wfifo.$0\rp[1:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\wfifo.$0\rp[1:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.rp[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.rp[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.rp[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n396" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[28]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n396" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n396" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n396" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n396</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\treg[7:0][0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[2]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\treg[7:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\treg[7:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\treg[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\treg[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.din[1]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.din[1]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.din[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\treg[7:0][1]" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">state[0] spe wfifo.rp[1] $abc$2023$new_n393 $abc$2023$new_n352 rfifo.din[1] open wfifo.wp[1] wfifo.wp[0] wfifo.rp[0] $abc$2023$new_n394 $abc$2023$new_n304 open open open $abc$2023$new_n361 $abc$2023$new_n343 open open open dat_i[2] dat_i[1] dat_i[0] open $0\state[1:0][1] open open rfifo.din[3] open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 open open open open fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="$abc$2023$new_n370" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$new_n370" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n370" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n370" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n370</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="wfifo.mem[1][2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="wfifo.mem[1][2]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[1][2]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[1][2]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[22]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[3][0]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[3][0]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[3][0]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[3][2]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[3][2]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[3][2]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[15]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="wfifo.mem[2][2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[2][2]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[2][2]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[2][2]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wfifo.mem[0][2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[16]-&gt;crossbar clb.I[24]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[0][2]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[0][2]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[0][2]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="state[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="state[1]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="state[1]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">state[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n402" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n402" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n402" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n402" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n402</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n424" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n424" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n424" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n424</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$new_n403" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n403" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n403" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n403" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n403</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wfifo.mem[1][1]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[3][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[3][1]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[3][1]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[3][1]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[1][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[1][1]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[1][1]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[1][1]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wfifo.mem[0][1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[16]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[2][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[2][1]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[2][1]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[2][1]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[0][1]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[0][1]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[0][1]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n399" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n399" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n399" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n399" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n399</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\treg[7:0][1]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\treg[7:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\treg[7:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\treg[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\treg[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.din[2]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.din[2]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.din[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\treg[7:0][3]" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">open open dat_i[7] $abc$2023$new_n393 $abc$2023$new_n343 open open open wfifo.rp[1] open state[0] open open open $abc$2023$new_n352 open open open open open $abc$2023$new_n394 open $abc$2023$new_n402 open wfifo.rp[0] dat_i[4] dat_i[3] open $abc$2023$new_n370 open $abc$2023$new_n361 open open open spe open rfifo.din[2] open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open open open open fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="rfifo.din[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[0].out[1]-&gt;crossbar open clb.I[28]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.din[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.din[3]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.din[3]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.din[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[3][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[3][4]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[3][4]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[3][4]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wfifo.mem[1][4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[1][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[1][4]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[1][4]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[1][4]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[2][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[2][4]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[2][4]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[2][4]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wfifo.mem[0][4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[0][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[0][4]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[0][4]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[0][4]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[0][7]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[0][7]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[0][7]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n409" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[24]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n409" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n409" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n409" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n409</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\treg[7:0][4]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\treg[7:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\treg[7:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\treg[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\treg[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.din[5]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.din[5]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.din[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\treg[7:0][2]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\treg[7:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\treg[7:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\treg[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\treg[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wfifo.mem[1][3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[26]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[3][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[3][3]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[3][3]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[3][3]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[1][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[1][3]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[1][3]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[1][3]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wfifo.mem[0][3]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[26]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[2][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[2][3]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[2][3]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[2][3]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[0][3]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[0][3]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[0][3]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n406" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n406" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n406" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n406" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n406</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\treg[7:0][3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\treg[7:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\treg[7:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\treg[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\treg[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.din[4]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.din[4]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.din[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\treg[7:0][5]" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">dat_i[5] open $abc$2023$new_n393 wfifo.mem[0][7] open open open open spe rfifo.din[5] open open open open open open open open open open $abc$2023$new_n370 open $abc$2023$new_n361 wfifo.mem[1][7] wfifo.mem[2][7] wfifo.rp[1] $abc$2023$new_n394 open $abc$2023$new_n343 open wfifo.rp[0] $abc$2023$new_n352 open open dat_i[6] open open wfifo.mem[3][7] open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="wfifo.mem[1][6]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[1][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[1][6]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[1][6]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[1][6]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[0][6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[0][6]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[0][6]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[0][6]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wfifo.mem[2][6]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[2][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[2][6]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[2][6]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[2][6]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[3][6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[3][6]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[3][6]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[3][6]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n418" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n418" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n418" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n418" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n418</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\treg[7:0][7]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\treg[7:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\treg[7:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\treg[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\treg[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="mosi_o" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="mosi_o" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">mosi_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n415" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n415" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n415" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n415" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n415</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\treg[7:0][6]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\treg[7:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\treg[7:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\treg[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\treg[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.din[7]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.din[7]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.din[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wfifo.mem[1][5]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[3][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[3][5]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[3][5]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[3][5]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[1][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[1][5]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[1][5]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[1][5]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wfifo.mem[0][5]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[28]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[2][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[2][5]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[2][5]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[2][5]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wfifo.mem[0][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[0][5]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[0][5]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[0][5]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n412" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n412" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n412" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n412" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 5 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n412</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\treg[7:0][5]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\treg[7:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\treg[7:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\treg[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\treg[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.din[6]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.din[6]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.din[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\clkcnt[11:0][0]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">open espr[0] $abc$2023$new_n423 espr[1] open espr[2] open open open open open open open open open open open open open open open open espr[3] open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="clkcnt[2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[1].out[0]-&gt;crossbar open open fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clkcnt[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clkcnt[2]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[2]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="clkcnt[3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clkcnt[3]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[3]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\clkcnt[11:0][3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\clkcnt[11:0][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\clkcnt[11:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$new_n433" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n433" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n433" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n433" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n433</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n429" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n429" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n429" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n429</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$new_n431" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n431" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n431" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n431" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n431</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n441" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n441" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n441" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n441</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\clkcnt[11:0][2]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[22]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\clkcnt[11:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\clkcnt[11:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\clkcnt[11:0][4]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\clkcnt[11:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\clkcnt[11:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\clkcnt[11:0][1]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\clkcnt[11:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\clkcnt[11:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="clkcnt[1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clkcnt[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clkcnt[4]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[4]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="clkcnt[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clkcnt[1]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[1]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n381" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n428" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n428" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n428" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n428</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n381" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n381" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n381" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n381</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\clkcnt[11:0][0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\clkcnt[11:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\clkcnt[11:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clkcnt[0]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[0]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\clkcnt[11:0][6]" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">rfifo.mem[2][0] $abc$2023$new_n299 rfifo.mem[0][1] $abc$2023$flatten\rfifo.$0\rp[1:0][1] rfifo.mem[1][0] open $abc$2023$new_n429 rfifo.mem[2][1] adr_i[1] $abc$2023$new_n423 open open rfifo.mem[0][0] open $abc$2023$new_n441 open open open $abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[0] open $abc$2023$new_n437 adr_i[0] $abc$2023$new_n278 espr[1] spe rfifo.wp[1] open open open rfifo.wp[0] open dat_i[1] open open open dat_i[0] rfifo.gb $abc$2023$new_n451 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="espr[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[37]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="espr[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\sper[7:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\sper[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sper[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="espr[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="espr[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">espr[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="espr[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\sper[7:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\sper[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sper[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="espr[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="espr[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">espr[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n275" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$new_n275" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n275" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n275" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n275</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rfifo.rp[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.rp[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.rp[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.rp[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.rp[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.rp[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$flatten\rfifo.$0\rp[1:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\rfifo.$0\rp[1:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\rfifo.$0\rp[1:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.rp[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.rp[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.rp[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[3][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[3][0]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[3][0]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[3][0]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n274" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n274" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n274" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n274" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n274</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\dat_o[7:0][1]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\dat_o[7:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\dat_o[7:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\dat_o[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\dat_o[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dat_o[1]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dat_o[1]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">dat_o[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n280" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[8]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n280" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n280" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n280" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n280</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\clkcnt[11:0][7]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\clkcnt[11:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\clkcnt[11:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\clkcnt[11:0][8]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[14]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\clkcnt[11:0][8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\clkcnt[11:0][8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clkcnt[8]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[8]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n440" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clkcnt[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clkcnt[7]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[7]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$2023$new_n440" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n440" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n440" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n440</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\clkcnt[11:0][6]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\clkcnt[11:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\clkcnt[11:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clkcnt[6]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[6]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\clkcnt[11:0][9]" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">stb_i $abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[4] sper[4] $abc$2023$new_n380 espr[3] $abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4] rfifo.we adr_i[0] cyc_i dat_i[1] open we_i open rfifo.din[5] $abc$2023$new_n381 open open open open open $abc$2023$new_n423 open open espr[2] adr_i[1] rfifo.wp[1] open open open rfifo.rp[1] open rfifo.wp[0] open open open open open rfifo.rp[0] open open</port>
			<port name="cin">open</port>
			<port name="set">rst_i</port>
			<port name="reset">rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="$0\dat_o[7:0][4]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\dat_o[7:0][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\dat_o[7:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\dat_o[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\dat_o[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dat_o[4]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dat_o[4]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">dat_o[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$2023$new_n276" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n276" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n276" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n276</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rfifo.mem[3][4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar open open open fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[3][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[3][4]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[3][4]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[3][4]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[1][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[1][4]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[1][4]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[1][4]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[2][4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[5]-&gt;crossbar open clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[2][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[2][4]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[2][4]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[2][4]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[0][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[0][4]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[0][4]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[0][4]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$new_n288" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n288" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n288" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n288" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n288</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$new_n460" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n451" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n451" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n451" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n451</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2023$new_n460" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n460" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n460" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n460</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\clkcnt[11:0][5]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\clkcnt[11:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\clkcnt[11:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clkcnt[5]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[5]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="espr[1]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar open fle[8].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\spcr[7:0][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\spcr[7:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\spcr[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spcr[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="mstr" instance="ff[0]" mode="dffsn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffsn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="mstr" instance="dffsn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="SN">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">mstr</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="espr[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\spcr[7:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\spcr[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spcr[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="espr[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="espr[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">espr[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\clkcnt[11:0][9]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\clkcnt[11:0][9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\clkcnt[11:0][9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\clkcnt[11:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\clkcnt[11:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clkcnt[9]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clkcnt[9]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">clkcnt[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\bcnt[2:0][1]" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">adr_i[0] adr_i[1] rfifo.rp[1] $abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2] $abc$2023$new_n460 open open open dat_i[3] $abc$2023$new_n282 sper[2] open open open open $abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[2] open open open open $abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[2] $abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[2] open state[0] rfifo.rp[0] spe open state[1] open $abc$2023$new_n382 open open open $abc$2023$new_n379 open dat_i[2] open open open bcnt[2]</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="$abc$2023$new_n421" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n421" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n421" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n421" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n421</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="cpol" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cpol" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\spcr[7:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\spcr[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spcr[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="cpol" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="cpol" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">cpol</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="cpha" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\spcr[7:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\spcr[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spcr[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="cpha" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="cpha" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">cpha</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[3][2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[20]-&gt;crossbar open open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[3][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[3][2]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[3][2]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[3][2]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[1][2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[1][2]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[1][2]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[1][2]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[2][2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[2][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[2][2]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[2][2]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[2][2]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[0][2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[0][2]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[0][2]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[0][2]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n283" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n283" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n283" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n283" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n283</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\dat_o[7:0][2]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\dat_o[7:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\dat_o[7:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\dat_o[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\dat_o[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dat_o[2]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dat_o[2]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">dat_o[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\sck_o[0:0]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[33]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\sck_o[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\sck_o[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\sck_o[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sck_o[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sck_o" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="sck_o" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">sck_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n420" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[39]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n420" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n420" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n420" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n420</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="bcnt[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[33]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\state[1:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\state[1:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\state[1:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\state[1:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="bcnt[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\bcnt[2:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\bcnt[2:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\bcnt[2:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="bcnt[0]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="bcnt[0]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">bcnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\bcnt[2:0][1]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\bcnt[2:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\bcnt[2:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\bcnt[2:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\bcnt[2:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="bcnt[1]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="bcnt[1]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">bcnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\spif[0:0]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">rfifo.wp[1] adr_i[1] mosi_o dat_i[6] rfifo.rp[0] rfifo.rp[1] adr_i[0] rfifo.wp[0] cyc_i $abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7] $abc$2023$new_n451 we_i $abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[7] spie stb_i open $abc$2023$new_n276 $abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[7] dat_i[7] open open open rfifo.we open spe open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="icnt[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="icnt[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\sper[7:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\sper[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sper[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="icnt[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="icnt[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">icnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="icnt[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\sper[7:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\sper[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sper[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="icnt[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="icnt[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">icnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[3][7]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[9]-&gt;crossbar open fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[3][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[3][7]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[3][7]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[3][7]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[1][7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[1][7]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[1][7]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[1][7]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[2][7]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[17]-&gt;crossbar open open clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[2][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[2][7]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[2][7]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[2][7]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[0][7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[0][7]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[0][7]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[0][7]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[7]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[2]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$new_n295" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n295" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n295" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n295" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n295</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\dat_o[7:0][7]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\dat_o[7:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\dat_o[7:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\dat_o[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\dat_o[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dat_o[7]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dat_o[7]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">dat_o[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="tcnt[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="tcnt[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\tcnt[1:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\tcnt[1:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\tcnt[1:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="tcnt[0]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="tcnt[0]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">tcnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="tcnt[1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="tcnt[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\tcnt[1:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\tcnt[1:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\tcnt[1:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="tcnt[1]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="tcnt[1]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">tcnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n449" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$new_n449" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n449" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n449" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n449</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\spif[0:0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\spif[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\spif[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\spif[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spif[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="spif" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="spif" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">spif</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\dat_o[7:0][3]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">cpol open $abc$2023$new_n276 open rfifo.wp[0] sper[3] wfifo.rp[1] open rfifo.wp[1] open spe rfifo.din[4] wfifo.wp[0] open we_i open open rfifo.rp[0] open open adr_i[1] $abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[3] rfifo.rp[1] wfifo.rp[0] open rfifo.we open $abc$2023$new_n304 open dat_i[6] open wfifo.wp[1] open stb_i open wfifo.gb open adr_i[0] open cyc_i</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="$abc$2023$new_n285" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n285" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n285" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n285" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n285</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\wcol[0:0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wcol[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wcol[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\wcol[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wcol[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wcol" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wcol" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wcol</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$new_n447" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n447" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n447" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n447" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n447</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[3]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[3]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="rfifo.mem[1][3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar open fle[5].out[0]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[3][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[3][3]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[3][3]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[3][3]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[1][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[1][3]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[1][3]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[1][3]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[0][3]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[3].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[2][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[2][3]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[2][3]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[2][3]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[0][3]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[0][3]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[0][3]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n286" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[17]-&gt;crossbar fle[7].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n286" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n286" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n286" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n286</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\dat_o[7:0][3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[37]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\dat_o[7:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\dat_o[7:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\dat_o[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\dat_o[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dat_o[3]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dat_o[3]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">dat_o[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\dat_o[7:0][6]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">rfifo.wp[0] rfifo.din[7] rfifo.rp[1] rfifo.rp[0] open open open adr_i[1] rfifo.wp[1] stb_i open open open open open cyc_i open open open open $abc$2023$new_n279 open spe icnt[0] we_i wcol rfifo.we open open open adr_i[0] open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open fle[9].out[0]-&gt;clbouts1 open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[6]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[6]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[6]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[6]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$flatten\rfifo.$0\rp[1:0][1]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$flatten\rfifo.$0\rp[1:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$flatten\rfifo.$0\rp[1:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\rfifo.$0\rp[1:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\rfifo.$0\rp[1:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ack_o" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ack_o" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ack_o" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ack_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n299" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n299" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n299" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n299" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n299</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\ack_o[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ack_o[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ack_o[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ack_o[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rfifo.mem[1][6]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open open open fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[3][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[3][6]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[3][6]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[3][6]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[1][6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[1][6]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[1][6]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[1][6]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[0][6]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[2][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[2][6]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[2][6]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[2][6]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[0][6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[0][6]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[0][6]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[0][6]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n293" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n293" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n293" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n293" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n293</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\dat_o[7:0][6]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[7]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\dat_o[7:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\dat_o[7:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\dat_o[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\dat_o[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dat_o[6]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dat_o[6]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">dat_o[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2023$new_n470" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">dat_i[5] rfifo.wp[1] open dat_i[4] rfifo.din[6] $abc$2023$new_n451 open open open open rfifo.rp[1] open open open open open open open open open $abc$2023$new_n460 rfifo.rp[0] adr_i[0] rfifo.we open rfifo.wp[0] open open adr_i[1] open dat_i[3] open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open open open open open open open open open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[5]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="dwom" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="dwom" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\spcr[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\spcr[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spcr[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dwom" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dwom" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">dwom</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="sper[5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\sper[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\sper[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sper[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sper[5]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="sper[5]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">sper[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="sper[4]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="sper[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\sper[7:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\sper[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sper[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sper[4]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="sper[4]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">sper[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="sper[3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\sper[7:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\sper[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sper[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sper[3]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="sper[3]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">sper[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\dat_o[7:0][5]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\dat_o[7:0][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\dat_o[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\dat_o[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\dat_o[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dat_o[5]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dat_o[5]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">dat_o[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[1][5]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open open open fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[3][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[3][5]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[3][5]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[3][5]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[1][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[1][5]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[1][5]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[1][5]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="rfifo.mem[0][5]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[2][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[2][5]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[2][5]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[2][5]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.mem[0][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.mem[0][5]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[0][5]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[0][5]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n470" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[21]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n470" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n470" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n470" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n470</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2023$new_n273" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">rst_i spif open rfifo.we $abc$2023$new_n279 open open dat_i[6] open open espr[2] open open open open open open open open open dat_i[2] rfifo.rp[0] dat_i[0] $abc$2023$new_n460 $abc$2023$new_n274 rfifo.mem[1][1] adr_i[0] dat_i[7] rfifo.rp[1] adr_i[1] $abc$2023$new_n275 rfifo.mem[3][1] open open open $abc$2023$new_n276 $abc$2023$new_n451 $abc$2023$new_n299 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="espr[0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[23]-&gt;crossbar clb.I[22]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="espr[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\spcr[7:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\spcr[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spcr[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="espr[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="espr[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">espr[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="sper[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="sper[2]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="sper[2]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">sper[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\sper[7:0][2]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[36]-&gt;crossbar fle[0].out[1]-&gt;crossbar open fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\sper[7:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\sper[7:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\sper[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\sper[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="spie" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="spie" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="spie" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">spie</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\spcr[7:0][7]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar open clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\spcr[7:0][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\spcr[7:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\spcr[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spcr[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\inta_o[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\inta_o[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\inta_o[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\inta_o[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="inta_o" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="inta_o" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">inta_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="spe" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[23]-&gt;crossbar open fle[3].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="spe" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\spcr[7:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\spcr[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\spcr[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="spe" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="spe" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">spe</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rfifo.wp[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.wp[1]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.wp[1]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.wp[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$flatten\rfifo.$0\wp[1:0][1]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar open clb.I[3]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$flatten\rfifo.$0\wp[1:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$flatten\rfifo.$0\wp[1:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\rfifo.$0\wp[1:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\rfifo.$0\wp[1:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rfifo.wp[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$flatten\rfifo.$0\wp[1:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\rfifo.$0\wp[1:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\rfifo.$0\wp[1:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.wp[0]" instance="ff[0]" mode="dffrn">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffrn[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.wp[0]" instance="dffrn[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="RN">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.wp[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n278" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$new_n278" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n278" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n278" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n278</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$new_n302" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$new_n302" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n302" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n302" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n302</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$flatten\rfifo.$0\gb[0:0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$flatten\rfifo.$0\gb[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$flatten\rfifo.$0\gb[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$flatten\rfifo.$0\gb[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$flatten\rfifo.$0\gb[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\dat_o[7:0][0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[35]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.gb" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rfifo.gb" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.gb" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.gb</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\dat_o[7:0][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\dat_o[7:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\dat_o[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\dat_o[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="dat_o[0]" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="dat_o[0]" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">dat_o[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$new_n273" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$new_n273" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$new_n273" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$new_n273" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$new_n273</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[0]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">open rfifo.wp[0] open open open rfifo.mem[3][0] open open open open open rfifo.wp[1] open open open open open rfifo.din[2] open open rfifo.din[3] open rfifo.we rfifo.mem[2][2] rfifo.din[1] open open open open rfifo.mem[3][2] open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open open open open open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="rfifo.mem[2][1]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[22]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rfifo.mem[2][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.mem[2][1]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[2][1]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[2][1]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.mem[3][1]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[3][1]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[3][1]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[1]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[17]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.mem[1][1]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[1][1]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[1][1]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[1]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.mem[0][1]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[0][1]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[0][1]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[2]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[2]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.mem[1][0]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[1][0]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[1][0]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.mem[2][0]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[2][0]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[2][0]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rfifo.mem[0][0]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rfifo.mem[0][0]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">rfifo.mem[0][0]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">dat_i[0] rfifo.wp[1] rfifo.mem[0][2] rfifo.wp[0] dat_i[7] open open open rfifo.mem[1][2] open open open open open state[0] open open open open open rfifo.din[3] spe open state[1] open $abc$2023$new_n370 open $abc$2023$new_n361 open rfifo.we open $abc$2023$new_n343 open open open $abc$2023$new_n352 open $abc$2023$new_n282 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open open open open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk_i</port>
		</clocks>
		<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[35]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[1][7]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[1][7]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[1][7]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[2][7]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[2][7]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[2][7]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[1].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[3][7]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[3][7]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[3][7]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar open clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[0][0]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[0][0]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[0][0]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[35]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.mem[1][0]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[1][0]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[1][0]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\wfre[0:0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wfifo.mem[2][0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="wfifo.mem[2][0]" instance="ff[0]" mode="latch">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">latch[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.mem[2][0]" instance="latch[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.mem[2][0]</port>
						</outputs>
						<clocks>
							<port name="clk">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\wfre[0:0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wfre[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\wfre[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wfre[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wfifo.re" instance="ff[0]" mode="dff">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dff[0].Q[0]-&gt;direct3</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wfifo.re" instance="dff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="Q">wfifo.re</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[2]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">open rfifo.din[4] open rfifo.mem[2][7] rfifo.mem[0][7] open open rfifo.din[5] open mosi_o rfifo.mem[1][7] open open open open open open open open open rfifo.mem[3][3] rfifo.mem[0][4] rfifo.mem[2][4] rfifo.wp[1] open open open rfifo.we open open open open open rfifo.wp[0] open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[7]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[7]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[3]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[4]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="out:dat_o[0]" instance="io[17]" mode="outpad">
		<inputs>
			<port name="outpad">dat_o[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dat_o[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dat_o[1]" instance="io[18]" mode="outpad">
		<inputs>
			<port name="outpad">dat_o[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dat_o[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dat_o[2]" instance="io[19]" mode="outpad">
		<inputs>
			<port name="outpad">dat_o[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dat_o[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dat_o[3]" instance="io[20]" mode="outpad">
		<inputs>
			<port name="outpad">dat_o[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dat_o[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dat_o[4]" instance="io[21]" mode="outpad">
		<inputs>
			<port name="outpad">dat_o[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dat_o[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dat_o[5]" instance="io[22]" mode="outpad">
		<inputs>
			<port name="outpad">dat_o[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dat_o[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dat_o[6]" instance="io[23]" mode="outpad">
		<inputs>
			<port name="outpad">dat_o[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dat_o[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dat_o[7]" instance="io[24]" mode="outpad">
		<inputs>
			<port name="outpad">dat_o[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dat_o[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:ack_o" instance="io[25]" mode="outpad">
		<inputs>
			<port name="outpad">ack_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ack_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:inta_o" instance="io[26]" mode="outpad">
		<inputs>
			<port name="outpad">inta_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:inta_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sck_o" instance="io[27]" mode="outpad">
		<inputs>
			<port name="outpad">sck_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:sck_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:mosi_o" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">mosi_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:mosi_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="clk_i" instance="io[29]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clk_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="rst_i" instance="io[30]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="rst_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">rst_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="cyc_i" instance="io[31]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="cyc_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">cyc_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="stb_i" instance="io[32]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="stb_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">stb_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="adr_i[0]" instance="io[33]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="adr_i[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">adr_i[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="adr_i[1]" instance="io[34]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="adr_i[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">adr_i[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="we_i" instance="io[35]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="we_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">we_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dat_i[0]" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dat_i[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dat_i[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dat_i[1]" instance="io[37]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dat_i[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dat_i[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dat_i[2]" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dat_i[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dat_i[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dat_i[3]" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dat_i[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dat_i[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dat_i[4]" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dat_i[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dat_i[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dat_i[5]" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dat_i[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dat_i[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dat_i[6]" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dat_i[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dat_i[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dat_i[7]" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dat_i[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dat_i[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="miso_i" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="miso_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">miso_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
