TimeQuest Timing Analyzer report for semaphore
Tue Jan 29 15:32:04 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'clk'
 11. Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 12. Slow 1200mV 85C Model Hold: 'clk'
 13. Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk'
 44. Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 45. Fast 1200mV 0C Model Hold: 'clk'
 46. Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; semaphore                                                       ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                        ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; clk                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp } ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 295.77 MHz ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 357.78 MHz ; 357.78 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -2.381 ; -45.818       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.795 ; -17.264       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                 ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; clk                                                                        ; 0.008 ; 0.000         ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.357 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -18.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.381 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.346      ;
; -2.370 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.335      ;
; -2.351 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.316      ;
; -2.336 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.301      ;
; -2.336 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.301      ;
; -2.336 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.301      ;
; -2.330 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.295      ;
; -2.324 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 3.258      ;
; -2.278 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 3.212      ;
; -2.277 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.242      ;
; -2.274 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.239      ;
; -2.254 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.219      ;
; -2.215 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.140      ;
; -2.213 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.138      ;
; -2.209 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.134      ;
; -2.161 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 3.095      ;
; -2.132 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.057      ;
; -2.099 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.024      ;
; -2.098 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.023      ;
; -2.097 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.022      ;
; -2.097 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.022      ;
; -2.093 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.058      ;
; -2.093 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.018      ;
; -2.091 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 3.016      ;
; -2.085 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.050      ;
; -2.077 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 3.042      ;
; -2.055 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.989      ;
; -2.026 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 2.991      ;
; -2.025 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 3.011      ;
; -2.017 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.942      ;
; -2.016 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.941      ;
; -2.014 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 3.000      ;
; -1.995 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.981      ;
; -1.991 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.977      ;
; -1.989 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.923      ;
; -1.988 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.922      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.908      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.908      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.908      ;
; -1.982 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.907      ;
; -1.981 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.906      ;
; -1.981 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.906      ;
; -1.980 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.966      ;
; -1.980 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.966      ;
; -1.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.902      ;
; -1.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.902      ;
; -1.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.900      ;
; -1.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.960      ;
; -1.965 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 2.930      ;
; -1.958 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.892      ;
; -1.956 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.890      ;
; -1.954 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.050     ; 2.919      ;
; -1.950 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.923      ;
; -1.944 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.878      ;
; -1.938 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.872      ;
; -1.921 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.907      ;
; -1.918 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.852      ;
; -1.918 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.904      ;
; -1.908 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.842      ;
; -1.904 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.877      ;
; -1.902 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.827      ;
; -1.901 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.826      ;
; -1.900 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.825      ;
; -1.898 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.884      ;
; -1.870 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.795      ;
; -1.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.792      ;
; -1.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.792      ;
; -1.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.792      ;
; -1.866 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.791      ;
; -1.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.790      ;
; -1.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.790      ;
; -1.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.790      ;
; -1.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.789      ;
; -1.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.786      ;
; -1.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.786      ;
; -1.859 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.784      ;
; -1.830 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.764      ;
; -1.790 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.715      ;
; -1.787 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.760      ;
; -1.786 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.711      ;
; -1.785 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.710      ;
; -1.784 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.709      ;
; -1.781 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.081     ; 2.715      ;
; -1.765 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.751      ;
; -1.754 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.679      ;
; -1.754 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.679      ;
; -1.752 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.677      ;
; -1.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.676      ;
; -1.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.676      ;
; -1.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.676      ;
; -1.750 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.675      ;
; -1.749 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.674      ;
; -1.749 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.674      ;
; -1.749 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.674      ;
; -1.748 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.673      ;
; -1.748 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.673      ;
; -1.745 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.718      ;
; -1.745 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.670      ;
; -1.745 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.670      ;
; -1.743 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.090     ; 2.668      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.795 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.727      ;
; -1.654 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.067     ; 2.582      ;
; -1.619 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.551      ;
; -1.619 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 2.555      ;
; -1.580 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 2.516      ;
; -1.561 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.493      ;
; -1.559 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 2.495      ;
; -1.548 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.060     ; 2.483      ;
; -1.492 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.424      ;
; -1.486 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.418      ;
; -1.456 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 2.392      ;
; -1.451 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 2.387      ;
; -1.450 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.060     ; 2.385      ;
; -1.439 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.371      ;
; -1.437 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 2.373      ;
; -1.418 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.350      ;
; -1.415 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.346      ;
; -1.403 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 2.339      ;
; -1.372 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.304      ;
; -1.366 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.298      ;
; -1.365 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.297      ;
; -1.323 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.255      ;
; -1.322 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.254      ;
; -1.317 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.248      ;
; -1.315 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.247      ;
; -1.285 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 2.221      ;
; -1.270 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.202      ;
; -1.259 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.067     ; 2.187      ;
; -1.257 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.067     ; 2.185      ;
; -1.257 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.067     ; 2.185      ;
; -1.257 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.067     ; 2.185      ;
; -1.222 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.154      ;
; -1.222 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.154      ;
; -1.159 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.091      ;
; -1.154 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.086      ;
; -1.127 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.059      ;
; -1.127 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.059      ;
; -1.111 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.043      ;
; -1.107 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.039      ;
; -1.105 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.037      ;
; -1.105 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.037      ;
; -1.105 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 2.037      ;
; -1.054 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.986      ;
; -1.052 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.984      ;
; -1.052 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.984      ;
; -1.052 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.984      ;
; -1.037 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.969      ;
; -1.036 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.967      ;
; -1.034 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.965      ;
; -1.034 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.965      ;
; -1.034 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.965      ;
; -1.015 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.947      ;
; -1.014 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.946      ;
; -1.012 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.944      ;
; -1.012 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.944      ;
; -0.938 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.869      ;
; -0.936 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.867      ;
; -0.936 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.867      ;
; -0.936 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.867      ;
; -0.925 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.857      ;
; -0.912 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 1.848      ;
; -0.912 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.844      ;
; -0.911 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.843      ;
; -0.909 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.841      ;
; -0.909 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.841      ;
; -0.893 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.825      ;
; -0.891 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.823      ;
; -0.889 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.821      ;
; -0.889 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.821      ;
; -0.778 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 1.714      ;
; -0.514 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.446      ;
; -0.445 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.066     ; 1.374      ;
; -0.445 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.066     ; 1.374      ;
; -0.444 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.060     ; 1.379      ;
; -0.439 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.066     ; 1.368      ;
; -0.393 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.066     ; 1.322      ;
; -0.377 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 1.309      ;
; -0.362 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.057     ; 1.300      ;
; -0.251 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.066     ; 1.180      ;
; -0.168 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 1.104      ;
; -0.149 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 1.085      ;
; -0.019 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 0.955      ;
; 0.000  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.067     ; 0.928      ;
; 0.186  ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 0.746      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.008 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.874      ; 2.268      ;
; 0.514 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.874      ; 2.274      ;
; 0.592 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.592 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.592 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.593 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.594 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.595 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.596 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.597 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.598 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.615 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.810      ;
; 0.863 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.863 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.863 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.865 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.866 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.065      ;
; 0.866 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.065      ;
; 0.876 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.029      ; 1.062      ;
; 0.878 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.077      ;
; 0.878 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.077      ;
; 0.879 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.879 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.879 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.879 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.880 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.881 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.882 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.883 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.082      ;
; 0.883 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.082      ;
; 0.883 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.082      ;
; 0.883 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.082      ;
; 0.894 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.029      ; 1.080      ;
; 0.973 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.973 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.973 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.976 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.176      ;
; 0.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.176      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.580      ;
; 0.412 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.632      ;
; 0.413 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.633      ;
; 0.603 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 0.819      ;
; 0.607 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.827      ;
; 0.609 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 0.833      ;
; 0.610 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 0.834      ;
; 0.637 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.857      ;
; 0.664 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.884      ;
; 0.683 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 0.903      ;
; 0.720 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 0.944      ;
; 0.729 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 0.953      ;
; 0.858 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.082      ;
; 0.864 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.088      ;
; 0.867 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.060      ; 1.084      ;
; 0.869 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.093      ;
; 0.946 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.066      ; 1.169      ;
; 0.963 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.060      ; 1.180      ;
; 0.971 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 1.187      ;
; 0.972 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 1.198      ;
; 0.979 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.203      ;
; 1.007 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.227      ;
; 1.019 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.239      ;
; 1.024 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.244      ;
; 1.025 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.245      ;
; 1.028 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.060      ; 1.245      ;
; 1.028 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.252      ;
; 1.051 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.271      ;
; 1.051 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.271      ;
; 1.058 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.278      ;
; 1.061 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.281      ;
; 1.075 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.060      ; 1.292      ;
; 1.075 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.060      ; 1.292      ;
; 1.086 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 1.302      ;
; 1.087 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 1.303      ;
; 1.110 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.334      ;
; 1.154 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.374      ;
; 1.155 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.375      ;
; 1.157 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.377      ;
; 1.159 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.379      ;
; 1.168 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.388      ;
; 1.180 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.400      ;
; 1.180 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.400      ;
; 1.181 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.401      ;
; 1.223 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.443      ;
; 1.252 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.472      ;
; 1.265 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 1.481      ;
; 1.275 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.495      ;
; 1.276 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.496      ;
; 1.276 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.496      ;
; 1.295 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.515      ;
; 1.303 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.527      ;
; 1.306 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 1.522      ;
; 1.307 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.527      ;
; 1.314 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.534      ;
; 1.319 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 1.538      ;
; 1.319 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 1.538      ;
; 1.321 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 1.540      ;
; 1.322 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 1.541      ;
; 1.326 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.546      ;
; 1.328 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.548      ;
; 1.343 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.563      ;
; 1.343 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.563      ;
; 1.369 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.589      ;
; 1.399 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.623      ;
; 1.403 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.623      ;
; 1.439 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 1.658      ;
; 1.439 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 1.658      ;
; 1.441 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 1.660      ;
; 1.442 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 1.661      ;
; 1.489 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.709      ;
; 1.567 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.067      ; 1.791      ;
; 1.839 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 2.058      ;
; 1.959 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 2.178      ;
; 1.975 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.066      ; 2.198      ;
; 2.095 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.066      ; 2.318      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|clk                                         ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.121 ; 3.648 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -2.108 ; -2.592 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                        ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.657 ; 10.000 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.181 ; 6.173  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.344 ; 6.326  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.615 ; 6.600  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.559 ; 8.763  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.530 ; 7.610  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.657 ; 10.000 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.955 ; 5.946 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.955 ; 5.946 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.112 ; 6.093 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.372 ; 6.357 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.287 ; 8.486 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.248 ; 7.324 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.342 ; 9.674 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 331.24 MHz ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 397.77 MHz ; 397.77 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -2.019 ; -36.564       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.514 ; -13.798       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.052 ; -0.052        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.312  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -18.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.019 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.998      ;
; -2.006 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.985      ;
; -1.995 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.974      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.932      ;
; -1.981 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.960      ;
; -1.972 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.951      ;
; -1.972 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.951      ;
; -1.967 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.946      ;
; -1.948 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.897      ;
; -1.930 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.909      ;
; -1.926 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.905      ;
; -1.916 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.895      ;
; -1.831 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.780      ;
; -1.815 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.746      ;
; -1.815 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.746      ;
; -1.797 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.728      ;
; -1.783 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.762      ;
; -1.746 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.725      ;
; -1.744 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.675      ;
; -1.742 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.721      ;
; -1.740 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.689      ;
; -1.739 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.729      ;
; -1.726 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.705      ;
; -1.726 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.716      ;
; -1.716 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.647      ;
; -1.715 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.705      ;
; -1.715 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.646      ;
; -1.715 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.646      ;
; -1.712 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.643      ;
; -1.701 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.691      ;
; -1.697 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.628      ;
; -1.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.625      ;
; -1.692 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.682      ;
; -1.692 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.682      ;
; -1.687 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.677      ;
; -1.686 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.663      ;
; -1.678 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.627      ;
; -1.674 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.623      ;
; -1.669 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.648      ;
; -1.658 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.637      ;
; -1.651 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.628      ;
; -1.650 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.640      ;
; -1.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.636      ;
; -1.645 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.576      ;
; -1.644 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.575      ;
; -1.643 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.592      ;
; -1.642 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.591      ;
; -1.636 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.626      ;
; -1.631 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.580      ;
; -1.629 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.578      ;
; -1.617 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.548      ;
; -1.616 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.547      ;
; -1.615 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.546      ;
; -1.615 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.546      ;
; -1.614 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.545      ;
; -1.612 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.543      ;
; -1.604 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.553      ;
; -1.597 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.528      ;
; -1.596 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.527      ;
; -1.595 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.544      ;
; -1.594 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.525      ;
; -1.546 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.477      ;
; -1.545 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.476      ;
; -1.544 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.475      ;
; -1.534 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.511      ;
; -1.518 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.449      ;
; -1.517 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.448      ;
; -1.516 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.447      ;
; -1.515 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.446      ;
; -1.515 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.446      ;
; -1.514 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.445      ;
; -1.514 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.445      ;
; -1.512 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.443      ;
; -1.506 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.455      ;
; -1.500 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.431      ;
; -1.497 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.428      ;
; -1.496 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.427      ;
; -1.494 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.471      ;
; -1.494 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.425      ;
; -1.486 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.066     ; 2.435      ;
; -1.485 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.475      ;
; -1.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.456      ;
; -1.460 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.450      ;
; -1.452 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.383      ;
; -1.446 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.377      ;
; -1.445 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.376      ;
; -1.444 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.375      ;
; -1.443 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.038     ; 2.420      ;
; -1.428 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.418      ;
; -1.418 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.349      ;
; -1.418 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.349      ;
; -1.418 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.349      ;
; -1.417 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.348      ;
; -1.416 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.347      ;
; -1.415 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.346      ;
; -1.415 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.346      ;
; -1.414 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.345      ;
; -1.414 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.345      ;
; -1.412 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.343      ;
; -1.400 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 2.331      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.514 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.454      ;
; -1.376 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 2.313      ;
; -1.361 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.304      ;
; -1.328 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.268      ;
; -1.322 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.265      ;
; -1.305 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.248      ;
; -1.296 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.239      ;
; -1.282 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.222      ;
; -1.247 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.187      ;
; -1.217 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.160      ;
; -1.214 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.154      ;
; -1.205 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.148      ;
; -1.188 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.128      ;
; -1.180 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.123      ;
; -1.172 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.112      ;
; -1.167 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.107      ;
; -1.166 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.109      ;
; -1.156 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 2.099      ;
; -1.117 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.057      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.052      ;
; -1.111 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.051      ;
; -1.090 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.030      ;
; -1.079 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.019      ;
; -1.068 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.008      ;
; -1.067 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 2.007      ;
; -1.042 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.982      ;
; -1.027 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 1.970      ;
; -1.024 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.961      ;
; -1.022 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.959      ;
; -1.021 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.958      ;
; -1.021 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.958      ;
; -0.975 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.915      ;
; -0.974 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.914      ;
; -0.915 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.855      ;
; -0.915 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.855      ;
; -0.898 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.838      ;
; -0.896 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.836      ;
; -0.895 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.835      ;
; -0.895 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.835      ;
; -0.894 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.834      ;
; -0.892 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.832      ;
; -0.877 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.817      ;
; -0.839 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.779      ;
; -0.837 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.777      ;
; -0.836 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.776      ;
; -0.836 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.776      ;
; -0.823 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.763      ;
; -0.821 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.761      ;
; -0.820 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.760      ;
; -0.820 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.760      ;
; -0.814 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.754      ;
; -0.799 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.739      ;
; -0.798 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.738      ;
; -0.797 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.737      ;
; -0.796 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.736      ;
; -0.741 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.681      ;
; -0.739 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.679      ;
; -0.738 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.678      ;
; -0.738 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.678      ;
; -0.711 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.651      ;
; -0.710 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.650      ;
; -0.709 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.649      ;
; -0.708 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.648      ;
; -0.708 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.648      ;
; -0.693 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.633      ;
; -0.692 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 1.635      ;
; -0.690 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.630      ;
; -0.690 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.630      ;
; -0.682 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.622      ;
; -0.576 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 1.519      ;
; -0.343 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.283      ;
; -0.288 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.225      ;
; -0.288 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.225      ;
; -0.277 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 1.220      ;
; -0.268 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.205      ;
; -0.231 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.171      ;
; -0.230 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.050     ; 1.175      ;
; -0.225 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.162      ;
; -0.107 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 1.044      ;
; -0.034 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 0.977      ;
; -0.018 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 0.961      ;
; 0.094  ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.052     ; 0.849      ;
; 0.111  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.058     ; 0.826      ;
; 0.269  ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 0.671      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.052 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.745      ; 2.047      ;
; 0.454  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.745      ; 2.053      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.534  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.712      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.538  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.716      ;
; 0.538  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.716      ;
; 0.550  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.728      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.953      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.953      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.954      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.954      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.954      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.954      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.955      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.955      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.956      ;
; 0.774  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.956      ;
; 0.776  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.958      ;
; 0.776  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.958      ;
; 0.776  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.959      ;
; 0.776  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.959      ;
; 0.778  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.960      ;
; 0.778  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.961      ;
; 0.779  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.962      ;
; 0.780  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.962      ;
; 0.780  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.962      ;
; 0.780  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.963      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.963      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.963      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.964      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.964      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.964      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.964      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.964      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.965      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.965      ;
; 0.784  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.025      ; 0.953      ;
; 0.785  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.967      ;
; 0.785  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.968      ;
; 0.786  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.968      ;
; 0.786  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.969      ;
; 0.787  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.969      ;
; 0.787  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.970      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.970      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.970      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.971      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.971      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.971      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.971      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.972      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 0.972      ;
; 0.800  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.025      ; 0.969      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.042      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.042      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.043      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.043      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.043      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.043      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.044      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.044      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.045      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.045      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.047      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.047      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.048      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.048      ;
; 0.867  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.049      ;
; 0.867  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.050      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.050      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.050      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.051      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.051      ;
; 0.869  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.039      ; 1.052      ;
; 0.870  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.052      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.519      ;
; 0.369 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.568      ;
; 0.376 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.575      ;
; 0.546 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.745      ;
; 0.547 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 0.749      ;
; 0.554 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 0.750      ;
; 0.556 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 0.758      ;
; 0.566 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.765      ;
; 0.585 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.784      ;
; 0.618 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.817      ;
; 0.660 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 0.862      ;
; 0.665 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 0.867      ;
; 0.775 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 0.977      ;
; 0.790 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 0.986      ;
; 0.792 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 0.994      ;
; 0.792 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 0.994      ;
; 0.865 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 1.067      ;
; 0.878 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.074      ;
; 0.883 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.079      ;
; 0.890 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 1.092      ;
; 0.897 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 1.102      ;
; 0.905 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.104      ;
; 0.916 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.115      ;
; 0.918 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.117      ;
; 0.918 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.117      ;
; 0.931 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 1.133      ;
; 0.932 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.128      ;
; 0.947 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.146      ;
; 0.948 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.147      ;
; 0.955 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.154      ;
; 0.957 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.156      ;
; 0.984 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.180      ;
; 0.984 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.180      ;
; 0.988 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.184      ;
; 0.989 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.185      ;
; 1.007 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 1.209      ;
; 1.041 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.240      ;
; 1.042 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.241      ;
; 1.042 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.241      ;
; 1.043 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.242      ;
; 1.049 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.248      ;
; 1.059 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.258      ;
; 1.060 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.259      ;
; 1.073 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.272      ;
; 1.083 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.282      ;
; 1.139 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.338      ;
; 1.143 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.342      ;
; 1.144 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.343      ;
; 1.145 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.344      ;
; 1.160 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.359      ;
; 1.161 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.357      ;
; 1.166 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.365      ;
; 1.169 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.052      ; 1.365      ;
; 1.173 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.372      ;
; 1.187 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 1.389      ;
; 1.194 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.393      ;
; 1.195 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.394      ;
; 1.195 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.394      ;
; 1.195 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.394      ;
; 1.196 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.395      ;
; 1.197 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.396      ;
; 1.206 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.405      ;
; 1.207 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.406      ;
; 1.217 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.416      ;
; 1.256 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.455      ;
; 1.279 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 1.481      ;
; 1.297 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.496      ;
; 1.298 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.497      ;
; 1.299 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.498      ;
; 1.300 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.499      ;
; 1.347 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.546      ;
; 1.428 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 1.630      ;
; 1.667 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.866      ;
; 1.770 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.969      ;
; 1.792 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 1.994      ;
; 1.885 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.058      ; 2.087      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 2.761 ; 3.150 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.846 ; -2.189 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.711 ; 8.861 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.530 ; 5.516 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.681 ; 5.654 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.932 ; 5.893 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.694 ; 7.759 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.789 ; 6.792 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.711 ; 8.861 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.315 ; 5.301 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.315 ; 5.301 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.459 ; 5.432 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.701 ; 5.663 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.437 ; 7.499 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.522 ; 6.525 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.413 ; 8.557 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.871 ; -12.256       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -0.565 ; -3.949        ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; clk                                                                        ; 0.015 ; 0.000         ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.187 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -39.380       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -18.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.871 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.854      ;
; -0.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.847      ;
; -0.859 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.842      ;
; -0.848 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.831      ;
; -0.848 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.831      ;
; -0.846 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.829      ;
; -0.833 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.790      ;
; -0.832 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.815      ;
; -0.829 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.786      ;
; -0.824 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.790      ;
; -0.819 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.776      ;
; -0.806 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.789      ;
; -0.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.788      ;
; -0.803 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.769      ;
; -0.797 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.780      ;
; -0.781 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.738      ;
; -0.765 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.722      ;
; -0.762 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.719      ;
; -0.761 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.718      ;
; -0.758 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.715      ;
; -0.752 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.709      ;
; -0.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.708      ;
; -0.735 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.701      ;
; -0.715 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.698      ;
; -0.714 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.671      ;
; -0.713 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.670      ;
; -0.711 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.694      ;
; -0.709 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.692      ;
; -0.697 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.654      ;
; -0.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.651      ;
; -0.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.651      ;
; -0.693 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.650      ;
; -0.690 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.647      ;
; -0.690 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.647      ;
; -0.684 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.641      ;
; -0.684 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.641      ;
; -0.683 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.640      ;
; -0.682 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.648      ;
; -0.669 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.652      ;
; -0.647 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.613      ;
; -0.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.629      ;
; -0.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.603      ;
; -0.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.603      ;
; -0.645 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.611      ;
; -0.645 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.602      ;
; -0.635 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.024     ; 1.618      ;
; -0.633 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.623      ;
; -0.631 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.597      ;
; -0.630 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.587      ;
; -0.629 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.595      ;
; -0.629 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.586      ;
; -0.627 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.617      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.616      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.583      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.583      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.583      ;
; -0.625 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.582      ;
; -0.623 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.589      ;
; -0.623 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.589      ;
; -0.622 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.579      ;
; -0.622 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.579      ;
; -0.621 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.611      ;
; -0.616 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.573      ;
; -0.616 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.573      ;
; -0.616 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.573      ;
; -0.615 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.572      ;
; -0.611 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.577      ;
; -0.610 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.600      ;
; -0.610 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.600      ;
; -0.608 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.574      ;
; -0.608 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.598      ;
; -0.603 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.587      ;
; -0.579 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.545      ;
; -0.579 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.569      ;
; -0.578 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.535      ;
; -0.578 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.535      ;
; -0.577 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.534      ;
; -0.577 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.534      ;
; -0.575 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.565      ;
; -0.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.519      ;
; -0.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.519      ;
; -0.561 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.017     ; 1.551      ;
; -0.561 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.518      ;
; -0.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.515      ;
; -0.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.515      ;
; -0.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.515      ;
; -0.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.515      ;
; -0.557 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.514      ;
; -0.554 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.538      ;
; -0.554 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.511      ;
; -0.554 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.511      ;
; -0.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.505      ;
; -0.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.505      ;
; -0.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.505      ;
; -0.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.505      ;
; -0.547 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.504      ;
; -0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.041     ; 1.498      ;
; -0.510 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.467      ;
; -0.510 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.467      ;
; -0.510 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.050     ; 1.467      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.565 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.516      ;
; -0.487 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 1.435      ;
; -0.457 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.411      ;
; -0.442 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.393      ;
; -0.436 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.390      ;
; -0.424 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.378      ;
; -0.422 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.034     ; 1.375      ;
; -0.416 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.367      ;
; -0.373 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.327      ;
; -0.371 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.322      ;
; -0.368 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.319      ;
; -0.366 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.320      ;
; -0.358 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.034     ; 1.311      ;
; -0.358 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.312      ;
; -0.354 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.305      ;
; -0.346 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.297      ;
; -0.339 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.293      ;
; -0.337 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.288      ;
; -0.336 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.286      ;
; -0.302 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.253      ;
; -0.287 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.241      ;
; -0.283 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.234      ;
; -0.283 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.234      ;
; -0.280 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.231      ;
; -0.272 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 1.220      ;
; -0.272 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.222      ;
; -0.271 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 1.219      ;
; -0.271 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 1.219      ;
; -0.270 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 1.218      ;
; -0.253 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.204      ;
; -0.215 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.166      ;
; -0.215 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.166      ;
; -0.208 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.159      ;
; -0.201 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.152      ;
; -0.186 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.137      ;
; -0.180 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.131      ;
; -0.167 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.118      ;
; -0.166 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.117      ;
; -0.166 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.117      ;
; -0.165 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.116      ;
; -0.157 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.108      ;
; -0.146 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.097      ;
; -0.145 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.096      ;
; -0.145 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.096      ;
; -0.144 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.095      ;
; -0.132 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.082      ;
; -0.131 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.081      ;
; -0.131 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.081      ;
; -0.130 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.080      ;
; -0.129 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.080      ;
; -0.128 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.079      ;
; -0.128 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.079      ;
; -0.128 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.079      ;
; -0.110 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.061      ;
; -0.079 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 1.033      ;
; -0.077 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.028      ;
; -0.070 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.021      ;
; -0.068 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.018      ;
; -0.067 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.017      ;
; -0.067 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.017      ;
; -0.066 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.016      ;
; -0.062 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.013      ;
; -0.062 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.013      ;
; -0.062 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 1.013      ;
; -0.048 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.999      ;
; -0.048 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.999      ;
; -0.047 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.998      ;
; -0.033 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.984      ;
; -0.009 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 0.963      ;
; 0.150  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.801      ;
; 0.166  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.034     ; 0.787      ;
; 0.173  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 0.776      ;
; 0.190  ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.030     ; 0.767      ;
; 0.196  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 0.753      ;
; 0.196  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 0.753      ;
; 0.201  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 0.748      ;
; 0.230  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.721      ;
; 0.292  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.038     ; 0.657      ;
; 0.338  ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 0.616      ;
; 0.344  ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 0.610      ;
; 0.425  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.039     ; 0.523      ;
; 0.426  ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 0.528      ;
; 0.548  ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 0.403      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.015 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.006      ; 1.240      ;
; 0.317 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.423      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.330 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.436      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.471 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.017      ; 0.572      ;
; 0.476 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.583      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.482 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.589      ;
; 0.482 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.589      ;
; 0.486 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.017      ; 0.587      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.639      ;
; 0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.639      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[5]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.219 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.339      ;
; 0.224 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.344      ;
; 0.320 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.443      ;
; 0.322 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.033      ; 0.439      ;
; 0.328 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.451      ;
; 0.329 ; state[5]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.449      ;
; 0.346 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.466      ;
; 0.357 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.477      ;
; 0.362 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.482      ;
; 0.384 ; state[5]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.507      ;
; 0.386 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.509      ;
; 0.452 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.575      ;
; 0.461 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.584      ;
; 0.462 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.585      ;
; 0.466 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.034      ; 0.584      ;
; 0.504 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 0.626      ;
; 0.517 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.034      ; 0.635      ;
; 0.528 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.033      ; 0.645      ;
; 0.528 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.043      ; 0.655      ;
; 0.529 ; state[5]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.652      ;
; 0.540 ; state[5]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.660      ;
; 0.546 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.034      ; 0.664      ;
; 0.550 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.670      ;
; 0.550 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.673      ;
; 0.555 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; state[3]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.675      ;
; 0.569 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.689      ;
; 0.569 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.689      ;
; 0.569 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.689      ;
; 0.570 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.034      ; 0.688      ;
; 0.570 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.034      ; 0.688      ;
; 0.570 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.690      ;
; 0.583 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.033      ; 0.700      ;
; 0.583 ; state[0]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.033      ; 0.700      ;
; 0.590 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.713      ;
; 0.614 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.734      ;
; 0.616 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.736      ;
; 0.631 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.751      ;
; 0.631 ; state[4]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.751      ;
; 0.633 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.753      ;
; 0.639 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.759      ;
; 0.643 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.763      ;
; 0.643 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.763      ;
; 0.674 ; state[2]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.794      ;
; 0.675 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.033      ; 0.792      ;
; 0.683 ; state[5]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.803      ;
; 0.686 ; state[5]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.806      ;
; 0.689 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.809      ;
; 0.690 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.810      ;
; 0.694 ; state[5]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.817      ;
; 0.700 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.820      ;
; 0.703 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; timer_ctl:timer_ctl_ports|short_interval              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.822      ;
; 0.704 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.823      ;
; 0.707 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.827      ;
; 0.711 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.831      ;
; 0.726 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.846      ;
; 0.727 ; state[1]                                              ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.847      ;
; 0.730 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.850      ;
; 0.731 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.033      ; 0.848      ;
; 0.746 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.869      ;
; 0.759 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.879      ;
; 0.765 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.885      ;
; 0.781 ; timer_ctl:timer_ctl_ports|long_interval               ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.900      ;
; 0.781 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.900      ;
; 0.781 ; timer_ctl:timer_ctl_ports|long_interval               ; state[5]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.900      ;
; 0.782 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 0.901      ;
; 0.790 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.910      ;
; 0.831 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.039      ; 0.954      ;
; 0.988 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 1.107      ;
; 1.062 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 1.184      ;
; 1.066 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.035      ; 1.185      ;
; 1.140 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.038      ; 1.262      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -0.104 ; 0.080        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -0.101 ; 0.083        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -0.100 ; 0.084        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|clk                                         ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]                                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]          ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.371  ; 0.587        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[5]|clk                                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[2]|clk                ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.720 ; 2.371 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.149 ; -1.783 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.853 ; 6.184 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.613 ; 3.657 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.708 ; 3.754 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.846 ; 3.910 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.200 ; 5.412 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.397 ; 4.568 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.853 ; 6.184 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.482 ; 3.524 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.482 ; 3.524 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.572 ; 3.616 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.705 ; 3.766 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.043 ; 5.250 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.236 ; 4.399 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.670 ; 5.991 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                            ; -2.381  ; -0.052 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                        ; -2.381  ; -0.052 ; N/A      ; N/A     ; -3.000              ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.795  ; 0.187  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                             ; -63.082 ; -0.052 ; 0.0      ; 0.0     ; -57.38              ;
;  clk                                                                        ; -45.818 ; -0.052 ; N/A      ; N/A     ; -39.380             ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -17.264 ; 0.000  ; N/A      ; N/A     ; -18.000             ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.121 ; 3.648 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.149 ; -1.783 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                        ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.657 ; 10.000 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.181 ; 6.173  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.344 ; 6.326  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.615 ; 6.600  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.559 ; 8.763  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.530 ; 7.610  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.657 ; 10.000 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.482 ; 3.524 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.482 ; 3.524 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.572 ; 3.616 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.705 ; 3.766 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.043 ; 5.250 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.236 ; 4.399 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.670 ; 5.991 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; traffic_sensor          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                     ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 592      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 249      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 592      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 249      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jan 29 15:31:53 2013
Info: Command: quartus_sta semaphore -c semaphore
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'semaphore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.381       -45.818 clk 
    Info (332119):    -1.795       -17.264 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is 0.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.008         0.000 clk 
    Info (332119):     0.357         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000       -18.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.019
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.019       -36.564 clk 
    Info (332119):    -1.514       -13.798 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is -0.052
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.052        -0.052 clk 
    Info (332119):     0.312         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000       -18.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.871
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.871       -12.256 clk 
    Info (332119):    -0.565        -3.949 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.015         0.000 clk 
    Info (332119):     0.187         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -39.380 clk 
    Info (332119):    -1.000       -18.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 326 megabytes
    Info: Processing ended: Tue Jan 29 15:32:04 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:05


