==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./dct_prj/DATAFLOW/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 dct_2d col_inbuf 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 dct buf_2d_out 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:9:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.02 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.39 seconds; current allocated memory: 207.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to 'col_inbuf': Complete partitioning on dimension 1. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:33)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_out': Complete partitioning on dimension 1. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:98:10)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.94 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.43 seconds; current allocated memory: 208.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 209.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Row_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Col_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_2d' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21:7)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 235.965 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34:14)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out_block_0' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 325.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 326.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 326.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 327.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 327.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 327.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 327.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 329.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 329.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 329.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 331.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 331.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 331.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 332.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 332.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_1', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_3', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_5', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 335.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 335.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 335.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 335.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 335.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 335.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 335.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 336.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 338.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 340.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 342.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 345.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 348.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 351.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data_Pipeline_WR_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 356.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.94 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.31 seconds; current allocated memory: 207.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to 'col_inbuf': Complete partitioning on dimension 1. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:33)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_out': Complete partitioning on dimension 1. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101:10)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:75:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:88:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.9 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.4 seconds; current allocated memory: 208.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 209.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 211.008 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:85) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:72) in function 'read_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Row_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:44) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Col_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:44) in function 'dct_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:85) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:72) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:85) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:72) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:100) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:95), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_2d' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21:7)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 235.820 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:44:11) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:44:14) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:44:11) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:44:14) in function 'dct_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:79:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34:14)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:56:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out_block_0' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:67:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 325.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 326.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 326.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 327.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 327.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 327.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 327.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 328.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 328.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 329.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 329.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 331.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 331.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 331.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 331.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 332.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 332.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_1', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:91) on array 'buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_3', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:91) on array 'buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_5', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:91) on array 'buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 334.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 334.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 334.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 334.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 334.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 334.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 335.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 336.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 338.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 340.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 342.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 344.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 348.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 351.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data_Pipeline_WR_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 356.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 360.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dct_prj/DATAFLOW/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic dct_2d col_inbuf 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic dct buf_2d_out 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:9:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.02 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.45 seconds; current allocated memory: 207.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to 'col_inbuf': Complete partitioning on dimension 1. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:33)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_out': Complete partitioning on dimension 1. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:98:10)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.93 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.4 seconds; current allocated memory: 208.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 209.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 211.289 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Row_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Col_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_2d' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21:7)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 236.090 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34:14)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out_block_0' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 326.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 326.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 326.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 327.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 328.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 328.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 329.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 329.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 329.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 329.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 331.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 331.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 331.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 331.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 333.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 333.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_1', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_3', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_5', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 335.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 335.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 335.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 335.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 335.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 335.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 335.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 336.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 338.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 340.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 342.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 345.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 348.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 351.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dct_prj/DATAFLOW/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic dct_2d col_inbuf 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic dct buf_2d_out 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:9:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.02 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.37 seconds; current allocated memory: 207.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to 'col_inbuf': Complete partitioning on dimension 1. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:33)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_out': Complete partitioning on dimension 1. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:98:10)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.95 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.5 seconds; current allocated memory: 208.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 209.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.285 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Row_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Col_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_2d' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21:7)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 236.211 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34:14)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out_block_0' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 326.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 326.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 326.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 327.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 328.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 328.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 329.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 329.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 329.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 329.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 331.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 331.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 331.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 333.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 333.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_1', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_3', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_0_load_5', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 335.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 335.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 335.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 335.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 335.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 335.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 335.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 336.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 338.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 340.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 342.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 345.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 348.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 351.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dct_prj/DATAFLOW/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 2 dct_2d 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.02 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.33 seconds; current allocated memory: 207.824 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'Xpose_Col_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63:4)
INFO: [HLS 214-291] Loop 'Xpose_Col_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65:7)
INFO: [HLS 214-291] Loop 'Col_DCT_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58:4)
INFO: [HLS 214-291] Loop 'Xpose_Row_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52:4)
INFO: [HLS 214-291] Loop 'Xpose_Row_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54:7)
INFO: [HLS 214-291] Loop 'Row_DCT_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47:4)
INFO: [HLS 214-291] Loop 'DCT_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28:4)
INFO: [HLS 214-291] Loop 'DCT_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:30:7)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Col_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Col_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65:7) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Col_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Row_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Row_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54:7) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Row_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28:4) in function 'dct_1d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop 'DCT_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:30:7) in function 'dct_1d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:20:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'row_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'row_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'col_inbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'col_inbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'col_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'col_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buf_2d_in' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf_2d_in' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buf_2d_out' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf_2d_out' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-248] Applying array_partition to 'row_outbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:41:15)
INFO: [HLS 214-248] Applying array_partition to 'col_outbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:15)
INFO: [HLS 214-248] Applying array_partition to 'col_inbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:33)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_in': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97:10)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:98:10)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.79 seconds; current allocated memory: 209.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 214.348 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76:7) to (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4) in function 'read_data'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'read_data' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71:4)...11 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_1d' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22:1)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 239.516 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 304.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 304.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 309.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 309.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 309.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 309.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'dct_1d'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 6, function 'dct_1d'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 311.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 311.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dct_2d'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, function 'dct_2d'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 312.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 313.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 315.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 315.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 315.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 315.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO output_r_c (from entry_proc_U0 to write_data_U0) to 9 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 316.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 316.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 316.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 319.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 341.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_13ns_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_12ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_13ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_14ns_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29ns_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_13ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_14ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_12ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 343.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d' pipeline 'dct_2d' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'dct_2d' in module 'dct_2d'. Estimated max control fanout for pipeline is 8192.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 364.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data_Pipeline_WR_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 368.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 369.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 377.926 MB.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(dct_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_1_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_2_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_3_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_4_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_5_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_6_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_7_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_8_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_9_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_10_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_11_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_12_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_13_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_14_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_15_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_16_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_17_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_18_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_19_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_20_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_21_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_22_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_23_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_24_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_25_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_26_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_27_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_28_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_29_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_30_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_31_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_32_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_33_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_34_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_35_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_36_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_37_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_38_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_39_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_40_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_41_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_42_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_43_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_44_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_45_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_46_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_47_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_48_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_49_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_50_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_51_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_52_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_53_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_54_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_55_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_56_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_57_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_58_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_59_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_60_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_61_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_62_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_63_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_1_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_2_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_3_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_4_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_5_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_6_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_7_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_8_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_9_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_10_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_11_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_12_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_13_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_14_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_15_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_16_U(dct_fifo_w16_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dct_prj/DATAFLOW/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.05 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.31 seconds; current allocated memory: 207.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.93 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.37 seconds; current allocated memory: 208.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 209.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 210.941 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Row_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Col_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct_2d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_2d' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:38)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 235.148 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34:14)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out_block' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 323.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 323.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 325.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 325.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 325.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 325.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 326.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 326.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'col_inbuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 326.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 326.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'col_inbuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 327.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 327.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 328.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 328.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 328.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 328.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_1', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_3', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_5', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 329.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 329.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 329.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 329.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 329.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 329.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 329.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 330.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 333.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 334.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 337.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 338.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 341.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 343.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data_Pipeline_WR_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 344.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 347.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files -rtl verilog 
INFO: [HLS 200-1510] Running: source ./dct_prj/DATAFLOW/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 2 dct_2d 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.05 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.35 seconds; current allocated memory: 207.824 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'Xpose_Col_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63:4)
INFO: [HLS 214-291] Loop 'Xpose_Col_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65:7)
INFO: [HLS 214-291] Loop 'Col_DCT_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58:4)
INFO: [HLS 214-291] Loop 'Xpose_Row_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52:4)
INFO: [HLS 214-291] Loop 'Xpose_Row_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54:7)
INFO: [HLS 214-291] Loop 'Row_DCT_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47:4)
INFO: [HLS 214-291] Loop 'DCT_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28:4)
INFO: [HLS 214-291] Loop 'DCT_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:30:7)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Col_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Col_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65:7) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Col_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Row_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Row_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54:7) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Row_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28:4) in function 'dct_1d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop 'DCT_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:30:7) in function 'dct_1d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:20:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'row_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'row_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'col_inbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'col_inbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'col_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'col_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buf_2d_in' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf_2d_in' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buf_2d_out' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf_2d_out' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-248] Applying array_partition to 'row_outbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:41:15)
INFO: [HLS 214-248] Applying array_partition to 'col_outbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:15)
INFO: [HLS 214-248] Applying array_partition to 'col_inbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:33)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_in': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97:10)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:98:10)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.82 seconds; current allocated memory: 209.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 214.348 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76:7) to (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4) in function 'read_data'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'read_data' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71:4)...11 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_1d' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22:1)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 239.516 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 304.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 304.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 309.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 309.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 309.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 309.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'dct_1d'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 6, function 'dct_1d'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 311.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 311.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dct_2d'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, function 'dct_2d'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 312.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 313.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 315.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 315.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 315.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 315.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO output_r_c (from entry_proc_U0 to write_data_U0) to 9 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 316.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 316.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 316.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 319.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 341.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_13ns_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_12ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_13ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_14ns_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29ns_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_13ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_14ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_12ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 343.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d' pipeline 'dct_2d' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'dct_2d' in module 'dct_2d'. Estimated max control fanout for pipeline is 8192.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 364.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data_Pipeline_WR_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 367.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 369.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 377.934 MB.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(dct_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_1_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_2_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_3_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_4_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_5_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_6_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_7_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_8_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_9_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_10_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_11_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_12_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_13_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_14_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_15_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_16_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_17_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_18_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_19_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_20_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_21_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_22_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_23_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_24_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_25_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_26_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_27_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_28_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_29_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_30_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_31_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_32_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_33_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_34_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_35_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_36_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_37_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_38_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_39_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_40_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_41_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_42_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_43_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_44_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_45_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_46_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_47_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_48_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_49_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_50_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_51_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_52_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_53_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_54_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_55_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_56_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_57_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_58_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_59_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_60_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_61_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_62_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_63_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_1_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_2_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_3_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_4_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_5_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_6_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_7_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_8_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_9_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_10_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_11_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_12_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_13_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_14_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_15_U(dct_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_16_U(dct_fifo_w16_d2_S)' using Shift Registers.
