MIPSSimulator
=============

CMSC611 Class project
Simulate the basic MIPS CPU, tracking clock cycles and detecting hazards.
=============
Done:
Pipelined / non-pipelined
2-way associative set D-cache
I-cache 

To do:
Bus competition
Write-back strategy with a write-allocate polity
Write back conflicts case.

=============
Instruction test case:
BEQ, BNE, Jump, load, store

Hazard Test:
RAW, WAW, Struct

Config Error Test:
Invalid config/instruction

Cache Test:
Bus competition
Store/load with cache miss

== 
This code is not finished. 


