$comment
	File created using the following command:
		vcd file A_simple_processor_with_fucking_ROM_or_something.msim.vcd -direction
$end
$date
	Sun Nov 07 14:08:00 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module A_simple_processor_with_fucking_ROM_or_something_vlg_vec_tst $end
$var reg 1 ! Mem_Clock $end
$var reg 1 " Pro_Clock $end
$var reg 1 # Run $end
$var wire 1 $ Address [4] $end
$var wire 1 % Address [3] $end
$var wire 1 & Address [2] $end
$var wire 1 ' Address [1] $end
$var wire 1 ( Address [0] $end
$var wire 1 ) Bus_Wire [8] $end
$var wire 1 * Bus_Wire [7] $end
$var wire 1 + Bus_Wire [6] $end
$var wire 1 , Bus_Wire [5] $end
$var wire 1 - Bus_Wire [4] $end
$var wire 1 . Bus_Wire [3] $end
$var wire 1 / Bus_Wire [2] $end
$var wire 1 0 Bus_Wire [1] $end
$var wire 1 1 Bus_Wire [0] $end
$var wire 1 2 DIN [8] $end
$var wire 1 3 DIN [7] $end
$var wire 1 4 DIN [6] $end
$var wire 1 5 DIN [5] $end
$var wire 1 6 DIN [4] $end
$var wire 1 7 DIN [3] $end
$var wire 1 8 DIN [2] $end
$var wire 1 9 DIN [1] $end
$var wire 1 : DIN [0] $end
$var wire 1 ; Done $end
$var wire 1 < IR [8] $end
$var wire 1 = IR [7] $end
$var wire 1 > IR [6] $end
$var wire 1 ? IR [5] $end
$var wire 1 @ IR [4] $end
$var wire 1 A IR [3] $end
$var wire 1 B IR [2] $end
$var wire 1 C IR [1] $end
$var wire 1 D IR [0] $end
$var wire 1 E R0 [8] $end
$var wire 1 F R0 [7] $end
$var wire 1 G R0 [6] $end
$var wire 1 H R0 [5] $end
$var wire 1 I R0 [4] $end
$var wire 1 J R0 [3] $end
$var wire 1 K R0 [2] $end
$var wire 1 L R0 [1] $end
$var wire 1 M R0 [0] $end
$var wire 1 N R1 [8] $end
$var wire 1 O R1 [7] $end
$var wire 1 P R1 [6] $end
$var wire 1 Q R1 [5] $end
$var wire 1 R R1 [4] $end
$var wire 1 S R1 [3] $end
$var wire 1 T R1 [2] $end
$var wire 1 U R1 [1] $end
$var wire 1 V R1 [0] $end
$var wire 1 W RA [8] $end
$var wire 1 X RA [7] $end
$var wire 1 Y RA [6] $end
$var wire 1 Z RA [5] $end
$var wire 1 [ RA [4] $end
$var wire 1 \ RA [3] $end
$var wire 1 ] RA [2] $end
$var wire 1 ^ RA [1] $end
$var wire 1 _ RA [0] $end
$var wire 1 ` RG [8] $end
$var wire 1 a RG [7] $end
$var wire 1 b RG [6] $end
$var wire 1 c RG [5] $end
$var wire 1 d RG [4] $end
$var wire 1 e RG [3] $end
$var wire 1 f RG [2] $end
$var wire 1 g RG [1] $end
$var wire 1 h RG [0] $end
$var wire 1 i Ystep_Q [2] $end
$var wire 1 j Ystep_Q [1] $end
$var wire 1 k Ystep_Q [0] $end

$scope module i1 $end
$var wire 1 l gnd $end
$var wire 1 m vcc $end
$var wire 1 n unknown $end
$var tri1 1 o devclrn $end
$var tri1 1 p devpor $end
$var tri1 1 q devoe $end
$var wire 1 r Done~output_o $end
$var wire 1 s Address[4]~output_o $end
$var wire 1 t Address[3]~output_o $end
$var wire 1 u Address[2]~output_o $end
$var wire 1 v Address[1]~output_o $end
$var wire 1 w Address[0]~output_o $end
$var wire 1 x Bus_Wire[8]~output_o $end
$var wire 1 y Bus_Wire[7]~output_o $end
$var wire 1 z Bus_Wire[6]~output_o $end
$var wire 1 { Bus_Wire[5]~output_o $end
$var wire 1 | Bus_Wire[4]~output_o $end
$var wire 1 } Bus_Wire[3]~output_o $end
$var wire 1 ~ Bus_Wire[2]~output_o $end
$var wire 1 !! Bus_Wire[1]~output_o $end
$var wire 1 "! Bus_Wire[0]~output_o $end
$var wire 1 #! DIN[8]~output_o $end
$var wire 1 $! DIN[7]~output_o $end
$var wire 1 %! DIN[6]~output_o $end
$var wire 1 &! DIN[5]~output_o $end
$var wire 1 '! DIN[4]~output_o $end
$var wire 1 (! DIN[3]~output_o $end
$var wire 1 )! DIN[2]~output_o $end
$var wire 1 *! DIN[1]~output_o $end
$var wire 1 +! DIN[0]~output_o $end
$var wire 1 ,! IR[8]~output_o $end
$var wire 1 -! IR[7]~output_o $end
$var wire 1 .! IR[6]~output_o $end
$var wire 1 /! IR[5]~output_o $end
$var wire 1 0! IR[4]~output_o $end
$var wire 1 1! IR[3]~output_o $end
$var wire 1 2! IR[2]~output_o $end
$var wire 1 3! IR[1]~output_o $end
$var wire 1 4! IR[0]~output_o $end
$var wire 1 5! R0[8]~output_o $end
$var wire 1 6! R0[7]~output_o $end
$var wire 1 7! R0[6]~output_o $end
$var wire 1 8! R0[5]~output_o $end
$var wire 1 9! R0[4]~output_o $end
$var wire 1 :! R0[3]~output_o $end
$var wire 1 ;! R0[2]~output_o $end
$var wire 1 <! R0[1]~output_o $end
$var wire 1 =! R0[0]~output_o $end
$var wire 1 >! R1[8]~output_o $end
$var wire 1 ?! R1[7]~output_o $end
$var wire 1 @! R1[6]~output_o $end
$var wire 1 A! R1[5]~output_o $end
$var wire 1 B! R1[4]~output_o $end
$var wire 1 C! R1[3]~output_o $end
$var wire 1 D! R1[2]~output_o $end
$var wire 1 E! R1[1]~output_o $end
$var wire 1 F! R1[0]~output_o $end
$var wire 1 G! RA[8]~output_o $end
$var wire 1 H! RA[7]~output_o $end
$var wire 1 I! RA[6]~output_o $end
$var wire 1 J! RA[5]~output_o $end
$var wire 1 K! RA[4]~output_o $end
$var wire 1 L! RA[3]~output_o $end
$var wire 1 M! RA[2]~output_o $end
$var wire 1 N! RA[1]~output_o $end
$var wire 1 O! RA[0]~output_o $end
$var wire 1 P! RG[8]~output_o $end
$var wire 1 Q! RG[7]~output_o $end
$var wire 1 R! RG[6]~output_o $end
$var wire 1 S! RG[5]~output_o $end
$var wire 1 T! RG[4]~output_o $end
$var wire 1 U! RG[3]~output_o $end
$var wire 1 V! RG[2]~output_o $end
$var wire 1 W! RG[1]~output_o $end
$var wire 1 X! RG[0]~output_o $end
$var wire 1 Y! Ystep_Q[2]~output_o $end
$var wire 1 Z! Ystep_Q[1]~output_o $end
$var wire 1 [! Ystep_Q[0]~output_o $end
$var wire 1 \! Pro_Clock~input_o $end
$var wire 1 ]! inst|Mux18~0_combout $end
$var wire 1 ^! inst|Rin[7]~6_combout $end
$var wire 1 _! inst|Mux18~1_combout $end
$var wire 1 `! inst|Rin[2]~7_combout $end
$var wire 1 a! inst|Rin[1]~2_combout $end
$var wire 1 b! inst|Rin[0]~1_combout $end
$var wire 1 c! inst|Mux18~2_combout $end
$var wire 1 d! inst|Rin[3]~8_combout $end
$var wire 1 e! inst|Mux18~3_combout $end
$var wire 1 f! inst|Mux8~0_combout $end
$var wire 1 g! inst|Mux8~1_combout $end
$var wire 1 h! inst|Mux8~2_combout $end
$var wire 1 i! inst|Mux8~3_combout $end
$var wire 1 j! inst|Mux8~4_combout $end
$var wire 1 k! Run~input_o $end
$var wire 1 l! inst|Mux1~0_combout $end
$var wire 1 m! inst|Decoder22~0_combout $end
$var wire 1 n! inst|Mux4~0_combout $end
$var wire 1 o! inst|Mux4~1_combout $end
$var wire 1 p! inst|Mux4~2_combout $end
$var wire 1 q! inst|Mux4~3_combout $end
$var wire 1 r! inst|Mux4~4_combout $end
$var wire 1 s! inst|Mux13~0_combout $end
$var wire 1 t! inst|Mux13~1_combout $end
$var wire 1 u! inst|Mux13~2_combout $end
$var wire 1 v! inst|Mux13~3_combout $end
$var wire 1 w! inst|Mux13~4_combout $end
$var wire 1 x! inst|Mux37~1_combout $end
$var wire 1 y! inst|Add0~2_combout $end
$var wire 1 z! inst|Mux0~1_combout $end
$var wire 1 {! inst|Add0~3_combout $end
$var wire 1 |! inst|Mux15~0_combout $end
$var wire 1 }! inst|Mux15~1_combout $end
$var wire 1 ~! inst|Mux15~2_combout $end
$var wire 1 !" inst|Mux15~3_combout $end
$var wire 1 "" inst|Mux15~4_combout $end
$var wire 1 #" inst|Add0~4_combout $end
$var wire 1 $" inst|Add0~5_combout $end
$var wire 1 %" inst|Mux17~0_combout $end
$var wire 1 &" inst|Mux17~1_combout $end
$var wire 1 '" inst|Mux17~2_combout $end
$var wire 1 (" inst|Mux17~3_combout $end
$var wire 1 )" inst|Mux17~4_combout $end
$var wire 1 *" inst|Add0~6_combout $end
$var wire 1 +" inst|Add0~7_combout $end
$var wire 1 ," inst|Mux19~0_combout $end
$var wire 1 -" inst|Mux19~1_combout $end
$var wire 1 ." inst|Mux19~2_combout $end
$var wire 1 /" inst|Mux19~3_combout $end
$var wire 1 0" inst|Mux19~4_combout $end
$var wire 1 1" inst|Add0~8_combout $end
$var wire 1 2" inst|Add0~10_cout $end
$var wire 1 3" inst|Add0~12 $end
$var wire 1 4" inst|Add0~14 $end
$var wire 1 5" inst|Add0~16 $end
$var wire 1 6" inst|Add0~18 $end
$var wire 1 7" inst|Add0~20 $end
$var wire 1 8" inst|Add0~22 $end
$var wire 1 9" inst|Add0~23_combout $end
$var wire 1 :" inst|Mux31~0_combout $end
$var wire 1 ;" Mem_Clock~input_o $end
$var wire 1 <" inst5|address[0]~5_combout $end
$var wire 1 =" inst5|address[0]~6 $end
$var wire 1 >" inst5|address[1]~7_combout $end
$var wire 1 ?" inst5|address[1]~8 $end
$var wire 1 @" inst5|address[2]~9_combout $end
$var wire 1 A" inst5|address[2]~10 $end
$var wire 1 B" inst5|address[3]~11_combout $end
$var wire 1 C" inst5|address[3]~12 $end
$var wire 1 D" inst5|address[4]~13_combout $end
$var wire 1 E" inst|Mux31~1_combout $end
$var wire 1 F" inst|Mux58~0_combout $end
$var wire 1 G" inst|Mux37~0_combout $end
$var wire 1 H" inst|Add0~15_combout $end
$var wire 1 I" inst|Mux35~0_combout $end
$var wire 1 J" inst|Mux35~1_combout $end
$var wire 1 K" inst|Mux18~4_combout $end
$var wire 1 L" inst|Mux9~0_combout $end
$var wire 1 M" inst|Mux9~1_combout $end
$var wire 1 N" inst|Mux9~2_combout $end
$var wire 1 O" inst|Mux9~3_combout $end
$var wire 1 P" inst|Mux9~4_combout $end
$var wire 1 Q" inst|Add0~13_combout $end
$var wire 1 R" inst|Mux36~0_combout $end
$var wire 1 S" inst|Mux36~1_combout $end
$var wire 1 T" inst|Mux12~0_combout $end
$var wire 1 U" inst|Mux12~1_combout $end
$var wire 1 V" inst|Mux12~2_combout $end
$var wire 1 W" inst|Mux12~3_combout $end
$var wire 1 X" inst|Mux12~4_combout $end
$var wire 1 Y" inst|Mux3~0_combout $end
$var wire 1 Z" inst|Mux3~1_combout $end
$var wire 1 [" inst|Mux3~2_combout $end
$var wire 1 \" inst|Mux3~3_combout $end
$var wire 1 ]" inst|Mux3~4_combout $end
$var wire 1 ^" inst|Add0~1_combout $end
$var wire 1 _" inst|Add0~24 $end
$var wire 1 `" inst|Add0~25_combout $end
$var wire 1 a" inst|Mux30~0_combout $end
$var wire 1 b" inst|Mux30~1_combout $end
$var wire 1 c" inst|Mux0~0_combout $end
$var wire 1 d" inst|Rin[3]~0_combout $end
$var wire 1 e" inst|Rin[4]~5_combout $end
$var wire 1 f" inst|Mux6~0_combout $end
$var wire 1 g" inst|Mux6~1_combout $end
$var wire 1 h" inst|Mux6~2_combout $end
$var wire 1 i" inst|Mux6~3_combout $end
$var wire 1 j" inst|Mux6~4_combout $end
$var wire 1 k" inst|Add0~19_combout $end
$var wire 1 l" inst|Mux33~0_combout $end
$var wire 1 m" inst|Mux33~1_combout $end
$var wire 1 n" inst|Rin[6]~4_combout $end
$var wire 1 o" inst|Mux16~0_combout $end
$var wire 1 p" inst|Mux16~1_combout $end
$var wire 1 q" inst|Mux16~2_combout $end
$var wire 1 r" inst|Mux16~3_combout $end
$var wire 1 s" inst|Mux16~4_combout $end
$var wire 1 t" inst|Mux7~0_combout $end
$var wire 1 u" inst|Mux7~1_combout $end
$var wire 1 v" inst|Mux7~2_combout $end
$var wire 1 w" inst|Mux7~3_combout $end
$var wire 1 x" inst|Mux7~4_combout $end
$var wire 1 y" inst|Add0~17_combout $end
$var wire 1 z" inst|Mux34~0_combout $end
$var wire 1 {" inst|Mux34~1_combout $end
$var wire 1 |" inst|Mux10~0_combout $end
$var wire 1 }" inst|Mux10~1_combout $end
$var wire 1 ~" inst|Mux10~2_combout $end
$var wire 1 !# inst|Mux10~3_combout $end
$var wire 1 "# inst|Mux10~4_combout $end
$var wire 1 ## inst|Add0~11_combout $end
$var wire 1 $# inst|Mux37~2_combout $end
$var wire 1 %# inst|Mux37~3_combout $end
$var wire 1 &# inst|Mux14~0_combout $end
$var wire 1 '# inst|Mux14~1_combout $end
$var wire 1 (# inst|Mux14~2_combout $end
$var wire 1 )# inst|Mux14~3_combout $end
$var wire 1 *# inst|Mux14~4_combout $end
$var wire 1 +# inst|Mux5~0_combout $end
$var wire 1 ,# inst|Mux5~1_combout $end
$var wire 1 -# inst|Mux5~2_combout $end
$var wire 1 .# inst|Mux5~3_combout $end
$var wire 1 /# inst|Mux5~4_combout $end
$var wire 1 0# inst|Add0~21_combout $end
$var wire 1 1# inst|Mux32~0_combout $end
$var wire 1 2# inst|Mux32~1_combout $end
$var wire 1 3# inst|Rin[5]~3_combout $end
$var wire 1 4# inst|Mux2~0_combout $end
$var wire 1 5# inst|Mux2~1_combout $end
$var wire 1 6# inst|Mux2~2_combout $end
$var wire 1 7# inst|Mux2~3_combout $end
$var wire 1 8# inst|Mux2~4_combout $end
$var wire 1 9# inst|Mux11~0_combout $end
$var wire 1 :# inst|Mux11~1_combout $end
$var wire 1 ;# inst|Mux11~2_combout $end
$var wire 1 <# inst|Mux11~3_combout $end
$var wire 1 =# inst|Mux11~4_combout $end
$var wire 1 ># inst|Add0~0_combout $end
$var wire 1 ?# inst|Add0~26 $end
$var wire 1 @# inst|Add0~27_combout $end
$var wire 1 A# inst|Mux29~0_combout $end
$var wire 1 B# inst|Mux29~1_combout $end
$var wire 1 C# inst|Mux28~0_combout $end
$var wire 1 D# inst|RGin~0_combout $end
$var wire 1 E# inst|reg_R5|Q [8] $end
$var wire 1 F# inst|reg_R5|Q [7] $end
$var wire 1 G# inst|reg_R5|Q [6] $end
$var wire 1 H# inst|reg_R5|Q [5] $end
$var wire 1 I# inst|reg_R5|Q [4] $end
$var wire 1 J# inst|reg_R5|Q [3] $end
$var wire 1 K# inst|reg_R5|Q [2] $end
$var wire 1 L# inst|reg_R5|Q [1] $end
$var wire 1 M# inst|reg_R5|Q [0] $end
$var wire 1 N# inst|reg_RG|Q [8] $end
$var wire 1 O# inst|reg_RG|Q [7] $end
$var wire 1 P# inst|reg_RG|Q [6] $end
$var wire 1 Q# inst|reg_RG|Q [5] $end
$var wire 1 R# inst|reg_RG|Q [4] $end
$var wire 1 S# inst|reg_RG|Q [3] $end
$var wire 1 T# inst|reg_RG|Q [2] $end
$var wire 1 U# inst|reg_RG|Q [1] $end
$var wire 1 V# inst|reg_RG|Q [0] $end
$var wire 1 W# inst5|address [4] $end
$var wire 1 X# inst5|address [3] $end
$var wire 1 Y# inst5|address [2] $end
$var wire 1 Z# inst5|address [1] $end
$var wire 1 [# inst5|address [0] $end
$var wire 1 \# inst|reg_R1|Q [8] $end
$var wire 1 ]# inst|reg_R1|Q [7] $end
$var wire 1 ^# inst|reg_R1|Q [6] $end
$var wire 1 _# inst|reg_R1|Q [5] $end
$var wire 1 `# inst|reg_R1|Q [4] $end
$var wire 1 a# inst|reg_R1|Q [3] $end
$var wire 1 b# inst|reg_R1|Q [2] $end
$var wire 1 c# inst|reg_R1|Q [1] $end
$var wire 1 d# inst|reg_R1|Q [0] $end
$var wire 1 e# inst|Ystep_Q [2] $end
$var wire 1 f# inst|Ystep_Q [1] $end
$var wire 1 g# inst|Ystep_Q [0] $end
$var wire 1 h# inst1|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 i# inst1|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 j# inst1|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 k# inst1|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 l# inst1|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 m# inst1|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 n# inst1|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 o# inst1|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 p# inst1|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 q# inst|reg_RA|Q [8] $end
$var wire 1 r# inst|reg_RA|Q [7] $end
$var wire 1 s# inst|reg_RA|Q [6] $end
$var wire 1 t# inst|reg_RA|Q [5] $end
$var wire 1 u# inst|reg_RA|Q [4] $end
$var wire 1 v# inst|reg_RA|Q [3] $end
$var wire 1 w# inst|reg_RA|Q [2] $end
$var wire 1 x# inst|reg_RA|Q [1] $end
$var wire 1 y# inst|reg_RA|Q [0] $end
$var wire 1 z# inst|reg_R0|Q [8] $end
$var wire 1 {# inst|reg_R0|Q [7] $end
$var wire 1 |# inst|reg_R0|Q [6] $end
$var wire 1 }# inst|reg_R0|Q [5] $end
$var wire 1 ~# inst|reg_R0|Q [4] $end
$var wire 1 !$ inst|reg_R0|Q [3] $end
$var wire 1 "$ inst|reg_R0|Q [2] $end
$var wire 1 #$ inst|reg_R0|Q [1] $end
$var wire 1 $$ inst|reg_R0|Q [0] $end
$var wire 1 %$ inst|reg_IR|Q [8] $end
$var wire 1 &$ inst|reg_IR|Q [7] $end
$var wire 1 '$ inst|reg_IR|Q [6] $end
$var wire 1 ($ inst|reg_IR|Q [5] $end
$var wire 1 )$ inst|reg_IR|Q [4] $end
$var wire 1 *$ inst|reg_IR|Q [3] $end
$var wire 1 +$ inst|reg_IR|Q [2] $end
$var wire 1 ,$ inst|reg_IR|Q [1] $end
$var wire 1 -$ inst|reg_IR|Q [0] $end
$var wire 1 .$ inst|reg_R6|Q [8] $end
$var wire 1 /$ inst|reg_R6|Q [7] $end
$var wire 1 0$ inst|reg_R6|Q [6] $end
$var wire 1 1$ inst|reg_R6|Q [5] $end
$var wire 1 2$ inst|reg_R6|Q [4] $end
$var wire 1 3$ inst|reg_R6|Q [3] $end
$var wire 1 4$ inst|reg_R6|Q [2] $end
$var wire 1 5$ inst|reg_R6|Q [1] $end
$var wire 1 6$ inst|reg_R6|Q [0] $end
$var wire 1 7$ inst|reg_R4|Q [8] $end
$var wire 1 8$ inst|reg_R4|Q [7] $end
$var wire 1 9$ inst|reg_R4|Q [6] $end
$var wire 1 :$ inst|reg_R4|Q [5] $end
$var wire 1 ;$ inst|reg_R4|Q [4] $end
$var wire 1 <$ inst|reg_R4|Q [3] $end
$var wire 1 =$ inst|reg_R4|Q [2] $end
$var wire 1 >$ inst|reg_R4|Q [1] $end
$var wire 1 ?$ inst|reg_R4|Q [0] $end
$var wire 1 @$ inst|reg_R7|Q [8] $end
$var wire 1 A$ inst|reg_R7|Q [7] $end
$var wire 1 B$ inst|reg_R7|Q [6] $end
$var wire 1 C$ inst|reg_R7|Q [5] $end
$var wire 1 D$ inst|reg_R7|Q [4] $end
$var wire 1 E$ inst|reg_R7|Q [3] $end
$var wire 1 F$ inst|reg_R7|Q [2] $end
$var wire 1 G$ inst|reg_R7|Q [1] $end
$var wire 1 H$ inst|reg_R7|Q [0] $end
$var wire 1 I$ inst|reg_R2|Q [8] $end
$var wire 1 J$ inst|reg_R2|Q [7] $end
$var wire 1 K$ inst|reg_R2|Q [6] $end
$var wire 1 L$ inst|reg_R2|Q [5] $end
$var wire 1 M$ inst|reg_R2|Q [4] $end
$var wire 1 N$ inst|reg_R2|Q [3] $end
$var wire 1 O$ inst|reg_R2|Q [2] $end
$var wire 1 P$ inst|reg_R2|Q [1] $end
$var wire 1 Q$ inst|reg_R2|Q [0] $end
$var wire 1 R$ inst|reg_R3|Q [8] $end
$var wire 1 S$ inst|reg_R3|Q [7] $end
$var wire 1 T$ inst|reg_R3|Q [6] $end
$var wire 1 U$ inst|reg_R3|Q [5] $end
$var wire 1 V$ inst|reg_R3|Q [4] $end
$var wire 1 W$ inst|reg_R3|Q [3] $end
$var wire 1 X$ inst|reg_R3|Q [2] $end
$var wire 1 Y$ inst|reg_R3|Q [1] $end
$var wire 1 Z$ inst|reg_R3|Q [0] $end
$var wire 1 [$ inst|BusWire [8] $end
$var wire 1 \$ inst|BusWire [7] $end
$var wire 1 ]$ inst|BusWire [6] $end
$var wire 1 ^$ inst|BusWire [5] $end
$var wire 1 _$ inst|BusWire [4] $end
$var wire 1 `$ inst|BusWire [3] $end
$var wire 1 a$ inst|BusWire [2] $end
$var wire 1 b$ inst|BusWire [1] $end
$var wire 1 c$ inst|BusWire [0] $end
$var wire 1 d$ inst|Rx [8] $end
$var wire 1 e$ inst|Rx [7] $end
$var wire 1 f$ inst|Rx [6] $end
$var wire 1 g$ inst|Rx [5] $end
$var wire 1 h$ inst|Rx [4] $end
$var wire 1 i$ inst|Rx [3] $end
$var wire 1 j$ inst|Rx [2] $end
$var wire 1 k$ inst|Rx [1] $end
$var wire 1 l$ inst|Rx [0] $end
$var wire 1 m$ inst|Ry [8] $end
$var wire 1 n$ inst|Ry [7] $end
$var wire 1 o$ inst|Ry [6] $end
$var wire 1 p$ inst|Ry [5] $end
$var wire 1 q$ inst|Ry [4] $end
$var wire 1 r$ inst|Ry [3] $end
$var wire 1 s$ inst|Ry [2] $end
$var wire 1 t$ inst|Ry [1] $end
$var wire 1 u$ inst|Ry [0] $end
$var wire 1 v$ inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 w$ inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 x$ inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 y$ inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 z$ inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 {$ inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 |$ inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 }$ inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 ~$ inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0(
0'
0&
0%
0$
01
00
0/
0.
0-
0,
0+
0*
0)
0:
09
08
07
06
05
04
03
02
0;
0D
0C
0B
0A
0@
0?
0>
0=
0<
0M
0L
0K
0J
0I
0H
0G
0F
0E
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0h
0g
0f
0e
0d
0c
0b
0a
0`
0k
0j
0i
0l
1m
xn
1o
1p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
04"
15"
06"
17"
08"
09"
1:"
0;"
1<"
0="
0>"
1?"
0@"
0A"
0B"
1C"
0D"
0E"
1F"
1G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
1a"
0b"
0c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
1z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
1A#
0B#
1C#
0D#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0[#
0Z#
0Y#
0X#
0W#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0g#
0f#
ze#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
$end
#10000
1"
1\!
#20000
0"
0\!
#30000
1"
1\!
#40000
1!
1#
0"
1k!
1;"
0\!
1l!
1[#
1w
1="
1(
0<"
1>"
#40001
1x$
1j#
1%!
1E"
14
1]$
1z
1+
#50000
0!
1"
0;"
1\!
1'$
1g#
1[!
1.!
1>#
1^"
12"
11"
1+"
1*"
1$"
1#"
1{!
1y!
0C#
0d"
0m!
1>
1k
0l!
1r
1@#
1`"
03"
1Q"
1H"
1y"
1k"
10#
19"
1b!
1;
14"
0Q"
05"
0H"
16"
0y"
07"
0k"
18"
00#
0_"
09"
1?#
0`"
0@#
#60000
0#
1!
0"
0k!
1;"
0\!
1Z#
0[#
0w
1v
0?"
0="
1'
0(
0>"
1<"
1?"
1@"
1>"
0@"
#60001
1~$
1|$
0x$
1p#
1n#
0j#
0%!
1)!
1+!
1%#
1J"
0E"
1:
18
04
1c$
1a$
0]$
0z
1~
1"!
11
1/
0+
#70000
0!
1"
0;"
1\!
1$$
0g#
1"$
1;!
0[!
1=!
1~"
1."
1C#
1d"
1m!
1'"
1h!
1M
0k
1K
0r
1!#
1/"
0b!
1("
1i!
0;
1"#
10"
1)"
1j!
1l$
1u$
1s$
1j$
01"
0*"
13"
1##
15"
1H"
04"
1Q"
06"
1y"
0H"
17"
1k"
08"
10#
1_"
19"
0?#
1`"
1@#
#80000
0"
0\!
#90000
1"
1\!
1-$
1+$
0'$
0.!
12!
14!
0."
0'"
00"
0)"
0>#
0^"
02"
11"
0+"
1*"
0$"
0#"
0{!
0y!
1D
1B
0>
0/"
0("
0u$
0s$
0@#
0`"
0Q"
1H"
0y"
0k"
00#
09"
01"
0*"
0##
0H"
#100000
0"
0\!
#110000
1"
1\!
#120000
0"
0\!
#130000
1"
1\!
#140000
1!
0"
1;"
0\!
1[#
1w
1="
1(
0<"
0?"
0>"
1@"
#140001
0~$
1{$
0|$
0p#
1m#
0n#
0)!
1(!
0+!
0%#
1{"
0J"
0:
17
08
0c$
1`$
0a$
0~
1}
0"!
01
1.
0/
#150000
0!
1"
0;"
1\!
0-$
1*$
0+$
02!
11!
04!
1."
1'"
0~"
0h!
0D
1A
0B
1/"
1("
0!#
0i!
10"
1)"
0"#
0j!
1u$
1s$
0l$
0j$
11"
1*"
1##
1H"
#160000
1#
0"
1k!
0\!
1l!
#170000
1"
1\!
1g#
1[!
0C#
0d"
0G"
0m!
1k
0l!
1r
1a!
1B#
0A#
01#
1%#
0z"
1m"
0l"
0a"
0R"
1J"
1E"
0:"
1;
0B#
0{"
0m"
0E"
1[$
1c$
1_$
1a$
1]$
1z
1~
1|
1"!
1x
1)
11
1-
1/
1+
0[$
0`$
0_$
0]$
0z
0|
0}
0x
0)
0.
0-
0+
#180000
0#
0"
0k!
0\!
#190000
1"
1\!
1d#
0g#
1b#
1D!
0[!
1F!
1~"
1C#
1d"
1G"
1m!
1h!
1V
0k
1T
0r
1!#
0a!
1A#
11#
0%#
1z"
1l"
1a"
1R"
0J"
1:"
1i!
0;
1"#
1{"
1j!
0c$
0a$
0~
0"!
1l$
1j$
01
0/
1`$
1}
1.
#200000
0"
0\!
#210000
1"
1\!
#220000
0"
0\!
#230000
1"
1\!
#240000
0"
0\!
#250000
1"
1\!
#260000
0"
0\!
#270000
1"
1\!
#280000
1!
0"
1;"
0\!
1Y#
0Z#
0[#
0w
0v
1u
1A"
1?"
0="
1&
0'
0(
0@"
1>"
1<"
0A"
1B"
1@"
0>"
0B"
#280001
1~$
0{$
1w$
1p#
0m#
1i#
1$!
0(!
1+!
1%#
0{"
1b"
1:
07
13
1c$
0`$
1\$
1y
0}
1"!
11
0.
1*
#290000
0!
1"
0;"
1\!
1-$
0*$
1&$
1-!
01!
14!
1D
0A
1=
#300000
1#
0"
1k!
0\!
1l!
#310000
1"
1\!
1g#
1[!
1z!
0x!
0m!
1k
1c"
0l!
0A#
12#
01#
0$#
1{"
0z"
0l"
0a"
1S"
0R"
0I"
0:"
02#
0{"
0b"
0S"
1J"
1^$
1`$
1b$
1!!
1}
1{
1,
1.
10
0^$
0`$
0\$
0b$
1a$
1~
0!!
0y
0}
0{
0,
0.
0*
00
1/
#320000
0#
0"
0k!
0\!
#330000
1"
1\!
1f#
1y#
1w#
0g#
0[!
1M!
1O!
1Z!
0G"
0z!
1x!
03"
0##
05"
0H"
1j
1_
1]
0k
1l!
0%#
1$#
0J"
1I"
1Q"
1y"
1%#
1J"
0c$
0a$
0~
0"!
01
0/
1c$
1a$
1~
1"!
11
1/
#340000
0"
0\!
#350000
1"
1\!
1g#
1[!
1D#
0C#
0x!
1k
0c"
0l!
1r
0$#
1z"
1R"
0I"
1;
0%#
1{"
1S"
0J"
0c$
1`$
1b$
0a$
0~
1!!
1}
0"!
01
1.
10
0/
#360000
0"
0\!
#370000
1"
1\!
1U#
1S#
0f#
0g#
0[!
0Z!
1U!
1W!
0D#
1C#
1G"
1x!
1m!
1g
1e
0j
0k
0r
1A#
11#
1%#
1$#
1l"
1a"
1J"
1I"
1:"
0{"
0S"
0;
1b"
0J"
1c$
1a$
0`$
0b$
0!!
0}
1~
1"!
11
1/
0.
00
1\$
0a$
0~
1y
1*
0/
#380000
0"
0\!
#390000
1"
1\!
#400000
0"
0\!
#410000
1"
1\!
#420000
0"
0\!
#430000
1"
1\!
#440000
0"
0\!
#450000
1"
1\!
#460000
1!
0"
1;"
0\!
1[#
1w
1="
1(
0<"
1>"
#460001
0~$
1x$
0p#
1j#
1%!
0+!
0%#
1E"
0:
14
0c$
1]$
1z
0"!
01
1+
#470000
0!
1"
0;"
1\!
0-$
1'$
1.!
04!
1>#
1^"
12"
01"
1+"
0*"
1$"
1#"
1{!
1y!
0D
1>
1@#
1`"
14"
0Q"
15"
1H"
16"
0y"
1k"
10#
19"
05"
0H"
06"
1y"
07"
0k"
16"
0y"
17"
1k"
18"
00#
07"
0k"
08"
10#
0_"
09"
18"
00#
1_"
19"
1?#
0`"
0_"
09"
0?#
1`"
0@#
1?#
0`"
1@#
0@#
#480000
1#
0"
1k!
0\!
1l!
#490000
1"
1\!
1g#
1[!
1z!
0x!
0m!
1k
1c"
0l!
0A#
12#
01#
0$#
1{"
0z"
0l"
0a"
1S"
0R"
0I"
0:"
02#
1%#
0{"
0b"
0S"
1J"
0E"
1^$
1`$
1b$
1!!
1}
1{
1,
1.
10
0^$
1c$
0`$
0\$
0b$
1a$
0]$
0z
1~
0!!
0y
0}
1"!
0{
0,
11
0.
0*
00
1/
0+
#500000
0#
0"
0k!
0\!
#510000
1"
1\!
1f#
0g#
0[!
1Z!
0G"
0z!
1x!
1j
0k
1l!
0%#
1$#
0J"
1I"
1%#
1J"
0c$
0a$
0~
0"!
01
0/
1c$
1a$
1~
1"!
11
1/
#520000
0"
0\!
#530000
1"
1\!
1g#
1[!
1D#
0C#
0x!
1k
0c"
0l!
1r
0$#
0I"
1;
0%#
0J"
0c$
0a$
0~
0"!
01
0/
#540000
0"
0\!
#550000
1"
1\!
0U#
0S#
0f#
0g#
0[!
0Z!
0U!
0W!
0D#
1C#
1G"
1x!
1m!
0g
0e
0j
0k
0r
1A#
11#
1%#
1$#
1z"
1l"
1a"
1R"
1J"
1I"
1:"
0;
0%#
1b"
0J"
1E"
1c$
1a$
1~
1"!
11
1/
0c$
1\$
0a$
1]$
1z
0~
1y
0"!
01
1*
0/
1+
#560000
0"
0\!
#570000
1"
1\!
#580000
0"
0\!
#590000
1"
1\!
#600000
0"
0\!
#610000
1"
1\!
#620000
0"
0\!
#630000
1"
1\!
#640000
0"
0\!
#650000
1"
1\!
#660000
0"
0\!
#670000
1"
1\!
#680000
0"
0\!
#690000
1"
1\!
#700000
0"
0\!
#710000
1"
1\!
#720000
0"
0\!
#730000
1"
1\!
#740000
0"
0\!
#750000
1"
1\!
#760000
0"
0\!
#770000
1"
1\!
#780000
0"
0\!
#790000
1"
1\!
#800000
0"
0\!
#810000
1"
1\!
#820000
0"
0\!
#830000
1"
1\!
#840000
0"
0\!
#850000
1"
1\!
#860000
0"
0\!
#870000
1"
1\!
#880000
0"
0\!
#890000
1"
1\!
#900000
0"
0\!
#910000
1"
1\!
#920000
0"
0\!
#930000
1"
1\!
#940000
0"
0\!
#950000
1"
1\!
#960000
0"
0\!
#970000
1"
1\!
#980000
0"
0\!
#990000
1"
1\!
#1000000
