// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_p_read,
        this_1_address0,
        this_1_ce0,
        this_1_q0,
        this_1_address1,
        this_1_ce1,
        this_1_q1,
        this_1_offset,
        b_p_read,
        p_read3,
        p_read14,
        p_read25,
        grp_fu_1934_p_din0,
        grp_fu_1934_p_din1,
        grp_fu_1934_p_opcode,
        grp_fu_1934_p_dout0,
        grp_fu_1934_p_ce,
        grp_fu_1967_p_din0,
        grp_fu_1967_p_din1,
        grp_fu_1967_p_opcode,
        grp_fu_1967_p_dout0,
        grp_fu_1967_p_ce
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_p_read;
output  [5:0] this_1_address0;
output   this_1_ce0;
input  [31:0] this_1_q0;
output  [5:0] this_1_address1;
output   this_1_ce1;
input  [31:0] this_1_q1;
input  [4:0] this_1_offset;
input  [31:0] b_p_read;
input  [31:0] p_read3;
input  [31:0] p_read14;
input  [31:0] p_read25;
output  [31:0] grp_fu_1934_p_din0;
output  [31:0] grp_fu_1934_p_din1;
output  [0:0] grp_fu_1934_p_opcode;
input  [31:0] grp_fu_1934_p_dout0;
output   grp_fu_1934_p_ce;
output  [31:0] grp_fu_1967_p_din0;
output  [31:0] grp_fu_1967_p_din1;
output  [4:0] grp_fu_1967_p_opcode;
input  [0:0] grp_fu_1967_p_dout0;
output   grp_fu_1967_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] this_1_address0;
reg this_1_ce0;
reg this_1_ce1;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_294;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state17;
reg   [31:0] reg_300;
wire    ap_CS_fsm_state16;
reg   [0:0] tmp_22_reg_791;
wire    ap_CS_fsm_state21;
wire   [5:0] sub_ln60_fu_324_p2;
reg   [5:0] sub_ln60_reg_719;
wire   [0:0] icmp_ln60_fu_335_p2;
reg   [0:0] icmp_ln60_reg_731;
wire   [0:0] icmp_ln60_12_fu_359_p2;
reg   [0:0] icmp_ln60_12_reg_735;
wire   [0:0] icmp_ln60_13_fu_365_p2;
reg   [0:0] icmp_ln60_13_reg_740;
wire   [0:0] and_ln60_fu_375_p2;
reg   [0:0] and_ln60_reg_745;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln60_5_fu_381_p2;
reg   [0:0] icmp_ln60_5_reg_749;
wire   [0:0] and_ln60_4_fu_421_p2;
reg   [0:0] and_ln60_4_reg_753;
wire    ap_CS_fsm_state4;
wire  signed [1:0] trunc_ln136_fu_431_p1;
reg   [1:0] trunc_ln136_reg_757;
wire   [0:0] trunc_ln136_1_fu_435_p1;
reg   [0:0] trunc_ln136_1_reg_762;
wire   [0:0] or_ln142_fu_451_p2;
reg   [0:0] or_ln142_reg_768;
wire   [0:0] tmp_20_fu_457_p3;
reg   [0:0] tmp_20_reg_772;
wire   [1:0] diff_p_1_fu_465_p2;
reg   [1:0] diff_p_1_reg_776;
wire   [0:0] icmp_ln75_fu_471_p2;
reg   [0:0] icmp_ln75_reg_781;
wire   [0:0] tmp_22_fu_489_p3;
wire    ap_CS_fsm_state11;
wire   [0:0] and_ln75_1_fu_574_p2;
reg   [0:0] and_ln75_1_reg_805;
wire   [1:0] empty_fu_582_p1;
reg   [1:0] empty_reg_809;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln90_fu_587_p2;
reg   [0:0] icmp_ln90_reg_815;
wire   [1:0] xor_ln90_fu_593_p2;
reg   [1:0] xor_ln90_reg_819;
wire   [0:0] icmp_ln102_fu_624_p2;
reg   [0:0] icmp_ln102_reg_824;
wire    ap_CS_fsm_state25;
wire   [2:0] select_ln102_fu_646_p3;
reg   [2:0] select_ln102_reg_828;
wire    grp_p_sum_1_fu_233_ap_start;
wire    grp_p_sum_1_fu_233_ap_done;
wire    grp_p_sum_1_fu_233_ap_idle;
wire    grp_p_sum_1_fu_233_ap_ready;
wire   [5:0] grp_p_sum_1_fu_233_a_1_address0;
wire    grp_p_sum_1_fu_233_a_1_ce0;
wire   [5:0] grp_p_sum_1_fu_233_a_1_address1;
wire    grp_p_sum_1_fu_233_a_1_ce1;
wire   [31:0] grp_p_sum_1_fu_233_grp_fu_281_p_din0;
wire   [31:0] grp_p_sum_1_fu_233_grp_fu_281_p_din1;
wire   [0:0] grp_p_sum_1_fu_233_grp_fu_281_p_opcode;
wire    grp_p_sum_1_fu_233_grp_fu_281_p_ce;
wire   [31:0] grp_p_sum_1_fu_233_grp_fu_287_p_din0;
wire   [31:0] grp_p_sum_1_fu_233_grp_fu_287_p_din1;
wire   [4:0] grp_p_sum_1_fu_233_grp_fu_287_p_opcode;
wire    grp_p_sum_1_fu_233_grp_fu_287_p_ce;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_idx_tmp_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_din0;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_din1;
wire   [4:0] grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_opcode;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_ce;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_1_1_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_1_1_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_112_0_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_112_0_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_12_0_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_12_0_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_ready;
reg   [31:0] agg_result_1_0_reg_169;
reg   [31:0] agg_result_112_5_reg_179;
reg   [31:0] agg_result_1_3_reg_189;
reg   [31:0] agg_result_112_2_reg_200;
reg   [31:0] agg_result_12_2_reg_211;
reg   [1:0] ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_225_p4;
reg   [1:0] base_0_lcssa_i_i1720_reg_221;
wire   [1:0] base_fu_617_p2;
reg    grp_p_sum_1_fu_233_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start_reg;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln60_4_fu_330_p1;
wire   [63:0] zext_ln115_fu_484_p1;
wire   [63:0] zext_ln115_1_fu_514_p1;
wire   [63:0] zext_ln115_3_fu_527_p1;
reg   [31:0] grp_fu_281_p0;
reg   [31:0] grp_fu_281_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state18;
reg   [31:0] grp_fu_287_p0;
reg   [31:0] grp_fu_287_p1;
wire   [3:0] trunc_ln60_fu_312_p1;
wire   [5:0] tmp_42_cast_fu_316_p3;
wire   [5:0] zext_ln60_fu_308_p1;
wire   [31:0] bitcast_ln60_fu_341_p1;
wire   [7:0] tmp_fu_345_p4;
wire   [22:0] trunc_ln60_6_fu_355_p1;
wire   [0:0] or_ln60_fu_371_p2;
wire   [31:0] bitcast_ln60_3_fu_386_p1;
wire   [7:0] tmp_35_fu_389_p4;
wire   [22:0] trunc_ln60_7_fu_399_p1;
wire   [0:0] icmp_ln60_15_fu_409_p2;
wire   [0:0] icmp_ln60_14_fu_403_p2;
wire   [0:0] or_ln60_3_fu_415_p2;
wire   [31:0] diff_p_fu_427_p2;
wire   [0:0] icmp_ln139_fu_439_p2;
wire   [0:0] icmp_ln142_fu_445_p2;
wire  signed [5:0] sext_ln115_fu_475_p1;
wire   [5:0] add_ln115_fu_479_p2;
wire   [0:0] xor_ln115_fu_496_p2;
wire   [5:0] select_ln115_fu_501_p3;
wire   [5:0] add_ln115_1_fu_509_p2;
wire   [5:0] zext_ln115_2_fu_519_p1;
wire   [5:0] add_ln115_2_fu_522_p2;
wire   [31:0] bitcast_ln75_fu_532_p1;
wire   [7:0] tmp_40_fu_536_p4;
wire   [22:0] trunc_ln75_fu_546_p1;
wire   [0:0] icmp_ln75_5_fu_556_p2;
wire   [0:0] icmp_ln75_4_fu_550_p2;
wire   [0:0] or_ln75_fu_562_p2;
wire   [0:0] and_ln75_fu_568_p2;
wire   [1:0] sub_ln90_fu_612_p2;
wire   [2:0] zext_ln102_fu_630_p1;
wire   [0:0] icmp_ln102_4_fu_634_p2;
wire   [2:0] add_ln102_fu_640_p2;
reg   [1:0] grp_fu_281_opcode;
reg    grp_fu_281_ce;
reg    grp_fu_287_ce;
reg   [4:0] grp_fu_287_opcode;
reg    ap_predicate_op157_call_state26;
reg    ap_block_state26_on_subcall_done;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_p_sum_1_fu_233_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start_reg = 1'b0;
end

main_p_sum_1 grp_p_sum_1_fu_233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_fu_233_ap_start),
    .ap_done(grp_p_sum_1_fu_233_ap_done),
    .ap_idle(grp_p_sum_1_fu_233_ap_idle),
    .ap_ready(grp_p_sum_1_fu_233_ap_ready),
    .a_1_address0(grp_p_sum_1_fu_233_a_1_address0),
    .a_1_ce0(grp_p_sum_1_fu_233_a_1_ce0),
    .a_1_q0(this_1_q0),
    .a_1_address1(grp_p_sum_1_fu_233_a_1_address1),
    .a_1_ce1(grp_p_sum_1_fu_233_a_1_ce1),
    .a_1_q1(this_1_q1),
    .a_1_offset(this_1_offset),
    .p_read3(p_read3),
    .p_read10(p_read14),
    .p_read11(p_read25),
    .diff_p(trunc_ln136_reg_757),
    .grp_fu_281_p_din0(grp_p_sum_1_fu_233_grp_fu_281_p_din0),
    .grp_fu_281_p_din1(grp_p_sum_1_fu_233_grp_fu_281_p_din1),
    .grp_fu_281_p_opcode(grp_p_sum_1_fu_233_grp_fu_281_p_opcode),
    .grp_fu_281_p_dout0(grp_fu_1934_p_dout0),
    .grp_fu_281_p_ce(grp_p_sum_1_fu_233_grp_fu_281_p_ce),
    .grp_fu_287_p_din0(grp_p_sum_1_fu_233_grp_fu_287_p_din0),
    .grp_fu_287_p_din1(grp_p_sum_1_fu_233_grp_fu_287_p_din1),
    .grp_fu_287_p_opcode(grp_p_sum_1_fu_233_grp_fu_287_p_opcode),
    .grp_fu_287_p_dout0(grp_fu_1967_p_dout0),
    .grp_fu_287_p_ce(grp_p_sum_1_fu_233_grp_fu_287_p_ce)
);

main_operator_2_Pipeline_VITIS_LOOP_82_1 grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_ready),
    .agg_result_1_0(agg_result_1_0_reg_169),
    .agg_result_112_5(agg_result_112_5_reg_179),
    .tmp_46(reg_300),
    .idx_tmp_out(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_idx_tmp_out_ap_vld),
    .grp_fu_287_p_din0(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_din0),
    .grp_fu_287_p_din1(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_din1),
    .grp_fu_287_p_opcode(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_opcode),
    .grp_fu_287_p_dout0(grp_fu_1967_p_dout0),
    .grp_fu_287_p_ce(grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_ce)
);

main_operator_2_Pipeline_VITIS_LOOP_90_2 grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_ready),
    .agg_result_1_0(agg_result_1_0_reg_169),
    .agg_result_112_5(agg_result_112_5_reg_179),
    .tmp_46(reg_300),
    .zext_ln90(empty_reg_809),
    .xor_ln90(xor_ln90_reg_819),
    .agg_result_1_1_out(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_1_1_out),
    .agg_result_1_1_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_1_1_out_ap_vld),
    .agg_result_112_0_out(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_112_0_out),
    .agg_result_112_0_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_112_0_out_ap_vld),
    .agg_result_12_0_out(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_12_0_out),
    .agg_result_12_0_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_12_0_out_ap_vld)
);

main_operator_2_Pipeline_VITIS_LOOP_102_3 grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_ready),
    .agg_result_1_3(agg_result_1_3_reg_189),
    .agg_result_112_2(agg_result_112_2_reg_200),
    .agg_result_12_2(agg_result_12_2_reg_211),
    .zext_ln102(base_0_lcssa_i_i1720_reg_221),
    .zext_ln102_8(select_ln102_reg_828)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln102_fu_624_p2 == 1'd0) | (icmp_ln90_reg_815 == 1'd0)))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state21) & (1'd1 == and_ln75_1_reg_805))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln90_fu_587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_fu_233_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_p_sum_1_fu_233_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_fu_233_ap_ready == 1'b1)) begin
            grp_p_sum_1_fu_233_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_624_p2 == 1'd0) & (icmp_ln90_reg_815 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        agg_result_112_2_reg_200 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_112_0_out;
    end else if (((icmp_ln90_fu_587_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        agg_result_112_2_reg_200 <= agg_result_112_5_reg_179;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_22_fu_489_p3 == 1'd1))) begin
        agg_result_112_5_reg_179 <= p_read14;
    end else if (((tmp_22_reg_791 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        agg_result_112_5_reg_179 <= grp_fu_1934_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_624_p2 == 1'd0) & (icmp_ln90_reg_815 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        agg_result_12_2_reg_211 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_12_0_out;
    end else if (((icmp_ln90_fu_587_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        agg_result_12_2_reg_211 <= reg_300;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln75_fu_471_p2 == 1'd0) & (tmp_20_fu_457_p3 == 1'd1) & (or_ln142_fu_451_p2 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0)) | ((1'd0 == and_ln60_4_fu_421_p2) & (icmp_ln75_fu_471_p2 == 1'd0) & (tmp_20_fu_457_p3 == 1'd1) & (or_ln142_fu_451_p2 == 1'd0))))) begin
        agg_result_1_0_reg_169 <= p_read3;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln75_reg_781 == 1'd1))) begin
        agg_result_1_0_reg_169 <= grp_fu_1934_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_624_p2 == 1'd0) & (icmp_ln90_reg_815 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        agg_result_1_3_reg_189 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_agg_result_1_1_out;
    end else if (((icmp_ln90_fu_587_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        agg_result_1_3_reg_189 <= agg_result_1_0_reg_169;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_624_p2 == 1'd0) & (icmp_ln90_reg_815 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        base_0_lcssa_i_i1720_reg_221 <= base_fu_617_p2;
    end else if (((icmp_ln90_fu_587_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        base_0_lcssa_i_i1720_reg_221 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln60_5_reg_749 == 1'd1))) begin
        and_ln60_4_reg_753 <= and_ln60_4_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln60_reg_731 == 1'd1))) begin
        and_ln60_reg_745 <= and_ln60_fu_375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        and_ln75_1_reg_805 <= and_ln75_1_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((tmp_20_fu_457_p3 == 1'd1) & (or_ln142_fu_451_p2 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0)) | ((1'd0 == and_ln60_4_fu_421_p2) & (tmp_20_fu_457_p3 == 1'd1) & (or_ln142_fu_451_p2 == 1'd0))))) begin
        diff_p_1_reg_776 <= diff_p_1_fu_465_p2;
        icmp_ln75_reg_781 <= icmp_ln75_fu_471_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        empty_reg_809 <= empty_fu_582_p1;
        icmp_ln90_reg_815 <= icmp_ln90_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_reg_815 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        icmp_ln102_reg_824 <= icmp_ln102_fu_624_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln60_12_reg_735 <= icmp_ln60_12_fu_359_p2;
        icmp_ln60_13_reg_740 <= icmp_ln60_13_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln60_fu_375_p2) | (icmp_ln60_reg_731 == 1'd0)))) begin
        icmp_ln60_5_reg_749 <= icmp_ln60_5_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln60_reg_731 <= icmp_ln60_fu_335_p2;
        sub_ln60_reg_719 <= sub_ln60_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((1'd0 == and_ln60_4_fu_421_p2) | (icmp_ln60_5_reg_749 == 1'd0)))) begin
        or_ln142_reg_768 <= or_ln142_fu_451_p2;
        trunc_ln136_1_reg_762 <= trunc_ln136_1_fu_435_p1;
        trunc_ln136_reg_757 <= trunc_ln136_fu_431_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_294 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((tmp_22_reg_791 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        reg_300 <= grp_fu_1934_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln102_fu_624_p2 == 1'd0) | (icmp_ln90_reg_815 == 1'd0)))) begin
        select_ln102_reg_828 <= select_ln102_fu_646_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((or_ln142_fu_451_p2 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0)) | ((1'd0 == and_ln60_4_fu_421_p2) & (or_ln142_fu_451_p2 == 1'd0))))) begin
        tmp_20_reg_772 <= diff_p_fu_427_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_22_reg_791 <= diff_p_1_reg_776[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        xor_ln90_reg_819 <= xor_ln90_fu_593_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state26_on_subcall_done)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_fu_233_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_state26_on_subcall_done) & (1'b1 == ap_CS_fsm_state26)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln102_fu_624_p2 == 1'd0) & (icmp_ln90_reg_815 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_225_p4 = base_fu_617_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_225_p4 = base_0_lcssa_i_i1720_reg_221;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state26_on_subcall_done) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_281_ce = grp_p_sum_1_fu_233_grp_fu_281_p_ce;
    end else begin
        grp_fu_281_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_281_opcode = grp_p_sum_1_fu_233_grp_fu_281_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_281_opcode = 2'd0;
    end else begin
        grp_fu_281_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_281_p0 = grp_p_sum_1_fu_233_grp_fu_281_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_281_p0 = reg_294;
    end else begin
        grp_fu_281_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_281_p1 = grp_p_sum_1_fu_233_grp_fu_281_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_281_p1 = p_read25;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_281_p1 = p_read14;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_281_p1 = p_read3;
    end else begin
        grp_fu_281_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_287_ce = grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_287_ce = grp_p_sum_1_fu_233_grp_fu_287_p_ce;
    end else begin
        grp_fu_287_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_287_opcode = grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_287_opcode = grp_p_sum_1_fu_233_grp_fu_287_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln60_5_fu_381_p2 == 1'd1) & (icmp_ln60_reg_731 == 1'd0)) | ((1'd0 == and_ln60_fu_375_p2) & (icmp_ln60_5_fu_381_p2 == 1'd1)))))) begin
        grp_fu_287_opcode = 5'd1;
    end else begin
        grp_fu_287_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_287_p0 = grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_287_p0 = grp_p_sum_1_fu_233_grp_fu_287_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_287_p0 = agg_result_1_0_reg_169;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_287_p0 = p_read3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_287_p0 = this_1_q0;
    end else begin
        grp_fu_287_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_287_p1 = grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_grp_fu_287_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_287_p1 = grp_p_sum_1_fu_233_grp_fu_287_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        grp_fu_287_p1 = 32'd0;
    end else begin
        grp_fu_287_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        this_1_address0 = zext_ln115_3_fu_527_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        this_1_address0 = zext_ln115_1_fu_514_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_1_address0 = zext_ln115_fu_484_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        this_1_address0 = zext_ln60_4_fu_330_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_1_address0 = grp_p_sum_1_fu_233_a_1_address0;
    end else begin
        this_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        this_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_1_ce0 = grp_p_sum_1_fu_233_a_1_ce0;
    end else begin
        this_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        this_1_ce1 = grp_p_sum_1_fu_233_a_1_ce1;
    end else begin
        this_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln60_fu_335_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln60_fu_335_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln60_fu_375_p2) | (icmp_ln60_reg_731 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln75_fu_471_p2 == 1'd0) & (tmp_20_fu_457_p3 == 1'd1) & (or_ln142_fu_451_p2 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0)) | ((1'd0 == and_ln60_4_fu_421_p2) & (icmp_ln75_fu_471_p2 == 1'd0) & (tmp_20_fu_457_p3 == 1'd1) & (or_ln142_fu_451_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln75_fu_471_p2 == 1'd1) & (tmp_20_fu_457_p3 == 1'd1) & (or_ln142_fu_451_p2 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0)) | ((1'd0 == and_ln60_4_fu_421_p2) & (icmp_ln75_fu_471_p2 == 1'd1) & (tmp_20_fu_457_p3 == 1'd1) & (or_ln142_fu_451_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state4) & (((tmp_20_fu_457_p3 == 1'd0) & (or_ln142_fu_451_p2 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0)) | ((1'd0 == and_ln60_4_fu_421_p2) & (tmp_20_fu_457_p3 == 1'd0) & (or_ln142_fu_451_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_p_sum_1_fu_233_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_22_fu_489_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'd0 == and_ln75_1_reg_805) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln90_fu_587_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b0 == ap_block_state26_on_subcall_done) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_640_p2 = (zext_ln102_fu_630_p1 + 3'd1);

assign add_ln115_1_fu_509_p2 = (sub_ln60_reg_719 + select_ln115_fu_501_p3);

assign add_ln115_2_fu_522_p2 = (sub_ln60_reg_719 + zext_ln115_2_fu_519_p1);

assign add_ln115_fu_479_p2 = ($signed(sub_ln60_reg_719) + $signed(sext_ln115_fu_475_p1));

assign and_ln60_4_fu_421_p2 = (or_ln60_3_fu_415_p2 & grp_fu_1967_p_dout0);

assign and_ln60_fu_375_p2 = (or_ln60_fu_371_p2 & grp_fu_1967_p_dout0);

assign and_ln75_1_fu_574_p2 = (icmp_ln75_reg_781 & and_ln75_fu_568_p2);

assign and_ln75_fu_568_p2 = (or_ln75_fu_562_p2 & grp_fu_1967_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state26_on_subcall_done = ((ap_predicate_op157_call_state26 == 1'b1) & (grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op157_call_state26 = (((((((((1'd0 == and_ln60_4_reg_753) & (1'd0 == and_ln60_reg_745) & (icmp_ln102_reg_824 == 1'd0) & (tmp_20_reg_772 == 1'd1) & (or_ln142_reg_768 == 1'd0) & (1'd1 == and_ln75_1_reg_805)) | ((1'd0 == and_ln60_4_reg_753) & (1'd0 == and_ln60_reg_745) & (icmp_ln90_reg_815 == 1'd0) & (tmp_20_reg_772 == 1'd1) & (or_ln142_reg_768 == 1'd0) & (1'd1 == and_ln75_1_reg_805))) | ((1'd0 == and_ln60_reg_745) & (icmp_ln102_reg_824 == 1'd0) & (tmp_20_reg_772 == 1'd1) & (or_ln142_reg_768 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0) & (1'd1 == and_ln75_1_reg_805))) | ((1'd0 == and_ln60_reg_745) & (icmp_ln90_reg_815 == 1'd0) & (tmp_20_reg_772 == 1'd1) & (or_ln142_reg_768 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0) & (1'd1 == and_ln75_1_reg_805))) | ((1'd0 == and_ln60_4_reg_753) & (icmp_ln102_reg_824 == 1'd0) & (tmp_20_reg_772 == 1'd1) & (or_ln142_reg_768 == 1'd0) & (1'd1 == and_ln75_1_reg_805) & (icmp_ln60_reg_731 == 1'd0))) | ((1'd0 == and_ln60_4_reg_753) & (icmp_ln90_reg_815 == 1'd0) & (tmp_20_reg_772 == 1'd1) & (or_ln142_reg_768 == 1'd0) & (1'd1 == and_ln75_1_reg_805) & (icmp_ln60_reg_731 == 1'd0))) | ((icmp_ln102_reg_824 == 1'd0) & (tmp_20_reg_772 == 1'd1) & (or_ln142_reg_768 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0) & (1'd1 == and_ln75_1_reg_805) & (icmp_ln60_reg_731 == 1'd0))) | ((icmp_ln90_reg_815 == 1'd0) & (tmp_20_reg_772 == 1'd1) & (or_ln142_reg_768 == 1'd0) & (icmp_ln60_5_reg_749 == 1'd0) & (1'd1 == and_ln75_1_reg_805) & (icmp_ln60_reg_731 == 1'd0)));
end

assign base_fu_617_p2 = (sub_ln90_fu_612_p2 + 2'd1);

assign bitcast_ln60_3_fu_386_p1 = p_read3;

assign bitcast_ln60_fu_341_p1 = this_1_q0;

assign bitcast_ln75_fu_532_p1 = agg_result_1_0_reg_169;

assign diff_p_1_fu_465_p2 = ($signed(2'd0) - $signed(trunc_ln136_fu_431_p1));

assign diff_p_fu_427_p2 = (this_p_read - b_p_read);

assign empty_fu_582_p1 = grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_idx_tmp_out[1:0];

assign grp_fu_1934_p_ce = grp_fu_281_ce;

assign grp_fu_1934_p_din0 = grp_fu_281_p0;

assign grp_fu_1934_p_din1 = grp_fu_281_p1;

assign grp_fu_1934_p_opcode = grp_fu_281_opcode;

assign grp_fu_1967_p_ce = grp_fu_287_ce;

assign grp_fu_1967_p_din0 = grp_fu_287_p0;

assign grp_fu_1967_p_din1 = grp_fu_287_p1;

assign grp_fu_1967_p_opcode = grp_fu_287_opcode;

assign grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_102_3_fu_268_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_90_2_fu_254_ap_start_reg;

assign grp_p_sum_1_fu_233_ap_start = grp_p_sum_1_fu_233_ap_start_reg;

assign icmp_ln102_4_fu_634_p2 = ((ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_225_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_624_p2 = ((base_fu_617_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_439_p2 = (($signed(diff_p_fu_427_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_445_p2 = (($signed(diff_p_fu_427_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign icmp_ln60_12_fu_359_p2 = ((tmp_fu_345_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_13_fu_365_p2 = ((trunc_ln60_6_fu_355_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_14_fu_403_p2 = ((tmp_35_fu_389_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_15_fu_409_p2 = ((trunc_ln60_7_fu_399_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_381_p2 = ((b_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_335_p2 = ((this_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_4_fu_550_p2 = ((tmp_40_fu_536_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln75_5_fu_556_p2 = ((trunc_ln75_fu_546_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_471_p2 = ((this_p_read == b_p_read) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_587_p2 = ((grp_operator_2_Pipeline_VITIS_LOOP_82_1_fu_244_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln142_fu_451_p2 = (icmp_ln142_fu_445_p2 | icmp_ln139_fu_439_p2);

assign or_ln60_3_fu_415_p2 = (icmp_ln60_15_fu_409_p2 | icmp_ln60_14_fu_403_p2);

assign or_ln60_fu_371_p2 = (icmp_ln60_13_reg_740 | icmp_ln60_12_reg_735);

assign or_ln75_fu_562_p2 = (icmp_ln75_5_fu_556_p2 | icmp_ln75_4_fu_550_p2);

assign select_ln102_fu_646_p3 = ((icmp_ln102_4_fu_634_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_640_p2);

assign select_ln115_fu_501_p3 = ((xor_ln115_fu_496_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign sext_ln115_fu_475_p1 = trunc_ln136_fu_431_p1;

assign sub_ln60_fu_324_p2 = (tmp_42_cast_fu_316_p3 - zext_ln60_fu_308_p1);

assign sub_ln90_fu_612_p2 = ($signed(2'd2) - $signed(empty_reg_809));

assign this_1_address1 = grp_p_sum_1_fu_233_a_1_address1;

assign tmp_20_fu_457_p3 = diff_p_fu_427_p2[32'd31];

assign tmp_22_fu_489_p3 = diff_p_1_reg_776[32'd1];

assign tmp_35_fu_389_p4 = {{bitcast_ln60_3_fu_386_p1[30:23]}};

assign tmp_40_fu_536_p4 = {{bitcast_ln75_fu_532_p1[30:23]}};

assign tmp_42_cast_fu_316_p3 = {{trunc_ln60_fu_312_p1}, {2'd0}};

assign tmp_fu_345_p4 = {{bitcast_ln60_fu_341_p1[30:23]}};

assign trunc_ln136_1_fu_435_p1 = diff_p_fu_427_p2[0:0];

assign trunc_ln136_fu_431_p1 = diff_p_fu_427_p2[1:0];

assign trunc_ln60_6_fu_355_p1 = bitcast_ln60_fu_341_p1[22:0];

assign trunc_ln60_7_fu_399_p1 = bitcast_ln60_3_fu_386_p1[22:0];

assign trunc_ln60_fu_312_p1 = this_1_offset[3:0];

assign trunc_ln75_fu_546_p1 = bitcast_ln75_fu_532_p1[22:0];

assign xor_ln115_fu_496_p2 = (trunc_ln136_1_reg_762 ^ 1'd1);

assign xor_ln90_fu_593_p2 = (empty_fu_582_p1 ^ 2'd3);

assign zext_ln102_fu_630_p1 = ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_225_p4;

assign zext_ln115_1_fu_514_p1 = add_ln115_1_fu_509_p2;

assign zext_ln115_2_fu_519_p1 = trunc_ln136_1_reg_762;

assign zext_ln115_3_fu_527_p1 = add_ln115_2_fu_522_p2;

assign zext_ln115_fu_484_p1 = add_ln115_fu_479_p2;

assign zext_ln60_4_fu_330_p1 = sub_ln60_fu_324_p2;

assign zext_ln60_fu_308_p1 = this_1_offset;

endmodule //main_operator_2
