// Seed: 2364188169
module module_0 (
    output wire id_0,
    input  wand id_1
    , id_5,
    input  wire id_2,
    output tri0 id_3
);
endmodule
module module_1 #(
    parameter id_1  = 32'd83,
    parameter id_14 = 32'd38
) (
    output uwire id_0,
    input tri _id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    output supply0 id_5,
    output uwire id_6,
    output wor id_7,
    input tri id_8,
    output tri id_9,
    input tri0 id_10,
    input wor id_11,
    input wire id_12
);
  assign id_9 = id_1;
  wire _id_14;
  logic [1 'd0 : (  1  ?  id_1 : -1  )] id_15;
  ;
  wire [{  -1  {  id_1  }  } : id_14] id_16;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_10,
      id_9
  );
  assign modCall_1.id_0 = 0;
  assign id_14 = id_8;
endmodule
