Analysis & Synthesis report for main
Sat Jan  8 18:09:21 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: display:LevelDisplay|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: display:LevelDisplay|lpm_divide:Div0
 15. Parameter Settings for Inferred Entity Instance: display:CountDownDisplay|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: display:CountDownDisplay|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: display:ScoreDisplay|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: display:ScoreDisplay|lpm_divide:Div0
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jan  8 18:09:21 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; main                                        ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 159                                         ;
; Total pins                      ; 89                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA4F23C7        ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; main.v                           ; yes             ; User Verilog HDL File        ; D:/Homework/110/verilog/verilog/main.v                                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc      ;         ;
; db/lpm_divide_52m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Homework/110/verilog/verilog/db/lpm_divide_52m.tdf                      ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Homework/110/verilog/verilog/db/sign_div_unsign_8kh.tdf                 ;         ;
; db/alt_u_div_mse.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Homework/110/verilog/verilog/db/alt_u_div_mse.tdf                       ;         ;
; db/lpm_divide_2am.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Homework/110/verilog/verilog/db/lpm_divide_2am.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 195       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 351       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 37        ;
;     -- 5 input functions                    ; 13        ;
;     -- 4 input functions                    ; 24        ;
;     -- <=3 input functions                  ; 277       ;
;                                             ;           ;
; Dedicated logic registers                   ; 159       ;
;                                             ;           ;
; I/O pins                                    ; 89        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 110       ;
; Total fan-out                               ; 1671      ;
; Average fan-out                             ; 2.43      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |main                                     ; 351 (0)             ; 159 (0)                   ; 0                 ; 0          ; 89   ; 0            ; |main                                                                                                                          ; main                ; work         ;
;    |addScore:Score|                       ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |main|addScore:Score                                                                                                           ; addScore            ; work         ;
;    |checkkeypad:u_pad|                    ; 54 (54)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |main|checkkeypad:u_pad                                                                                                        ; checkkeypad         ; work         ;
;    |clk1Hz:Clk1Hz|                        ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |main|clk1Hz:Clk1Hz                                                                                                            ; clk1Hz              ; work         ;
;    |clk_div_matrix:u_mHz|                 ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |main|clk_div_matrix:u_mHz                                                                                                     ; clk_div_matrix      ; work         ;
;    |countDown:CountDown|                  ; 22 (22)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |main|countDown:CountDown                                                                                                      ; countDown           ; work         ;
;    |display:CountDownDisplay|             ; 54 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay                                                                                                 ; display             ; work         ;
;       |lpm_divide:Div0|                   ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2am:auto_generated|  ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated                                                   ; lpm_divide_2am      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; alt_u_div_mse       ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_52m:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                   ; lpm_divide_52m      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:CountDownDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; alt_u_div_mse       ; work         ;
;    |display:LevelDisplay|                 ; 50 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay                                                                                                     ; display             ; work         ;
;       |lpm_divide:Div0|                   ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Div0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_2am:auto_generated|  ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated                                                       ; lpm_divide_2am      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider     ; alt_u_div_mse       ; work         ;
;       |lpm_divide:Mod0|                   ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Mod0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_52m:auto_generated|  ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                       ; lpm_divide_52m      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:LevelDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider     ; alt_u_div_mse       ; work         ;
;    |display:ScoreDisplay|                 ; 54 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay                                                                                                     ; display             ; work         ;
;       |lpm_divide:Div0|                   ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay|lpm_divide:Div0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_2am:auto_generated|  ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated                                                       ; lpm_divide_2am      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider     ; alt_u_div_mse       ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay|lpm_divide:Mod0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_52m:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                       ; lpm_divide_52m      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|display:ScoreDisplay|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider     ; alt_u_div_mse       ; work         ;
;    |hit:Hit|                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hit:Hit                                                                                                                  ; hit                 ; work         ;
;    |image:u_image|                        ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |main|image:u_image                                                                                                            ; image               ; work         ;
;    |level:Level|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|level:Level                                                                                                              ; level               ; work         ;
;    |matrix:u_matrix|                      ; 15 (15)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |main|matrix:u_matrix                                                                                                          ; matrix              ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; display:LevelDisplay|out1[0]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[1]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[2]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[3]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[4]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[5]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:LevelDisplay|out1[6]                        ; display:LevelDisplay|Mux15     ; yes                    ;
; display:CountDownDisplay|out1[0]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[1]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[2]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[3]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[4]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[5]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:CountDownDisplay|out1[6]                    ; display:CountDownDisplay|Mux15 ; yes                    ;
; display:ScoreDisplay|out1[0]                        ; display:ScoreDisplay|Mux15     ; yes                    ;
; display:ScoreDisplay|out1[1]                        ; display:ScoreDisplay|Mux15     ; yes                    ;
; display:ScoreDisplay|out1[2]                        ; display:ScoreDisplay|Mux15     ; yes                    ;
; display:ScoreDisplay|out1[3]                        ; display:ScoreDisplay|Mux15     ; yes                    ;
; display:ScoreDisplay|out1[4]                        ; display:ScoreDisplay|Mux15     ; yes                    ;
; display:ScoreDisplay|out1[5]                        ; display:ScoreDisplay|Mux15     ; yes                    ;
; display:ScoreDisplay|out1[6]                        ; display:ScoreDisplay|Mux15     ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------+
; Registers Removed During Synthesis                                  ;
+---------------------------------------+-----------------------------+
; Register name                         ; Reason for Removal          ;
+---------------------------------------+-----------------------------+
; hit:Hit|hit                           ; Merged with hit:Hit|flagrst ;
; Total Number of Removed Registers = 1 ;                             ;
+---------------------------------------+-----------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 159   ;
; Number of registers using Synchronous Clear  ; 102   ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; countDown:CountDown|timeNow[0]         ; 12      ;
; countDown:CountDown|timeNow[1]         ; 13      ;
; countDown:CountDown|timeNow[2]         ; 9       ;
; countDown:CountDown|timeNow[3]         ; 9       ;
; countDown:CountDown|timeNow[4]         ; 7       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|checkkeypad:u_pad|keypadRow[2]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |main|clk1Hz:Clk1Hz|count[5]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |main|clk_div_matrix:u_mHz|count[22]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |main|checkkeypad:u_pad|keypadDelay[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:LevelDisplay|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:LevelDisplay|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_2am ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:CountDownDisplay|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:CountDownDisplay|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_2am ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:ScoreDisplay|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:ScoreDisplay|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_2am ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 159                         ;
;     CLR               ; 32                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 17                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 3                           ;
;     SCLR              ; 70                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 355                         ;
;     arith             ; 150                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 110                         ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 2                           ;
;     normal            ; 185                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 37                          ;
;     shared            ; 20                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 16                          ;
; boundary_port         ; 89                          ;
;                       ;                             ;
; Max LUT depth         ; 7.80                        ;
; Average LUT depth     ; 3.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Jan  8 18:09:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (10463): Verilog HDL Declaration warning at main.v(58): "rand" is SystemVerilog-2005 keyword File: D:/Homework/110/verilog/verilog/main.v Line: 58
Warning (10463): Verilog HDL Declaration warning at main.v(529): "rand" is SystemVerilog-2005 keyword File: D:/Homework/110/verilog/verilog/main.v Line: 529
Warning (10463): Verilog HDL Declaration warning at main.v(696): "rand" is SystemVerilog-2005 keyword File: D:/Homework/110/verilog/verilog/main.v Line: 696
Info (12021): Found 11 design units, including 11 entities, in source file main.v
    Info (12023): Found entity 1: clk1Hz File: D:/Homework/110/verilog/verilog/main.v Line: 3
    Info (12023): Found entity 2: level File: D:/Homework/110/verilog/verilog/main.v Line: 32
    Info (12023): Found entity 3: countDown File: D:/Homework/110/verilog/verilog/main.v Line: 53
    Info (12023): Found entity 4: display File: D:/Homework/110/verilog/verilog/main.v Line: 137
    Info (12023): Found entity 5: addScore File: D:/Homework/110/verilog/verilog/main.v Line: 177
    Info (12023): Found entity 6: image File: D:/Homework/110/verilog/verilog/main.v Line: 202
    Info (12023): Found entity 7: matrix File: D:/Homework/110/verilog/verilog/main.v Line: 278
    Info (12023): Found entity 8: checkkeypad File: D:/Homework/110/verilog/verilog/main.v Line: 527
    Info (12023): Found entity 9: clk_div_matrix File: D:/Homework/110/verilog/verilog/main.v Line: 629
    Info (12023): Found entity 10: hit File: D:/Homework/110/verilog/verilog/main.v Line: 663
    Info (12023): Found entity 11: main File: D:/Homework/110/verilog/verilog/main.v Line: 684
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "clk1Hz" for hierarchy "clk1Hz:Clk1Hz" File: D:/Homework/110/verilog/verilog/main.v Line: 702
Info (12128): Elaborating entity "level" for hierarchy "level:Level" File: D:/Homework/110/verilog/verilog/main.v Line: 704
Info (12128): Elaborating entity "countDown" for hierarchy "countDown:CountDown" File: D:/Homework/110/verilog/verilog/main.v Line: 707
Warning (10230): Verilog HDL assignment warning at main.v(98): truncated value with size 32 to match size of target (5) File: D:/Homework/110/verilog/verilog/main.v Line: 98
Warning (10230): Verilog HDL assignment warning at main.v(102): truncated value with size 32 to match size of target (5) File: D:/Homework/110/verilog/verilog/main.v Line: 102
Info (12128): Elaborating entity "display" for hierarchy "display:LevelDisplay" File: D:/Homework/110/verilog/verilog/main.v Line: 708
Warning (10230): Verilog HDL assignment warning at main.v(145): truncated value with size 32 to match size of target (5) File: D:/Homework/110/verilog/verilog/main.v Line: 145
Warning (10230): Verilog HDL assignment warning at main.v(146): truncated value with size 32 to match size of target (5) File: D:/Homework/110/verilog/verilog/main.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at main.v(150): variable "first" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Homework/110/verilog/verilog/main.v Line: 150
Warning (10270): Verilog HDL Case Statement warning at main.v(150): incomplete case statement has no default case item File: D:/Homework/110/verilog/verilog/main.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at main.v(162): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Homework/110/verilog/verilog/main.v Line: 162
Warning (10270): Verilog HDL Case Statement warning at main.v(162): incomplete case statement has no default case item File: D:/Homework/110/verilog/verilog/main.v Line: 162
Warning (10240): Verilog HDL Always Construct warning at main.v(148): inferring latch(es) for variable "out1", which holds its previous value in one or more paths through the always construct File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (10240): Verilog HDL Always Construct warning at main.v(148): inferring latch(es) for variable "out2", which holds its previous value in one or more paths through the always construct File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out2[0]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out2[1]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out2[2]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out2[3]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out2[4]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out2[5]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out2[6]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out1[0]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out1[1]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out1[2]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out1[3]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out1[4]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out1[5]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (10041): Inferred latch for "out1[6]" at main.v(148) File: D:/Homework/110/verilog/verilog/main.v Line: 148
Info (12128): Elaborating entity "clk_div_matrix" for hierarchy "clk_div_matrix:u_mHz" File: D:/Homework/110/verilog/verilog/main.v Line: 711
Info (12128): Elaborating entity "matrix" for hierarchy "matrix:u_matrix" File: D:/Homework/110/verilog/verilog/main.v Line: 712
Warning (10230): Verilog HDL assignment warning at main.v(297): truncated value with size 32 to match size of target (3) File: D:/Homework/110/verilog/verilog/main.v Line: 297
Info (12128): Elaborating entity "checkkeypad" for hierarchy "checkkeypad:u_pad" File: D:/Homework/110/verilog/verilog/main.v Line: 713
Warning (10036): Verilog HDL or VHDL warning at main.v(533): object "keypadBuf" assigned a value but never read File: D:/Homework/110/verilog/verilog/main.v Line: 533
Info (12128): Elaborating entity "hit" for hierarchy "hit:Hit" File: D:/Homework/110/verilog/verilog/main.v Line: 715
Info (12128): Elaborating entity "addScore" for hierarchy "addScore:Score" File: D:/Homework/110/verilog/verilog/main.v Line: 717
Warning (10230): Verilog HDL assignment warning at main.v(192): truncated value with size 32 to match size of target (5) File: D:/Homework/110/verilog/verilog/main.v Line: 192
Info (12128): Elaborating entity "image" for hierarchy "image:u_image" File: D:/Homework/110/verilog/verilog/main.v Line: 719
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:LevelDisplay|Mod0" File: D:/Homework/110/verilog/verilog/main.v Line: 145
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:LevelDisplay|Div0" File: D:/Homework/110/verilog/verilog/main.v Line: 146
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:CountDownDisplay|Mod0" File: D:/Homework/110/verilog/verilog/main.v Line: 145
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:CountDownDisplay|Div0" File: D:/Homework/110/verilog/verilog/main.v Line: 146
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:ScoreDisplay|Mod0" File: D:/Homework/110/verilog/verilog/main.v Line: 145
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:ScoreDisplay|Div0" File: D:/Homework/110/verilog/verilog/main.v Line: 146
Info (12130): Elaborated megafunction instantiation "display:LevelDisplay|lpm_divide:Mod0" File: D:/Homework/110/verilog/verilog/main.v Line: 145
Info (12133): Instantiated megafunction "display:LevelDisplay|lpm_divide:Mod0" with the following parameter: File: D:/Homework/110/verilog/verilog/main.v Line: 145
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: D:/Homework/110/verilog/verilog/db/lpm_divide_52m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: D:/Homework/110/verilog/verilog/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: D:/Homework/110/verilog/verilog/db/alt_u_div_mse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "display:LevelDisplay|lpm_divide:Div0" File: D:/Homework/110/verilog/verilog/main.v Line: 146
Info (12133): Instantiated megafunction "display:LevelDisplay|lpm_divide:Div0" with the following parameter: File: D:/Homework/110/verilog/verilog/main.v Line: 146
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf
    Info (12023): Found entity 1: lpm_divide_2am File: D:/Homework/110/verilog/verilog/db/lpm_divide_2am.tdf Line: 25
Warning (14026): LATCH primitive "display:LevelDisplay|out2[0]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:LevelDisplay|out2[2]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:LevelDisplay|out2[3]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:LevelDisplay|out2[4]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:LevelDisplay|out2[5]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:LevelDisplay|out2[6]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[0]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[2]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[3]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[4]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[5]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:CountDownDisplay|out2[6]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:ScoreDisplay|out2[0]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:ScoreDisplay|out2[2]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:ScoreDisplay|out2[3]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:ScoreDisplay|out2[4]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:ScoreDisplay|out2[5]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (14026): LATCH primitive "display:ScoreDisplay|out2[6]" is permanently enabled File: D:/Homework/110/verilog/verilog/main.v Line: 148
Warning (13012): Latch display:LevelDisplay|out1[0] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: D:/Homework/110/verilog/verilog/main.v Line: 685
Warning (13012): Latch display:LevelDisplay|out1[1] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level:Level|pointOut[4] File: D:/Homework/110/verilog/verilog/main.v Line: 34
Warning (13012): Latch display:LevelDisplay|out1[2] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level:Level|pointOut[4] File: D:/Homework/110/verilog/verilog/main.v Line: 34
Warning (13012): Latch display:LevelDisplay|out1[3] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: D:/Homework/110/verilog/verilog/main.v Line: 685
Warning (13012): Latch display:LevelDisplay|out1[4] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: D:/Homework/110/verilog/verilog/main.v Line: 685
Warning (13012): Latch display:LevelDisplay|out1[5] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: D:/Homework/110/verilog/verilog/main.v Line: 685
Warning (13012): Latch display:LevelDisplay|out1[6] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal s1 File: D:/Homework/110/verilog/verilog/main.v Line: 685
Warning (13012): Latch display:CountDownDisplay|out1[0] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[1] File: D:/Homework/110/verilog/verilog/main.v Line: 93
Warning (13012): Latch display:CountDownDisplay|out1[1] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[2] File: D:/Homework/110/verilog/verilog/main.v Line: 93
Warning (13012): Latch display:CountDownDisplay|out1[2] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[2] File: D:/Homework/110/verilog/verilog/main.v Line: 93
Warning (13012): Latch display:CountDownDisplay|out1[3] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[1] File: D:/Homework/110/verilog/verilog/main.v Line: 93
Warning (13012): Latch display:CountDownDisplay|out1[4] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[2] File: D:/Homework/110/verilog/verilog/main.v Line: 93
Warning (13012): Latch display:CountDownDisplay|out1[5] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[1] File: D:/Homework/110/verilog/verilog/main.v Line: 93
Warning (13012): Latch display:CountDownDisplay|out1[6] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal countDown:CountDown|timeNow[1] File: D:/Homework/110/verilog/verilog/main.v Line: 93
Warning (13012): Latch display:ScoreDisplay|out1[0] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal addScore:Score|score[1] File: D:/Homework/110/verilog/verilog/main.v Line: 190
Warning (13012): Latch display:ScoreDisplay|out1[1] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal addScore:Score|score[2] File: D:/Homework/110/verilog/verilog/main.v Line: 190
Warning (13012): Latch display:ScoreDisplay|out1[2] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal addScore:Score|score[2] File: D:/Homework/110/verilog/verilog/main.v Line: 190
Warning (13012): Latch display:ScoreDisplay|out1[3] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal addScore:Score|score[1] File: D:/Homework/110/verilog/verilog/main.v Line: 190
Warning (13012): Latch display:ScoreDisplay|out1[4] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal addScore:Score|score[2] File: D:/Homework/110/verilog/verilog/main.v Line: 190
Warning (13012): Latch display:ScoreDisplay|out1[5] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal addScore:Score|score[1] File: D:/Homework/110/verilog/verilog/main.v Line: 190
Warning (13012): Latch display:ScoreDisplay|out1[6] has unsafe behavior File: D:/Homework/110/verilog/verilog/main.v Line: 148
    Warning (13013): Ports D and ENA on the latch are fed by the same signal addScore:Score|score[1] File: D:/Homework/110/verilog/verilog/main.v Line: 190
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out2[1]" is stuck at GND File: D:/Homework/110/verilog/verilog/main.v Line: 687
    Warning (13410): Pin "out4[1]" is stuck at GND File: D:/Homework/110/verilog/verilog/main.v Line: 687
    Warning (13410): Pin "out6[1]" is stuck at GND File: D:/Homework/110/verilog/verilog/main.v Line: 687
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Homework/110/verilog/verilog/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 456 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 80 output pins
    Info (21061): Implemented 367 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 4909 megabytes
    Info: Processing ended: Sat Jan  8 18:09:21 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Homework/110/verilog/verilog/output_files/main.map.smsg.


