# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/alu.vhd" \
"../../../../project_2.srcs/sources_1/new/full_adder_16.vhd" \
"../../../../project_2.srcs/sources_1/new/logic_circuit_a_b.vhd" \
"../../../../project_2.srcs/sources_1/new/logic_circuit_b.vhd" \
"../../../../project_2.srcs/sources_1/new/mux_2_1.vhd" \
"../../../../project_2.srcs/sources_1/imports/imports/Downloads/mux_2_16.vhd" \
"../../../../project_2.srcs/sources_1/new/ripple_adder_16.vhd" \
"../../../../project_2.srcs/sources_1/new/alu_tb.vhd" \

# Do not sort compile order
nosort
