#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 22 16:43:01 2021
# Process ID: 12056
# Current directory: D:/project/FPGA_New_CC/NIC1_right
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19516 D:\project\FPGA_New_CC\NIC1_right\xxv_ethernet_0_ex.xpr
# Log file: D:/project/FPGA_New_CC/NIC1_right/vivado.log
# Journal file: D:/project/FPGA_New_CC/NIC1_right\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2020.2/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.938 ; gain = 4.746
update_compile_order -fileset sources_1
reset_run synth_1_copy_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
[Tue Jun 22 16:50:15 2021] Launched synth_1_copy_2...
Run output will be captured here: D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.runs/synth_1_copy_2/runme.log
[Tue Jun 22 16:50:15 2021] Launched impl_3...
Run output will be captured here: D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.runs/impl_3/runme.log
reset_run impl_3
reset_run synth_1_copy_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
[Tue Jun 22 16:55:50 2021] Launched synth_1_copy_2...
Run output will be captured here: D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.runs/synth_1_copy_2/runme.log
[Tue Jun 22 16:55:50 2021] Launched impl_3...
Run output will be captured here: D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.runs/impl_3/runme.log
reset_run synth_1_copy_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci' is already up-to-date
[Tue Jun 22 19:01:54 2021] Launched synth_1_copy_2...
Run output will be captured here: D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.runs/synth_1_copy_2/runme.log
[Tue Jun 22 19:01:54 2021] Launched impl_3...
Run output will be captured here: D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.runs/impl_3/runme.log
