OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      38689.7 u
average displacement        1.3 u
max displacement            8.9 u
original HPWL          190246.6 u
legalized HPWL         228519.7 u
delta HPWL                   20 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 30653 cells, 365 terminals, 30428 edges and 96070 pins.
[INFO DPO-0109] Network stats: inst 31018, edges 30428, pins 96070
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1093 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 29925 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (685140, 683200)
[INFO DPO-0310] Assigned 29925 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.605642e+08.
[INFO DPO-0302] End of matching; objective is 4.573928e+08, improvement is 0.69 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.383054e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.339799e+08.
[INFO DPO-0307] End of global swaps; objective is 4.339799e+08, improvement is 5.12 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.313488e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.313488e+08, improvement is 0.61 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.285778e+08.
[INFO DPO-0305] End of reordering; objective is 4.285778e+08, improvement is 0.64 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 598500 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 598500, swaps 99532, moves 154610 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.226555e+08, Scratch cost 4.149461e+08, Incremental cost 4.149461e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.149461e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.82 percent.
[INFO DPO-0332] End of pass, Generator displacement called 598500 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1197000, swaps 195288, moves 310477 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.149461e+08, Scratch cost 4.120325e+08, Incremental cost 4.120325e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.120325e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.70 percent.
[INFO DPO-0328] End of random improver; improvement is 2.513391 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 15043 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9505 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.112685e+08, improvement is 1.60 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           228519.7 u
Final HPWL              202497.0 u
Delta HPWL                 -11.4 %

[INFO DPL-0020] Mirrored 675 instances
[INFO DPL-0021] HPWL before          202497.0 u
[INFO DPL-0022] HPWL after           202414.9 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[3].encoder_unit/_347_/CK ^
   0.00      0.00       0.46


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.19                           rst_ni (net)
                  0.00    0.00    0.60 ^ input258/A (BUF_X32)
                  0.01    0.03    0.63 ^ input258/Z (BUF_X32)
   148  463.30                           net258 (net)
                  0.31    0.25    0.88 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.88   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                          0.57    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2439_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2373_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2439_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2439_/Q (DLL_X1)
     1    1.05                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2373_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2373_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/_342_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_342_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[0].encoder_unit/_342_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ gen_encoder_units[0].encoder_unit/_342_/QN (DFFS_X1)
     1    2.03                           gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ gen_encoder_units[0].encoder_unit/_206_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v gen_encoder_units[0].encoder_unit/_206_/ZN (NAND2_X1)
     1    1.62                           gen_encoder_units[0].encoder_unit/_027_ (net)
                  0.01    0.00    0.08 v gen_encoder_units[0].encoder_unit/_208_/A (OAI21_X1)
                  0.01    0.02    0.10 ^ gen_encoder_units[0].encoder_unit/_208_/ZN (OAI21_X1)
     1    1.25                           gen_encoder_units[0].encoder_unit/_003_ (net)
                  0.01    0.00    0.10 ^ gen_encoder_units[0].encoder_unit/_342_/D (DFFS_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_342_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.19                           rst_ni (net)
                  0.00    0.00    0.60 ^ input258/A (BUF_X32)
                  0.01    0.03    0.63 ^ input258/Z (BUF_X32)
   148  463.30                           net258 (net)
                  0.31    0.25    0.88 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.88   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                         -0.01    5.99   library recovery time
                                  5.99   data required time
-----------------------------------------------------------------------------
                                  5.99   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  5.11   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/Q (DLL_X1)
     1    2.80                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_154_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_154_/CK (DFFR_X2)
                  0.14    0.26    0.26 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_154_/Q (DFFR_X2)
    71  124.02                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[11] (net)
                  0.14    0.01    0.27 ^ max_cap447/A (BUF_X16)
                  0.02    0.04    0.30 ^ max_cap447/Z (BUF_X16)
    59   92.71                           net447 (net)
                  0.03    0.02    0.32 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.32
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.19                           rst_ni (net)
                  0.00    0.00    0.60 ^ input258/A (BUF_X32)
                  0.01    0.03    0.63 ^ input258/Z (BUF_X32)
   148  463.30                           net258 (net)
                  0.31    0.25    0.88 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.88   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                         -0.01    5.99   library recovery time
                                  5.99   data required time
-----------------------------------------------------------------------------
                                  5.99   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  5.11   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/Q (DLL_X1)
     1    2.80                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_154_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_154_/CK (DFFR_X2)
                  0.14    0.26    0.26 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_154_/Q (DFFR_X2)
    71  124.02                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[11] (net)
                  0.14    0.01    0.27 ^ max_cap447/A (BUF_X16)
                  0.02    0.04    0.30 ^ max_cap447/Z (BUF_X16)
    59   92.71                           net447 (net)
                  0.03    0.02    0.32 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.32
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[1].encoder_unit/threshold_memory/_154_/Q  120.85  131.23  -10.38 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_153_/Q  120.85  127.65   -6.80 (VIOLATED)
gen_encoder_units[2].encoder_unit/threshold_memory/_154_/Q  120.85  124.02   -3.17 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_143_/Q  120.85  122.08   -1.23 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05426495522260666

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2733

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-10.379202842712402

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0859

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3215

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.83e-03   2.56e-04   2.80e-04   5.37e-03  49.3%
Combinational          1.08e-03   3.93e-03   5.03e-04   5.51e-03  50.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.91e-03   4.18e-03   7.83e-04   1.09e-02 100.0%
                          54.3%      38.5%       7.2%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 45222 u^2 39% utilization.

Elapsed time: 0:21.17[h:]min:sec. CPU time: user 21.03 sys 0.13 (99%). Peak memory: 246840KB.
