ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB146:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <string.h>
  26:Core/Src/main.c **** #include "bmp280.h"
  27:Core/Src/main.c **** #include "lis2hd12.h"
  28:Core/Src/main.c **** #include "eeprom.h"
  29:Core/Src/main.c **** #include "uart_printf.h"
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 2


  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_rx;
  52:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_tx;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  57:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  58:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** UART_HandleTypeDef huart1;
  61:Core/Src/main.c **** UART_HandleTypeDef huart2;
  62:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_tx;
  63:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  64:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_tx;
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE BEGIN PV */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  71:Core/Src/main.c **** void SystemClock_Config(void);
  72:Core/Src/main.c **** static void MX_GPIO_Init(void);
  73:Core/Src/main.c **** static void MX_DMA_Init(void);
  74:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  75:Core/Src/main.c **** static void MX_SPI1_Init(void);
  76:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  77:Core/Src/main.c **** static void MX_I2C3_Init(void);
  78:Core/Src/main.c **** static void MX_CRC_Init(void);
  79:Core/Src/main.c **** static void MX_RTC_Init(void);
  80:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* USER CODE END PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  85:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  86:Core/Src/main.c **** void i2c_scan(void)
  87:Core/Src/main.c **** {
  88:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 3


  89:Core/Src/main.c ****   uint8_t Space[] = " - ";
  90:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
  91:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /*-[ I2C Bus Scanning ]-*/
  94:Core/Src/main.c ****   uint8_t ret;
  95:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
  96:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     ret = HAL_I2C_IsDeviceReady(&hi2c3, (uint16_t)(i << 1), 3, 5);
  99:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 100:Core/Src/main.c ****     {
 101:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Space, sizeof(Space), HAL_MAX_DELAY);
 102:Core/Src/main.c ****     }
 103:Core/Src/main.c ****     else if (ret == HAL_OK)
 104:Core/Src/main.c ****     {
 105:Core/Src/main.c ****       sprintf((char*)Buffer, "0x%X", i);
 106:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 107:Core/Src/main.c ****     }
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     if(i % 16 == 0)
 110:Core/Src/main.c ****     {
 111:Core/Src/main.c ****       sprintf((char*)Buffer, "\r\n");
 112:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****     }
 115:Core/Src/main.c ****   }
 116:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, EndMSG, sizeof(EndMSG), HAL_MAX_DELAY);
 117:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** void print_bmp280_id()
 120:Core/Src/main.c **** {
 121:Core/Src/main.c ****   uint8_t id;
 122:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   if(ret != HAL_OK)
 125:Core/Src/main.c ****   {
 126:Core/Src/main.c ****     uart_printf("Error reading ID\r\n");
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   uint8_t buf[16] = {0};
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   snprintf((char*)buf, sizeof(buf), "BMP280 ID:%02X\r\n", id);
 132:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 133:Core/Src/main.c **** }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** void print_lis2hd12_who_am_i(void)
 136:Core/Src/main.c **** {
 137:Core/Src/main.c ****   uint8_t id;
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   uint8_t ret = lis2hd12_who_am_i(&id);
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   if(ret != HAL_OK)
 143:Core/Src/main.c ****   { 
 144:Core/Src/main.c ****     uart_printf("Error IMU\r\n");
 145:Core/Src/main.c ****   }
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 4


 146:Core/Src/main.c ****   else
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     uart_printf("IMU ID: %#02X\rn", id);
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** }
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** void read_pressure(void)
 155:Core/Src/main.c **** {
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   uint8_t ret;
 158:Core/Src/main.c ****   ret = bmp280_start_press_read();
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   if(ret != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     uart_printf("BMP280 Error\r\n");
 163:Core/Src/main.c ****     return;
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   HAL_Delay(100);
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   uint32_t pressure = UINT32_MAX;
 169:Core/Src/main.c ****   ret = bmp280_get_temp(&pressure);
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   if(ret != HAL_OK)
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     uart_printf("Error getting temp");
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   else
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****     uart_printf("Pressure %lu", pressure);
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** }
 183:Core/Src/main.c **** /* USER CODE END 0 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /**
 186:Core/Src/main.c ****   * @brief  The application entry point.
 187:Core/Src/main.c ****   * @retval int
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c **** int main(void)
 190:Core/Src/main.c **** {
 191:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE END 1 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 198:Core/Src/main.c ****   HAL_Init();
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* Configure the system clock */
 205:Core/Src/main.c ****   SystemClock_Config();
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END SysInit */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* Initialize all configured peripherals */
 212:Core/Src/main.c ****   MX_GPIO_Init();
 213:Core/Src/main.c ****   MX_DMA_Init();
 214:Core/Src/main.c ****   MX_USART2_UART_Init();
 215:Core/Src/main.c ****   MX_SPI1_Init();
 216:Core/Src/main.c ****   MX_USART1_UART_Init();
 217:Core/Src/main.c ****   MX_I2C3_Init();
 218:Core/Src/main.c ****   MX_CRC_Init();
 219:Core/Src/main.c ****   MX_RTC_Init();
 220:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 221:Core/Src/main.c ****   // uart_printf("Beginning\r\n");
 222:Core/Src/main.c ****   // i2c_scan();
 223:Core/Src/main.c ****   // print_bmp280_id();
 224:Core/Src/main.c ****   print_lis2hd12_who_am_i();
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   // uint8_t data[20] = {0};
 227:Core/Src/main.c ****   // uint8_t in[20] = {0};
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   // for(uint8_t i = 0; i < sizeof(data); i++)
 233:Core/Src/main.c ****   // {
 234:Core/Src/main.c ****   //   data[i] = i;
 235:Core/Src/main.c ****   // }
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   // uint8_t ret = eeprom_write(0x00, data, sizeof(data));
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   // if(ret != HAL_OK)
 242:Core/Src/main.c ****   // {
 243:Core/Src/main.c ****   //   while (1);
 244:Core/Src/main.c ****     
 245:Core/Src/main.c ****   // }
 246:Core/Src/main.c ****   
 247:Core/Src/main.c ****   // eeprom_read(0x00, in, sizeof(data));
 248:Core/Src/main.c **** 
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   
 255:Core/Src/main.c ****   /* USER CODE END 2 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* Infinite loop */
 258:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 259:Core/Src/main.c ****   while (1)
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 6


 260:Core/Src/main.c ****   {
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****     HAL_GPIO_TogglePin(USR_LED1_GPIO_Port, USR_LED1_Pin);
 263:Core/Src/main.c ****     HAL_Delay(500);
 264:Core/Src/main.c ****     // read_pressure();
 265:Core/Src/main.c ****     /* USER CODE END WHILE */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 268:Core/Src/main.c ****   }
 269:Core/Src/main.c ****   /* USER CODE END 3 */
 270:Core/Src/main.c **** }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** /**
 273:Core/Src/main.c ****   * @brief System Clock Configuration
 274:Core/Src/main.c ****   * @retval None
 275:Core/Src/main.c ****   */
 276:Core/Src/main.c **** void SystemClock_Config(void)
 277:Core/Src/main.c **** {
 278:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 279:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 282:Core/Src/main.c ****   */
 283:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 287:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 290:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 291:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 298:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 304:Core/Src/main.c ****   */
 305:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 306:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 307:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 308:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 309:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****     Error_Handler();
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c **** }
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** /**
 319:Core/Src/main.c ****   * @brief CRC Initialization Function
 320:Core/Src/main.c ****   * @param None
 321:Core/Src/main.c ****   * @retval None
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** static void MX_CRC_Init(void)
 324:Core/Src/main.c **** {
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 333:Core/Src/main.c ****   hcrc.Instance = CRC;
 334:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 335:Core/Src/main.c ****   {
 336:Core/Src/main.c ****     Error_Handler();
 337:Core/Src/main.c ****   }
 338:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** }
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** /**
 345:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 346:Core/Src/main.c ****   * @param None
 347:Core/Src/main.c ****   * @retval None
 348:Core/Src/main.c ****   */
 349:Core/Src/main.c **** static void MX_I2C3_Init(void)
 350:Core/Src/main.c **** {
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 359:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 360:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 361:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 362:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 363:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 364:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 365:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 366:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 367:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 368:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 369:Core/Src/main.c ****   {
 370:Core/Src/main.c ****     Error_Handler();
 371:Core/Src/main.c ****   }
 372:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 373:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 8


 374:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** }
 377:Core/Src/main.c **** 
 378:Core/Src/main.c **** /**
 379:Core/Src/main.c ****   * @brief RTC Initialization Function
 380:Core/Src/main.c ****   * @param None
 381:Core/Src/main.c ****   * @retval None
 382:Core/Src/main.c ****   */
 383:Core/Src/main.c **** static void MX_RTC_Init(void)
 384:Core/Src/main.c **** {
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 391:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /** Initialize RTC Only
 398:Core/Src/main.c ****   */
 399:Core/Src/main.c ****   hrtc.Instance = RTC;
 400:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 401:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 402:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 403:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 404:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 405:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 406:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 407:Core/Src/main.c ****   {
 408:Core/Src/main.c ****     Error_Handler();
 409:Core/Src/main.c ****   }
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 416:Core/Src/main.c ****   */
 417:Core/Src/main.c ****   sTime.Hours = 0x0;
 418:Core/Src/main.c ****   sTime.Minutes = 0x0;
 419:Core/Src/main.c ****   sTime.Seconds = 0x0;
 420:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 421:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 422:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 423:Core/Src/main.c ****   {
 424:Core/Src/main.c ****     Error_Handler();
 425:Core/Src/main.c ****   }
 426:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 427:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 428:Core/Src/main.c ****   sDate.Date = 0x1;
 429:Core/Src/main.c ****   sDate.Year = 0x0;
 430:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 9


 431:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 432:Core/Src/main.c ****   {
 433:Core/Src/main.c ****     Error_Handler();
 434:Core/Src/main.c ****   }
 435:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c **** }
 440:Core/Src/main.c **** 
 441:Core/Src/main.c **** /**
 442:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 443:Core/Src/main.c ****   * @param None
 444:Core/Src/main.c ****   * @retval None
 445:Core/Src/main.c ****   */
 446:Core/Src/main.c **** static void MX_SPI1_Init(void)
 447:Core/Src/main.c **** {
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 454:Core/Src/main.c **** 
 455:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 456:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 457:Core/Src/main.c ****   hspi1.Instance = SPI1;
 458:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 459:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 460:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 461:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 462:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 463:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 464:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 465:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 466:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 467:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 468:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 469:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 470:Core/Src/main.c ****   {
 471:Core/Src/main.c ****     Error_Handler();
 472:Core/Src/main.c ****   }
 473:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 476:Core/Src/main.c **** 
 477:Core/Src/main.c **** }
 478:Core/Src/main.c **** 
 479:Core/Src/main.c **** /**
 480:Core/Src/main.c ****   * @brief USART1 Initialization Function
 481:Core/Src/main.c ****   * @param None
 482:Core/Src/main.c ****   * @retval None
 483:Core/Src/main.c ****   */
 484:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 485:Core/Src/main.c **** {
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 494:Core/Src/main.c ****   huart1.Instance = USART1;
 495:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 496:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 497:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 498:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 499:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 500:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 501:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 502:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 503:Core/Src/main.c ****   {
 504:Core/Src/main.c ****     Error_Handler();
 505:Core/Src/main.c ****   }
 506:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 507:Core/Src/main.c **** 
 508:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 509:Core/Src/main.c **** 
 510:Core/Src/main.c **** }
 511:Core/Src/main.c **** 
 512:Core/Src/main.c **** /**
 513:Core/Src/main.c ****   * @brief USART2 Initialization Function
 514:Core/Src/main.c ****   * @param None
 515:Core/Src/main.c ****   * @retval None
 516:Core/Src/main.c ****   */
 517:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 518:Core/Src/main.c **** {
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 525:Core/Src/main.c **** 
 526:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 527:Core/Src/main.c ****   huart2.Instance = USART2;
 528:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 529:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 530:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 531:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 532:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 533:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 534:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 535:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 536:Core/Src/main.c ****   {
 537:Core/Src/main.c ****     Error_Handler();
 538:Core/Src/main.c ****   }
 539:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 542:Core/Src/main.c **** 
 543:Core/Src/main.c **** }
 544:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 11


 545:Core/Src/main.c **** /**
 546:Core/Src/main.c ****   * Enable DMA controller clock
 547:Core/Src/main.c ****   */
 548:Core/Src/main.c **** static void MX_DMA_Init(void)
 549:Core/Src/main.c **** {
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /* DMA controller clock enable */
 552:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 553:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /* DMA interrupt init */
 556:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 557:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 558:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 559:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 560:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 561:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 562:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 563:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 564:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 565:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 566:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 567:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 568:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 569:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 570:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 571:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 572:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 573:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 574:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 575:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 576:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** }
 579:Core/Src/main.c **** 
 580:Core/Src/main.c **** /**
 581:Core/Src/main.c ****   * @brief GPIO Initialization Function
 582:Core/Src/main.c ****   * @param None
 583:Core/Src/main.c ****   * @retval None
 584:Core/Src/main.c ****   */
 585:Core/Src/main.c **** static void MX_GPIO_Init(void)
 586:Core/Src/main.c **** {
  28              		.loc 1 586 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 12


  43 0004 8AB0     		sub	sp, sp, #40
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 587:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 587 3 view .LVU1
  47              		.loc 1 587 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0594     		str	r4, [sp, #20]
  50 000a 0694     		str	r4, [sp, #24]
  51 000c 0794     		str	r4, [sp, #28]
  52 000e 0894     		str	r4, [sp, #32]
  53 0010 0994     		str	r4, [sp, #36]
 588:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 589:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 590:Core/Src/main.c **** 
 591:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 592:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 592 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 592 3 view .LVU4
  57 0012 0094     		str	r4, [sp]
  58              		.loc 1 592 3 view .LVU5
  59 0014 484B     		ldr	r3, .L3
  60 0016 1A6B     		ldr	r2, [r3, #48]
  61 0018 42F00402 		orr	r2, r2, #4
  62 001c 1A63     		str	r2, [r3, #48]
  63              		.loc 1 592 3 view .LVU6
  64 001e 1A6B     		ldr	r2, [r3, #48]
  65 0020 02F00402 		and	r2, r2, #4
  66 0024 0092     		str	r2, [sp]
  67              		.loc 1 592 3 view .LVU7
  68 0026 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 592 3 view .LVU8
 593:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  71              		.loc 1 593 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 593 3 view .LVU10
  74 0028 0194     		str	r4, [sp, #4]
  75              		.loc 1 593 3 view .LVU11
  76 002a 1A6B     		ldr	r2, [r3, #48]
  77 002c 42F08002 		orr	r2, r2, #128
  78 0030 1A63     		str	r2, [r3, #48]
  79              		.loc 1 593 3 view .LVU12
  80 0032 1A6B     		ldr	r2, [r3, #48]
  81 0034 02F08002 		and	r2, r2, #128
  82 0038 0192     		str	r2, [sp, #4]
  83              		.loc 1 593 3 view .LVU13
  84 003a 019A     		ldr	r2, [sp, #4]
  85              	.LBE5:
  86              		.loc 1 593 3 view .LVU14
 594:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  87              		.loc 1 594 3 view .LVU15
  88              	.LBB6:
  89              		.loc 1 594 3 view .LVU16
  90 003c 0294     		str	r4, [sp, #8]
  91              		.loc 1 594 3 view .LVU17
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 13


  92 003e 1A6B     		ldr	r2, [r3, #48]
  93 0040 42F00102 		orr	r2, r2, #1
  94 0044 1A63     		str	r2, [r3, #48]
  95              		.loc 1 594 3 view .LVU18
  96 0046 1A6B     		ldr	r2, [r3, #48]
  97 0048 02F00102 		and	r2, r2, #1
  98 004c 0292     		str	r2, [sp, #8]
  99              		.loc 1 594 3 view .LVU19
 100 004e 029A     		ldr	r2, [sp, #8]
 101              	.LBE6:
 102              		.loc 1 594 3 view .LVU20
 595:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 103              		.loc 1 595 3 view .LVU21
 104              	.LBB7:
 105              		.loc 1 595 3 view .LVU22
 106 0050 0394     		str	r4, [sp, #12]
 107              		.loc 1 595 3 view .LVU23
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 42F00202 		orr	r2, r2, #2
 110 0058 1A63     		str	r2, [r3, #48]
 111              		.loc 1 595 3 view .LVU24
 112 005a 1A6B     		ldr	r2, [r3, #48]
 113 005c 02F00202 		and	r2, r2, #2
 114 0060 0392     		str	r2, [sp, #12]
 115              		.loc 1 595 3 view .LVU25
 116 0062 039A     		ldr	r2, [sp, #12]
 117              	.LBE7:
 118              		.loc 1 595 3 view .LVU26
 596:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 119              		.loc 1 596 3 view .LVU27
 120              	.LBB8:
 121              		.loc 1 596 3 view .LVU28
 122 0064 0494     		str	r4, [sp, #16]
 123              		.loc 1 596 3 view .LVU29
 124 0066 1A6B     		ldr	r2, [r3, #48]
 125 0068 42F00802 		orr	r2, r2, #8
 126 006c 1A63     		str	r2, [r3, #48]
 127              		.loc 1 596 3 view .LVU30
 128 006e 1B6B     		ldr	r3, [r3, #48]
 129 0070 03F00803 		and	r3, r3, #8
 130 0074 0493     		str	r3, [sp, #16]
 131              		.loc 1 596 3 view .LVU31
 132 0076 049B     		ldr	r3, [sp, #16]
 133              	.LBE8:
 134              		.loc 1 596 3 view .LVU32
 597:Core/Src/main.c **** 
 598:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 599:Core/Src/main.c ****   HAL_GPIO_WritePin(GPS_RST_GPIO_Port, GPS_RST_Pin, GPIO_PIN_RESET);
 135              		.loc 1 599 3 view .LVU33
 136 0078 DFF8C880 		ldr	r8, .L3+12
 137 007c 2246     		mov	r2, r4
 138 007e 4FF40051 		mov	r1, #8192
 139 0082 4046     		mov	r0, r8
 140 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL0:
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 14


 602:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, TIMEPULSE_Pin|SAFEBOOT_Pin, GPIO_PIN_RESET);
 142              		.loc 1 602 3 view .LVU34
 143 0088 2C4F     		ldr	r7, .L3+4
 144 008a 2246     		mov	r2, r4
 145 008c 6021     		movs	r1, #96
 146 008e 3846     		mov	r0, r7
 147 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL1:
 603:Core/Src/main.c **** 
 604:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 605:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|USR_LED2_Pin|EEPROM_WP_Pin, GPIO_PIN_RESET);
 149              		.loc 1 605 3 view .LVU35
 150 0094 2A4E     		ldr	r6, .L3+8
 151 0096 2246     		mov	r2, r4
 152 0098 41F20301 		movw	r1, #4099
 153 009c 3046     		mov	r0, r6
 154 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL2:
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 608:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 156              		.loc 1 608 3 view .LVU36
 157 00a2 DFF8A490 		ldr	r9, .L3+16
 158 00a6 0122     		movs	r2, #1
 159 00a8 0421     		movs	r1, #4
 160 00aa 4846     		mov	r0, r9
 161 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 162              	.LVL3:
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /*Configure GPIO pin : GPS_RST_Pin */
 611:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_RST_Pin;
 163              		.loc 1 611 3 view .LVU37
 164              		.loc 1 611 23 is_stmt 0 view .LVU38
 165 00b0 4FF4005A 		mov	r10, #8192
 166 00b4 CDF814A0 		str	r10, [sp, #20]
 612:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 167              		.loc 1 612 3 is_stmt 1 view .LVU39
 168              		.loc 1 612 24 is_stmt 0 view .LVU40
 169 00b8 0125     		movs	r5, #1
 170 00ba 0695     		str	r5, [sp, #24]
 613:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 613 3 is_stmt 1 view .LVU41
 172              		.loc 1 613 24 is_stmt 0 view .LVU42
 173 00bc 0794     		str	r4, [sp, #28]
 614:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 174              		.loc 1 614 3 is_stmt 1 view .LVU43
 175              		.loc 1 614 25 is_stmt 0 view .LVU44
 176 00be 0894     		str	r4, [sp, #32]
 615:Core/Src/main.c ****   HAL_GPIO_Init(GPS_RST_GPIO_Port, &GPIO_InitStruct);
 177              		.loc 1 615 3 is_stmt 1 view .LVU45
 178 00c0 05A9     		add	r1, sp, #20
 179 00c2 4046     		mov	r0, r8
 180 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   /*Configure GPIO pin : PC14 */
 618:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 15


 182              		.loc 1 618 3 view .LVU46
 183              		.loc 1 618 23 is_stmt 0 view .LVU47
 184 00c8 4FF48043 		mov	r3, #16384
 185 00cc 0593     		str	r3, [sp, #20]
 619:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 186              		.loc 1 619 3 is_stmt 1 view .LVU48
 187              		.loc 1 619 24 is_stmt 0 view .LVU49
 188 00ce 0694     		str	r4, [sp, #24]
 620:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 620 3 is_stmt 1 view .LVU50
 190              		.loc 1 620 24 is_stmt 0 view .LVU51
 191 00d0 0794     		str	r4, [sp, #28]
 621:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 192              		.loc 1 621 3 is_stmt 1 view .LVU52
 193 00d2 05A9     		add	r1, sp, #20
 194 00d4 4046     		mov	r0, r8
 195 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****   /*Configure GPIO pin : GPS_INT_Pin */
 624:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_INT_Pin;
 197              		.loc 1 624 3 view .LVU53
 198              		.loc 1 624 23 is_stmt 0 view .LVU54
 199 00da 0223     		movs	r3, #2
 200 00dc 0593     		str	r3, [sp, #20]
 625:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 201              		.loc 1 625 3 is_stmt 1 view .LVU55
 202              		.loc 1 625 24 is_stmt 0 view .LVU56
 203 00de 0694     		str	r4, [sp, #24]
 626:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 626 3 is_stmt 1 view .LVU57
 205              		.loc 1 626 24 is_stmt 0 view .LVU58
 206 00e0 0794     		str	r4, [sp, #28]
 627:Core/Src/main.c ****   HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 207              		.loc 1 627 3 is_stmt 1 view .LVU59
 208 00e2 05A9     		add	r1, sp, #20
 209 00e4 3846     		mov	r0, r7
 210 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL6:
 628:Core/Src/main.c **** 
 629:Core/Src/main.c ****   /*Configure GPIO pins : TIMEPULSE_Pin SAFEBOOT_Pin */
 630:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIMEPULSE_Pin|SAFEBOOT_Pin;
 212              		.loc 1 630 3 view .LVU60
 213              		.loc 1 630 23 is_stmt 0 view .LVU61
 214 00ea 6023     		movs	r3, #96
 215 00ec 0593     		str	r3, [sp, #20]
 631:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 216              		.loc 1 631 3 is_stmt 1 view .LVU62
 217              		.loc 1 631 24 is_stmt 0 view .LVU63
 218 00ee 0695     		str	r5, [sp, #24]
 632:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 632 3 is_stmt 1 view .LVU64
 220              		.loc 1 632 24 is_stmt 0 view .LVU65
 221 00f0 0794     		str	r4, [sp, #28]
 633:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 633 3 is_stmt 1 view .LVU66
 223              		.loc 1 633 25 is_stmt 0 view .LVU67
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 16


 224 00f2 0894     		str	r4, [sp, #32]
 634:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 225              		.loc 1 634 3 is_stmt 1 view .LVU68
 226 00f4 05A9     		add	r1, sp, #20
 227 00f6 3846     		mov	r0, r7
 228 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL7:
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin EEPROM_WP_Pin */
 637:Core/Src/main.c ****   GPIO_InitStruct.Pin = USR_LED1_Pin|USR_LED2_Pin|EEPROM_WP_Pin;
 230              		.loc 1 637 3 view .LVU69
 231              		.loc 1 637 23 is_stmt 0 view .LVU70
 232 00fc 41F20303 		movw	r3, #4099
 233 0100 0593     		str	r3, [sp, #20]
 638:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 234              		.loc 1 638 3 is_stmt 1 view .LVU71
 235              		.loc 1 638 24 is_stmt 0 view .LVU72
 236 0102 0695     		str	r5, [sp, #24]
 639:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 639 3 is_stmt 1 view .LVU73
 238              		.loc 1 639 24 is_stmt 0 view .LVU74
 239 0104 0794     		str	r4, [sp, #28]
 640:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 240              		.loc 1 640 3 is_stmt 1 view .LVU75
 241              		.loc 1 640 25 is_stmt 0 view .LVU76
 242 0106 0894     		str	r4, [sp, #32]
 641:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 243              		.loc 1 641 3 is_stmt 1 view .LVU77
 244 0108 05A9     		add	r1, sp, #20
 245 010a 3046     		mov	r0, r6
 246 010c FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL8:
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   /*Configure GPIO pin : PB13 */
 644:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 248              		.loc 1 644 3 view .LVU78
 249              		.loc 1 644 23 is_stmt 0 view .LVU79
 250 0110 CDF814A0 		str	r10, [sp, #20]
 645:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 251              		.loc 1 645 3 is_stmt 1 view .LVU80
 252              		.loc 1 645 24 is_stmt 0 view .LVU81
 253 0114 0694     		str	r4, [sp, #24]
 646:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 646 3 is_stmt 1 view .LVU82
 255              		.loc 1 646 24 is_stmt 0 view .LVU83
 256 0116 0794     		str	r4, [sp, #28]
 647:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 257              		.loc 1 647 3 is_stmt 1 view .LVU84
 258 0118 05A9     		add	r1, sp, #20
 259 011a 3046     		mov	r0, r6
 260 011c FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL9:
 648:Core/Src/main.c **** 
 649:Core/Src/main.c ****   /*Configure GPIO pin : BMP_CS_Pin */
 650:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_CS_Pin;
 262              		.loc 1 650 3 view .LVU85
 263              		.loc 1 650 23 is_stmt 0 view .LVU86
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 17


 264 0120 0423     		movs	r3, #4
 265 0122 0593     		str	r3, [sp, #20]
 651:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 266              		.loc 1 651 3 is_stmt 1 view .LVU87
 267              		.loc 1 651 24 is_stmt 0 view .LVU88
 268 0124 0695     		str	r5, [sp, #24]
 652:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 652 3 is_stmt 1 view .LVU89
 270              		.loc 1 652 24 is_stmt 0 view .LVU90
 271 0126 0794     		str	r4, [sp, #28]
 653:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 653 3 is_stmt 1 view .LVU91
 273              		.loc 1 653 25 is_stmt 0 view .LVU92
 274 0128 0894     		str	r4, [sp, #32]
 654:Core/Src/main.c ****   HAL_GPIO_Init(BMP_CS_GPIO_Port, &GPIO_InitStruct);
 275              		.loc 1 654 3 is_stmt 1 view .LVU93
 276 012a 05A9     		add	r1, sp, #20
 277 012c 4846     		mov	r0, r9
 278 012e FFF7FEFF 		bl	HAL_GPIO_Init
 279              	.LVL10:
 655:Core/Src/main.c **** 
 656:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 657:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 658:Core/Src/main.c **** }
 280              		.loc 1 658 1 is_stmt 0 view .LVU94
 281 0132 0AB0     		add	sp, sp, #40
 282              	.LCFI2:
 283              		.cfi_def_cfa_offset 32
 284              		@ sp needed
 285 0134 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 286              	.L4:
 287              		.align	2
 288              	.L3:
 289 0138 00380240 		.word	1073887232
 290 013c 00000240 		.word	1073872896
 291 0140 00040240 		.word	1073873920
 292 0144 00080240 		.word	1073874944
 293 0148 000C0240 		.word	1073875968
 294              		.cfi_endproc
 295              	.LFE146:
 297              		.section	.text.MX_DMA_Init,"ax",%progbits
 298              		.align	1
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	MX_DMA_Init:
 304              	.LFB145:
 549:Core/Src/main.c **** 
 305              		.loc 1 549 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 8
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309 0000 10B5     		push	{r4, lr}
 310              	.LCFI3:
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 4, -8
 313              		.cfi_offset 14, -4
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 18


 314 0002 82B0     		sub	sp, sp, #8
 315              	.LCFI4:
 316              		.cfi_def_cfa_offset 16
 552:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 317              		.loc 1 552 3 view .LVU96
 318              	.LBB9:
 552:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 319              		.loc 1 552 3 view .LVU97
 320 0004 0024     		movs	r4, #0
 321 0006 0094     		str	r4, [sp]
 552:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 322              		.loc 1 552 3 view .LVU98
 323 0008 264B     		ldr	r3, .L7
 324 000a 1A6B     		ldr	r2, [r3, #48]
 325 000c 42F40012 		orr	r2, r2, #2097152
 326 0010 1A63     		str	r2, [r3, #48]
 552:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 327              		.loc 1 552 3 view .LVU99
 328 0012 1A6B     		ldr	r2, [r3, #48]
 329 0014 02F40012 		and	r2, r2, #2097152
 330 0018 0092     		str	r2, [sp]
 552:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 331              		.loc 1 552 3 view .LVU100
 332 001a 009A     		ldr	r2, [sp]
 333              	.LBE9:
 552:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 334              		.loc 1 552 3 view .LVU101
 553:Core/Src/main.c **** 
 335              		.loc 1 553 3 view .LVU102
 336              	.LBB10:
 553:Core/Src/main.c **** 
 337              		.loc 1 553 3 view .LVU103
 338 001c 0194     		str	r4, [sp, #4]
 553:Core/Src/main.c **** 
 339              		.loc 1 553 3 view .LVU104
 340 001e 1A6B     		ldr	r2, [r3, #48]
 341 0020 42F48002 		orr	r2, r2, #4194304
 342 0024 1A63     		str	r2, [r3, #48]
 553:Core/Src/main.c **** 
 343              		.loc 1 553 3 view .LVU105
 344 0026 1B6B     		ldr	r3, [r3, #48]
 345 0028 03F48003 		and	r3, r3, #4194304
 346 002c 0193     		str	r3, [sp, #4]
 553:Core/Src/main.c **** 
 347              		.loc 1 553 3 view .LVU106
 348 002e 019B     		ldr	r3, [sp, #4]
 349              	.LBE10:
 553:Core/Src/main.c **** 
 350              		.loc 1 553 3 view .LVU107
 557:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 351              		.loc 1 557 3 view .LVU108
 352 0030 2246     		mov	r2, r4
 353 0032 2146     		mov	r1, r4
 354 0034 0C20     		movs	r0, #12
 355 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 356              	.LVL11:
 558:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 19


 357              		.loc 1 558 3 view .LVU109
 358 003a 0C20     		movs	r0, #12
 359 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 360              	.LVL12:
 560:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 361              		.loc 1 560 3 view .LVU110
 362 0040 2246     		mov	r2, r4
 363 0042 2146     		mov	r1, r4
 364 0044 0F20     		movs	r0, #15
 365 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 366              	.LVL13:
 561:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 367              		.loc 1 561 3 view .LVU111
 368 004a 0F20     		movs	r0, #15
 369 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 370              	.LVL14:
 563:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 371              		.loc 1 563 3 view .LVU112
 372 0050 2246     		mov	r2, r4
 373 0052 2146     		mov	r1, r4
 374 0054 1020     		movs	r0, #16
 375 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 376              	.LVL15:
 564:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 377              		.loc 1 564 3 view .LVU113
 378 005a 1020     		movs	r0, #16
 379 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 380              	.LVL16:
 566:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 381              		.loc 1 566 3 view .LVU114
 382 0060 2246     		mov	r2, r4
 383 0062 2146     		mov	r1, r4
 384 0064 1120     		movs	r0, #17
 385 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 386              	.LVL17:
 567:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 387              		.loc 1 567 3 view .LVU115
 388 006a 1120     		movs	r0, #17
 389 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 390              	.LVL18:
 569:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 391              		.loc 1 569 3 view .LVU116
 392 0070 2246     		mov	r2, r4
 393 0072 2146     		mov	r1, r4
 394 0074 3820     		movs	r0, #56
 395 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 396              	.LVL19:
 570:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 397              		.loc 1 570 3 view .LVU117
 398 007a 3820     		movs	r0, #56
 399 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 400              	.LVL20:
 572:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 401              		.loc 1 572 3 view .LVU118
 402 0080 2246     		mov	r2, r4
 403 0082 2146     		mov	r1, r4
 404 0084 3B20     		movs	r0, #59
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 20


 405 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 406              	.LVL21:
 573:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 407              		.loc 1 573 3 view .LVU119
 408 008a 3B20     		movs	r0, #59
 409 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 410              	.LVL22:
 575:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 411              		.loc 1 575 3 view .LVU120
 412 0090 2246     		mov	r2, r4
 413 0092 2146     		mov	r1, r4
 414 0094 4620     		movs	r0, #70
 415 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 416              	.LVL23:
 576:Core/Src/main.c **** 
 417              		.loc 1 576 3 view .LVU121
 418 009a 4620     		movs	r0, #70
 419 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 420              	.LVL24:
 578:Core/Src/main.c **** 
 421              		.loc 1 578 1 is_stmt 0 view .LVU122
 422 00a0 02B0     		add	sp, sp, #8
 423              	.LCFI5:
 424              		.cfi_def_cfa_offset 8
 425              		@ sp needed
 426 00a2 10BD     		pop	{r4, pc}
 427              	.L8:
 428              		.align	2
 429              	.L7:
 430 00a4 00380240 		.word	1073887232
 431              		.cfi_endproc
 432              	.LFE145:
 434              		.section	.rodata.i2c_scan.str1.4,"aMS",%progbits,1
 435              		.align	2
 436              	.LC2:
 437 0000 30782558 		.ascii	"0x%X\000"
 437      00
 438 0005 000000   		.align	2
 439              	.LC3:
 440 0008 0D0A00   		.ascii	"\015\012\000"
 441 000b 00       		.align	2
 442              	.LC0:
 443 000c 53746172 		.ascii	"Starting I2C Scanning: \015\012\000"
 443      74696E67 
 443      20493243 
 443      20536361 
 443      6E6E696E 
 444 0026 0000     		.align	2
 445              	.LC1:
 446 0028 446F6E65 		.ascii	"Done! \015\012\015\012\000"
 446      21200D0A 
 446      0D0A00
 447              		.section	.text.i2c_scan,"ax",%progbits
 448              		.align	1
 449              		.global	i2c_scan
 450              		.syntax unified
 451              		.thumb
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 21


 452              		.thumb_func
 454              	i2c_scan:
 455              	.LFB133:
  87:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
 456              		.loc 1 87 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 72
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460 0000 30B5     		push	{r4, r5, lr}
 461              	.LCFI6:
 462              		.cfi_def_cfa_offset 12
 463              		.cfi_offset 4, -12
 464              		.cfi_offset 5, -8
 465              		.cfi_offset 14, -4
 466 0002 93B0     		sub	sp, sp, #76
 467              	.LCFI7:
 468              		.cfi_def_cfa_offset 88
  88:Core/Src/main.c ****   uint8_t Space[] = " - ";
 469              		.loc 1 88 3 view .LVU124
  88:Core/Src/main.c ****   uint8_t Space[] = " - ";
 470              		.loc 1 88 11 is_stmt 0 view .LVU125
 471 0004 0023     		movs	r3, #0
 472 0006 0B93     		str	r3, [sp, #44]
 473 0008 0C93     		str	r3, [sp, #48]
 474 000a 0D93     		str	r3, [sp, #52]
 475 000c 0E93     		str	r3, [sp, #56]
 476 000e 0F93     		str	r3, [sp, #60]
 477 0010 1093     		str	r3, [sp, #64]
 478 0012 8DF84430 		strb	r3, [sp, #68]
  89:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 479              		.loc 1 89 3 is_stmt 1 view .LVU126
  89:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 480              		.loc 1 89 11 is_stmt 0 view .LVU127
 481 0016 2B4B     		ldr	r3, .L18
 482 0018 0A93     		str	r3, [sp, #40]
  90:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 483              		.loc 1 90 3 is_stmt 1 view .LVU128
  90:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 484              		.loc 1 90 11 is_stmt 0 view .LVU129
 485 001a 03AC     		add	r4, sp, #12
 486 001c 2A4D     		ldr	r5, .L18+4
 487 001e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 488 0020 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 489 0022 95E80700 		ldm	r5, {r0, r1, r2}
 490 0026 03C4     		stmia	r4!, {r0, r1}
 491 0028 2280     		strh	r2, [r4]	@ movhi
  91:Core/Src/main.c **** 
 492              		.loc 1 91 3 is_stmt 1 view .LVU130
  91:Core/Src/main.c **** 
 493              		.loc 1 91 11 is_stmt 0 view .LVU131
 494 002a 284A     		ldr	r2, .L18+8
 495 002c 6B46     		mov	r3, sp
 496 002e 07CA     		ldm	r2, {r0, r1, r2}
 497 0030 03C3     		stmia	r3!, {r0, r1}
 498 0032 23F8022B 		strh	r2, [r3], #2	@ movhi
 499 0036 120C     		lsrs	r2, r2, #16
 500 0038 1A70     		strb	r2, [r3]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 22


  94:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 501              		.loc 1 94 3 is_stmt 1 view .LVU132
  95:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
 502              		.loc 1 95 3 view .LVU133
 503 003a 4FF0FF33 		mov	r3, #-1
 504 003e 1A22     		movs	r2, #26
 505 0040 03A9     		add	r1, sp, #12
 506 0042 2348     		ldr	r0, .L18+12
 507 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 508              	.LVL25:
  96:Core/Src/main.c ****   {
 509              		.loc 1 96 3 view .LVU134
 510              	.LBB11:
  96:Core/Src/main.c ****   {
 511              		.loc 1 96 8 view .LVU135
  96:Core/Src/main.c ****   {
 512              		.loc 1 96 16 is_stmt 0 view .LVU136
 513 0048 0124     		movs	r4, #1
  96:Core/Src/main.c ****   {
 514              		.loc 1 96 3 view .LVU137
 515 004a 10E0     		b	.L10
 516              	.LVL26:
 517              	.L11:
 103:Core/Src/main.c ****     {
 518              		.loc 1 103 10 is_stmt 1 view .LVU138
 105:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 519              		.loc 1 105 7 view .LVU139
 520 004c 2246     		mov	r2, r4
 521 004e 2149     		ldr	r1, .L18+16
 522 0050 0BA8     		add	r0, sp, #44
 523              	.LVL27:
 105:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 524              		.loc 1 105 7 is_stmt 0 view .LVU140
 525 0052 FFF7FEFF 		bl	sprintf
 526              	.LVL28:
 106:Core/Src/main.c ****     }
 527              		.loc 1 106 7 is_stmt 1 view .LVU141
 528 0056 4FF0FF33 		mov	r3, #-1
 529 005a 1922     		movs	r2, #25
 530 005c 0BA9     		add	r1, sp, #44
 531 005e 1C48     		ldr	r0, .L18+12
 532 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 533              	.LVL29:
 534              	.L12:
 109:Core/Src/main.c ****     {
 535              		.loc 1 109 5 view .LVU142
 109:Core/Src/main.c ****     {
 536              		.loc 1 109 7 is_stmt 0 view .LVU143
 537 0064 14F00F0F 		tst	r4, #15
 538 0068 14D0     		beq	.L16
 539              	.L13:
  96:Core/Src/main.c ****   {
 540              		.loc 1 96 33 is_stmt 1 discriminator 2 view .LVU144
 541 006a 0134     		adds	r4, r4, #1
 542              	.LVL30:
  96:Core/Src/main.c ****   {
 543              		.loc 1 96 33 is_stmt 0 discriminator 2 view .LVU145
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 23


 544 006c E4B2     		uxtb	r4, r4
 545              	.LVL31:
 546              	.L10:
  96:Core/Src/main.c ****   {
 547              		.loc 1 96 25 is_stmt 1 discriminator 1 view .LVU146
 548 006e 14F0800F 		tst	r4, #128
 549 0072 1ED1     		bne	.L17
  98:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 550              		.loc 1 98 5 view .LVU147
  98:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 551              		.loc 1 98 11 is_stmt 0 view .LVU148
 552 0074 0523     		movs	r3, #5
 553 0076 0322     		movs	r2, #3
 554 0078 6100     		lsls	r1, r4, #1
 555 007a 1748     		ldr	r0, .L18+20
 556 007c FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 557              	.LVL32:
  99:Core/Src/main.c ****     {
 558              		.loc 1 99 5 is_stmt 1 view .LVU149
  99:Core/Src/main.c ****     {
 559              		.loc 1 99 8 is_stmt 0 view .LVU150
 560 0080 0028     		cmp	r0, #0
 561 0082 E3D0     		beq	.L11
 101:Core/Src/main.c ****     }
 562              		.loc 1 101 7 is_stmt 1 view .LVU151
 563 0084 4FF0FF33 		mov	r3, #-1
 564 0088 0422     		movs	r2, #4
 565 008a 0AA9     		add	r1, sp, #40
 566 008c 1048     		ldr	r0, .L18+12
 567              	.LVL33:
 101:Core/Src/main.c ****     }
 568              		.loc 1 101 7 is_stmt 0 view .LVU152
 569 008e FFF7FEFF 		bl	HAL_UART_Transmit
 570              	.LVL34:
 571 0092 E7E7     		b	.L12
 572              	.L16:
 111:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 573              		.loc 1 111 7 is_stmt 1 view .LVU153
 574 0094 114B     		ldr	r3, .L18+24
 575 0096 1B68     		ldr	r3, [r3]
 576 0098 ADF82C30 		strh	r3, [sp, #44]	@ movhi
 577 009c 1B0C     		lsrs	r3, r3, #16
 578 009e 8DF82E30 		strb	r3, [sp, #46]
 112:Core/Src/main.c **** 
 579              		.loc 1 112 7 view .LVU154
 580 00a2 4FF0FF33 		mov	r3, #-1
 581 00a6 1922     		movs	r2, #25
 582 00a8 0BA9     		add	r1, sp, #44
 583 00aa 0948     		ldr	r0, .L18+12
 584 00ac FFF7FEFF 		bl	HAL_UART_Transmit
 585              	.LVL35:
 586 00b0 DBE7     		b	.L13
 587              	.LVL36:
 588              	.L17:
 112:Core/Src/main.c **** 
 589              		.loc 1 112 7 is_stmt 0 view .LVU155
 590              	.LBE11:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 24


 116:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 591              		.loc 1 116 3 is_stmt 1 view .LVU156
 592 00b2 4FF0FF33 		mov	r3, #-1
 593 00b6 0B22     		movs	r2, #11
 594 00b8 6946     		mov	r1, sp
 595 00ba 0548     		ldr	r0, .L18+12
 596 00bc FFF7FEFF 		bl	HAL_UART_Transmit
 597              	.LVL37:
 118:Core/Src/main.c **** void print_bmp280_id()
 598              		.loc 1 118 1 is_stmt 0 view .LVU157
 599 00c0 13B0     		add	sp, sp, #76
 600              	.LCFI8:
 601              		.cfi_def_cfa_offset 12
 602              		@ sp needed
 603 00c2 30BD     		pop	{r4, r5, pc}
 604              	.LVL38:
 605              	.L19:
 118:Core/Src/main.c **** void print_bmp280_id()
 606              		.loc 1 118 1 view .LVU158
 607              		.align	2
 608              	.L18:
 609 00c4 202D2000 		.word	2108704
 610 00c8 0C000000 		.word	.LC0
 611 00cc 28000000 		.word	.LC1
 612 00d0 00000000 		.word	huart1
 613 00d4 00000000 		.word	.LC2
 614 00d8 00000000 		.word	hi2c3
 615 00dc 08000000 		.word	.LC3
 616              		.cfi_endproc
 617              	.LFE133:
 619              		.section	.rodata.print_bmp280_id.str1.4,"aMS",%progbits,1
 620              		.align	2
 621              	.LC4:
 622 0000 4572726F 		.ascii	"Error reading ID\015\012\000"
 622      72207265 
 622      6164696E 
 622      67204944 
 622      0D0A00
 623 0013 00       		.align	2
 624              	.LC5:
 625 0014 424D5032 		.ascii	"BMP280 ID:%02X\015\012\000"
 625      38302049 
 625      443A2530 
 625      32580D0A 
 625      00
 626              		.section	.text.print_bmp280_id,"ax",%progbits
 627              		.align	1
 628              		.global	print_bmp280_id
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 633              	print_bmp280_id:
 634              	.LFB134:
 120:Core/Src/main.c ****   uint8_t id;
 635              		.loc 1 120 1 is_stmt 1 view -0
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 25


 638              		@ frame_needed = 0, uses_anonymous_args = 0
 639 0000 00B5     		push	{lr}
 640              	.LCFI9:
 641              		.cfi_def_cfa_offset 4
 642              		.cfi_offset 14, -4
 643 0002 87B0     		sub	sp, sp, #28
 644              	.LCFI10:
 645              		.cfi_def_cfa_offset 32
 121:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 646              		.loc 1 121 3 view .LVU160
 122:Core/Src/main.c **** 
 647              		.loc 1 122 3 view .LVU161
 122:Core/Src/main.c **** 
 648              		.loc 1 122 17 is_stmt 0 view .LVU162
 649 0004 0DF11700 		add	r0, sp, #23
 650 0008 FFF7FEFF 		bl	bmp280_getid
 651              	.LVL39:
 124:Core/Src/main.c ****   {
 652              		.loc 1 124 3 is_stmt 1 view .LVU163
 124:Core/Src/main.c ****   {
 653              		.loc 1 124 5 is_stmt 0 view .LVU164
 654 000c A8B9     		cbnz	r0, .L23
 655              	.LVL40:
 656              	.L21:
 129:Core/Src/main.c **** 
 657              		.loc 1 129 3 is_stmt 1 view .LVU165
 129:Core/Src/main.c **** 
 658              		.loc 1 129 11 is_stmt 0 view .LVU166
 659 000e 0023     		movs	r3, #0
 660 0010 0193     		str	r3, [sp, #4]
 661 0012 0293     		str	r3, [sp, #8]
 662 0014 0393     		str	r3, [sp, #12]
 663 0016 0493     		str	r3, [sp, #16]
 131:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 664              		.loc 1 131 3 is_stmt 1 view .LVU167
 665 0018 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 666 001c 094A     		ldr	r2, .L24
 667 001e 1021     		movs	r1, #16
 668 0020 01A8     		add	r0, sp, #4
 669 0022 FFF7FEFF 		bl	snprintf
 670              	.LVL41:
 132:Core/Src/main.c **** }
 671              		.loc 1 132 3 view .LVU168
 672 0026 42F21073 		movw	r3, #10000
 673 002a 1022     		movs	r2, #16
 674 002c 01A9     		add	r1, sp, #4
 675 002e 0648     		ldr	r0, .L24+4
 676 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 677              	.LVL42:
 133:Core/Src/main.c **** 
 678              		.loc 1 133 1 is_stmt 0 view .LVU169
 679 0034 07B0     		add	sp, sp, #28
 680              	.LCFI11:
 681              		.cfi_remember_state
 682              		.cfi_def_cfa_offset 4
 683              		@ sp needed
 684 0036 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 26


 685              	.LVL43:
 686              	.L23:
 687              	.LCFI12:
 688              		.cfi_restore_state
 126:Core/Src/main.c ****   }
 689              		.loc 1 126 5 is_stmt 1 view .LVU170
 690 003a 0448     		ldr	r0, .L24+8
 691              	.LVL44:
 126:Core/Src/main.c ****   }
 692              		.loc 1 126 5 is_stmt 0 view .LVU171
 693 003c FFF7FEFF 		bl	uart_printf
 694              	.LVL45:
 695 0040 E5E7     		b	.L21
 696              	.L25:
 697 0042 00BF     		.align	2
 698              	.L24:
 699 0044 14000000 		.word	.LC5
 700 0048 00000000 		.word	huart1
 701 004c 00000000 		.word	.LC4
 702              		.cfi_endproc
 703              	.LFE134:
 705              		.section	.rodata.print_lis2hd12_who_am_i.str1.4,"aMS",%progbits,1
 706              		.align	2
 707              	.LC6:
 708 0000 4572726F 		.ascii	"Error IMU\015\012\000"
 708      7220494D 
 708      550D0A00 
 709              		.align	2
 710              	.LC7:
 711 000c 494D5520 		.ascii	"IMU ID: %#02X\015n\000"
 711      49443A20 
 711      25233032 
 711      580D6E00 
 712              		.section	.text.print_lis2hd12_who_am_i,"ax",%progbits
 713              		.align	1
 714              		.global	print_lis2hd12_who_am_i
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	print_lis2hd12_who_am_i:
 720              	.LFB135:
 136:Core/Src/main.c ****   uint8_t id;
 721              		.loc 1 136 1 is_stmt 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 8
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725 0000 00B5     		push	{lr}
 726              	.LCFI13:
 727              		.cfi_def_cfa_offset 4
 728              		.cfi_offset 14, -4
 729 0002 83B0     		sub	sp, sp, #12
 730              	.LCFI14:
 731              		.cfi_def_cfa_offset 16
 137:Core/Src/main.c **** 
 732              		.loc 1 137 3 view .LVU173
 139:Core/Src/main.c **** 
 733              		.loc 1 139 3 view .LVU174
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 27


 139:Core/Src/main.c **** 
 734              		.loc 1 139 17 is_stmt 0 view .LVU175
 735 0004 0DF10700 		add	r0, sp, #7
 736 0008 FFF7FEFF 		bl	lis2hd12_who_am_i
 737              	.LVL46:
 142:Core/Src/main.c ****   { 
 738              		.loc 1 142 3 is_stmt 1 view .LVU176
 142:Core/Src/main.c ****   { 
 739              		.loc 1 142 5 is_stmt 0 view .LVU177
 740 000c 28B1     		cbz	r0, .L27
 144:Core/Src/main.c ****   }
 741              		.loc 1 144 5 is_stmt 1 view .LVU178
 742 000e 0648     		ldr	r0, .L30
 743              	.LVL47:
 144:Core/Src/main.c ****   }
 744              		.loc 1 144 5 is_stmt 0 view .LVU179
 745 0010 FFF7FEFF 		bl	uart_printf
 746              	.LVL48:
 747              	.L26:
 152:Core/Src/main.c **** 
 748              		.loc 1 152 1 view .LVU180
 749 0014 03B0     		add	sp, sp, #12
 750              	.LCFI15:
 751              		.cfi_remember_state
 752              		.cfi_def_cfa_offset 4
 753              		@ sp needed
 754 0016 5DF804FB 		ldr	pc, [sp], #4
 755              	.LVL49:
 756              	.L27:
 757              	.LCFI16:
 758              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 759              		.loc 1 148 5 is_stmt 1 view .LVU181
 760 001a 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 761 001e 0348     		ldr	r0, .L30+4
 762              	.LVL50:
 148:Core/Src/main.c ****   }
 763              		.loc 1 148 5 is_stmt 0 view .LVU182
 764 0020 FFF7FEFF 		bl	uart_printf
 765              	.LVL51:
 152:Core/Src/main.c **** 
 766              		.loc 1 152 1 view .LVU183
 767 0024 F6E7     		b	.L26
 768              	.L31:
 769 0026 00BF     		.align	2
 770              	.L30:
 771 0028 00000000 		.word	.LC6
 772 002c 0C000000 		.word	.LC7
 773              		.cfi_endproc
 774              	.LFE135:
 776              		.section	.rodata.read_pressure.str1.4,"aMS",%progbits,1
 777              		.align	2
 778              	.LC8:
 779 0000 424D5032 		.ascii	"BMP280 Error\015\012\000"
 779      38302045 
 779      72726F72 
 779      0D0A00
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 28


 780 000f 00       		.align	2
 781              	.LC9:
 782 0010 4572726F 		.ascii	"Error getting temp\000"
 782      72206765 
 782      7474696E 
 782      67207465 
 782      6D7000
 783 0023 00       		.align	2
 784              	.LC10:
 785 0024 50726573 		.ascii	"Pressure %lu\000"
 785      73757265 
 785      20256C75 
 785      00
 786              		.section	.text.read_pressure,"ax",%progbits
 787              		.align	1
 788              		.global	read_pressure
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 793              	read_pressure:
 794              	.LFB136:
 155:Core/Src/main.c **** 
 795              		.loc 1 155 1 is_stmt 1 view -0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 8
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799 0000 00B5     		push	{lr}
 800              	.LCFI17:
 801              		.cfi_def_cfa_offset 4
 802              		.cfi_offset 14, -4
 803 0002 83B0     		sub	sp, sp, #12
 804              	.LCFI18:
 805              		.cfi_def_cfa_offset 16
 157:Core/Src/main.c ****   ret = bmp280_start_press_read();
 806              		.loc 1 157 3 view .LVU185
 158:Core/Src/main.c **** 
 807              		.loc 1 158 3 view .LVU186
 158:Core/Src/main.c **** 
 808              		.loc 1 158 9 is_stmt 0 view .LVU187
 809 0004 FFF7FEFF 		bl	bmp280_start_press_read
 810              	.LVL52:
 160:Core/Src/main.c ****   {
 811              		.loc 1 160 3 is_stmt 1 view .LVU188
 160:Core/Src/main.c ****   {
 812              		.loc 1 160 5 is_stmt 0 view .LVU189
 813 0008 68B9     		cbnz	r0, .L38
 166:Core/Src/main.c **** 
 814              		.loc 1 166 3 is_stmt 1 view .LVU190
 815 000a 6420     		movs	r0, #100
 816              	.LVL53:
 166:Core/Src/main.c **** 
 817              		.loc 1 166 3 is_stmt 0 view .LVU191
 818 000c FFF7FEFF 		bl	HAL_Delay
 819              	.LVL54:
 168:Core/Src/main.c ****   ret = bmp280_get_temp(&pressure);
 820              		.loc 1 168 3 is_stmt 1 view .LVU192
 168:Core/Src/main.c ****   ret = bmp280_get_temp(&pressure);
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 29


 821              		.loc 1 168 12 is_stmt 0 view .LVU193
 822 0010 4FF0FF33 		mov	r3, #-1
 823 0014 0193     		str	r3, [sp, #4]
 169:Core/Src/main.c **** 
 824              		.loc 1 169 3 is_stmt 1 view .LVU194
 169:Core/Src/main.c **** 
 825              		.loc 1 169 9 is_stmt 0 view .LVU195
 826 0016 01A8     		add	r0, sp, #4
 827 0018 FFF7FEFF 		bl	bmp280_get_temp
 828              	.LVL55:
 171:Core/Src/main.c ****   {
 829              		.loc 1 171 3 is_stmt 1 view .LVU196
 171:Core/Src/main.c ****   {
 830              		.loc 1 171 5 is_stmt 0 view .LVU197
 831 001c 48B1     		cbz	r0, .L35
 173:Core/Src/main.c ****   }
 832              		.loc 1 173 5 is_stmt 1 view .LVU198
 833 001e 0748     		ldr	r0, .L39
 834              	.LVL56:
 173:Core/Src/main.c ****   }
 835              		.loc 1 173 5 is_stmt 0 view .LVU199
 836 0020 FFF7FEFF 		bl	uart_printf
 837              	.LVL57:
 838 0024 02E0     		b	.L32
 839              	.LVL58:
 840              	.L38:
 162:Core/Src/main.c ****     return;
 841              		.loc 1 162 5 is_stmt 1 view .LVU200
 842 0026 0648     		ldr	r0, .L39+4
 843              	.LVL59:
 162:Core/Src/main.c ****     return;
 844              		.loc 1 162 5 is_stmt 0 view .LVU201
 845 0028 FFF7FEFF 		bl	uart_printf
 846              	.LVL60:
 163:Core/Src/main.c ****   }
 847              		.loc 1 163 5 is_stmt 1 view .LVU202
 848              	.L32:
 182:Core/Src/main.c **** /* USER CODE END 0 */
 849              		.loc 1 182 1 is_stmt 0 view .LVU203
 850 002c 03B0     		add	sp, sp, #12
 851              	.LCFI19:
 852              		.cfi_remember_state
 853              		.cfi_def_cfa_offset 4
 854              		@ sp needed
 855 002e 5DF804FB 		ldr	pc, [sp], #4
 856              	.LVL61:
 857              	.L35:
 858              	.LCFI20:
 859              		.cfi_restore_state
 177:Core/Src/main.c ****   }
 860              		.loc 1 177 5 is_stmt 1 view .LVU204
 861 0032 0199     		ldr	r1, [sp, #4]
 862 0034 0348     		ldr	r0, .L39+8
 863              	.LVL62:
 177:Core/Src/main.c ****   }
 864              		.loc 1 177 5 is_stmt 0 view .LVU205
 865 0036 FFF7FEFF 		bl	uart_printf
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 30


 866              	.LVL63:
 867 003a F7E7     		b	.L32
 868              	.L40:
 869              		.align	2
 870              	.L39:
 871 003c 10000000 		.word	.LC9
 872 0040 00000000 		.word	.LC8
 873 0044 24000000 		.word	.LC10
 874              		.cfi_endproc
 875              	.LFE136:
 877              		.section	.text.Error_Handler,"ax",%progbits
 878              		.align	1
 879              		.global	Error_Handler
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 884              	Error_Handler:
 885              	.LFB147:
 659:Core/Src/main.c **** 
 660:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 661:Core/Src/main.c **** 
 662:Core/Src/main.c **** /* USER CODE END 4 */
 663:Core/Src/main.c **** 
 664:Core/Src/main.c **** /**
 665:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 666:Core/Src/main.c ****   * @retval None
 667:Core/Src/main.c ****   */
 668:Core/Src/main.c **** void Error_Handler(void)
 669:Core/Src/main.c **** {
 886              		.loc 1 669 1 is_stmt 1 view -0
 887              		.cfi_startproc
 888              		@ Volatile: function does not return.
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 0, uses_anonymous_args = 0
 891              		@ link register save eliminated.
 670:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 671:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 672:Core/Src/main.c ****   __disable_irq();
 892              		.loc 1 672 3 view .LVU207
 893              	.LBB12:
 894              	.LBI12:
 895              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 31


  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 32


  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 33


 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 896              		.loc 2 140 27 view .LVU208
 897              	.LBB13:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 898              		.loc 2 142 3 view .LVU209
 899              		.syntax unified
 900              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 901 0000 72B6     		cpsid i
 902              	@ 0 "" 2
 903              		.thumb
 904              		.syntax unified
 905              	.L42:
 906              	.LBE13:
 907              	.LBE12:
 673:Core/Src/main.c ****   while (1)
 908              		.loc 1 673 3 discriminator 1 view .LVU210
 674:Core/Src/main.c ****   {
 675:Core/Src/main.c ****   }
 909              		.loc 1 675 3 discriminator 1 view .LVU211
 673:Core/Src/main.c ****   while (1)
 910              		.loc 1 673 9 discriminator 1 view .LVU212
 911 0002 FEE7     		b	.L42
 912              		.cfi_endproc
 913              	.LFE147:
 915              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 916              		.align	1
 917              		.syntax unified
 918              		.thumb
 919              		.thumb_func
 921              	MX_USART2_UART_Init:
 922              	.LFB144:
 518:Core/Src/main.c **** 
 923              		.loc 1 518 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927 0000 08B5     		push	{r3, lr}
 928              	.LCFI21:
 929              		.cfi_def_cfa_offset 8
 930              		.cfi_offset 3, -8
 931              		.cfi_offset 14, -4
 527:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 932              		.loc 1 527 3 view .LVU214
 527:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 933              		.loc 1 527 19 is_stmt 0 view .LVU215
 934 0002 0A48     		ldr	r0, .L47
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 34


 935 0004 0A4B     		ldr	r3, .L47+4
 936 0006 0360     		str	r3, [r0]
 528:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 937              		.loc 1 528 3 is_stmt 1 view .LVU216
 528:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 938              		.loc 1 528 24 is_stmt 0 view .LVU217
 939 0008 4FF4E133 		mov	r3, #115200
 940 000c 4360     		str	r3, [r0, #4]
 529:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 941              		.loc 1 529 3 is_stmt 1 view .LVU218
 529:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 942              		.loc 1 529 26 is_stmt 0 view .LVU219
 943 000e 0023     		movs	r3, #0
 944 0010 8360     		str	r3, [r0, #8]
 530:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 945              		.loc 1 530 3 is_stmt 1 view .LVU220
 530:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 946              		.loc 1 530 24 is_stmt 0 view .LVU221
 947 0012 C360     		str	r3, [r0, #12]
 531:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 948              		.loc 1 531 3 is_stmt 1 view .LVU222
 531:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 949              		.loc 1 531 22 is_stmt 0 view .LVU223
 950 0014 0361     		str	r3, [r0, #16]
 532:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 951              		.loc 1 532 3 is_stmt 1 view .LVU224
 532:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 952              		.loc 1 532 20 is_stmt 0 view .LVU225
 953 0016 0C22     		movs	r2, #12
 954 0018 4261     		str	r2, [r0, #20]
 533:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 955              		.loc 1 533 3 is_stmt 1 view .LVU226
 533:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 956              		.loc 1 533 25 is_stmt 0 view .LVU227
 957 001a 8361     		str	r3, [r0, #24]
 534:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 958              		.loc 1 534 3 is_stmt 1 view .LVU228
 534:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 959              		.loc 1 534 28 is_stmt 0 view .LVU229
 960 001c C361     		str	r3, [r0, #28]
 535:Core/Src/main.c ****   {
 961              		.loc 1 535 3 is_stmt 1 view .LVU230
 535:Core/Src/main.c ****   {
 962              		.loc 1 535 7 is_stmt 0 view .LVU231
 963 001e FFF7FEFF 		bl	HAL_UART_Init
 964              	.LVL64:
 535:Core/Src/main.c ****   {
 965              		.loc 1 535 6 view .LVU232
 966 0022 00B9     		cbnz	r0, .L46
 543:Core/Src/main.c **** 
 967              		.loc 1 543 1 view .LVU233
 968 0024 08BD     		pop	{r3, pc}
 969              	.L46:
 537:Core/Src/main.c ****   }
 970              		.loc 1 537 5 is_stmt 1 view .LVU234
 971 0026 FFF7FEFF 		bl	Error_Handler
 972              	.LVL65:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 35


 973              	.L48:
 974 002a 00BF     		.align	2
 975              	.L47:
 976 002c 00000000 		.word	huart2
 977 0030 00440040 		.word	1073759232
 978              		.cfi_endproc
 979              	.LFE144:
 981              		.section	.text.MX_SPI1_Init,"ax",%progbits
 982              		.align	1
 983              		.syntax unified
 984              		.thumb
 985              		.thumb_func
 987              	MX_SPI1_Init:
 988              	.LFB142:
 447:Core/Src/main.c **** 
 989              		.loc 1 447 1 view -0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 0
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993 0000 08B5     		push	{r3, lr}
 994              	.LCFI22:
 995              		.cfi_def_cfa_offset 8
 996              		.cfi_offset 3, -8
 997              		.cfi_offset 14, -4
 457:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 998              		.loc 1 457 3 view .LVU236
 457:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 999              		.loc 1 457 18 is_stmt 0 view .LVU237
 1000 0002 0D48     		ldr	r0, .L53
 1001 0004 0D4B     		ldr	r3, .L53+4
 1002 0006 0360     		str	r3, [r0]
 458:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1003              		.loc 1 458 3 is_stmt 1 view .LVU238
 458:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1004              		.loc 1 458 19 is_stmt 0 view .LVU239
 1005 0008 4FF48273 		mov	r3, #260
 1006 000c 4360     		str	r3, [r0, #4]
 459:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1007              		.loc 1 459 3 is_stmt 1 view .LVU240
 459:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1008              		.loc 1 459 24 is_stmt 0 view .LVU241
 1009 000e 0023     		movs	r3, #0
 1010 0010 8360     		str	r3, [r0, #8]
 460:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1011              		.loc 1 460 3 is_stmt 1 view .LVU242
 460:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1012              		.loc 1 460 23 is_stmt 0 view .LVU243
 1013 0012 C360     		str	r3, [r0, #12]
 461:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1014              		.loc 1 461 3 is_stmt 1 view .LVU244
 461:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1015              		.loc 1 461 26 is_stmt 0 view .LVU245
 1016 0014 0361     		str	r3, [r0, #16]
 462:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1017              		.loc 1 462 3 is_stmt 1 view .LVU246
 462:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1018              		.loc 1 462 23 is_stmt 0 view .LVU247
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 36


 1019 0016 4361     		str	r3, [r0, #20]
 463:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1020              		.loc 1 463 3 is_stmt 1 view .LVU248
 463:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1021              		.loc 1 463 18 is_stmt 0 view .LVU249
 1022 0018 4FF40072 		mov	r2, #512
 1023 001c 8261     		str	r2, [r0, #24]
 464:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1024              		.loc 1 464 3 is_stmt 1 view .LVU250
 464:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1025              		.loc 1 464 32 is_stmt 0 view .LVU251
 1026 001e 1822     		movs	r2, #24
 1027 0020 C261     		str	r2, [r0, #28]
 465:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1028              		.loc 1 465 3 is_stmt 1 view .LVU252
 465:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1029              		.loc 1 465 23 is_stmt 0 view .LVU253
 1030 0022 0362     		str	r3, [r0, #32]
 466:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1031              		.loc 1 466 3 is_stmt 1 view .LVU254
 466:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1032              		.loc 1 466 21 is_stmt 0 view .LVU255
 1033 0024 4362     		str	r3, [r0, #36]
 467:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1034              		.loc 1 467 3 is_stmt 1 view .LVU256
 467:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1035              		.loc 1 467 29 is_stmt 0 view .LVU257
 1036 0026 8362     		str	r3, [r0, #40]
 468:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1037              		.loc 1 468 3 is_stmt 1 view .LVU258
 468:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1038              		.loc 1 468 28 is_stmt 0 view .LVU259
 1039 0028 0A23     		movs	r3, #10
 1040 002a C362     		str	r3, [r0, #44]
 469:Core/Src/main.c ****   {
 1041              		.loc 1 469 3 is_stmt 1 view .LVU260
 469:Core/Src/main.c ****   {
 1042              		.loc 1 469 7 is_stmt 0 view .LVU261
 1043 002c FFF7FEFF 		bl	HAL_SPI_Init
 1044              	.LVL66:
 469:Core/Src/main.c ****   {
 1045              		.loc 1 469 6 view .LVU262
 1046 0030 00B9     		cbnz	r0, .L52
 477:Core/Src/main.c **** 
 1047              		.loc 1 477 1 view .LVU263
 1048 0032 08BD     		pop	{r3, pc}
 1049              	.L52:
 471:Core/Src/main.c ****   }
 1050              		.loc 1 471 5 is_stmt 1 view .LVU264
 1051 0034 FFF7FEFF 		bl	Error_Handler
 1052              	.LVL67:
 1053              	.L54:
 1054              		.align	2
 1055              	.L53:
 1056 0038 00000000 		.word	hspi1
 1057 003c 00300140 		.word	1073819648
 1058              		.cfi_endproc
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 37


 1059              	.LFE142:
 1061              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1062              		.align	1
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1067              	MX_USART1_UART_Init:
 1068              	.LFB143:
 485:Core/Src/main.c **** 
 1069              		.loc 1 485 1 view -0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073 0000 08B5     		push	{r3, lr}
 1074              	.LCFI23:
 1075              		.cfi_def_cfa_offset 8
 1076              		.cfi_offset 3, -8
 1077              		.cfi_offset 14, -4
 494:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1078              		.loc 1 494 3 view .LVU266
 494:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1079              		.loc 1 494 19 is_stmt 0 view .LVU267
 1080 0002 0A48     		ldr	r0, .L59
 1081 0004 0A4B     		ldr	r3, .L59+4
 1082 0006 0360     		str	r3, [r0]
 495:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1083              		.loc 1 495 3 is_stmt 1 view .LVU268
 495:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1084              		.loc 1 495 24 is_stmt 0 view .LVU269
 1085 0008 4FF4E133 		mov	r3, #115200
 1086 000c 4360     		str	r3, [r0, #4]
 496:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1087              		.loc 1 496 3 is_stmt 1 view .LVU270
 496:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1088              		.loc 1 496 26 is_stmt 0 view .LVU271
 1089 000e 0023     		movs	r3, #0
 1090 0010 8360     		str	r3, [r0, #8]
 497:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1091              		.loc 1 497 3 is_stmt 1 view .LVU272
 497:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1092              		.loc 1 497 24 is_stmt 0 view .LVU273
 1093 0012 C360     		str	r3, [r0, #12]
 498:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1094              		.loc 1 498 3 is_stmt 1 view .LVU274
 498:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1095              		.loc 1 498 22 is_stmt 0 view .LVU275
 1096 0014 0361     		str	r3, [r0, #16]
 499:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1097              		.loc 1 499 3 is_stmt 1 view .LVU276
 499:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1098              		.loc 1 499 20 is_stmt 0 view .LVU277
 1099 0016 0C22     		movs	r2, #12
 1100 0018 4261     		str	r2, [r0, #20]
 500:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1101              		.loc 1 500 3 is_stmt 1 view .LVU278
 500:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1102              		.loc 1 500 25 is_stmt 0 view .LVU279
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 38


 1103 001a 8361     		str	r3, [r0, #24]
 501:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1104              		.loc 1 501 3 is_stmt 1 view .LVU280
 501:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1105              		.loc 1 501 28 is_stmt 0 view .LVU281
 1106 001c C361     		str	r3, [r0, #28]
 502:Core/Src/main.c ****   {
 1107              		.loc 1 502 3 is_stmt 1 view .LVU282
 502:Core/Src/main.c ****   {
 1108              		.loc 1 502 7 is_stmt 0 view .LVU283
 1109 001e FFF7FEFF 		bl	HAL_UART_Init
 1110              	.LVL68:
 502:Core/Src/main.c ****   {
 1111              		.loc 1 502 6 view .LVU284
 1112 0022 00B9     		cbnz	r0, .L58
 510:Core/Src/main.c **** 
 1113              		.loc 1 510 1 view .LVU285
 1114 0024 08BD     		pop	{r3, pc}
 1115              	.L58:
 504:Core/Src/main.c ****   }
 1116              		.loc 1 504 5 is_stmt 1 view .LVU286
 1117 0026 FFF7FEFF 		bl	Error_Handler
 1118              	.LVL69:
 1119              	.L60:
 1120 002a 00BF     		.align	2
 1121              	.L59:
 1122 002c 00000000 		.word	huart1
 1123 0030 00100140 		.word	1073811456
 1124              		.cfi_endproc
 1125              	.LFE143:
 1127              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1128              		.align	1
 1129              		.syntax unified
 1130              		.thumb
 1131              		.thumb_func
 1133              	MX_I2C3_Init:
 1134              	.LFB140:
 350:Core/Src/main.c **** 
 1135              		.loc 1 350 1 view -0
 1136              		.cfi_startproc
 1137              		@ args = 0, pretend = 0, frame = 0
 1138              		@ frame_needed = 0, uses_anonymous_args = 0
 1139 0000 08B5     		push	{r3, lr}
 1140              	.LCFI24:
 1141              		.cfi_def_cfa_offset 8
 1142              		.cfi_offset 3, -8
 1143              		.cfi_offset 14, -4
 359:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1144              		.loc 1 359 3 view .LVU288
 359:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1145              		.loc 1 359 18 is_stmt 0 view .LVU289
 1146 0002 0A48     		ldr	r0, .L65
 1147 0004 0A4B     		ldr	r3, .L65+4
 1148 0006 0360     		str	r3, [r0]
 360:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1149              		.loc 1 360 3 is_stmt 1 view .LVU290
 360:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 39


 1150              		.loc 1 360 25 is_stmt 0 view .LVU291
 1151 0008 0A4B     		ldr	r3, .L65+8
 1152 000a 4360     		str	r3, [r0, #4]
 361:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1153              		.loc 1 361 3 is_stmt 1 view .LVU292
 361:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1154              		.loc 1 361 24 is_stmt 0 view .LVU293
 1155 000c 0023     		movs	r3, #0
 1156 000e 8360     		str	r3, [r0, #8]
 362:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1157              		.loc 1 362 3 is_stmt 1 view .LVU294
 362:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1158              		.loc 1 362 26 is_stmt 0 view .LVU295
 1159 0010 C360     		str	r3, [r0, #12]
 363:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1160              		.loc 1 363 3 is_stmt 1 view .LVU296
 363:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1161              		.loc 1 363 29 is_stmt 0 view .LVU297
 1162 0012 4FF48042 		mov	r2, #16384
 1163 0016 0261     		str	r2, [r0, #16]
 364:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1164              		.loc 1 364 3 is_stmt 1 view .LVU298
 364:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1165              		.loc 1 364 30 is_stmt 0 view .LVU299
 1166 0018 4361     		str	r3, [r0, #20]
 365:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1167              		.loc 1 365 3 is_stmt 1 view .LVU300
 365:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1168              		.loc 1 365 26 is_stmt 0 view .LVU301
 1169 001a 8361     		str	r3, [r0, #24]
 366:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1170              		.loc 1 366 3 is_stmt 1 view .LVU302
 366:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1171              		.loc 1 366 30 is_stmt 0 view .LVU303
 1172 001c C361     		str	r3, [r0, #28]
 367:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1173              		.loc 1 367 3 is_stmt 1 view .LVU304
 367:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1174              		.loc 1 367 28 is_stmt 0 view .LVU305
 1175 001e 0362     		str	r3, [r0, #32]
 368:Core/Src/main.c ****   {
 1176              		.loc 1 368 3 is_stmt 1 view .LVU306
 368:Core/Src/main.c ****   {
 1177              		.loc 1 368 7 is_stmt 0 view .LVU307
 1178 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1179              	.LVL70:
 368:Core/Src/main.c ****   {
 1180              		.loc 1 368 6 view .LVU308
 1181 0024 00B9     		cbnz	r0, .L64
 376:Core/Src/main.c **** 
 1182              		.loc 1 376 1 view .LVU309
 1183 0026 08BD     		pop	{r3, pc}
 1184              	.L64:
 370:Core/Src/main.c ****   }
 1185              		.loc 1 370 5 is_stmt 1 view .LVU310
 1186 0028 FFF7FEFF 		bl	Error_Handler
 1187              	.LVL71:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 40


 1188              	.L66:
 1189              		.align	2
 1190              	.L65:
 1191 002c 00000000 		.word	hi2c3
 1192 0030 005C0040 		.word	1073765376
 1193 0034 801A0600 		.word	400000
 1194              		.cfi_endproc
 1195              	.LFE140:
 1197              		.section	.text.MX_CRC_Init,"ax",%progbits
 1198              		.align	1
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1203              	MX_CRC_Init:
 1204              	.LFB139:
 324:Core/Src/main.c **** 
 1205              		.loc 1 324 1 view -0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209 0000 08B5     		push	{r3, lr}
 1210              	.LCFI25:
 1211              		.cfi_def_cfa_offset 8
 1212              		.cfi_offset 3, -8
 1213              		.cfi_offset 14, -4
 333:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1214              		.loc 1 333 3 view .LVU312
 333:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1215              		.loc 1 333 17 is_stmt 0 view .LVU313
 1216 0002 0448     		ldr	r0, .L71
 1217 0004 044B     		ldr	r3, .L71+4
 1218 0006 0360     		str	r3, [r0]
 334:Core/Src/main.c ****   {
 1219              		.loc 1 334 3 is_stmt 1 view .LVU314
 334:Core/Src/main.c ****   {
 1220              		.loc 1 334 7 is_stmt 0 view .LVU315
 1221 0008 FFF7FEFF 		bl	HAL_CRC_Init
 1222              	.LVL72:
 334:Core/Src/main.c ****   {
 1223              		.loc 1 334 6 view .LVU316
 1224 000c 00B9     		cbnz	r0, .L70
 342:Core/Src/main.c **** 
 1225              		.loc 1 342 1 view .LVU317
 1226 000e 08BD     		pop	{r3, pc}
 1227              	.L70:
 336:Core/Src/main.c ****   }
 1228              		.loc 1 336 5 is_stmt 1 view .LVU318
 1229 0010 FFF7FEFF 		bl	Error_Handler
 1230              	.LVL73:
 1231              	.L72:
 1232              		.align	2
 1233              	.L71:
 1234 0014 00000000 		.word	hcrc
 1235 0018 00300240 		.word	1073885184
 1236              		.cfi_endproc
 1237              	.LFE139:
 1239              		.section	.text.MX_RTC_Init,"ax",%progbits
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 41


 1240              		.align	1
 1241              		.syntax unified
 1242              		.thumb
 1243              		.thumb_func
 1245              	MX_RTC_Init:
 1246              	.LFB141:
 384:Core/Src/main.c **** 
 1247              		.loc 1 384 1 view -0
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 24
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 1251 0000 00B5     		push	{lr}
 1252              	.LCFI26:
 1253              		.cfi_def_cfa_offset 4
 1254              		.cfi_offset 14, -4
 1255 0002 87B0     		sub	sp, sp, #28
 1256              	.LCFI27:
 1257              		.cfi_def_cfa_offset 32
 390:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1258              		.loc 1 390 3 view .LVU320
 390:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1259              		.loc 1 390 19 is_stmt 0 view .LVU321
 1260 0004 0023     		movs	r3, #0
 1261 0006 0193     		str	r3, [sp, #4]
 1262 0008 0293     		str	r3, [sp, #8]
 1263 000a 0393     		str	r3, [sp, #12]
 1264 000c 0493     		str	r3, [sp, #16]
 1265 000e 0593     		str	r3, [sp, #20]
 391:Core/Src/main.c **** 
 1266              		.loc 1 391 3 is_stmt 1 view .LVU322
 391:Core/Src/main.c **** 
 1267              		.loc 1 391 19 is_stmt 0 view .LVU323
 1268 0010 0093     		str	r3, [sp]
 399:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1269              		.loc 1 399 3 is_stmt 1 view .LVU324
 399:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1270              		.loc 1 399 17 is_stmt 0 view .LVU325
 1271 0012 1A48     		ldr	r0, .L81
 1272 0014 1A4A     		ldr	r2, .L81+4
 1273 0016 0260     		str	r2, [r0]
 400:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1274              		.loc 1 400 3 is_stmt 1 view .LVU326
 400:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1275              		.loc 1 400 24 is_stmt 0 view .LVU327
 1276 0018 4360     		str	r3, [r0, #4]
 401:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1277              		.loc 1 401 3 is_stmt 1 view .LVU328
 401:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1278              		.loc 1 401 26 is_stmt 0 view .LVU329
 1279 001a 7F22     		movs	r2, #127
 1280 001c 8260     		str	r2, [r0, #8]
 402:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1281              		.loc 1 402 3 is_stmt 1 view .LVU330
 402:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1282              		.loc 1 402 25 is_stmt 0 view .LVU331
 1283 001e FF22     		movs	r2, #255
 1284 0020 C260     		str	r2, [r0, #12]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 42


 403:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1285              		.loc 1 403 3 is_stmt 1 view .LVU332
 403:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1286              		.loc 1 403 20 is_stmt 0 view .LVU333
 1287 0022 0361     		str	r3, [r0, #16]
 404:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1288              		.loc 1 404 3 is_stmt 1 view .LVU334
 404:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1289              		.loc 1 404 28 is_stmt 0 view .LVU335
 1290 0024 4361     		str	r3, [r0, #20]
 405:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1291              		.loc 1 405 3 is_stmt 1 view .LVU336
 405:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1292              		.loc 1 405 24 is_stmt 0 view .LVU337
 1293 0026 8361     		str	r3, [r0, #24]
 406:Core/Src/main.c ****   {
 1294              		.loc 1 406 3 is_stmt 1 view .LVU338
 406:Core/Src/main.c ****   {
 1295              		.loc 1 406 7 is_stmt 0 view .LVU339
 1296 0028 FFF7FEFF 		bl	HAL_RTC_Init
 1297              	.LVL74:
 406:Core/Src/main.c ****   {
 1298              		.loc 1 406 6 view .LVU340
 1299 002c 00BB     		cbnz	r0, .L78
 417:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1300              		.loc 1 417 3 is_stmt 1 view .LVU341
 417:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1301              		.loc 1 417 15 is_stmt 0 view .LVU342
 1302 002e 0023     		movs	r3, #0
 1303 0030 8DF80430 		strb	r3, [sp, #4]
 418:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1304              		.loc 1 418 3 is_stmt 1 view .LVU343
 418:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1305              		.loc 1 418 17 is_stmt 0 view .LVU344
 1306 0034 8DF80530 		strb	r3, [sp, #5]
 419:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1307              		.loc 1 419 3 is_stmt 1 view .LVU345
 419:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1308              		.loc 1 419 17 is_stmt 0 view .LVU346
 1309 0038 8DF80630 		strb	r3, [sp, #6]
 420:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1310              		.loc 1 420 3 is_stmt 1 view .LVU347
 420:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1311              		.loc 1 420 24 is_stmt 0 view .LVU348
 1312 003c 0493     		str	r3, [sp, #16]
 421:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1313              		.loc 1 421 3 is_stmt 1 view .LVU349
 421:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1314              		.loc 1 421 24 is_stmt 0 view .LVU350
 1315 003e 0593     		str	r3, [sp, #20]
 422:Core/Src/main.c ****   {
 1316              		.loc 1 422 3 is_stmt 1 view .LVU351
 422:Core/Src/main.c ****   {
 1317              		.loc 1 422 7 is_stmt 0 view .LVU352
 1318 0040 0122     		movs	r2, #1
 1319 0042 01A9     		add	r1, sp, #4
 1320 0044 0D48     		ldr	r0, .L81
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 43


 1321 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 1322              	.LVL75:
 422:Core/Src/main.c ****   {
 1323              		.loc 1 422 6 view .LVU353
 1324 004a 98B9     		cbnz	r0, .L79
 426:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1325              		.loc 1 426 3 is_stmt 1 view .LVU354
 426:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1326              		.loc 1 426 17 is_stmt 0 view .LVU355
 1327 004c 0122     		movs	r2, #1
 1328 004e 8DF80020 		strb	r2, [sp]
 427:Core/Src/main.c ****   sDate.Date = 0x1;
 1329              		.loc 1 427 3 is_stmt 1 view .LVU356
 427:Core/Src/main.c ****   sDate.Date = 0x1;
 1330              		.loc 1 427 15 is_stmt 0 view .LVU357
 1331 0052 8DF80120 		strb	r2, [sp, #1]
 428:Core/Src/main.c ****   sDate.Year = 0x0;
 1332              		.loc 1 428 3 is_stmt 1 view .LVU358
 428:Core/Src/main.c ****   sDate.Year = 0x0;
 1333              		.loc 1 428 14 is_stmt 0 view .LVU359
 1334 0056 8DF80220 		strb	r2, [sp, #2]
 429:Core/Src/main.c **** 
 1335              		.loc 1 429 3 is_stmt 1 view .LVU360
 429:Core/Src/main.c **** 
 1336              		.loc 1 429 14 is_stmt 0 view .LVU361
 1337 005a 0023     		movs	r3, #0
 1338 005c 8DF80330 		strb	r3, [sp, #3]
 431:Core/Src/main.c ****   {
 1339              		.loc 1 431 3 is_stmt 1 view .LVU362
 431:Core/Src/main.c ****   {
 1340              		.loc 1 431 7 is_stmt 0 view .LVU363
 1341 0060 6946     		mov	r1, sp
 1342 0062 0648     		ldr	r0, .L81
 1343 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 1344              	.LVL76:
 431:Core/Src/main.c ****   {
 1345              		.loc 1 431 6 view .LVU364
 1346 0068 30B9     		cbnz	r0, .L80
 439:Core/Src/main.c **** 
 1347              		.loc 1 439 1 view .LVU365
 1348 006a 07B0     		add	sp, sp, #28
 1349              	.LCFI28:
 1350              		.cfi_remember_state
 1351              		.cfi_def_cfa_offset 4
 1352              		@ sp needed
 1353 006c 5DF804FB 		ldr	pc, [sp], #4
 1354              	.L78:
 1355              	.LCFI29:
 1356              		.cfi_restore_state
 408:Core/Src/main.c ****   }
 1357              		.loc 1 408 5 is_stmt 1 view .LVU366
 1358 0070 FFF7FEFF 		bl	Error_Handler
 1359              	.LVL77:
 1360              	.L79:
 424:Core/Src/main.c ****   }
 1361              		.loc 1 424 5 view .LVU367
 1362 0074 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 44


 1363              	.LVL78:
 1364              	.L80:
 433:Core/Src/main.c ****   }
 1365              		.loc 1 433 5 view .LVU368
 1366 0078 FFF7FEFF 		bl	Error_Handler
 1367              	.LVL79:
 1368              	.L82:
 1369              		.align	2
 1370              	.L81:
 1371 007c 00000000 		.word	hrtc
 1372 0080 00280040 		.word	1073752064
 1373              		.cfi_endproc
 1374              	.LFE141:
 1376              		.section	.text.SystemClock_Config,"ax",%progbits
 1377              		.align	1
 1378              		.global	SystemClock_Config
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1383              	SystemClock_Config:
 1384              	.LFB138:
 277:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1385              		.loc 1 277 1 view -0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 80
 1388              		@ frame_needed = 0, uses_anonymous_args = 0
 1389 0000 00B5     		push	{lr}
 1390              	.LCFI30:
 1391              		.cfi_def_cfa_offset 4
 1392              		.cfi_offset 14, -4
 1393 0002 95B0     		sub	sp, sp, #84
 1394              	.LCFI31:
 1395              		.cfi_def_cfa_offset 88
 278:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1396              		.loc 1 278 3 view .LVU370
 278:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1397              		.loc 1 278 22 is_stmt 0 view .LVU371
 1398 0004 3022     		movs	r2, #48
 1399 0006 0021     		movs	r1, #0
 1400 0008 08A8     		add	r0, sp, #32
 1401 000a FFF7FEFF 		bl	memset
 1402              	.LVL80:
 279:Core/Src/main.c **** 
 1403              		.loc 1 279 3 is_stmt 1 view .LVU372
 279:Core/Src/main.c **** 
 1404              		.loc 1 279 22 is_stmt 0 view .LVU373
 1405 000e 0023     		movs	r3, #0
 1406 0010 0393     		str	r3, [sp, #12]
 1407 0012 0493     		str	r3, [sp, #16]
 1408 0014 0593     		str	r3, [sp, #20]
 1409 0016 0693     		str	r3, [sp, #24]
 1410 0018 0793     		str	r3, [sp, #28]
 283:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1411              		.loc 1 283 3 is_stmt 1 view .LVU374
 1412              	.LBB14:
 283:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1413              		.loc 1 283 3 view .LVU375
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 45


 1414 001a 0193     		str	r3, [sp, #4]
 283:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1415              		.loc 1 283 3 view .LVU376
 1416 001c 214A     		ldr	r2, .L89
 1417 001e 116C     		ldr	r1, [r2, #64]
 1418 0020 41F08051 		orr	r1, r1, #268435456
 1419 0024 1164     		str	r1, [r2, #64]
 283:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1420              		.loc 1 283 3 view .LVU377
 1421 0026 126C     		ldr	r2, [r2, #64]
 1422 0028 02F08052 		and	r2, r2, #268435456
 1423 002c 0192     		str	r2, [sp, #4]
 283:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1424              		.loc 1 283 3 view .LVU378
 1425 002e 019A     		ldr	r2, [sp, #4]
 1426              	.LBE14:
 283:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1427              		.loc 1 283 3 view .LVU379
 284:Core/Src/main.c **** 
 1428              		.loc 1 284 3 view .LVU380
 1429              	.LBB15:
 284:Core/Src/main.c **** 
 1430              		.loc 1 284 3 view .LVU381
 1431 0030 0293     		str	r3, [sp, #8]
 284:Core/Src/main.c **** 
 1432              		.loc 1 284 3 view .LVU382
 1433 0032 1D4A     		ldr	r2, .L89+4
 1434 0034 1368     		ldr	r3, [r2]
 1435 0036 23F44043 		bic	r3, r3, #49152
 1436 003a 43F40043 		orr	r3, r3, #32768
 1437 003e 1360     		str	r3, [r2]
 284:Core/Src/main.c **** 
 1438              		.loc 1 284 3 view .LVU383
 1439 0040 1368     		ldr	r3, [r2]
 1440 0042 03F44043 		and	r3, r3, #49152
 1441 0046 0293     		str	r3, [sp, #8]
 284:Core/Src/main.c **** 
 1442              		.loc 1 284 3 view .LVU384
 1443 0048 029B     		ldr	r3, [sp, #8]
 1444              	.LBE15:
 284:Core/Src/main.c **** 
 1445              		.loc 1 284 3 view .LVU385
 289:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1446              		.loc 1 289 3 view .LVU386
 289:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1447              		.loc 1 289 36 is_stmt 0 view .LVU387
 1448 004a 0923     		movs	r3, #9
 1449 004c 0893     		str	r3, [sp, #32]
 290:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1450              		.loc 1 290 3 is_stmt 1 view .LVU388
 290:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1451              		.loc 1 290 30 is_stmt 0 view .LVU389
 1452 004e 4FF48033 		mov	r3, #65536
 1453 0052 0993     		str	r3, [sp, #36]
 291:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1454              		.loc 1 291 3 is_stmt 1 view .LVU390
 291:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 46


 1455              		.loc 1 291 30 is_stmt 0 view .LVU391
 1456 0054 0123     		movs	r3, #1
 1457 0056 0D93     		str	r3, [sp, #52]
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1458              		.loc 1 292 3 is_stmt 1 view .LVU392
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1459              		.loc 1 292 34 is_stmt 0 view .LVU393
 1460 0058 0223     		movs	r3, #2
 1461 005a 0E93     		str	r3, [sp, #56]
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1462              		.loc 1 293 3 is_stmt 1 view .LVU394
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1463              		.loc 1 293 35 is_stmt 0 view .LVU395
 1464 005c 4FF48002 		mov	r2, #4194304
 1465 0060 0F92     		str	r2, [sp, #60]
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1466              		.loc 1 294 3 is_stmt 1 view .LVU396
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1467              		.loc 1 294 30 is_stmt 0 view .LVU397
 1468 0062 0822     		movs	r2, #8
 1469 0064 1092     		str	r2, [sp, #64]
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1470              		.loc 1 295 3 is_stmt 1 view .LVU398
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1471              		.loc 1 295 30 is_stmt 0 view .LVU399
 1472 0066 5422     		movs	r2, #84
 1473 0068 1192     		str	r2, [sp, #68]
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1474              		.loc 1 296 3 is_stmt 1 view .LVU400
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1475              		.loc 1 296 30 is_stmt 0 view .LVU401
 1476 006a 1293     		str	r3, [sp, #72]
 297:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1477              		.loc 1 297 3 is_stmt 1 view .LVU402
 297:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1478              		.loc 1 297 30 is_stmt 0 view .LVU403
 1479 006c 0423     		movs	r3, #4
 1480 006e 1393     		str	r3, [sp, #76]
 298:Core/Src/main.c ****   {
 1481              		.loc 1 298 3 is_stmt 1 view .LVU404
 298:Core/Src/main.c ****   {
 1482              		.loc 1 298 7 is_stmt 0 view .LVU405
 1483 0070 08A8     		add	r0, sp, #32
 1484 0072 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1485              	.LVL81:
 298:Core/Src/main.c ****   {
 1486              		.loc 1 298 6 view .LVU406
 1487 0076 80B9     		cbnz	r0, .L87
 305:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1488              		.loc 1 305 3 is_stmt 1 view .LVU407
 305:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1489              		.loc 1 305 31 is_stmt 0 view .LVU408
 1490 0078 0F23     		movs	r3, #15
 1491 007a 0393     		str	r3, [sp, #12]
 307:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1492              		.loc 1 307 3 is_stmt 1 view .LVU409
 307:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 47


 1493              		.loc 1 307 34 is_stmt 0 view .LVU410
 1494 007c 0221     		movs	r1, #2
 1495 007e 0491     		str	r1, [sp, #16]
 308:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1496              		.loc 1 308 3 is_stmt 1 view .LVU411
 308:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1497              		.loc 1 308 35 is_stmt 0 view .LVU412
 1498 0080 0023     		movs	r3, #0
 1499 0082 0593     		str	r3, [sp, #20]
 309:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1500              		.loc 1 309 3 is_stmt 1 view .LVU413
 309:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1501              		.loc 1 309 36 is_stmt 0 view .LVU414
 1502 0084 4FF48052 		mov	r2, #4096
 1503 0088 0692     		str	r2, [sp, #24]
 310:Core/Src/main.c **** 
 1504              		.loc 1 310 3 is_stmt 1 view .LVU415
 310:Core/Src/main.c **** 
 1505              		.loc 1 310 36 is_stmt 0 view .LVU416
 1506 008a 0793     		str	r3, [sp, #28]
 312:Core/Src/main.c ****   {
 1507              		.loc 1 312 3 is_stmt 1 view .LVU417
 312:Core/Src/main.c ****   {
 1508              		.loc 1 312 7 is_stmt 0 view .LVU418
 1509 008c 03A8     		add	r0, sp, #12
 1510 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1511              	.LVL82:
 312:Core/Src/main.c ****   {
 1512              		.loc 1 312 6 view .LVU419
 1513 0092 20B9     		cbnz	r0, .L88
 316:Core/Src/main.c **** 
 1514              		.loc 1 316 1 view .LVU420
 1515 0094 15B0     		add	sp, sp, #84
 1516              	.LCFI32:
 1517              		.cfi_remember_state
 1518              		.cfi_def_cfa_offset 4
 1519              		@ sp needed
 1520 0096 5DF804FB 		ldr	pc, [sp], #4
 1521              	.L87:
 1522              	.LCFI33:
 1523              		.cfi_restore_state
 300:Core/Src/main.c ****   }
 1524              		.loc 1 300 5 is_stmt 1 view .LVU421
 1525 009a FFF7FEFF 		bl	Error_Handler
 1526              	.LVL83:
 1527              	.L88:
 314:Core/Src/main.c ****   }
 1528              		.loc 1 314 5 view .LVU422
 1529 009e FFF7FEFF 		bl	Error_Handler
 1530              	.LVL84:
 1531              	.L90:
 1532 00a2 00BF     		.align	2
 1533              	.L89:
 1534 00a4 00380240 		.word	1073887232
 1535 00a8 00700040 		.word	1073770496
 1536              		.cfi_endproc
 1537              	.LFE138:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 48


 1539              		.section	.text.main,"ax",%progbits
 1540              		.align	1
 1541              		.global	main
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1546              	main:
 1547              	.LFB137:
 190:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1548              		.loc 1 190 1 view -0
 1549              		.cfi_startproc
 1550              		@ Volatile: function does not return.
 1551              		@ args = 0, pretend = 0, frame = 0
 1552              		@ frame_needed = 0, uses_anonymous_args = 0
 1553 0000 08B5     		push	{r3, lr}
 1554              	.LCFI34:
 1555              		.cfi_def_cfa_offset 8
 1556              		.cfi_offset 3, -8
 1557              		.cfi_offset 14, -4
 198:Core/Src/main.c **** 
 1558              		.loc 1 198 3 view .LVU424
 1559 0002 FFF7FEFF 		bl	HAL_Init
 1560              	.LVL85:
 205:Core/Src/main.c **** 
 1561              		.loc 1 205 3 view .LVU425
 1562 0006 FFF7FEFF 		bl	SystemClock_Config
 1563              	.LVL86:
 212:Core/Src/main.c ****   MX_DMA_Init();
 1564              		.loc 1 212 3 view .LVU426
 1565 000a FFF7FEFF 		bl	MX_GPIO_Init
 1566              	.LVL87:
 213:Core/Src/main.c ****   MX_USART2_UART_Init();
 1567              		.loc 1 213 3 view .LVU427
 1568 000e FFF7FEFF 		bl	MX_DMA_Init
 1569              	.LVL88:
 214:Core/Src/main.c ****   MX_SPI1_Init();
 1570              		.loc 1 214 3 view .LVU428
 1571 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 1572              	.LVL89:
 215:Core/Src/main.c ****   MX_USART1_UART_Init();
 1573              		.loc 1 215 3 view .LVU429
 1574 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1575              	.LVL90:
 216:Core/Src/main.c ****   MX_I2C3_Init();
 1576              		.loc 1 216 3 view .LVU430
 1577 001a FFF7FEFF 		bl	MX_USART1_UART_Init
 1578              	.LVL91:
 217:Core/Src/main.c ****   MX_CRC_Init();
 1579              		.loc 1 217 3 view .LVU431
 1580 001e FFF7FEFF 		bl	MX_I2C3_Init
 1581              	.LVL92:
 218:Core/Src/main.c ****   MX_RTC_Init();
 1582              		.loc 1 218 3 view .LVU432
 1583 0022 FFF7FEFF 		bl	MX_CRC_Init
 1584              	.LVL93:
 219:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1585              		.loc 1 219 3 view .LVU433
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 49


 1586 0026 FFF7FEFF 		bl	MX_RTC_Init
 1587              	.LVL94:
 224:Core/Src/main.c **** 
 1588              		.loc 1 224 3 view .LVU434
 1589 002a FFF7FEFF 		bl	print_lis2hd12_who_am_i
 1590              	.LVL95:
 1591              	.L92:
 259:Core/Src/main.c ****   {
 1592              		.loc 1 259 3 discriminator 1 view .LVU435
 262:Core/Src/main.c ****     HAL_Delay(500);
 1593              		.loc 1 262 5 discriminator 1 view .LVU436
 1594 002e 0121     		movs	r1, #1
 1595 0030 0348     		ldr	r0, .L94
 1596 0032 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1597              	.LVL96:
 263:Core/Src/main.c ****     // read_pressure();
 1598              		.loc 1 263 5 discriminator 1 view .LVU437
 1599 0036 4FF4FA70 		mov	r0, #500
 1600 003a FFF7FEFF 		bl	HAL_Delay
 1601              	.LVL97:
 259:Core/Src/main.c ****   {
 1602              		.loc 1 259 9 discriminator 1 view .LVU438
 1603 003e F6E7     		b	.L92
 1604              	.L95:
 1605              		.align	2
 1606              	.L94:
 1607 0040 00040240 		.word	1073873920
 1608              		.cfi_endproc
 1609              	.LFE137:
 1611              		.global	hdma_usart2_tx
 1612              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 1613              		.align	2
 1616              	hdma_usart2_tx:
 1617 0000 00000000 		.space	96
 1617      00000000 
 1617      00000000 
 1617      00000000 
 1617      00000000 
 1618              		.global	hdma_usart2_rx
 1619              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1620              		.align	2
 1623              	hdma_usart2_rx:
 1624 0000 00000000 		.space	96
 1624      00000000 
 1624      00000000 
 1624      00000000 
 1624      00000000 
 1625              		.global	hdma_usart1_tx
 1626              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 1627              		.align	2
 1630              	hdma_usart1_tx:
 1631 0000 00000000 		.space	96
 1631      00000000 
 1631      00000000 
 1631      00000000 
 1631      00000000 
 1632              		.global	huart2
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 50


 1633              		.section	.bss.huart2,"aw",%nobits
 1634              		.align	2
 1637              	huart2:
 1638 0000 00000000 		.space	68
 1638      00000000 
 1638      00000000 
 1638      00000000 
 1638      00000000 
 1639              		.global	huart1
 1640              		.section	.bss.huart1,"aw",%nobits
 1641              		.align	2
 1644              	huart1:
 1645 0000 00000000 		.space	68
 1645      00000000 
 1645      00000000 
 1645      00000000 
 1645      00000000 
 1646              		.global	hdma_spi1_tx
 1647              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1648              		.align	2
 1651              	hdma_spi1_tx:
 1652 0000 00000000 		.space	96
 1652      00000000 
 1652      00000000 
 1652      00000000 
 1652      00000000 
 1653              		.global	hdma_spi1_rx
 1654              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1655              		.align	2
 1658              	hdma_spi1_rx:
 1659 0000 00000000 		.space	96
 1659      00000000 
 1659      00000000 
 1659      00000000 
 1659      00000000 
 1660              		.global	hspi1
 1661              		.section	.bss.hspi1,"aw",%nobits
 1662              		.align	2
 1665              	hspi1:
 1666 0000 00000000 		.space	88
 1666      00000000 
 1666      00000000 
 1666      00000000 
 1666      00000000 
 1667              		.global	hrtc
 1668              		.section	.bss.hrtc,"aw",%nobits
 1669              		.align	2
 1672              	hrtc:
 1673 0000 00000000 		.space	32
 1673      00000000 
 1673      00000000 
 1673      00000000 
 1673      00000000 
 1674              		.global	hdma_i2c3_tx
 1675              		.section	.bss.hdma_i2c3_tx,"aw",%nobits
 1676              		.align	2
 1679              	hdma_i2c3_tx:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 51


 1680 0000 00000000 		.space	96
 1680      00000000 
 1680      00000000 
 1680      00000000 
 1680      00000000 
 1681              		.global	hdma_i2c3_rx
 1682              		.section	.bss.hdma_i2c3_rx,"aw",%nobits
 1683              		.align	2
 1686              	hdma_i2c3_rx:
 1687 0000 00000000 		.space	96
 1687      00000000 
 1687      00000000 
 1687      00000000 
 1687      00000000 
 1688              		.global	hi2c3
 1689              		.section	.bss.hi2c3,"aw",%nobits
 1690              		.align	2
 1693              	hi2c3:
 1694 0000 00000000 		.space	84
 1694      00000000 
 1694      00000000 
 1694      00000000 
 1694      00000000 
 1695              		.global	hcrc
 1696              		.section	.bss.hcrc,"aw",%nobits
 1697              		.align	2
 1700              	hcrc:
 1701 0000 00000000 		.space	8
 1701      00000000 
 1702              		.text
 1703              	.Letext0:
 1704              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1705              		.file 4 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 1706              		.file 5 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 1707              		.file 6 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/lib/gcc/arm-none-eabi/12.2.
 1708              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1709              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1710              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1711              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1712              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1713              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1714              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1715              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1716              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1717              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1718              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1719              		.file 18 "Core/Inc/bmp280.h"
 1720              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1721              		.file 20 "Core/Inc/lis2hd12.h"
 1722              		.file 21 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/stdi
 1723              		.file 22 "Core/Inc/uart_printf.h"
 1724              		.file 23 "<built-in>"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:289    .text.MX_GPIO_Init:00000138 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:298    .text.MX_DMA_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:303    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:430    .text.MX_DMA_Init:000000a4 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:435    .rodata.i2c_scan.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:448    .text.i2c_scan:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:454    .text.i2c_scan:00000000 i2c_scan
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:609    .text.i2c_scan:000000c4 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1644   .bss.huart1:00000000 huart1
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1693   .bss.hi2c3:00000000 hi2c3
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:620    .rodata.print_bmp280_id.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:627    .text.print_bmp280_id:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:633    .text.print_bmp280_id:00000000 print_bmp280_id
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:699    .text.print_bmp280_id:00000044 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:706    .rodata.print_lis2hd12_who_am_i.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:713    .text.print_lis2hd12_who_am_i:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:719    .text.print_lis2hd12_who_am_i:00000000 print_lis2hd12_who_am_i
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:771    .text.print_lis2hd12_who_am_i:00000028 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:777    .rodata.read_pressure.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:787    .text.read_pressure:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:793    .text.read_pressure:00000000 read_pressure
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:871    .text.read_pressure:0000003c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:878    .text.Error_Handler:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:884    .text.Error_Handler:00000000 Error_Handler
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:916    .text.MX_USART2_UART_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:921    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:976    .text.MX_USART2_UART_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1637   .bss.huart2:00000000 huart2
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:982    .text.MX_SPI1_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:987    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1056   .text.MX_SPI1_Init:00000038 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1665   .bss.hspi1:00000000 hspi1
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1062   .text.MX_USART1_UART_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1067   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1122   .text.MX_USART1_UART_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1128   .text.MX_I2C3_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1133   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1191   .text.MX_I2C3_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1198   .text.MX_CRC_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1203   .text.MX_CRC_Init:00000000 MX_CRC_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1234   .text.MX_CRC_Init:00000014 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1700   .bss.hcrc:00000000 hcrc
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1240   .text.MX_RTC_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1245   .text.MX_RTC_Init:00000000 MX_RTC_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1371   .text.MX_RTC_Init:0000007c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1672   .bss.hrtc:00000000 hrtc
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1377   .text.SystemClock_Config:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1383   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1534   .text.SystemClock_Config:000000a4 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1540   .text.main:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1546   .text.main:00000000 main
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1607   .text.main:00000040 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1616   .bss.hdma_usart2_tx:00000000 hdma_usart2_tx
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s 			page 53


/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1613   .bss.hdma_usart2_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1623   .bss.hdma_usart2_rx:00000000 hdma_usart2_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1620   .bss.hdma_usart2_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1630   .bss.hdma_usart1_tx:00000000 hdma_usart1_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1627   .bss.hdma_usart1_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1634   .bss.huart2:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1641   .bss.huart1:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1651   .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1648   .bss.hdma_spi1_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1658   .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1655   .bss.hdma_spi1_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1662   .bss.hspi1:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1669   .bss.hrtc:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1679   .bss.hdma_i2c3_tx:00000000 hdma_i2c3_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1676   .bss.hdma_i2c3_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1686   .bss.hdma_i2c3_rx:00000000 hdma_i2c3_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1683   .bss.hdma_i2c3_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1690   .bss.hi2c3:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//cc48XlCW.s:1697   .bss.hcrc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
sprintf
HAL_I2C_IsDeviceReady
bmp280_getid
snprintf
uart_printf
lis2hd12_who_am_i
bmp280_start_press_read
HAL_Delay
bmp280_get_temp
HAL_UART_Init
HAL_SPI_Init
HAL_I2C_Init
HAL_CRC_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
