;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 28.8.2018. 14:06:39
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x447D0000  	17533
0x0008	0x44350000  	17461
0x000C	0x44350000  	17461
0x0010	0x44350000  	17461
0x0014	0x44350000  	17461
0x0018	0x44350000  	17461
0x001C	0x44350000  	17461
0x0020	0x44350000  	17461
0x0024	0x44350000  	17461
0x0028	0x44350000  	17461
0x002C	0x44350000  	17461
0x0030	0x44350000  	17461
0x0034	0x44350000  	17461
0x0038	0x44350000  	17461
0x003C	0x44350000  	17461
0x0040	0x44350000  	17461
0x0044	0x44350000  	17461
0x0048	0x44350000  	17461
0x004C	0x44350000  	17461
0x0050	0x44350000  	17461
0x0054	0x44350000  	17461
0x0058	0x44350000  	17461
0x005C	0x44350000  	17461
0x0060	0x44350000  	17461
0x0064	0x44350000  	17461
0x0068	0x44350000  	17461
0x006C	0x44350000  	17461
0x0070	0x44350000  	17461
0x0074	0x44350000  	17461
0x0078	0x44350000  	17461
0x007C	0x44350000  	17461
0x0080	0x44350000  	17461
0x0084	0x44350000  	17461
0x0088	0x44350000  	17461
0x008C	0x44350000  	17461
0x0090	0x44350000  	17461
0x0094	0x44350000  	17461
0x0098	0x44350000  	17461
0x009C	0x44350000  	17461
0x00A0	0x44350000  	17461
0x00A4	0x44350000  	17461
0x00A8	0x44350000  	17461
0x00AC	0x44350000  	17461
0x00B0	0x44350000  	17461
0x00B4	0x44350000  	17461
0x00B8	0x44350000  	17461
0x00BC	0x44350000  	17461
0x00C0	0x44350000  	17461
0x00C4	0x44350000  	17461
0x00C8	0x44350000  	17461
0x00CC	0x44350000  	17461
0x00D0	0x44350000  	17461
0x00D4	0x44350000  	17461
0x00D8	0x44350000  	17461
0x00DC	0x44350000  	17461
0x00E0	0x44350000  	17461
0x00E4	0x44350000  	17461
0x00E8	0x44350000  	17461
0x00EC	0x44350000  	17461
0x00F0	0x44350000  	17461
0x00F4	0x44350000  	17461
0x00F8	0x44350000  	17461
0x00FC	0x44350000  	17461
0x0100	0x44350000  	17461
0x0104	0x44350000  	17461
0x0108	0x44350000  	17461
0x010C	0x44350000  	17461
0x0110	0x44350000  	17461
0x0114	0x44350000  	17461
0x0118	0x44350000  	17461
0x011C	0x44350000  	17461
0x0120	0x44350000  	17461
0x0124	0x44350000  	17461
0x0128	0x44350000  	17461
0x012C	0x44350000  	17461
0x0130	0x44350000  	17461
0x0134	0x44350000  	17461
0x0138	0x44350000  	17461
0x013C	0x44350000  	17461
0x0140	0x44350000  	17461
0x0144	0x44350000  	17461
0x0148	0x44350000  	17461
0x014C	0x44350000  	17461
0x0150	0x44350000  	17461
0x0154	0x44350000  	17461
0x0158	0x44350000  	17461
0x015C	0x44350000  	17461
0x0160	0x44350000  	17461
0x0164	0x44350000  	17461
0x0168	0x44350000  	17461
0x016C	0x44350000  	17461
0x0170	0x44350000  	17461
0x0174	0x44350000  	17461
0x0178	0x44350000  	17461
0x017C	0x44350000  	17461
0x0180	0x44350000  	17461
0x0184	0x44350000  	17461
0x0188	0x44350000  	17461
0x018C	0x44350000  	17461
0x0190	0x44350000  	17461
0x0194	0x44350000  	17461
; end of ____SysVT
_main:
;Click_IR_Grid2_KINETIS.c, 78 :: 		void main()
0x447C	0xF000F810  BL	17568
0x4480	0xF7FFFFDC  BL	17468
0x4484	0xF001F868  BL	21848
0x4488	0xF7FFFFEE  BL	17512
0x448C	0xF001F824  BL	21720
;Click_IR_Grid2_KINETIS.c, 80 :: 		systemInit();
0x4490	0xF7FFFEFA  BL	_systemInit+0
;Click_IR_Grid2_KINETIS.c, 81 :: 		applicationInit();
0x4494	0xF7FFFF1E  BL	_applicationInit+0
;Click_IR_Grid2_KINETIS.c, 83 :: 		while (1)
L_main10:
;Click_IR_Grid2_KINETIS.c, 85 :: 		applicationTask();
0x4498	0xF7FFFF36  BL	_applicationTask+0
;Click_IR_Grid2_KINETIS.c, 86 :: 		}
0x449C	0xE7FC    B	L_main10
;Click_IR_Grid2_KINETIS.c, 87 :: 		}
L_end_main:
L__main_end_loop:
0x449E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System.c, 273 :: 		
0x4274	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		
L_loopDW:
;__Lib_System.c, 276 :: 		
0x4276	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		
0x427A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		
0x427E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		
0x4282	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		
L_end___CC2DW:
0x4284	0xB001    ADD	SP, SP, #4
0x4286	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		
0x43F8	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		
0x43FA	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		
0x43FE	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		
0x4402	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		
0x4406	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		
0x4408	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		
0x440C	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		
0x440E	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		
0x4410	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		
L_loopFZs:
;__Lib_System.c, 326 :: 		
0x4412	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		
0x4416	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		
0x441A	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		
0x441C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		
0x4420	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		
0x4422	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		
0x4424	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		
0x4428	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		
0x442C	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		
L_norep:
;__Lib_System.c, 337 :: 		
L_end___FillZeros:
0x442E	0xB001    ADD	SP, SP, #4
0x4430	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_IR_Grid2_KINETIS.c, 35 :: 		void systemInit()
0x4288	0xB081    SUB	SP, SP, #4
0x428A	0xF8CDE000  STR	LR, [SP, #0]
;Click_IR_Grid2_KINETIS.c, 37 :: 		Delay_80us();
0x428E	0xF7FFFFE5  BL	_Delay_80us+0
;Click_IR_Grid2_KINETIS.c, 38 :: 		mikrobus_i2cInit( _MIKROBUS1, &_IRGRID2_I2C_CFG[0] );
0x4292	0x480E    LDR	R0, [PC, #56]
0x4294	0x4601    MOV	R1, R0
0x4296	0x2000    MOVS	R0, #0
0x4298	0xF7FFFE46  BL	_mikrobus_i2cInit+0
;Click_IR_Grid2_KINETIS.c, 39 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x429C	0xF2425180  MOVW	R1, #9600
0x42A0	0x2010    MOVS	R0, #16
0x42A2	0xF7FFFFA5  BL	_mikrobus_logInit+0
;Click_IR_Grid2_KINETIS.c, 40 :: 		mikrobus_logWrite(" --- System Init --- ", _LOG_LINE);
0x42A6	0x480A    LDR	R0, [PC, #40]
0x42A8	0x2102    MOVS	R1, #2
0x42AA	0xF7FFFF69  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 41 :: 		Delay_ms( 100 );
0x42AE	0xF64007FE  MOVW	R7, #2302
0x42B2	0xF2C0073D  MOVT	R7, #61
0x42B6	0xBF00    NOP
0x42B8	0xBF00    NOP
L_systemInit0:
0x42BA	0x1E7F    SUBS	R7, R7, #1
0x42BC	0xD1FD    BNE	L_systemInit0
0x42BE	0xBF00    NOP
0x42C0	0xBF00    NOP
0x42C2	0xBF00    NOP
;Click_IR_Grid2_KINETIS.c, 42 :: 		}
L_end_systemInit:
0x42C4	0xF8DDE000  LDR	LR, [SP, #0]
0x42C8	0xB001    ADD	SP, SP, #4
0x42CA	0x4770    BX	LR
0x42CC	0x54D40000  	__IRGRID2_I2C_CFG+0
0x42D0	0x001A1FFF  	?lstr1_Click_IR_Grid2_KINETIS+0
; end of _systemInit
_Delay_80us:
;__Lib_Delays.c, 29 :: 		void Delay_80us() {
;__Lib_Delays.c, 30 :: 		Delay_us(78);
0x425C	0xF640472E  MOVW	R7, #3118
0x4260	0xF2C00700  MOVT	R7, #0
0x4264	0xBF00    NOP
0x4266	0xBF00    NOP
L_Delay_80us8:
0x4268	0x1E7F    SUBS	R7, R7, #1
0x426A	0xD1FD    BNE	L_Delay_80us8
0x426C	0xBF00    NOP
0x426E	0xBF00    NOP
0x4270	0xBF00    NOP
;__Lib_Delays.c, 31 :: 		}
L_end_Delay_80us:
0x4272	0x4770    BX	LR
; end of _Delay_80us
_mikrobus_i2cInit:
;docking_station_HEXIWEAR.c, 221 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x3F28	0xB081    SUB	SP, SP, #4
0x3F2A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 223 :: 		switch( bus )
0x3F2E	0xE00D    B	L_mikrobus_i2cInit123
; bus end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 226 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit125:
0x3F30	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x3F32	0xF7FFF9BB  BL	docking_station_HEXIWEAR__i2cInit_1+0
0x3F36	0xE010    B	L_end_mikrobus_i2cInit
;docking_station_HEXIWEAR.c, 229 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit126:
; cfg start address is: 4 (R1)
0x3F38	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x3F3A	0xF7FFFF8B  BL	docking_station_HEXIWEAR__i2cInit_2+0
0x3F3E	0xE00C    B	L_end_mikrobus_i2cInit
;docking_station_HEXIWEAR.c, 232 :: 		case _MIKROBUS3 : return _i2cInit_3( cfg );
L_mikrobus_i2cInit127:
; cfg start address is: 4 (R1)
0x3F40	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x3F42	0xF7FFFF97  BL	docking_station_HEXIWEAR__i2cInit_3+0
0x3F46	0xE008    B	L_end_mikrobus_i2cInit
;docking_station_HEXIWEAR.c, 243 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit128:
0x3F48	0x2001    MOVS	R0, #1
0x3F4A	0xE006    B	L_end_mikrobus_i2cInit
;docking_station_HEXIWEAR.c, 244 :: 		}
L_mikrobus_i2cInit123:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x3F4C	0x2800    CMP	R0, #0
0x3F4E	0xD0EF    BEQ	L_mikrobus_i2cInit125
0x3F50	0x2801    CMP	R0, #1
0x3F52	0xD0F1    BEQ	L_mikrobus_i2cInit126
0x3F54	0x2802    CMP	R0, #2
0x3F56	0xD0F3    BEQ	L_mikrobus_i2cInit127
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x3F58	0xE7F6    B	L_mikrobus_i2cInit128
;docking_station_HEXIWEAR.c, 247 :: 		}
L_end_mikrobus_i2cInit:
0x3F5A	0xF8DDE000  LDR	LR, [SP, #0]
0x3F5E	0xB001    ADD	SP, SP, #4
0x3F60	0x4770    BX	LR
; end of _mikrobus_i2cInit
docking_station_HEXIWEAR__i2cInit_1:
;__ds_hexi_i2c.c, 36 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x32AC	0xB081    SUB	SP, SP, #4
0x32AE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_i2c.c, 38 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_Module_I2C0_PD8_9 );
0x32B2	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x32B4	0x4608    MOV	R0, R1
0x32B6	0x4904    LDR	R1, [PC, #16]
0x32B8	0xF7FEFD6C  BL	_I2C0_Init_Advanced+0
;__ds_hexi_i2c.c, 39 :: 		return _MIKROBUS_OK;
0x32BC	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_i2c.c, 40 :: 		}
L_end__i2cInit_1:
0x32BE	0xF8DDE000  LDR	LR, [SP, #0]
0x32C2	0xB001    ADD	SP, SP, #4
0x32C4	0x4770    BX	LR
0x32C6	0xBF00    NOP
0x32C8	0x53440000  	__GPIO_Module_I2C0_PD8_9+0
; end of docking_station_HEXIWEAR__i2cInit_1
_I2C0_Init_Advanced:
;__Lib_I2C_012.c, 591 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1D94	0xB081    SUB	SP, SP, #4
0x1D96	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_012.c, 592 :: 		
0x1D9A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1D9C	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1D9E	0x4803    LDR	R0, [PC, #12]
0x1DA0	0xF7FFFD36  BL	__Lib_I2C_012_I2Cx_Init_Advanced+0
;__Lib_I2C_012.c, 593 :: 		
L_end_I2C0_Init_Advanced:
0x1DA4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DA8	0xB001    ADD	SP, SP, #4
0x1DAA	0x4770    BX	LR
0x1DAC	0x60004006  	I2C0_A1+0
; end of _I2C0_Init_Advanced
__Lib_I2C_012_I2Cx_Init_Advanced:
;__Lib_I2C_012.c, 788 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1810	0xB08A    SUB	SP, SP, #40
0x1812	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_012.c, 796 :: 		
0x1816	0x4B50    LDR	R3, [PC, #320]
0x1818	0x4298    CMP	R0, R3
0x181A	0xD110    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced102
;__Lib_I2C_012.c, 797 :: 		
0x181C	0x2400    MOVS	R4, #0
0x181E	0x4B4F    LDR	R3, [PC, #316]
0x1820	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 798 :: 		
0x1822	0x2401    MOVS	R4, #1
0x1824	0xB264    SXTB	R4, R4
0x1826	0x4B4E    LDR	R3, [PC, #312]
0x1828	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 799 :: 		
0x182A	0x4C4E    LDR	R4, [PC, #312]
0x182C	0x4B4E    LDR	R3, [PC, #312]
0x182E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 800 :: 		
0x1830	0x4C4E    LDR	R4, [PC, #312]
0x1832	0x4B4F    LDR	R3, [PC, #316]
0x1834	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 801 :: 		
0x1836	0x4C4F    LDR	R4, [PC, #316]
0x1838	0x4B4F    LDR	R3, [PC, #316]
0x183A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 802 :: 		
0x183C	0xE026    B	L___Lib_I2C_012_I2Cx_Init_Advanced103
L___Lib_I2C_012_I2Cx_Init_Advanced102:
;__Lib_I2C_012.c, 803 :: 		
0x183E	0x4B4F    LDR	R3, [PC, #316]
0x1840	0x4298    CMP	R0, R3
0x1842	0xD110    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced104
;__Lib_I2C_012.c, 804 :: 		
0x1844	0x2400    MOVS	R4, #0
0x1846	0x4B4E    LDR	R3, [PC, #312]
0x1848	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 805 :: 		
0x184A	0x2401    MOVS	R4, #1
0x184C	0xB264    SXTB	R4, R4
0x184E	0x4B4D    LDR	R3, [PC, #308]
0x1850	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 806 :: 		
0x1852	0x4C4D    LDR	R4, [PC, #308]
0x1854	0x4B44    LDR	R3, [PC, #272]
0x1856	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 807 :: 		
0x1858	0x4C4C    LDR	R4, [PC, #304]
0x185A	0x4B45    LDR	R3, [PC, #276]
0x185C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 808 :: 		
0x185E	0x4C4C    LDR	R4, [PC, #304]
0x1860	0x4B45    LDR	R3, [PC, #276]
0x1862	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 809 :: 		
0x1864	0xE012    B	L___Lib_I2C_012_I2Cx_Init_Advanced105
L___Lib_I2C_012_I2Cx_Init_Advanced104:
;__Lib_I2C_012.c, 810 :: 		
0x1866	0x4B4B    LDR	R3, [PC, #300]
0x1868	0x4298    CMP	R0, R3
0x186A	0xD10F    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced106
;__Lib_I2C_012.c, 811 :: 		
0x186C	0x2400    MOVS	R4, #0
0x186E	0x4B4A    LDR	R3, [PC, #296]
0x1870	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 812 :: 		
0x1872	0x2401    MOVS	R4, #1
0x1874	0xB264    SXTB	R4, R4
0x1876	0x4B49    LDR	R3, [PC, #292]
0x1878	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 813 :: 		
0x187A	0x4C49    LDR	R4, [PC, #292]
0x187C	0x4B3A    LDR	R3, [PC, #232]
0x187E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 814 :: 		
0x1880	0x4C48    LDR	R4, [PC, #288]
0x1882	0x4B3B    LDR	R3, [PC, #236]
0x1884	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 815 :: 		
0x1886	0x4C48    LDR	R4, [PC, #288]
0x1888	0x4B3B    LDR	R3, [PC, #236]
0x188A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 816 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced106:
L___Lib_I2C_012_I2Cx_Init_Advanced105:
L___Lib_I2C_012_I2Cx_Init_Advanced103:
;__Lib_I2C_012.c, 818 :: 		
0x188C	0x9101    STR	R1, [SP, #4]
; module end address is: 8 (R2)
0x188E	0x9002    STR	R0, [SP, #8]
0x1890	0x4610    MOV	R0, R2
0x1892	0xF7FFFE6D  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_012.c, 820 :: 		
0x1896	0xAB06    ADD	R3, SP, #24
0x1898	0x4618    MOV	R0, R3
0x189A	0xF7FFFBF5  BL	_SIM_GetClocksFrequency+0
0x189E	0x9802    LDR	R0, [SP, #8]
0x18A0	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 821 :: 		
; bestError start address is: 36 (R9)
0x18A2	0xF04F39FF  MOV	R9, #-1
;__Lib_I2C_012.c, 822 :: 		
; bestMult start address is: 28 (R7)
0x18A6	0x2700    MOVS	R7, #0
;__Lib_I2C_012.c, 823 :: 		
; bestIcr start address is: 32 (R8)
0x18A8	0xF2400800  MOVW	R8, #0
;__Lib_I2C_012.c, 825 :: 		
; mult start address is: 8 (R2)
0x18AC	0x2200    MOVS	R2, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced107:
; mult start address is: 8 (R2)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
; bestError start address is: 36 (R9)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x18AE	0x2A02    CMP	R2, #2
0x18B0	0xD837    BHI	L___Lib_I2C_012_I2Cx_Init_Advanced138
0x18B2	0xF1B90F00  CMP	R9, #0
0x18B6	0xD034    BEQ	L___Lib_I2C_012_I2Cx_Init_Advanced137
L___Lib_I2C_012_I2Cx_Init_Advanced136:
;__Lib_I2C_012.c, 827 :: 		
0x18B8	0x2301    MOVS	R3, #1
0x18BA	0xB21B    SXTH	R3, R3
0x18BC	0xFA03F502  LSL	R5, R3, R2
; multiplier start address is: 20 (R5)
0x18C0	0xB22D    SXTH	R5, R5
;__Lib_I2C_012.c, 829 :: 		
; i start address is: 24 (R6)
0x18C2	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; i end address is: 24 (R6)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced112:
; i start address is: 24 (R6)
; multiplier start address is: 20 (R5)
; multiplier end address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; bestError start address is: 36 (R9)
; bestMult start address is: 28 (R7)
; bestIcr start address is: 32 (R8)
; mult start address is: 8 (R2)
0x18C4	0x2E32    CMP	R6, #50
0x18C6	0xD228    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced140
; multiplier end address is: 20 (R5)
;__Lib_I2C_012.c, 831 :: 		
; multiplier start address is: 20 (R5)
0x18C8	0x00F4    LSLS	R4, R6, #3
0x18CA	0x4B38    LDR	R3, [PC, #224]
0x18CC	0x191B    ADDS	R3, R3, R4
0x18CE	0x1D1B    ADDS	R3, R3, #4
0x18D0	0x681B    LDR	R3, [R3, #0]
0x18D2	0xFB05F403  MUL	R4, R5, R3
0x18D6	0x9B07    LDR	R3, [SP, #28]
0x18D8	0xFBB3F3F4  UDIV	R3, R3, R4
0x18DC	0x9304    STR	R3, [SP, #16]
;__Lib_I2C_012.c, 832 :: 		
0x18DE	0x4299    CMP	R1, R3
0x18E0	0xD903    BLS	L___Lib_I2C_012_I2Cx_Init_Advanced115
0x18E2	0x9B04    LDR	R3, [SP, #16]
0x18E4	0x1ACB    SUB	R3, R1, R3
0x18E6	0x9303    STR	R3, [SP, #12]
0x18E8	0xE002    B	L___Lib_I2C_012_I2Cx_Init_Advanced116
L___Lib_I2C_012_I2Cx_Init_Advanced115:
0x18EA	0x9B04    LDR	R3, [SP, #16]
0x18EC	0x1A5B    SUB	R3, R3, R1
0x18EE	0x9303    STR	R3, [SP, #12]
L___Lib_I2C_012_I2Cx_Init_Advanced116:
0x18F0	0x9B03    LDR	R3, [SP, #12]
0x18F2	0x9305    STR	R3, [SP, #20]
;__Lib_I2C_012.c, 834 :: 		
0x18F4	0x9B03    LDR	R3, [SP, #12]
0x18F6	0x454B    CMP	R3, R9
0x18F8	0xD20B    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced139
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
;__Lib_I2C_012.c, 836 :: 		
0x18FA	0x4617    MOV	R7, R2
;__Lib_I2C_012.c, 837 :: 		
0x18FC	0x00F4    LSLS	R4, R6, #3
0x18FE	0x4B2B    LDR	R3, [PC, #172]
0x1900	0x191B    ADDS	R3, R3, R4
0x1902	0xF8D38000  LDR	R8, [R3, #0]
; bestIcr start address is: 32 (R8)
;__Lib_I2C_012.c, 838 :: 		
; bestError start address is: 16 (R4)
0x1906	0x9C05    LDR	R4, [SP, #20]
;__Lib_I2C_012.c, 840 :: 		
0x1908	0x9B05    LDR	R3, [SP, #20]
0x190A	0x2B00    CMP	R3, #0
0x190C	0xD100    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced118
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
0x190E	0xE005    B	L___Lib_I2C_012_I2Cx_Init_Advanced113
L___Lib_I2C_012_I2Cx_Init_Advanced118:
;__Lib_I2C_012.c, 841 :: 		
; i start address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; multiplier start address is: 20 (R5)
0x1910	0xE000    B	L___Lib_I2C_012_I2Cx_Init_Advanced117
L___Lib_I2C_012_I2Cx_Init_Advanced139:
;__Lib_I2C_012.c, 834 :: 		
0x1912	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 841 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced117:
;__Lib_I2C_012.c, 829 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x1914	0x1C76    ADDS	R6, R6, #1
;__Lib_I2C_012.c, 842 :: 		
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
0x1916	0x46A1    MOV	R9, R4
0x1918	0xE7D4    B	L___Lib_I2C_012_I2Cx_Init_Advanced112
L___Lib_I2C_012_I2Cx_Init_Advanced140:
;__Lib_I2C_012.c, 829 :: 		
0x191A	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 842 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced113:
;__Lib_I2C_012.c, 825 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x191C	0x1C52    ADDS	R2, R2, #1
;__Lib_I2C_012.c, 843 :: 		
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 16 (R4)
; mult end address is: 8 (R2)
0x191E	0x46A1    MOV	R9, R4
0x1920	0xE7C5    B	L___Lib_I2C_012_I2Cx_Init_Advanced107
;__Lib_I2C_012.c, 825 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced138:
L___Lib_I2C_012_I2Cx_Init_Advanced137:
;__Lib_I2C_012.c, 844 :: 		
0x1922	0x1C44    ADDS	R4, R0, #1
0x1924	0x01BB    LSLS	R3, R7, #6
; bestMult end address is: 28 (R7)
0x1926	0xEA430308  ORR	R3, R3, R8, LSL #0
; bestIcr end address is: 32 (R8)
0x192A	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_012.c, 846 :: 		
0x192C	0x1C85    ADDS	R5, R0, #2
0x192E	0x2401    MOVS	R4, #1
0x1930	0x782B    LDRB	R3, [R5, #0]
0x1932	0xF36413C7  BFI	R3, R4, #7, #1
0x1936	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 847 :: 		
0x1938	0x1C85    ADDS	R5, R0, #2
0x193A	0x2401    MOVS	R4, #1
0x193C	0x782B    LDRB	R3, [R5, #0]
0x193E	0xF3641386  BFI	R3, R4, #6, #1
0x1942	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 849 :: 		
0x1944	0x1D85    ADDS	R5, R0, #6
; I2C_BASE end address is: 0 (R0)
0x1946	0x2401    MOVS	R4, #1
0x1948	0x782B    LDRB	R3, [R5, #0]
0x194A	0xF3641345  BFI	R3, R4, #5, #1
0x194E	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 850 :: 		
L_end_I2Cx_Init_Advanced:
0x1950	0xF8DDE000  LDR	LR, [SP, #0]
0x1954	0xB00A    ADD	SP, SP, #40
0x1956	0x4770    BX	LR
0x1958	0x60004006  	I2C0_A1+0
0x195C	0x00841FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x1960	0x06984290  	SIM_SCGC4+0
0x1964	0x14E50000  	_I2C0_Start+0
0x1968	0x37881FFF  	_I2C_Start_Ptr+0
0x196C	0x118D0000  	_I2C0_Read+0
0x1970	0x378C1FFF  	_I2C_Read_Ptr+0
0x1974	0x11B10000  	_I2C0_Write+0
0x1978	0x37901FFF  	_I2C_Write_Ptr+0
0x197C	0x70004006  	I2C1_A1+0
0x1980	0x00881FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x1984	0x069C4290  	SIM_SCGC4+0
0x1988	0x10710000  	_I2C1_Start+0
0x198C	0x13610000  	_I2C1_Read+0
0x1990	0x11D50000  	_I2C1_Write+0
0x1994	0x6000400E  	I2C2_A1+0
0x1998	0x008C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x199C	0x05184290  	SIM_SCGC1+0
0x19A0	0x10590000  	_I2C2_Start+0
0x19A4	0x13850000  	_I2C2_Read+0
0x19A8	0x11690000  	_I2C2_Write+0
0x19AC	0x504C0000  	_divTable+0
; end of __Lib_I2C_012_I2Cx_Init_Advanced
_SIM_GetClocksFrequency:
;__Lib_System.c, 977 :: 		
; SIM_Clocks start address is: 0 (R0)
0x1088	0xB081    SUB	SP, SP, #4
0x108A	0xF8CDE000  STR	LR, [SP, #0]
0x108E	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 984 :: 		
0x1090	0xF7FFFEE4  BL	_Get_Fosc_kHz+0
0x1094	0xF24031E8  MOVW	R1, #1000
0x1098	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 986 :: 		
0x109C	0x4919    LDR	R1, [PC, #100]
0x109E	0x6809    LDR	R1, [R1, #0]
0x10A0	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 987 :: 		
0x10A2	0x4918    LDR	R1, [PC, #96]
0x10A4	0x6809    LDR	R1, [R1, #0]
0x10A6	0xF0016170  AND	R1, R1, #251658240
0x10AA	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x10AC	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 988 :: 		
0x10AE	0x4915    LDR	R1, [PC, #84]
0x10B0	0x6809    LDR	R1, [R1, #0]
0x10B2	0xF4010170  AND	R1, R1, #15728640
0x10B6	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x10B8	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 989 :: 		
0x10BA	0x4912    LDR	R1, [PC, #72]
0x10BC	0x6809    LDR	R1, [R1, #0]
0x10BE	0xF4012170  AND	R1, R1, #983040
0x10C2	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x10C4	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 991 :: 		
0x10C6	0xB2D1    UXTB	R1, R2
0x10C8	0x1C49    ADDS	R1, R1, #1
0x10CA	0xB209    SXTH	R1, R1
0x10CC	0x4359    MULS	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x10CE	0x460F    MOV	R7, R1
;__Lib_System.c, 993 :: 		
0x10D0	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 994 :: 		
0x10D2	0x1D22    ADDS	R2, R4, #4
0x10D4	0x1C41    ADDS	R1, R0, #1
0x10D6	0xB209    SXTH	R1, R1
; clockDiv2 end address is: 0 (R0)
0x10D8	0xFBB7F1F1  UDIV	R1, R7, R1
0x10DC	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 995 :: 		
0x10DE	0xF2040208  ADDW	R2, R4, #8
0x10E2	0x1C69    ADDS	R1, R5, #1
0x10E4	0xB209    SXTH	R1, R1
; clockDiv3 end address is: 20 (R5)
0x10E6	0xFBB7F1F1  UDIV	R1, R7, R1
0x10EA	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 996 :: 		
0x10EC	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x10F0	0x1C71    ADDS	R1, R6, #1
0x10F2	0xB209    SXTH	R1, R1
; clockDiv4 end address is: 24 (R6)
0x10F4	0xFBB7F1F1  UDIV	R1, R7, R1
; mcgOutClockFrequency end address is: 28 (R7)
0x10F8	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 997 :: 		
L_end_SIM_GetClocksFrequency:
0x10FA	0xF8DDE000  LDR	LR, [SP, #0]
0x10FE	0xB001    ADD	SP, SP, #4
0x1100	0x4770    BX	LR
0x1102	0xBF00    NOP
0x1104	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0E5C	0x4801    LDR	R0, [PC, #4]
0x0E5E	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0E60	0x4770    BX	LR
0x0E62	0xBF00    NOP
0x0E64	0x37781FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x1570	0xB081    SUB	SP, SP, #4
0x1572	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x1576	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x157A	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x157C	0xEA4F018C  LSL	R1, R12, #2
0x1580	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x1584	0x6809    LDR	R1, [R1, #0]
0x1586	0xF1B13FFF  CMP	R1, #-1
0x158A	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x158C	0xF10B0134  ADD	R1, R11, #52
0x1590	0xEA4F038C  LSL	R3, R12, #2
0x1594	0x18C9    ADDS	R1, R1, R3
0x1596	0x6809    LDR	R1, [R1, #0]
0x1598	0x460A    MOV	R2, R1
0x159A	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x159E	0x6809    LDR	R1, [R1, #0]
0x15A0	0x4608    MOV	R0, R1
0x15A2	0x4611    MOV	R1, R2
0x15A4	0xF7FFFCB0  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x15A8	0xF10C0C01  ADD	R12, R12, #1
0x15AC	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x15B0	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x15B2	0xF8DDE000  LDR	LR, [SP, #0]
0x15B6	0xB001    ADD	SP, SP, #4
0x15B8	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x0F08	0xB082    SUB	SP, SP, #8
0x0F0A	0xF8CDE000  STR	LR, [SP, #0]
0x0F0E	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x0F10	0xEA4F1258  LSR	R2, R8, #5
0x0F14	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x0F18	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x0F1A	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x0F1E	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x0F20	0x0193    LSLS	R3, R2, #6
0x0F22	0x4A0D    LDR	R2, [PC, #52]
0x0F24	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x0F26	0xF04F0201  MOV	R2, #1
0x0F2A	0x40A2    LSLS	R2, R4
0x0F2C	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x0F2E	0x4618    MOV	R0, R3
0x0F30	0x460A    MOV	R2, R1
0x0F32	0x9901    LDR	R1, [SP, #4]
0x0F34	0xF7FFFD4A  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x0F38	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x0F3C	0x4A07    LDR	R2, [PC, #28]
0x0F3E	0x18D3    ADDS	R3, R2, R3
0x0F40	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x0F44	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x0F46	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x0F4A	0x6822    LDR	R2, [R4, #0]
0x0F4C	0x431A    ORRS	R2, R3
0x0F4E	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0F50	0xF8DDE000  LDR	LR, [SP, #0]
0x0F54	0xB002    ADD	SP, SP, #8
0x0F56	0x4770    BX	LR
0x0F58	0xF000400F  	#1074786304
0x0F5C	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x09CC	0xB081    SUB	SP, SP, #4
0x09CE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x09D2	0xF7FFFD41  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x09D6	0xF8DDE000  LDR	LR, [SP, #0]
0x09DA	0xB001    ADD	SP, SP, #4
0x09DC	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0458	0xB083    SUB	SP, SP, #12
0x045A	0xF8CDE000  STR	LR, [SP, #0]
0x045E	0x4606    MOV	R6, R0
0x0460	0x460C    MOV	R4, R1
0x0462	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x0464	0x4630    MOV	R0, R6
0x0466	0xF7FFFFD3  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x046A	0xF24013FF  MOVW	R3, #511
0x046E	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x0472	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x0474	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x0476	0x4622    MOV	R2, R4
0x0478	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x047A	0x2E20    CMP	R6, #32
0x047C	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x047E	0xF04F0301  MOV	R3, #1
0x0482	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x0486	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x048A	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x048C	0x42A3    CMP	R3, R4
0x048E	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0490	0x0304    LSLS	R4, R0, #12
0x0492	0x4B1A    LDR	R3, [PC, #104]
0x0494	0x191C    ADDS	R4, R3, R4
0x0496	0x00B3    LSLS	R3, R6, #2
0x0498	0x18E5    ADDS	R5, R4, R3
0x049A	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x049C	0x682C    LDR	R4, [R5, #0]
0x049E	0x4B18    LDR	R3, [PC, #96]
0x04A0	0xEA040303  AND	R3, R4, R3, LSL #0
0x04A4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x04A6	0x4B17    LDR	R3, [PC, #92]
0x04A8	0xEA010403  AND	R4, R1, R3, LSL #0
0x04AC	0x9B01    LDR	R3, [SP, #4]
0x04AE	0x681B    LDR	R3, [R3, #0]
0x04B0	0xEA430404  ORR	R4, R3, R4, LSL #0
0x04B4	0x9B01    LDR	R3, [SP, #4]
0x04B6	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x04B8	0xF4013380  AND	R3, R1, #65536
0x04BC	0xF5B33F80  CMP	R3, #65536
0x04C0	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x04C2	0x0184    LSLS	R4, R0, #6
0x04C4	0x4B10    LDR	R3, [PC, #64]
0x04C6	0x191B    ADDS	R3, R3, R4
0x04C8	0x3314    ADDS	R3, #20
0x04CA	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x04CC	0xF4013300  AND	R3, R1, #131072
0x04D0	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x04D2	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x04D4	0x9B02    LDR	R3, [SP, #8]
0x04D6	0x681B    LDR	R3, [R3, #0]
0x04D8	0xEA030404  AND	R4, R3, R4, LSL #0
0x04DC	0x9B02    LDR	R3, [SP, #8]
0x04DE	0x601C    STR	R4, [R3, #0]
0x04E0	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x04E2	0x9B02    LDR	R3, [SP, #8]
0x04E4	0x681B    LDR	R3, [R3, #0]
0x04E6	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x04EA	0x9B02    LDR	R3, [SP, #8]
0x04EC	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x04EE	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x04F0	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x04F2	0xF8DDE000  LDR	LR, [SP, #0]
0x04F6	0xB003    ADD	SP, SP, #12
0x04F8	0x4770    BX	LR
0x04FA	0xBF00    NOP
0x04FC	0x90004004  	#1074040832
0x0500	0x0000FFFF  	#-65536
0x0504	0xFFFF0000  	#65535
0x0508	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x0412	0xF24011FF  MOVW	R1, #511
0x0416	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x041A	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x041C	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x041E	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x0422	0xF04F0101  MOV	R1, #1
0x0426	0xFA01F202  LSL	R2, R1, R2
0x042A	0x4904    LDR	R1, [PC, #16]
0x042C	0x6809    LDR	R1, [R1, #0]
0x042E	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0432	0x4902    LDR	R1, [PC, #8]
0x0434	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x0436	0xB001    ADD	SP, SP, #4
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
docking_station_HEXIWEAR__i2cInit_2:
;__ds_hexi_i2c.c, 42 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x3E54	0xB081    SUB	SP, SP, #4
0x3E56	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_i2c.c, 44 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_Module_I2C0_PD8_9 );
0x3E5A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x3E5C	0x4608    MOV	R0, R1
0x3E5E	0x4904    LDR	R1, [PC, #16]
0x3E60	0xF7FDFF98  BL	_I2C0_Init_Advanced+0
;__ds_hexi_i2c.c, 45 :: 		return _MIKROBUS_OK;
0x3E64	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_i2c.c, 46 :: 		}
L_end__i2cInit_2:
0x3E66	0xF8DDE000  LDR	LR, [SP, #0]
0x3E6A	0xB001    ADD	SP, SP, #4
0x3E6C	0x4770    BX	LR
0x3E6E	0xBF00    NOP
0x3E70	0x53440000  	__GPIO_Module_I2C0_PD8_9+0
; end of docking_station_HEXIWEAR__i2cInit_2
docking_station_HEXIWEAR__i2cInit_3:
;__ds_hexi_i2c.c, 48 :: 		static T_mikrobus_ret _i2cInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x3E74	0xB081    SUB	SP, SP, #4
0x3E76	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_i2c.c, 50 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_Module_I2C0_PD8_9 );
0x3E7A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x3E7C	0x4608    MOV	R0, R1
0x3E7E	0x4904    LDR	R1, [PC, #16]
0x3E80	0xF7FDFF88  BL	_I2C0_Init_Advanced+0
;__ds_hexi_i2c.c, 51 :: 		return _MIKROBUS_OK;
0x3E84	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_i2c.c, 52 :: 		}
L_end__i2cInit_3:
0x3E86	0xF8DDE000  LDR	LR, [SP, #0]
0x3E8A	0xB001    ADD	SP, SP, #4
0x3E8C	0x4770    BX	LR
0x3E8E	0xBF00    NOP
0x3E90	0x53440000  	__GPIO_Module_I2C0_PD8_9+0
; end of docking_station_HEXIWEAR__i2cInit_3
_mikrobus_logInit:
;docking_station_HEXIWEAR.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x41F0	0xB081    SUB	SP, SP, #4
0x41F2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 284 :: 		switch( port )
0x41F6	0xE011    B	L_mikrobus_logInit129
; port end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit131:
0x41F8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x41FA	0xF7FFFD43  BL	docking_station_HEXIWEAR__log_init1+0
0x41FE	0xE016    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit132:
; baud start address is: 4 (R1)
0x4200	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x4202	0xF7FFF863  BL	docking_station_HEXIWEAR__log_init2+0
0x4206	0xE012    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit133:
; baud start address is: 4 (R1)
0x4208	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x420A	0xF7FFF8B7  BL	docking_station_HEXIWEAR__log_init3+0
0x420E	0xE00E    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit134:
; baud start address is: 4 (R1)
0x4210	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x4212	0xF7FFF8A1  BL	docking_station_HEXIWEAR__log_initUart+0
0x4216	0xE00A    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit135:
0x4218	0x2001    MOVS	R0, #1
0x421A	0xE008    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 314 :: 		}
L_mikrobus_logInit129:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x421C	0x2800    CMP	R0, #0
0x421E	0xD0EB    BEQ	L_mikrobus_logInit131
0x4220	0x2801    CMP	R0, #1
0x4222	0xD0ED    BEQ	L_mikrobus_logInit132
0x4224	0x2802    CMP	R0, #2
0x4226	0xD0EF    BEQ	L_mikrobus_logInit133
0x4228	0x2810    CMP	R0, #16
0x422A	0xD0F1    BEQ	L_mikrobus_logInit134
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x422C	0xE7F4    B	L_mikrobus_logInit135
;docking_station_HEXIWEAR.c, 316 :: 		}
L_end_mikrobus_logInit:
0x422E	0xF8DDE000  LDR	LR, [SP, #0]
0x4232	0xB001    ADD	SP, SP, #4
0x4234	0x4770    BX	LR
; end of _mikrobus_logInit
docking_station_HEXIWEAR__log_init1:
;__ds_hexi_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x3C84	0xB081    SUB	SP, SP, #4
0x3C86	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x3C8A	0xF7FFFAA7  BL	_UART2_Init+0
;__ds_hexi_log.c, 26 :: 		logger = UART2_Write;
0x3C8E	0x4A04    LDR	R2, [PC, #16]
0x3C90	0x4904    LDR	R1, [PC, #16]
0x3C92	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 27 :: 		return 0;
0x3C94	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 28 :: 		}
L_end__log_init1:
0x3C96	0xF8DDE000  LDR	LR, [SP, #0]
0x3C9A	0xB001    ADD	SP, SP, #4
0x3C9C	0x4770    BX	LR
0x3C9E	0xBF00    NOP
0x3CA0	0x31890000  	_UART2_Write+0
0x3CA4	0x0CF81FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init1
_UART2_Init:
;__Lib_UART_012345.c, 228 :: 		
; baudRate start address is: 0 (R0)
0x31DC	0xB081    SUB	SP, SP, #4
0x31DE	0xF8CDE000  STR	LR, [SP, #0]
0x31E2	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 229 :: 		
0x31E4	0x480A    LDR	R0, [PC, #40]
0x31E6	0xF7FEFBE3  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 230 :: 		
0x31EA	0x4A0A    LDR	R2, [PC, #40]
0x31EC	0xF2400100  MOVW	R1, #0
0x31F0	0xB404    PUSH	(R2)
0x31F2	0xB402    PUSH	(R1)
0x31F4	0xF2400200  MOVW	R2, #0
0x31F8	0x4619    MOV	R1, R3
0x31FA	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x31FE	0x4804    LDR	R0, [PC, #16]
0x3200	0xF7FEFC7C  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x3204	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 231 :: 		
L_end_UART2_Init:
0x3206	0xF8DDE000  LDR	LR, [SP, #0]
0x320A	0xB001    ADD	SP, SP, #4
0x320C	0x4770    BX	LR
0x320E	0xBF00    NOP
0x3210	0xC0004006  	UART2_BDH+0
0x3214	0x52D80000  	__GPIO_Module_UART2_PD3_2+0
; end of _UART2_Init
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x19B0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x19B2	0x4930    LDR	R1, [PC, #192]
0x19B4	0x4288    CMP	R0, R1
0x19B6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x19B8	0x4A2F    LDR	R2, [PC, #188]
0x19BA	0x4930    LDR	R1, [PC, #192]
0x19BC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x19BE	0x4A30    LDR	R2, [PC, #192]
0x19C0	0x4930    LDR	R1, [PC, #192]
0x19C2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x19C4	0x4A30    LDR	R2, [PC, #192]
0x19C6	0x4931    LDR	R1, [PC, #196]
0x19C8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x19CA	0x4A31    LDR	R2, [PC, #196]
0x19CC	0x4931    LDR	R1, [PC, #196]
0x19CE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x19D0	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x19D2	0x4931    LDR	R1, [PC, #196]
0x19D4	0x4288    CMP	R0, R1
0x19D6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x19D8	0x4A30    LDR	R2, [PC, #192]
0x19DA	0x4928    LDR	R1, [PC, #160]
0x19DC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x19DE	0x4A30    LDR	R2, [PC, #192]
0x19E0	0x4928    LDR	R1, [PC, #160]
0x19E2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x19E4	0x4A2F    LDR	R2, [PC, #188]
0x19E6	0x4929    LDR	R1, [PC, #164]
0x19E8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x19EA	0x4A2F    LDR	R2, [PC, #188]
0x19EC	0x4929    LDR	R1, [PC, #164]
0x19EE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x19F0	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x19F2	0x492E    LDR	R1, [PC, #184]
0x19F4	0x4288    CMP	R0, R1
0x19F6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x19F8	0x4A2D    LDR	R2, [PC, #180]
0x19FA	0x4920    LDR	R1, [PC, #128]
0x19FC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x19FE	0x4A2D    LDR	R2, [PC, #180]
0x1A00	0x4920    LDR	R1, [PC, #128]
0x1A02	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x1A04	0x4A2C    LDR	R2, [PC, #176]
0x1A06	0x4921    LDR	R1, [PC, #132]
0x1A08	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x1A0A	0x4A2C    LDR	R2, [PC, #176]
0x1A0C	0x4921    LDR	R1, [PC, #132]
0x1A0E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x1A10	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x1A12	0x492B    LDR	R1, [PC, #172]
0x1A14	0x4288    CMP	R0, R1
0x1A16	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x1A18	0x4A2A    LDR	R2, [PC, #168]
0x1A1A	0x4918    LDR	R1, [PC, #96]
0x1A1C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x1A1E	0x4A2A    LDR	R2, [PC, #168]
0x1A20	0x4918    LDR	R1, [PC, #96]
0x1A22	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x1A24	0x4A29    LDR	R2, [PC, #164]
0x1A26	0x4919    LDR	R1, [PC, #100]
0x1A28	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x1A2A	0x4A29    LDR	R2, [PC, #164]
0x1A2C	0x4919    LDR	R1, [PC, #100]
0x1A2E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x1A30	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x1A32	0x4928    LDR	R1, [PC, #160]
0x1A34	0x4288    CMP	R0, R1
0x1A36	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x1A38	0x4A27    LDR	R2, [PC, #156]
0x1A3A	0x4910    LDR	R1, [PC, #64]
0x1A3C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x1A3E	0x4A27    LDR	R2, [PC, #156]
0x1A40	0x4910    LDR	R1, [PC, #64]
0x1A42	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x1A44	0x4A26    LDR	R2, [PC, #152]
0x1A46	0x4911    LDR	R1, [PC, #68]
0x1A48	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x1A4A	0x4A26    LDR	R2, [PC, #152]
0x1A4C	0x4911    LDR	R1, [PC, #68]
0x1A4E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x1A50	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x1A52	0x4925    LDR	R1, [PC, #148]
0x1A54	0x4288    CMP	R0, R1
0x1A56	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x1A58	0x4A24    LDR	R2, [PC, #144]
0x1A5A	0x4908    LDR	R1, [PC, #32]
0x1A5C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x1A5E	0x4A24    LDR	R2, [PC, #144]
0x1A60	0x4908    LDR	R1, [PC, #32]
0x1A62	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x1A64	0x4A23    LDR	R2, [PC, #140]
0x1A66	0x4909    LDR	R1, [PC, #36]
0x1A68	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x1A6A	0x4A23    LDR	R2, [PC, #140]
0x1A6C	0x4909    LDR	R1, [PC, #36]
0x1A6E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x1A70	0xB001    ADD	SP, SP, #4
0x1A72	0x4770    BX	LR
0x1A74	0xA0004006  	UART0_BDH+0
0x1A78	0x31C10000  	_UART0_Write+0
0x1A7C	0x37941FFF  	_UART_Wr_Ptr+0
0x1A80	0x11390000  	_UART0_Read+0
0x1A84	0x37981FFF  	_UART_Rd_Ptr+0
0x1A88	0x11210000  	_UART0_Data_Ready+0
0x1A8C	0x379C1FFF  	_UART_Rdy_Ptr+0
0x1A90	0x11090000  	_UART0_Tx_Idle+0
0x1A94	0x37A01FFF  	_UART_Tx_Idle_Ptr+0
0x1A98	0xB0004006  	UART1_BDH+0
0x1A9C	0x316D0000  	_UART1_Write+0
0x1AA0	0x0FE10000  	_UART1_Read+0
0x1AA4	0x10290000  	_UART1_Data_Ready+0
0x1AA8	0x10410000  	_UART1_Tx_Idle+0
0x1AAC	0xC0004006  	UART2_BDH+0
0x1AB0	0x31890000  	_UART2_Write+0
0x1AB4	0x0FF90000  	_UART2_Read+0
0x1AB8	0x10110000  	_UART2_Data_Ready+0
0x1ABC	0x11510000  	_UART2_Tx_Idle+0
0x1AC0	0xD0004006  	UART3_BDH+0
0x1AC4	0x31A50000  	_UART3_Write+0
0x1AC8	0x13F10000  	_UART3_Read+0
0x1ACC	0x14090000  	_UART3_Data_Ready+0
0x1AD0	0x13C10000  	_UART3_Tx_Idle+0
0x1AD4	0xA000400E  	UART4_BDH+0
0x1AD8	0x32910000  	_UART4_Write+0
0x1ADC	0x13D90000  	_UART4_Read+0
0x1AE0	0x14510000  	_UART4_Data_Ready+0
0x1AE4	0x14690000  	_UART4_Tx_Idle+0
0x1AE8	0xB000400E  	UART5_BDH+0
0x1AEC	0x1B810000  	_UART5_Write+0
0x1AF0	0x14210000  	_UART5_Read+0
0x1AF4	0x14390000  	_UART5_Data_Ready+0
0x1AF8	0x13A90000  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x1AFC	0xB085    SUB	SP, SP, #20
0x1AFE	0xF8CDE000  STR	LR, [SP, #0]
0x1B02	0x9001    STR	R0, [SP, #4]
0x1B04	0x9102    STR	R1, [SP, #8]
0x1B06	0xF8AD200C  STRH	R2, [SP, #12]
0x1B0A	0xF8AD3010  STRH	R3, [SP, #16]
0x1B0E	0xF8BD4014  LDRH	R4, [SP, #20]
0x1B12	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x1B16	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x1B18	0xF7FFFD2A  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x1B1C	0x9801    LDR	R0, [SP, #4]
0x1B1E	0xF7FFFD5D  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x1B22	0x9902    LDR	R1, [SP, #8]
0x1B24	0x9801    LDR	R0, [SP, #4]
0x1B26	0xF7FFFCE9  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x1B2A	0xF8BD100C  LDRH	R1, [SP, #12]
0x1B2E	0x9801    LDR	R0, [SP, #4]
0x1B30	0xF7FFFD44  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x1B34	0xF8BD1010  LDRH	R1, [SP, #16]
0x1B38	0x9801    LDR	R0, [SP, #4]
0x1B3A	0xF7FFFCA7  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x1B3E	0xF8BD1014  LDRH	R1, [SP, #20]
0x1B42	0x9801    LDR	R0, [SP, #4]
0x1B44	0xF7FFFC9C  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x1B48	0x9801    LDR	R0, [SP, #4]
0x1B4A	0xF7FFFCC3  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x1B4E	0x9801    LDR	R0, [SP, #4]
0x1B50	0xF7FFFCB8  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x1B54	0xF8DDE000  LDR	LR, [SP, #0]
0x1B58	0xB005    ADD	SP, SP, #20
0x1B5A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x15DC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x15DE	0x4918    LDR	R1, [PC, #96]
0x15E0	0x4288    CMP	R0, R1
0x15E2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x15E4	0x2201    MOVS	R2, #1
0x15E6	0xB252    SXTB	R2, R2
0x15E8	0x4916    LDR	R1, [PC, #88]
0x15EA	0x600A    STR	R2, [R1, #0]
0x15EC	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x15EE	0x4916    LDR	R1, [PC, #88]
0x15F0	0x4288    CMP	R0, R1
0x15F2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x15F4	0x2201    MOVS	R2, #1
0x15F6	0xB252    SXTB	R2, R2
0x15F8	0x4914    LDR	R1, [PC, #80]
0x15FA	0x600A    STR	R2, [R1, #0]
0x15FC	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x15FE	0x4914    LDR	R1, [PC, #80]
0x1600	0x4288    CMP	R0, R1
0x1602	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x1604	0x2201    MOVS	R2, #1
0x1606	0xB252    SXTB	R2, R2
0x1608	0x4912    LDR	R1, [PC, #72]
0x160A	0x600A    STR	R2, [R1, #0]
0x160C	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x160E	0x4912    LDR	R1, [PC, #72]
0x1610	0x4288    CMP	R0, R1
0x1612	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x1614	0x2201    MOVS	R2, #1
0x1616	0xB252    SXTB	R2, R2
0x1618	0x4910    LDR	R1, [PC, #64]
0x161A	0x600A    STR	R2, [R1, #0]
0x161C	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x161E	0x4910    LDR	R1, [PC, #64]
0x1620	0x4288    CMP	R0, R1
0x1622	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x1624	0x2201    MOVS	R2, #1
0x1626	0xB252    SXTB	R2, R2
0x1628	0x490E    LDR	R1, [PC, #56]
0x162A	0x600A    STR	R2, [R1, #0]
0x162C	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x162E	0x490E    LDR	R1, [PC, #56]
0x1630	0x4288    CMP	R0, R1
0x1632	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x1634	0x2201    MOVS	R2, #1
0x1636	0xB252    SXTB	R2, R2
0x1638	0x490C    LDR	R1, [PC, #48]
0x163A	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x163C	0xB001    ADD	SP, SP, #4
0x163E	0x4770    BX	LR
0x1640	0xA0004006  	UART0_BDH+0
0x1644	0x06A84290  	SIM_SCGC4+0
0x1648	0xB0004006  	UART1_BDH+0
0x164C	0x06AC4290  	SIM_SCGC4+0
0x1650	0xC0004006  	UART2_BDH+0
0x1654	0x06B04290  	SIM_SCGC4+0
0x1658	0xD0004006  	UART3_BDH+0
0x165C	0x06B44290  	SIM_SCGC4+0
0x1660	0xA000400E  	UART4_BDH+0
0x1664	0x05284290  	SIM_SCGC1+0
0x1668	0xB000400E  	UART5_BDH+0
0x166C	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x14FC	0xB085    SUB	SP, SP, #20
0x14FE	0xF8CDE000  STR	LR, [SP, #0]
0x1502	0x4680    MOV	R8, R0
0x1504	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x1506	0xAA01    ADD	R2, SP, #4
0x1508	0x4610    MOV	R0, R2
0x150A	0xF7FFFDBD  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x150E	0x4A16    LDR	R2, [PC, #88]
0x1510	0x4590    CMP	R8, R2
0x1512	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x1514	0x4A15    LDR	R2, [PC, #84]
0x1516	0x4590    CMP	R8, R2
0x1518	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x151A	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x151C	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x151E	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x1520	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x1522	0xEA4F1209  LSL	R2, R9, #4
0x1526	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x152A	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x152C	0xB292    UXTH	R2, R2
0x152E	0x0A13    LSRS	R3, R2, #8
0x1530	0xB29B    UXTH	R3, R3
0x1532	0xF8982000  LDRB	R2, [R8, #0]
0x1536	0x431A    ORRS	R2, R3
0x1538	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x153C	0xF1080301  ADD	R3, R8, #1
0x1540	0xB2CA    UXTB	R2, R1
0x1542	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x1544	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x1546	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x154A	0xFBB3F3F2  UDIV	R3, R3, R2
0x154E	0x014A    LSLS	R2, R1, #5
0x1550	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x1552	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x1554	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x1556	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x155A	0x781A    LDRB	R2, [R3, #0]
0x155C	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x155E	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x1560	0xF8DDE000  LDR	LR, [SP, #0]
0x1564	0xB005    ADD	SP, SP, #20
0x1566	0x4770    BX	LR
0x1568	0xA0004006  	UART0_BDH+0
0x156C	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x15BC	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x15BE	0x1C84    ADDS	R4, R0, #2
0x15C0	0x7823    LDRB	R3, [R4, #0]
0x15C2	0xF64F72EF  MOVW	R2, #65519
0x15C6	0xB212    SXTH	R2, R2
0x15C8	0xEA030202  AND	R2, R3, R2, LSL #0
0x15CC	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x15CE	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x15D0	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x15D2	0x7822    LDRB	R2, [R4, #0]
0x15D4	0x431A    ORRS	R2, R3
0x15D6	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x15D8	0xB001    ADD	SP, SP, #4
0x15DA	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x148C	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x148E	0xF0010202  AND	R2, R1, #2
0x1492	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x1494	0x1C84    ADDS	R4, R0, #2
0x1496	0xF0010302  AND	R3, R1, #2
0x149A	0x7822    LDRB	R2, [R4, #0]
0x149C	0x431A    ORRS	R2, R3
0x149E	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x14A0	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x14A2	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x14A6	0x7822    LDRB	R2, [R4, #0]
0x14A8	0x431A    ORRS	R2, R3
0x14AA	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x14AC	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x14AE	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x14B0	0x7823    LDRB	R3, [R4, #0]
0x14B2	0xF64F72FD  MOVW	R2, #65533
0x14B6	0xB212    SXTH	R2, R2
0x14B8	0xEA030202  AND	R2, R3, R2, LSL #0
0x14BC	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x14BE	0xB001    ADD	SP, SP, #4
0x14C0	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1480	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x1482	0x7802    LDRB	R2, [R0, #0]
0x1484	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x1486	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x1488	0xB001    ADD	SP, SP, #4
0x148A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x14D4	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x14D6	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x14D8	0x7811    LDRB	R1, [R2, #0]
0x14DA	0xF0410104  ORR	R1, R1, #4
0x14DE	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x14E0	0xB001    ADD	SP, SP, #4
0x14E2	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x14C4	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x14C6	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x14C8	0x7811    LDRB	R1, [R2, #0]
0x14CA	0xF0410108  ORR	R1, R1, #8
0x14CE	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x14D0	0xB001    ADD	SP, SP, #4
0x14D2	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
docking_station_HEXIWEAR__log_init2:
;__ds_hexi_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x32CC	0xB081    SUB	SP, SP, #4
0x32CE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 32 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x32D2	0xF7FFFFA1  BL	_UART3_Init+0
;__ds_hexi_log.c, 33 :: 		logger = UART3_Write;
0x32D6	0x4A04    LDR	R2, [PC, #16]
0x32D8	0x4904    LDR	R1, [PC, #16]
0x32DA	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 34 :: 		return 0;
0x32DC	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 35 :: 		}
L_end__log_init2:
0x32DE	0xF8DDE000  LDR	LR, [SP, #0]
0x32E2	0xB001    ADD	SP, SP, #4
0x32E4	0x4770    BX	LR
0x32E6	0xBF00    NOP
0x32E8	0x31A50000  	_UART3_Write+0
0x32EC	0x0CF81FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init2
_UART3_Init:
;__Lib_UART_012345.c, 238 :: 		
; baudRate start address is: 0 (R0)
0x3218	0xB081    SUB	SP, SP, #4
0x321A	0xF8CDE000  STR	LR, [SP, #0]
0x321E	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 239 :: 		
0x3220	0x480A    LDR	R0, [PC, #40]
0x3222	0xF7FEFBC5  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 240 :: 		
0x3226	0x4A0A    LDR	R2, [PC, #40]
0x3228	0xF2400100  MOVW	R1, #0
0x322C	0xB404    PUSH	(R2)
0x322E	0xB402    PUSH	(R1)
0x3230	0xF2400200  MOVW	R2, #0
0x3234	0x4619    MOV	R1, R3
0x3236	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x323A	0x4804    LDR	R0, [PC, #16]
0x323C	0xF7FEFC5E  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x3240	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 241 :: 		
L_end_UART3_Init:
0x3242	0xF8DDE000  LDR	LR, [SP, #0]
0x3246	0xB001    ADD	SP, SP, #4
0x3248	0x4770    BX	LR
0x324A	0xBF00    NOP
0x324C	0xD0004006  	UART3_BDH+0
0x3250	0x53B00000  	__GPIO_Module_UART3_PC16_17+0
; end of _UART3_Init
docking_station_HEXIWEAR__log_init3:
;__ds_hexi_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x337C	0xB081    SUB	SP, SP, #4
0x337E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 39 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x3382	0xF7FFFF49  BL	_UART3_Init+0
;__ds_hexi_log.c, 40 :: 		logger = UART3_Write;
0x3386	0x4A04    LDR	R2, [PC, #16]
0x3388	0x4904    LDR	R1, [PC, #16]
0x338A	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 41 :: 		return 0;
0x338C	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 42 :: 		}
L_end__log_init3:
0x338E	0xF8DDE000  LDR	LR, [SP, #0]
0x3392	0xB001    ADD	SP, SP, #4
0x3394	0x4770    BX	LR
0x3396	0xBF00    NOP
0x3398	0x31A50000  	_UART3_Write+0
0x339C	0x0CF81FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init3
docking_station_HEXIWEAR__log_initUart:
;__ds_hexi_log.c, 44 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x3358	0xB081    SUB	SP, SP, #4
0x335A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 46 :: 		UART0_Init(baud);
; baud end address is: 0 (R0)
0x335E	0xF7FFFF79  BL	_UART0_Init+0
;__ds_hexi_log.c, 47 :: 		logger = UART0_Write;
0x3362	0x4A04    LDR	R2, [PC, #16]
0x3364	0x4904    LDR	R1, [PC, #16]
0x3366	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 48 :: 		return 0;
0x3368	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 49 :: 		}
L_end__log_initUart:
0x336A	0xF8DDE000  LDR	LR, [SP, #0]
0x336E	0xB001    ADD	SP, SP, #4
0x3370	0x4770    BX	LR
0x3372	0xBF00    NOP
0x3374	0x31C10000  	_UART0_Write+0
0x3378	0x0CF81FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_initUart
_UART0_Init:
;__Lib_UART_012345.c, 208 :: 		
; baudRate start address is: 0 (R0)
0x3254	0xB081    SUB	SP, SP, #4
0x3256	0xF8CDE000  STR	LR, [SP, #0]
0x325A	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 209 :: 		
0x325C	0x480A    LDR	R0, [PC, #40]
0x325E	0xF7FEFBA7  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 210 :: 		
0x3262	0x4A0A    LDR	R2, [PC, #40]
0x3264	0xF2400100  MOVW	R1, #0
0x3268	0xB404    PUSH	(R2)
0x326A	0xB402    PUSH	(R1)
0x326C	0xF2400200  MOVW	R2, #0
0x3270	0x4619    MOV	R1, R3
0x3272	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x3276	0x4804    LDR	R0, [PC, #16]
0x3278	0xF7FEFC40  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x327C	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 211 :: 		
L_end_UART0_Init:
0x327E	0xF8DDE000  LDR	LR, [SP, #0]
0x3282	0xB001    ADD	SP, SP, #4
0x3284	0x4770    BX	LR
0x3286	0xBF00    NOP
0x3288	0xA0004006  	UART0_BDH+0
0x328C	0x526C0000  	__GPIO_Module_UART0_PB16_17+0
; end of _UART0_Init
_mikrobus_logWrite:
;docking_station_HEXIWEAR.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x4180	0xB083    SUB	SP, SP, #12
0x4182	0xF8CDE000  STR	LR, [SP, #0]
0x4186	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x4188	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;docking_station_HEXIWEAR.c, 321 :: 		uint8_t row = 13;
0x418A	0x220D    MOVS	R2, #13
0x418C	0xF88D2008  STRB	R2, [SP, #8]
0x4190	0x220A    MOVS	R2, #10
0x4192	0xF88D2009  STRB	R2, [SP, #9]
;docking_station_HEXIWEAR.c, 322 :: 		uint8_t line = 10;
;docking_station_HEXIWEAR.c, 323 :: 		switch( format )
0x4196	0xE01F    B	L_mikrobus_logWrite136
; format end address is: 4 (R1)
;docking_station_HEXIWEAR.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite138:
;docking_station_HEXIWEAR.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x4198	0xF7FFF8CE  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 327 :: 		break;
0x419C	0xE023    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite139:
;docking_station_HEXIWEAR.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite140:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x419E	0x7802    LDRB	R2, [R0, #0]
0x41A0	0xB12A    CBZ	R2, L_mikrobus_logWrite141
;docking_station_HEXIWEAR.c, 331 :: 		_log_write( ptr );
0x41A2	0x9001    STR	R0, [SP, #4]
0x41A4	0xF7FFF8C8  BL	docking_station_HEXIWEAR__log_write+0
0x41A8	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 332 :: 		ptr++;
0x41AA	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x41AC	0xE7F7    B	L_mikrobus_logWrite140
L_mikrobus_logWrite141:
;docking_station_HEXIWEAR.c, 334 :: 		break;
0x41AE	0xE01A    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite142:
;docking_station_HEXIWEAR.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite143:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x41B0	0x7802    LDRB	R2, [R0, #0]
0x41B2	0xB12A    CBZ	R2, L_mikrobus_logWrite144
;docking_station_HEXIWEAR.c, 338 :: 		_log_write( ptr );
0x41B4	0x9001    STR	R0, [SP, #4]
0x41B6	0xF7FFF8BF  BL	docking_station_HEXIWEAR__log_write+0
0x41BA	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 339 :: 		ptr++;
0x41BC	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x41BE	0xE7F7    B	L_mikrobus_logWrite143
L_mikrobus_logWrite144:
;docking_station_HEXIWEAR.c, 341 :: 		_log_write( &row );
0x41C0	0xAA02    ADD	R2, SP, #8
0x41C2	0x4610    MOV	R0, R2
0x41C4	0xF7FFF8B8  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 342 :: 		_log_write( &line );
0x41C8	0xF10D0209  ADD	R2, SP, #9
0x41CC	0x4610    MOV	R0, R2
0x41CE	0xF7FFF8B3  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 343 :: 		break;
0x41D2	0xE008    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 344 :: 		default :
L_mikrobus_logWrite145:
;docking_station_HEXIWEAR.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x41D4	0x2006    MOVS	R0, #6
0x41D6	0xE007    B	L_end_mikrobus_logWrite
;docking_station_HEXIWEAR.c, 346 :: 		}
L_mikrobus_logWrite136:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x41D8	0x2900    CMP	R1, #0
0x41DA	0xD0DD    BEQ	L_mikrobus_logWrite138
0x41DC	0x2901    CMP	R1, #1
0x41DE	0xD0DE    BEQ	L_mikrobus_logWrite139
0x41E0	0x2902    CMP	R1, #2
0x41E2	0xD0E5    BEQ	L_mikrobus_logWrite142
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x41E4	0xE7F6    B	L_mikrobus_logWrite145
L_mikrobus_logWrite137:
;docking_station_HEXIWEAR.c, 347 :: 		return 0;
0x41E6	0x2000    MOVS	R0, #0
;docking_station_HEXIWEAR.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x41E8	0xF8DDE000  LDR	LR, [SP, #0]
0x41EC	0xB003    ADD	SP, SP, #12
0x41EE	0x4770    BX	LR
; end of _mikrobus_logWrite
docking_station_HEXIWEAR__log_write:
;__ds_hexi_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x3338	0xB081    SUB	SP, SP, #4
0x333A	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ds_hexi_log.c, 19 :: 		logger( *data_ );
0x333E	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x3340	0xB2CC    UXTB	R4, R1
0x3342	0xB2A0    UXTH	R0, R4
0x3344	0x4C03    LDR	R4, [PC, #12]
0x3346	0x6824    LDR	R4, [R4, #0]
0x3348	0x47A0    BLX	R4
;__ds_hexi_log.c, 20 :: 		return 0;
0x334A	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 21 :: 		}
L_end__log_write:
0x334C	0xF8DDE000  LDR	LR, [SP, #0]
0x3350	0xB001    ADD	SP, SP, #4
0x3352	0x4770    BX	LR
0x3354	0x0CF81FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_write
_UART0_Write:
;__Lib_UART_012345.c, 385 :: 		
; _data start address is: 0 (R0)
0x31C0	0xB081    SUB	SP, SP, #4
0x31C2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 386 :: 		
0x31C6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x31C8	0x4803    LDR	R0, [PC, #12]
0x31CA	0xF7FEFAF1  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 387 :: 		
L_end_UART0_Write:
0x31CE	0xF8DDE000  LDR	LR, [SP, #0]
0x31D2	0xB001    ADD	SP, SP, #4
0x31D4	0x4770    BX	LR
0x31D6	0xBF00    NOP
0x31D8	0xA0004006  	UART0_BDH+0
; end of _UART0_Write
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x17B0	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x17B2	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x17B6	0x4601    MOV	R1, R0
0x17B8	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x17BC	0x1D0A    ADDS	R2, R1, #4
0x17BE	0x7813    LDRB	R3, [R2, #0]
0x17C0	0xF3C312C0  UBFX	R2, R3, #7, #1
0x17C4	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x17C6	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x17C8	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x17CA	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x17CC	0xB001    ADD	SP, SP, #4
0x17CE	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_UART1_Write:
;__Lib_UART_012345.c, 394 :: 		
; _data start address is: 0 (R0)
0x316C	0xB081    SUB	SP, SP, #4
0x316E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 395 :: 		
0x3172	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3174	0x4803    LDR	R0, [PC, #12]
0x3176	0xF7FEFB1B  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 396 :: 		
L_end_UART1_Write:
0x317A	0xF8DDE000  LDR	LR, [SP, #0]
0x317E	0xB001    ADD	SP, SP, #4
0x3180	0x4770    BX	LR
0x3182	0xBF00    NOP
0x3184	0xB0004006  	UART1_BDH+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_012345.c, 403 :: 		
; _data start address is: 0 (R0)
0x3188	0xB081    SUB	SP, SP, #4
0x318A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 404 :: 		
0x318E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3190	0x4803    LDR	R0, [PC, #12]
0x3192	0xF7FEFB0D  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 405 :: 		
L_end_UART2_Write:
0x3196	0xF8DDE000  LDR	LR, [SP, #0]
0x319A	0xB001    ADD	SP, SP, #4
0x319C	0x4770    BX	LR
0x319E	0xBF00    NOP
0x31A0	0xC0004006  	UART2_BDH+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_012345.c, 412 :: 		
; _data start address is: 0 (R0)
0x31A4	0xB081    SUB	SP, SP, #4
0x31A6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 413 :: 		
0x31AA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x31AC	0x4803    LDR	R0, [PC, #12]
0x31AE	0xF7FEFAFF  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 414 :: 		
L_end_UART3_Write:
0x31B2	0xF8DDE000  LDR	LR, [SP, #0]
0x31B6	0xB001    ADD	SP, SP, #4
0x31B8	0x4770    BX	LR
0x31BA	0xBF00    NOP
0x31BC	0xD0004006  	UART3_BDH+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_012345.c, 421 :: 		
; _data start address is: 0 (R0)
0x3290	0xB081    SUB	SP, SP, #4
0x3292	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 422 :: 		
0x3296	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3298	0x4803    LDR	R0, [PC, #12]
0x329A	0xF7FEFA89  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 423 :: 		
L_end_UART4_Write:
0x329E	0xF8DDE000  LDR	LR, [SP, #0]
0x32A2	0xB001    ADD	SP, SP, #4
0x32A4	0x4770    BX	LR
0x32A6	0xBF00    NOP
0x32A8	0xA000400E  	UART4_BDH+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_012345.c, 430 :: 		
; _data start address is: 0 (R0)
0x1B80	0xB081    SUB	SP, SP, #4
0x1B82	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 431 :: 		
0x1B86	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1B88	0x4803    LDR	R0, [PC, #12]
0x1B8A	0xF7FFFE11  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 432 :: 		
L_end_UART5_Write:
0x1B8E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B92	0xB001    ADD	SP, SP, #4
0x1B94	0x4770    BX	LR
0x1B96	0xBF00    NOP
0x1B98	0xB000400E  	UART5_BDH+0
; end of _UART5_Write
_applicationInit:
;Click_IR_Grid2_KINETIS.c, 44 :: 		void applicationInit()
0x42D4	0xB081    SUB	SP, SP, #4
0x42D6	0xF8CDE000  STR	LR, [SP, #0]
;Click_IR_Grid2_KINETIS.c, 46 :: 		irgrid2_i2cDriverInit( (T_IRGRID2_P)&_MIKROBUS1_GPIO, (T_IRGRID2_P)&_MIKROBUS1_I2C, 0x33 );
0x42DA	0x2233    MOVS	R2, #51
0x42DC	0x4907    LDR	R1, [PC, #28]
0x42DE	0x4808    LDR	R0, [PC, #32]
0x42E0	0xF7FFFFAA  BL	_irgrid2_i2cDriverInit+0
;Click_IR_Grid2_KINETIS.c, 47 :: 		irgrid2_init();
0x42E4	0xF7FFFF34  BL	_irgrid2_init+0
;Click_IR_Grid2_KINETIS.c, 48 :: 		mikrobus_logWrite("--- Start measurement ---", _LOG_LINE);
0x42E8	0x4806    LDR	R0, [PC, #24]
0x42EA	0x2102    MOVS	R1, #2
0x42EC	0xF7FFFF48  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 49 :: 		Delay_100ms();
0x42F0	0xF7FFFCDA  BL	_Delay_100ms+0
;Click_IR_Grid2_KINETIS.c, 50 :: 		}
L_end_applicationInit:
0x42F4	0xF8DDE000  LDR	LR, [SP, #0]
0x42F8	0xB001    ADD	SP, SP, #4
0x42FA	0x4770    BX	LR
0x42FC	0x54C80000  	__MIKROBUS1_I2C+0
0x4300	0x541C0000  	__MIKROBUS1_GPIO+0
0x4304	0x00001FFF  	?lstr2_Click_IR_Grid2_KINETIS+0
; end of _applicationInit
_irgrid2_i2cDriverInit:
;__irgrid2_driver.c, 890 :: 		void irgrid2_i2cDriverInit(T_IRGRID2_P gpioObj, T_IRGRID2_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x4238	0xB081    SUB	SP, SP, #4
0x423A	0xF8CDE000  STR	LR, [SP, #0]
0x423E	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__irgrid2_driver.c, 892 :: 		_slaveAddress = slave;
0x4240	0x4B05    LDR	R3, [PC, #20]
0x4242	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__irgrid2_driver.c, 893 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x4244	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x4246	0xF7FFFDEF  BL	__irgrid2_driver_hal_i2cMap+0
;__irgrid2_driver.c, 894 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x424A	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x424C	0xF7FFFE00  BL	__irgrid2_driver_hal_gpioMap+0
;__irgrid2_driver.c, 895 :: 		}
L_end_irgrid2_i2cDriverInit:
0x4250	0xF8DDE000  LDR	LR, [SP, #0]
0x4254	0xB001    ADD	SP, SP, #4
0x4256	0x4770    BX	LR
0x4258	0x0CF61FFF  	__irgrid2_driver__slaveAddress+0
; end of _irgrid2_i2cDriverInit
__irgrid2_driver_hal_i2cMap:
;__hal_kinetis.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_kinetis.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x3E28	0x6802    LDR	R2, [R0, #0]
0x3E2A	0x4906    LDR	R1, [PC, #24]
0x3E2C	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x3E2E	0x1D01    ADDS	R1, R0, #4
0x3E30	0x680A    LDR	R2, [R1, #0]
0x3E32	0x4905    LDR	R1, [PC, #20]
0x3E34	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x3E36	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x3E3A	0x680A    LDR	R2, [R1, #0]
0x3E3C	0x4903    LDR	R1, [PC, #12]
0x3E3E	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 89 :: 		}
L_end_hal_i2cMap:
0x3E40	0x4770    BX	LR
0x3E42	0xBF00    NOP
0x3E44	0x37701FFF  	__irgrid2_driver_fp_i2cStart+0
0x3E48	0x0CFC1FFF  	__irgrid2_driver_fp_i2cWrite+0
0x3E4C	0x37741FFF  	__irgrid2_driver_fp_i2cRead+0
; end of __irgrid2_driver_hal_i2cMap
__irgrid2_driver_hal_gpioMap:
;__irgrid2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__irgrid2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x3E50	0x4770    BX	LR
; end of __irgrid2_driver_hal_gpioMap
_irgrid2_init:
;__irgrid2_driver.c, 1020 :: 		void irgrid2_init()
0x4150	0xB081    SUB	SP, SP, #4
0x4152	0xF8CDE000  STR	LR, [SP, #0]
;__irgrid2_driver.c, 1024 :: 		irgrid2_readEEPROM(eeMLX90640);
0x4156	0x4808    LDR	R0, [PC, #32]
0x4158	0xF7FFFE58  BL	_irgrid2_readEEPROM+0
;__irgrid2_driver.c, 1025 :: 		irgrid2_ExtractParameters(eeMLX90640, &mlx90640);
0x415C	0x4907    LDR	R1, [PC, #28]
0x415E	0x4806    LDR	R0, [PC, #24]
0x4160	0xF7FFFE08  BL	_irgrid2_ExtractParameters+0
;__irgrid2_driver.c, 1026 :: 		irgrid2_setRefreshRate( 0x03 );
0x4164	0x2003    MOVS	R0, #3
0x4166	0xF7FFF8C3  BL	_irgrid2_setRefreshRate+0
;__irgrid2_driver.c, 1027 :: 		Delay_100ms();
0x416A	0xF7FFFD9D  BL	_Delay_100ms+0
;__irgrid2_driver.c, 1028 :: 		}
L_end_irgrid2_init:
0x416E	0xF8DDE000  LDR	LR, [SP, #0]
0x4172	0xB001    ADD	SP, SP, #4
0x4174	0x4770    BX	LR
0x4176	0xBF00    NOP
0x4178	0x37A41FFF  	irgrid2_init_eeMLX90640_L0+0
0x417C	0x0D001FFF  	__irgrid2_driver_mlx90640+0
; end of _irgrid2_init
_irgrid2_readEEPROM:
;__irgrid2_driver.c, 972 :: 		void irgrid2_readEEPROM(uint16_t *eeData)
; eeData start address is: 0 (R0)
0x3E0C	0xB081    SUB	SP, SP, #4
0x3E0E	0xF8CDE000  STR	LR, [SP, #0]
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
;__irgrid2_driver.c, 974 :: 		irgrid2_readData(0x2400, 832, eeData);
0x3E12	0x4602    MOV	R2, R0
; eeData end address is: 0 (R0)
0x3E14	0xF2403140  MOVW	R1, #832
0x3E18	0xF2424000  MOVW	R0, #9216
0x3E1C	0xF7FDFF2E  BL	_irgrid2_readData+0
;__irgrid2_driver.c, 975 :: 		}
L_end_irgrid2_readEEPROM:
0x3E20	0xF8DDE000  LDR	LR, [SP, #0]
0x3E24	0xB001    ADD	SP, SP, #4
0x3E26	0x4770    BX	LR
; end of _irgrid2_readEEPROM
_irgrid2_readData:
;__irgrid2_driver.c, 943 :: 		void irgrid2_readData(uint16_t startAddr, uint16_t nBytes, uint16_t *dataOUT)
; startAddr start address is: 0 (R0)
0x1C7C	0xF2AD6D94  SUBW	SP, SP, #1684
0x1C80	0xF8CDE000  STR	LR, [SP, #0]
0x1C84	0xF8AD1688  STRH	R1, [SP, #1672]
0x1C88	0xF8CD268C  STR	R2, [SP, #1676]
; startAddr end address is: 0 (R0)
; startAddr start address is: 0 (R0)
;__irgrid2_driver.c, 946 :: 		uint8_t readReg[ 1664 ] = {0};
0x1C8C	0xF10D0B06  ADD	R11, SP, #6
0x1C90	0xF50B6AD0  ADD	R10, R11, #1664
0x1C94	0xF8DFC0AC  LDR	R12, [PC, #172]
0x1C98	0xF002FAEC  BL	___CC2DW+0
;__irgrid2_driver.c, 947 :: 		uint16_t cnt = 0;
;__irgrid2_driver.c, 948 :: 		uint16_t dataCnt = 0;
;__irgrid2_driver.c, 949 :: 		uint16_t nMemAddressRead = 0;
;__irgrid2_driver.c, 950 :: 		uint16_t i = 0;
;__irgrid2_driver.c, 952 :: 		nMemAddressRead = 2 * nBytes;
0x1C9C	0xF8BD3688  LDRH	R3, [SP, #1672]
0x1CA0	0x005B    LSLS	R3, R3, #1
0x1CA2	0xF8AD3690  STRH	R3, [SP, #1680]
;__irgrid2_driver.c, 954 :: 		writeReg[ 0 ] = (uint8_t)(startAddr >> 8);
0x1CA6	0xAC01    ADD	R4, SP, #4
0x1CA8	0x0A03    LSRS	R3, R0, #8
0x1CAA	0xB2DB    UXTB	R3, R3
0x1CAC	0x7023    STRB	R3, [R4, #0]
;__irgrid2_driver.c, 955 :: 		writeReg[ 1 ] = (uint8_t)(startAddr & 0x00FF);
0x1CAE	0x1C64    ADDS	R4, R4, #1
0x1CB0	0xF00003FF  AND	R3, R0, #255
; startAddr end address is: 0 (R0)
0x1CB4	0xB2DB    UXTB	R3, R3
0x1CB6	0x7023    STRB	R3, [R4, #0]
;__irgrid2_driver.c, 957 :: 		hal_i2cStart();
0x1CB8	0xF7FFFCDA  BL	__irgrid2_driver_hal_i2cStart+0
;__irgrid2_driver.c, 958 :: 		hal_i2cWrite(_slaveAddress, writeReg, 2, END_MODE_RESTART);
0x1CBC	0xAC01    ADD	R4, SP, #4
0x1CBE	0x4B22    LDR	R3, [PC, #136]
0x1CC0	0x781B    LDRB	R3, [R3, #0]
0x1CC2	0x2202    MOVS	R2, #2
0x1CC4	0x4621    MOV	R1, R4
0x1CC6	0xB2D8    UXTB	R0, R3
0x1CC8	0x2300    MOVS	R3, #0
0x1CCA	0xF7FFFD81  BL	__irgrid2_driver_hal_i2cWrite+0
;__irgrid2_driver.c, 959 :: 		Delay_10ms();
0x1CCE	0xF7FFFD93  BL	_Delay_10ms+0
;__irgrid2_driver.c, 960 :: 		hal_i2cRead(_slaveAddress, readReg, nMemAddressRead, END_MODE_STOP);
0x1CD2	0xF10D0406  ADD	R4, SP, #6
0x1CD6	0x4B1C    LDR	R3, [PC, #112]
0x1CD8	0x781B    LDRB	R3, [R3, #0]
0x1CDA	0xF8BD2690  LDRH	R2, [SP, #1680]
0x1CDE	0x4621    MOV	R1, R4
0x1CE0	0xB2D8    UXTB	R0, R3
0x1CE2	0x2301    MOVS	R3, #1
0x1CE4	0xF7FFFD52  BL	__irgrid2_driver_hal_i2cRead+0
;__irgrid2_driver.c, 962 :: 		for(cnt=0; cnt < nBytes; cnt++)
; cnt start address is: 4 (R1)
0x1CE8	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
0x1CEA	0xB288    UXTH	R0, R1
L_irgrid2_readData155:
; cnt start address is: 0 (R0)
0x1CEC	0xF8BD3688  LDRH	R3, [SP, #1672]
0x1CF0	0x4298    CMP	R0, R3
0x1CF2	0xD221    BCS	L_irgrid2_readData156
;__irgrid2_driver.c, 964 :: 		i = cnt << 1;
0x1CF4	0x0045    LSLS	R5, R0, #1
0x1CF6	0xB2AD    UXTH	R5, R5
; i start address is: 4 (R1)
0x1CF8	0xB2A9    UXTH	R1, R5
;__irgrid2_driver.c, 965 :: 		dataOUT[cnt] = readReg[ i ];
0x1CFA	0x0044    LSLS	R4, R0, #1
0x1CFC	0xF8DD368C  LDR	R3, [SP, #1676]
0x1D00	0x191C    ADDS	R4, R3, R4
0x1D02	0xF10D0606  ADD	R6, SP, #6
0x1D06	0x1973    ADDS	R3, R6, R5
0x1D08	0x781B    LDRB	R3, [R3, #0]
0x1D0A	0x8023    STRH	R3, [R4, #0]
;__irgrid2_driver.c, 966 :: 		dataOUT[cnt] <<= 8;
0x1D0C	0x0044    LSLS	R4, R0, #1
0x1D0E	0xF8DD368C  LDR	R3, [SP, #1676]
0x1D12	0x191C    ADDS	R4, R3, R4
0x1D14	0x8823    LDRH	R3, [R4, #0]
0x1D16	0x021B    LSLS	R3, R3, #8
0x1D18	0x8023    STRH	R3, [R4, #0]
;__irgrid2_driver.c, 967 :: 		dataOUT[cnt] |= readReg[ i + 1 ];
0x1D1A	0x0044    LSLS	R4, R0, #1
0x1D1C	0xF8DD368C  LDR	R3, [SP, #1676]
0x1D20	0x191D    ADDS	R5, R3, R4
0x1D22	0x1C4B    ADDS	R3, R1, #1
0x1D24	0xB29B    UXTH	R3, R3
; i end address is: 4 (R1)
0x1D26	0x18F3    ADDS	R3, R6, R3
0x1D28	0x781C    LDRB	R4, [R3, #0]
0x1D2A	0x882B    LDRH	R3, [R5, #0]
0x1D2C	0x4323    ORRS	R3, R4
0x1D2E	0x802B    STRH	R3, [R5, #0]
;__irgrid2_driver.c, 962 :: 		for(cnt=0; cnt < nBytes; cnt++)
0x1D30	0x1C43    ADDS	R3, R0, #1
; cnt end address is: 0 (R0)
; cnt start address is: 4 (R1)
0x1D32	0xB299    UXTH	R1, R3
;__irgrid2_driver.c, 968 :: 		}
0x1D34	0xB288    UXTH	R0, R1
; cnt end address is: 4 (R1)
0x1D36	0xE7D9    B	L_irgrid2_readData155
L_irgrid2_readData156:
;__irgrid2_driver.c, 969 :: 		}
L_end_irgrid2_readData:
0x1D38	0xF8DDE000  LDR	LR, [SP, #0]
0x1D3C	0xF20D6D94  ADDW	SP, SP, #1684
0x1D40	0x4770    BX	LR
0x1D42	0xBF00    NOP
0x1D44	0x49CC0000  	?ICSirgrid2_readData_readReg_L0+0
0x1D48	0x0CF61FFF  	__irgrid2_driver__slaveAddress+0
; end of _irgrid2_readData
__irgrid2_driver_hal_i2cStart:
;__hal_kinetis.c, 91 :: 		static int hal_i2cStart()
0x1670	0xB082    SUB	SP, SP, #8
0x1672	0xF8CDE000  STR	LR, [SP, #0]
;__hal_kinetis.c, 93 :: 		int res = 0;
0x1676	0xF2400400  MOVW	R4, #0
0x167A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 94 :: 		res |= fp_i2cStart();
0x167E	0x4C06    LDR	R4, [PC, #24]
0x1680	0x6824    LDR	R4, [R4, #0]
0x1682	0x47A0    BLX	R4
0x1684	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1688	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_kinetis.c, 95 :: 		return res;
0x168C	0xB200    SXTH	R0, R0
;__hal_kinetis.c, 96 :: 		}
L_end_hal_i2cStart:
0x168E	0xF8DDE000  LDR	LR, [SP, #0]
0x1692	0xB002    ADD	SP, SP, #8
0x1694	0x4770    BX	LR
0x1696	0xBF00    NOP
0x1698	0x37701FFF  	__irgrid2_driver_fp_i2cStart+0
; end of __irgrid2_driver_hal_i2cStart
_I2C0_Start:
;__Lib_I2C_012.c, 572 :: 		
0x14E4	0xB081    SUB	SP, SP, #4
0x14E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 573 :: 		
0x14EA	0x4803    LDR	R0, [PC, #12]
0x14EC	0xF7FFFA78  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 574 :: 		
L_end_I2C0_Start:
0x14F0	0xF8DDE000  LDR	LR, [SP, #0]
0x14F4	0xB001    ADD	SP, SP, #4
0x14F6	0x4770    BX	LR
0x14F8	0x60004006  	I2C0_A1+0
; end of _I2C0_Start
__Lib_I2C_012_I2Cx_Start:
;__Lib_I2C_012.c, 194 :: 		
; I2C_BASE start address is: 0 (R0)
0x09E0	0xB084    SUB	SP, SP, #16
0x09E2	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 195 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x09E6	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 196 :: 		
;__Lib_I2C_012.c, 199 :: 		
0x09EA	0x4943    LDR	R1, [PC, #268]
0x09EC	0x4288    CMP	R0, R1
0x09EE	0xD105    BNE	L___Lib_I2C_012_I2Cx_Start9
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 200 :: 		
0x09F0	0x4942    LDR	R1, [PC, #264]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x09F2	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_012.c, 201 :: 		
0x09F4	0x4942    LDR	R1, [PC, #264]
0x09F6	0x6809    LDR	R1, [R1, #0]
0x09F8	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 202 :: 		
; I2Cx_TIMEOUT end address is: 16 (R4)
0x09FA	0xE015    B	L___Lib_I2C_012_I2Cx_Start10
L___Lib_I2C_012_I2Cx_Start9:
;__Lib_I2C_012.c, 203 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x09FC	0x4941    LDR	R1, [PC, #260]
0x09FE	0x4288    CMP	R0, R1
0x0A00	0xD106    BNE	L___Lib_I2C_012_I2Cx_Start11
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 204 :: 		
0x0A02	0x4941    LDR	R1, [PC, #260]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0A04	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 205 :: 		
0x0A06	0x4941    LDR	R1, [PC, #260]
0x0A08	0x6809    LDR	R1, [R1, #0]
0x0A0A	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 206 :: 		
0x0A0C	0x4614    MOV	R4, R2
0x0A0E	0xE00B    B	L___Lib_I2C_012_I2Cx_Start12
L___Lib_I2C_012_I2Cx_Start11:
;__Lib_I2C_012.c, 207 :: 		
0x0A10	0x493F    LDR	R1, [PC, #252]
0x0A12	0x4288    CMP	R0, R1
0x0A14	0xD106    BNE	L___Lib_I2C_012_I2Cx_Start121
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 208 :: 		
0x0A16	0x493F    LDR	R1, [PC, #252]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0A18	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 209 :: 		
0x0A1A	0x493F    LDR	R1, [PC, #252]
0x0A1C	0x6809    LDR	R1, [R1, #0]
0x0A1E	0x9103    STR	R1, [SP, #12]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0A20	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 210 :: 		
0x0A22	0xE000    B	L___Lib_I2C_012_I2Cx_Start13
L___Lib_I2C_012_I2Cx_Start121:
;__Lib_I2C_012.c, 207 :: 		
0x0A24	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 210 :: 		
L___Lib_I2C_012_I2Cx_Start13:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0A26	0x460C    MOV	R4, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Start12:
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
L___Lib_I2C_012_I2Cx_Start10:
;__Lib_I2C_012.c, 212 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0A28	0x9401    STR	R4, [SP, #4]
0x0A2A	0x9002    STR	R0, [SP, #8]
0x0A2C	0xF7FFFF46  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
0x0A30	0x9802    LDR	R0, [SP, #8]
0x0A32	0x9C01    LDR	R4, [SP, #4]
;__Lib_I2C_012.c, 215 :: 		
0x0A34	0x1C83    ADDS	R3, R0, #2
0x0A36	0x2201    MOVS	R2, #1
0x0A38	0x7819    LDRB	R1, [R3, #0]
0x0A3A	0xF3621145  BFI	R1, R2, #5, #1
0x0A3E	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 218 :: 		
0x0A40	0x1CC1    ADDS	R1, R0, #3
0x0A42	0x780A    LDRB	R2, [R1, #0]
0x0A44	0xF3C21100  UBFX	R1, R2, #4, #1
0x0A48	0xB1C9    CBZ	R1, L___Lib_I2C_012_I2Cx_Start14
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_012.c, 219 :: 		
0x0A4A	0x1CC3    ADDS	R3, R0, #3
0x0A4C	0x2201    MOVS	R2, #1
0x0A4E	0x7819    LDRB	R1, [R3, #0]
0x0A50	0xF3621104  BFI	R1, R2, #4, #1
0x0A54	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 221 :: 		
0x0A56	0x1D81    ADDS	R1, R0, #6
0x0A58	0x780A    LDRB	R2, [R1, #0]
0x0A5A	0xF3C21100  UBFX	R1, R2, #4, #1
0x0A5E	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start15
;__Lib_I2C_012.c, 222 :: 		
0x0A60	0x1D83    ADDS	R3, R0, #6
0x0A62	0x2201    MOVS	R2, #1
0x0A64	0x7819    LDRB	R1, [R3, #0]
0x0A66	0xF3621104  BFI	R1, R2, #4, #1
0x0A6A	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start15:
;__Lib_I2C_012.c, 224 :: 		
0x0A6C	0x1CC3    ADDS	R3, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0A6E	0x2201    MOVS	R2, #1
0x0A70	0x7819    LDRB	R1, [R3, #0]
0x0A72	0xF3620141  BFI	R1, R2, #1, #1
0x0A76	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 226 :: 		
0x0A78	0xF64F70FF  MOVW	R0, #65535
0x0A7C	0xE038    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 227 :: 		
L___Lib_I2C_012_I2Cx_Start14:
;__Lib_I2C_012.c, 229 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x0A7E	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
0x0A80	0x9401    STR	R4, [SP, #4]
0x0A82	0x4604    MOV	R4, R0
0x0A84	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_012.c, 230 :: 		
L___Lib_I2C_012_I2Cx_Start16:
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
0x0A86	0x1CE1    ADDS	R1, R4, #3
0x0A88	0x780A    LDRB	R2, [R1, #0]
0x0A8A	0xF3C20140  UBFX	R1, R2, #1, #1
0x0A8E	0xB951    CBNZ	R1, L___Lib_I2C_012_I2Cx_Start17
;__Lib_I2C_012.c, 232 :: 		
0x0A90	0xB140    CBZ	R0, L___Lib_I2C_012_I2Cx_Start122
;__Lib_I2C_012.c, 233 :: 		
0x0A92	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Start19
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_012.c, 234 :: 		
0x0A94	0x2005    MOVS	R0, #5
0x0A96	0x9C03    LDR	R4, [SP, #12]
0x0A98	0x47A0    BLX	R4
;__Lib_I2C_012.c, 235 :: 		
0x0A9A	0x2001    MOVS	R0, #1
0x0A9C	0xE028    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 236 :: 		
L___Lib_I2C_012_I2Cx_Start19:
;__Lib_I2C_012.c, 237 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 16 (R4)
0x0A9E	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0AA0	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 238 :: 		
0x0AA2	0xE7FF    B	L___Lib_I2C_012_I2Cx_Start18
L___Lib_I2C_012_I2Cx_Start122:
;__Lib_I2C_012.c, 232 :: 		
;__Lib_I2C_012.c, 238 :: 		
L___Lib_I2C_012_I2Cx_Start18:
;__Lib_I2C_012.c, 239 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0AA4	0xE7EF    B	L___Lib_I2C_012_I2Cx_Start16
L___Lib_I2C_012_I2Cx_Start17:
;__Lib_I2C_012.c, 241 :: 		
0x0AA6	0x1DA1    ADDS	R1, R4, #6
0x0AA8	0x780A    LDRB	R2, [R1, #0]
0x0AAA	0xF3C21100  UBFX	R1, R2, #4, #1
0x0AAE	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start20
;__Lib_I2C_012.c, 242 :: 		
0x0AB0	0x1DA3    ADDS	R3, R4, #6
0x0AB2	0x2201    MOVS	R2, #1
0x0AB4	0x7819    LDRB	R1, [R3, #0]
0x0AB6	0xF3621104  BFI	R1, R2, #4, #1
0x0ABA	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start20:
;__Lib_I2C_012.c, 244 :: 		
0x0ABC	0x1CE3    ADDS	R3, R4, #3
0x0ABE	0x2201    MOVS	R2, #1
0x0AC0	0x7819    LDRB	R1, [R3, #0]
0x0AC2	0xF3620141  BFI	R1, R2, #1, #1
0x0AC6	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 246 :: 		
; timeout start address is: 20 (R5)
0x0AC8	0x4605    MOV	R5, R0
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0ACA	0x4623    MOV	R3, R4
;__Lib_I2C_012.c, 247 :: 		
L___Lib_I2C_012_I2Cx_Start21:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 0 (R0)
0x0ACC	0x1CD9    ADDS	R1, R3, #3
0x0ACE	0x780A    LDRB	R2, [R1, #0]
0x0AD0	0xF3C20140  UBFX	R1, R2, #1, #1
0x0AD4	0xB159    CBZ	R1, L___Lib_I2C_012_I2Cx_Start22
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_012.c, 249 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
0x0AD6	0xB148    CBZ	R0, L___Lib_I2C_012_I2Cx_Start123
;__Lib_I2C_012.c, 250 :: 		
0x0AD8	0xB925    CBNZ	R5, L___Lib_I2C_012_I2Cx_Start24
; I2C_BASE end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 251 :: 		
0x0ADA	0x2005    MOVS	R0, #5
0x0ADC	0x9C03    LDR	R4, [SP, #12]
0x0ADE	0x47A0    BLX	R4
;__Lib_I2C_012.c, 252 :: 		
0x0AE0	0x2001    MOVS	R0, #1
0x0AE2	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 253 :: 		
L___Lib_I2C_012_I2Cx_Start24:
;__Lib_I2C_012.c, 254 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
0x0AE4	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 8 (R2)
0x0AE6	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x0AE8	0x4615    MOV	R5, R2
;__Lib_I2C_012.c, 255 :: 		
0x0AEA	0xE7FF    B	L___Lib_I2C_012_I2Cx_Start23
L___Lib_I2C_012_I2Cx_Start123:
;__Lib_I2C_012.c, 249 :: 		
;__Lib_I2C_012.c, 255 :: 		
L___Lib_I2C_012_I2Cx_Start23:
;__Lib_I2C_012.c, 256 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x0AEC	0xE7EE    B	L___Lib_I2C_012_I2Cx_Start21
L___Lib_I2C_012_I2Cx_Start22:
;__Lib_I2C_012.c, 258 :: 		
0x0AEE	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 259 :: 		
L_end_I2Cx_Start:
0x0AF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF4	0xB004    ADD	SP, SP, #16
0x0AF6	0x4770    BX	LR
0x0AF8	0x60004006  	I2C0_A1+0
0x0AFC	0x00841FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0B00	0x377C1FFF  	_I2C0_Timeout_Ptr+0
0x0B04	0x70004006  	I2C1_A1+0
0x0B08	0x00881FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0B0C	0x37801FFF  	_I2C1_Timeout_Ptr+0
0x0B10	0x6000400E  	I2C2_A1+0
0x0B14	0x008C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0B18	0x37841FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Start
docking_station_HEXIWEAR__setAN_1:
;__ds_hexi_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ PTB_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x059C	0x4901    LDR	R1, [PC, #4]
0x059E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x05A0	0x4770    BX	LR
0x05A2	0xBF00    NOP
0x05A4	0x080843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_1
docking_station_HEXIWEAR__setRST_1:
;__ds_hexi_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ PTB_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05A8	0x4901    LDR	R1, [PC, #4]
0x05AA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x05AC	0x4770    BX	LR
0x05AE	0xBF00    NOP
0x05B0	0x082C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_1
docking_station_HEXIWEAR__setCS_1:
;__ds_hexi_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ PTC_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0590	0x4901    LDR	R1, [PC, #4]
0x0592	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0594	0x4770    BX	LR
0x0596	0xBF00    NOP
0x0598	0x101043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_1
docking_station_HEXIWEAR__setSCK_1:
;__ds_hexi_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0578	0x4901    LDR	R1, [PC, #4]
0x057A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x057C	0x4770    BX	LR
0x057E	0xBF00    NOP
0x0580	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_1
docking_station_HEXIWEAR__setMISO_1:
;__ds_hexi_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0584	0x4901    LDR	R1, [PC, #4]
0x0586	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0588	0x4770    BX	LR
0x058A	0xBF00    NOP
0x058C	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_1
docking_station_HEXIWEAR__setMOSI_1:
;__ds_hexi_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05B4	0x4901    LDR	R1, [PC, #4]
0x05B6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x05B8	0x4770    BX	LR
0x05BA	0xBF00    NOP
0x05BC	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_1
docking_station_HEXIWEAR__setPWM_1:
;__ds_hexi_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ PTA_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05E4	0x4901    LDR	R1, [PC, #4]
0x05E6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x05E8	0x4770    BX	LR
0x05EA	0xBF00    NOP
0x05EC	0x002843FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_1
docking_station_HEXIWEAR__setINT_1:
;__ds_hexi_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ PTB_PDOR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05F0	0x4901    LDR	R1, [PC, #4]
0x05F2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x05F4	0x4770    BX	LR
0x05F6	0xBF00    NOP
0x05F8	0x083443FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_1
docking_station_HEXIWEAR__setRX_1:
;__ds_hexi_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ PTD_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05D8	0x4901    LDR	R1, [PC, #4]
0x05DA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x05DC	0x4770    BX	LR
0x05DE	0xBF00    NOP
0x05E0	0x180843FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setRX_1
docking_station_HEXIWEAR__setTX_1:
;__ds_hexi_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ PTD_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05C0	0x4901    LDR	R1, [PC, #4]
0x05C2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x05C4	0x4770    BX	LR
0x05C6	0xBF00    NOP
0x05C8	0x180C43FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setTX_1
docking_station_HEXIWEAR__setSCL_1:
;__ds_hexi_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05CC	0x4901    LDR	R1, [PC, #4]
0x05CE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x05D0	0x4770    BX	LR
0x05D2	0xBF00    NOP
0x05D4	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_1
docking_station_HEXIWEAR__setSDA_1:
;__ds_hexi_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0518	0x4901    LDR	R1, [PC, #4]
0x051A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x051C	0x4770    BX	LR
0x051E	0xBF00    NOP
0x0520	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_1
docking_station_HEXIWEAR__setAN_2:
;__ds_hexi_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value) 	{ PTB_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0524	0x4901    LDR	R1, [PC, #4]
0x0526	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x0528	0x4770    BX	LR
0x052A	0xBF00    NOP
0x052C	0x080C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_2
docking_station_HEXIWEAR__setRST_2:
;__ds_hexi_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value) 	{ PTB_PDOR.B19 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x050C	0x4901    LDR	R1, [PC, #4]
0x050E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x0510	0x4770    BX	LR
0x0512	0xBF00    NOP
0x0514	0x084C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_2
docking_station_HEXIWEAR__setCS_2:
;__ds_hexi_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value) 	{ PTC_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0530	0x4901    LDR	R1, [PC, #4]
0x0532	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x0534	0x4770    BX	LR
0x0536	0xBF00    NOP
0x0538	0x100C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_2
docking_station_HEXIWEAR__setSCK_2:
;__ds_hexi_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0560	0x4901    LDR	R1, [PC, #4]
0x0562	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x0564	0x4770    BX	LR
0x0566	0xBF00    NOP
0x0568	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_2
docking_station_HEXIWEAR__setMISO_2:
;__ds_hexi_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x056C	0x4901    LDR	R1, [PC, #4]
0x056E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x0570	0x4770    BX	LR
0x0572	0xBF00    NOP
0x0574	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_2
docking_station_HEXIWEAR__setMOSI_2:
;__ds_hexi_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0554	0x4901    LDR	R1, [PC, #4]
0x0556	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x0558	0x4770    BX	LR
0x055A	0xBF00    NOP
0x055C	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_2
docking_station_HEXIWEAR__setPWM_2:
;__ds_hexi_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value) 	{ PTA_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x053C	0x4901    LDR	R1, [PC, #4]
0x053E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x0540	0x4770    BX	LR
0x0542	0xBF00    NOP
0x0544	0x002C43FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_2
docking_station_HEXIWEAR__setINT_2:
;__ds_hexi_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value) 	{ PTB_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0548	0x4901    LDR	R1, [PC, #4]
0x054A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x054C	0x4770    BX	LR
0x054E	0xBF00    NOP
0x0550	0x082043FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_2
docking_station_HEXIWEAR__setRX_2:
;__ds_hexi_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value) 	{ PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0978	0x4901    LDR	R1, [PC, #4]
0x097A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x097C	0x4770    BX	LR
0x097E	0xBF00    NOP
0x0980	0x104043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setRX_2
docking_station_HEXIWEAR__setTX_2:
;__ds_hexi_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value) 	{ PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0984	0x4901    LDR	R1, [PC, #4]
0x0986	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x0988	0x4770    BX	LR
0x098A	0xBF00    NOP
0x098C	0x104443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setTX_2
docking_station_HEXIWEAR__setSCL_2:
;__ds_hexi_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x096C	0x4901    LDR	R1, [PC, #4]
0x096E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0970	0x4770    BX	LR
0x0972	0xBF00    NOP
0x0974	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_2
docking_station_HEXIWEAR__setSDA_2:
;__ds_hexi_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0954	0x4901    LDR	R1, [PC, #4]
0x0956	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0958	0x4770    BX	LR
0x095A	0xBF00    NOP
0x095C	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_2
docking_station_HEXIWEAR__setAN_3:
;__ds_hexi_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)   { PTB_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0960	0x4901    LDR	R1, [PC, #4]
0x0962	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x0964	0x4770    BX	LR
0x0966	0xBF00    NOP
0x0968	0x081843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_3
docking_station_HEXIWEAR__setRST_3:
;__ds_hexi_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)   { PTB_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x09B4	0x4901    LDR	R1, [PC, #4]
0x09B6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x09B8	0x4770    BX	LR
0x09BA	0xBF00    NOP
0x09BC	0x082843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_3
docking_station_HEXIWEAR__setCS_3:
;__ds_hexi_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)   { PTC_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x09C0	0x4901    LDR	R1, [PC, #4]
0x09C2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x09C4	0x4770    BX	LR
0x09C6	0xBF00    NOP
0x09C8	0x100843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_3
docking_station_HEXIWEAR__setSCK_3:
;__ds_hexi_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)   { PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x09A8	0x4901    LDR	R1, [PC, #4]
0x09AA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x09AC	0x4770    BX	LR
0x09AE	0xBF00    NOP
0x09B0	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_3
docking_station_HEXIWEAR__setMISO_3:
;__ds_hexi_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)   { PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0990	0x4901    LDR	R1, [PC, #4]
0x0992	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x0994	0x4770    BX	LR
0x0996	0xBF00    NOP
0x0998	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_3
docking_station_HEXIWEAR__setMOSI_3:
;__ds_hexi_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)   { PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x099C	0x4901    LDR	R1, [PC, #4]
0x099E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x09A0	0x4770    BX	LR
0x09A2	0xBF00    NOP
0x09A4	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_3
docking_station_HEXIWEAR__setPWM_3:
;__ds_hexi_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)   { PTA_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0620	0x4901    LDR	R1, [PC, #4]
0x0622	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x0624	0x4770    BX	LR
0x0626	0xBF00    NOP
0x0628	0x001043FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_3
docking_station_HEXIWEAR__setINT_3:
;__ds_hexi_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)   { PTB_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x062C	0x4901    LDR	R1, [PC, #4]
0x062E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x0630	0x4770    BX	LR
0x0632	0xBF00    NOP
0x0634	0x081C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_3
docking_station_HEXIWEAR__setRX_3:
;__ds_hexi_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)   { PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0614	0x4901    LDR	R1, [PC, #4]
0x0616	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x0618	0x4770    BX	LR
0x061A	0xBF00    NOP
0x061C	0x104043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setRX_3
docking_station_HEXIWEAR__setTX_3:
;__ds_hexi_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)   { PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05FC	0x4901    LDR	R1, [PC, #4]
0x05FE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x0600	0x4770    BX	LR
0x0602	0xBF00    NOP
0x0604	0x104443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setTX_3
docking_station_HEXIWEAR__setSCL_3:
;__ds_hexi_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)   { PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0608	0x4901    LDR	R1, [PC, #4]
0x060A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x060C	0x4770    BX	LR
0x060E	0xBF00    NOP
0x0610	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_3
docking_station_HEXIWEAR__setSDA_3:
;__ds_hexi_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)   { PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08B0	0x4901    LDR	R1, [PC, #4]
0x08B2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x08B4	0x4770    BX	LR
0x08B6	0xBF00    NOP
0x08B8	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_3
__Lib_I2C_012_I2Cx_Wait_For_Idle:
;__Lib_I2C_012.c, 162 :: 		
; I2C_BASE start address is: 0 (R0)
0x08BC	0xB082    SUB	SP, SP, #8
0x08BE	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 163 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x08C2	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 164 :: 		
;__Lib_I2C_012.c, 167 :: 		
0x08C6	0x491A    LDR	R1, [PC, #104]
0x08C8	0x4288    CMP	R0, R1
0x08CA	0xD105    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle0
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 168 :: 		
0x08CC	0x4919    LDR	R1, [PC, #100]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x08CE	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_012.c, 169 :: 		
0x08D0	0x4919    LDR	R1, [PC, #100]
0x08D2	0x6809    LDR	R1, [R1, #0]
0x08D4	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 170 :: 		
; I2Cx_TIMEOUT end address is: 12 (R3)
0x08D6	0xE015    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle1
L___Lib_I2C_012_I2Cx_Wait_For_Idle0:
;__Lib_I2C_012.c, 171 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x08D8	0x4918    LDR	R1, [PC, #96]
0x08DA	0x4288    CMP	R0, R1
0x08DC	0xD106    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle2
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 172 :: 		
0x08DE	0x4918    LDR	R1, [PC, #96]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x08E0	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 173 :: 		
0x08E2	0x4918    LDR	R1, [PC, #96]
0x08E4	0x6809    LDR	R1, [R1, #0]
0x08E6	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 174 :: 		
0x08E8	0x4613    MOV	R3, R2
0x08EA	0xE00B    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle3
L___Lib_I2C_012_I2Cx_Wait_For_Idle2:
;__Lib_I2C_012.c, 175 :: 		
0x08EC	0x4916    LDR	R1, [PC, #88]
0x08EE	0x4288    CMP	R0, R1
0x08F0	0xD106    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle119
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 176 :: 		
0x08F2	0x4916    LDR	R1, [PC, #88]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x08F4	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 177 :: 		
0x08F6	0x4916    LDR	R1, [PC, #88]
0x08F8	0x6809    LDR	R1, [R1, #0]
0x08FA	0x9101    STR	R1, [SP, #4]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x08FC	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 178 :: 		
0x08FE	0xE000    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle4
L___Lib_I2C_012_I2Cx_Wait_For_Idle119:
;__Lib_I2C_012.c, 175 :: 		
0x0900	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 178 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle4:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0902	0x460B    MOV	R3, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Wait_For_Idle3:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_012_I2Cx_Wait_For_Idle1:
;__Lib_I2C_012.c, 180 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x0904	0x461D    MOV	R5, R3
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x0906	0x4604    MOV	R4, R0
;__Lib_I2C_012.c, 181 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle5:
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE start address is: 16 (R4)
0x0908	0x4620    MOV	R0, R4
0x090A	0xF7FFFD99  BL	__Lib_I2C_012_I2Cx_Is_Idle+0
0x090E	0xB950    CBNZ	R0, L___Lib_I2C_012_I2Cx_Wait_For_Idle6
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 183 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0910	0xB143    CBZ	R3, L___Lib_I2C_012_I2Cx_Wait_For_Idle120
;__Lib_I2C_012.c, 184 :: 		
0x0912	0xB91D    CBNZ	R5, L___Lib_I2C_012_I2Cx_Wait_For_Idle8
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 185 :: 		
0x0914	0x2007    MOVS	R0, #7
0x0916	0x9C01    LDR	R4, [SP, #4]
0x0918	0x47A0    BLX	R4
;__Lib_I2C_012.c, 186 :: 		
0x091A	0xE004    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_012.c, 187 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle8:
;__Lib_I2C_012.c, 188 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 12 (R3)
0x091C	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x091E	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0920	0x4605    MOV	R5, R0
;__Lib_I2C_012.c, 189 :: 		
0x0922	0xE7FF    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle7
L___Lib_I2C_012_I2Cx_Wait_For_Idle120:
;__Lib_I2C_012.c, 183 :: 		
;__Lib_I2C_012.c, 189 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle7:
;__Lib_I2C_012.c, 190 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0924	0xE7F0    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle5
L___Lib_I2C_012_I2Cx_Wait_For_Idle6:
;__Lib_I2C_012.c, 191 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0926	0xF8DDE000  LDR	LR, [SP, #0]
0x092A	0xB002    ADD	SP, SP, #8
0x092C	0x4770    BX	LR
0x092E	0xBF00    NOP
0x0930	0x60004006  	I2C0_A1+0
0x0934	0x00841FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0938	0x377C1FFF  	_I2C0_Timeout_Ptr+0
0x093C	0x70004006  	I2C1_A1+0
0x0940	0x00881FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0944	0x37801FFF  	_I2C1_Timeout_Ptr+0
0x0948	0x6000400E  	I2C2_A1+0
0x094C	0x008C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0950	0x37841FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Wait_For_Idle
__Lib_I2C_012_I2Cx_Is_Idle:
;__Lib_I2C_012.c, 158 :: 		
; I2C_BASE start address is: 0 (R0)
0x0440	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 159 :: 		
0x0442	0x1CC1    ADDS	R1, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0444	0x780A    LDRB	R2, [R1, #0]
0x0446	0xF3C21140  UBFX	R1, R2, #5, #1
0x044A	0xF0810101  EOR	R1, R1, #1
0x044E	0xB2C9    UXTB	R1, R1
0x0450	0xB2C8    UXTB	R0, R1
;__Lib_I2C_012.c, 160 :: 		
L_end_I2Cx_Is_Idle:
0x0452	0xB001    ADD	SP, SP, #4
0x0454	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Is_Idle
_I2C1_Start:
;__Lib_I2C_012.c, 649 :: 		
0x1070	0xB081    SUB	SP, SP, #4
0x1072	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 650 :: 		
0x1076	0x4803    LDR	R0, [PC, #12]
0x1078	0xF7FFFCB2  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 651 :: 		
L_end_I2C1_Start:
0x107C	0xF8DDE000  LDR	LR, [SP, #0]
0x1080	0xB001    ADD	SP, SP, #4
0x1082	0x4770    BX	LR
0x1084	0x70004006  	I2C1_A1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_012.c, 726 :: 		
0x1058	0xB081    SUB	SP, SP, #4
0x105A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 727 :: 		
0x105E	0x4803    LDR	R0, [PC, #12]
0x1060	0xF7FFFCBE  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 728 :: 		
L_end_I2C2_Start:
0x1064	0xF8DDE000  LDR	LR, [SP, #0]
0x1068	0xB001    ADD	SP, SP, #4
0x106A	0x4770    BX	LR
0x106C	0x6000400E  	I2C2_A1+0
; end of _I2C2_Start
_UART0_Read:
;__Lib_UART_012345.c, 603 :: 		
0x1138	0xB081    SUB	SP, SP, #4
0x113A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 604 :: 		
0x113E	0x4803    LDR	R0, [PC, #12]
0x1140	0xF7FFFE6A  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 605 :: 		
L_end_UART0_Read:
0x1144	0xF8DDE000  LDR	LR, [SP, #0]
0x1148	0xB001    ADD	SP, SP, #4
0x114A	0x4770    BX	LR
0x114C	0xA0004006  	UART0_BDH+0
; end of _UART0_Read
__Lib_UART_012345_UART_Hal_Read:
;__Lib_UART_012345.c, 575 :: 		
; uartBase start address is: 0 (R0)
0x0E18	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 587 :: 		
L___Lib_UART_012345_UART_Hal_Read23:
; uartBase start address is: 0 (R0)
0x0E1A	0x1D01    ADDS	R1, R0, #4
0x0E1C	0x780A    LDRB	R2, [R1, #0]
0x0E1E	0xF3C21140  UBFX	R1, R2, #5, #1
0x0E22	0xB901    CBNZ	R1, L___Lib_UART_012345_UART_Hal_Read24
;__Lib_UART_012345.c, 589 :: 		
0x0E24	0xE7F9    B	L___Lib_UART_012345_UART_Hal_Read23
L___Lib_UART_012345_UART_Hal_Read24:
;__Lib_UART_012345.c, 593 :: 		
0x0E26	0x1DC1    ADDS	R1, R0, #7
; uartBase end address is: 0 (R0)
0x0E28	0x7809    LDRB	R1, [R1, #0]
0x0E2A	0xB2C8    UXTB	R0, R1
;__Lib_UART_012345.c, 594 :: 		
L_end_UART_Hal_Read:
0x0E2C	0xB001    ADD	SP, SP, #4
0x0E2E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Read
_UART0_Data_Ready:
;__Lib_UART_012345.c, 526 :: 		
0x1120	0xB081    SUB	SP, SP, #4
0x1122	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 527 :: 		
0x1126	0x4803    LDR	R0, [PC, #12]
0x1128	0xF7FFFE6E  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 528 :: 		
L_end_UART0_Data_Ready:
0x112C	0xF8DDE000  LDR	LR, [SP, #0]
0x1130	0xB001    ADD	SP, SP, #4
0x1132	0x4770    BX	LR
0x1134	0xA0004006  	UART0_BDH+0
; end of _UART0_Data_Ready
__Lib_UART_012345_UART_Hal_DataReady:
;__Lib_UART_012345.c, 515 :: 		
; uartBase start address is: 0 (R0)
0x0E08	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 516 :: 		
0x0E0A	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0E0C	0x7809    LDRB	R1, [R1, #0]
0x0E0E	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_012345.c, 517 :: 		
L_end_UART_Hal_DataReady:
0x0E12	0xB001    ADD	SP, SP, #4
0x0E14	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_DataReady
_UART0_Tx_Idle:
;__Lib_UART_012345.c, 772 :: 		
0x1108	0xB081    SUB	SP, SP, #4
0x110A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 773 :: 		
0x110E	0x4803    LDR	R0, [PC, #12]
0x1110	0xF7FFFE72  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 774 :: 		
L_end_UART0_Tx_Idle:
0x1114	0xF8DDE000  LDR	LR, [SP, #0]
0x1118	0xB001    ADD	SP, SP, #4
0x111A	0x4770    BX	LR
0x111C	0xA0004006  	UART0_BDH+0
; end of _UART0_Tx_Idle
__Lib_UART_012345_UART_Hal_Tx_Idle:
;__Lib_UART_012345.c, 761 :: 		
; uartBase start address is: 0 (R0)
0x0DF8	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 762 :: 		
0x0DFA	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0DFC	0x7809    LDRB	R1, [R1, #0]
0x0DFE	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_012345.c, 763 :: 		
L_end_UART_Hal_Tx_Idle:
0x0E02	0xB001    ADD	SP, SP, #4
0x0E04	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Tx_Idle
_UART1_Read:
;__Lib_UART_012345.c, 611 :: 		
0x0FE0	0xB081    SUB	SP, SP, #4
0x0FE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 612 :: 		
0x0FE6	0x4803    LDR	R0, [PC, #12]
0x0FE8	0xF7FFFF16  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 613 :: 		
L_end_UART1_Read:
0x0FEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF0	0xB001    ADD	SP, SP, #4
0x0FF2	0x4770    BX	LR
0x0FF4	0xB0004006  	UART1_BDH+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_012345.c, 534 :: 		
0x1028	0xB081    SUB	SP, SP, #4
0x102A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 535 :: 		
0x102E	0x4803    LDR	R0, [PC, #12]
0x1030	0xF7FFFEEA  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 536 :: 		
L_end_UART1_Data_Ready:
0x1034	0xF8DDE000  LDR	LR, [SP, #0]
0x1038	0xB001    ADD	SP, SP, #4
0x103A	0x4770    BX	LR
0x103C	0xB0004006  	UART1_BDH+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_012345.c, 780 :: 		
0x1040	0xB081    SUB	SP, SP, #4
0x1042	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 781 :: 		
0x1046	0x4803    LDR	R0, [PC, #12]
0x1048	0xF7FFFED6  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 782 :: 		
L_end_UART1_Tx_Idle:
0x104C	0xF8DDE000  LDR	LR, [SP, #0]
0x1050	0xB001    ADD	SP, SP, #4
0x1052	0x4770    BX	LR
0x1054	0xB0004006  	UART1_BDH+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_012345.c, 619 :: 		
0x0FF8	0xB081    SUB	SP, SP, #4
0x0FFA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 620 :: 		
0x0FFE	0x4803    LDR	R0, [PC, #12]
0x1000	0xF7FFFF0A  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 621 :: 		
L_end_UART2_Read:
0x1004	0xF8DDE000  LDR	LR, [SP, #0]
0x1008	0xB001    ADD	SP, SP, #4
0x100A	0x4770    BX	LR
0x100C	0xC0004006  	UART2_BDH+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_012345.c, 542 :: 		
0x1010	0xB081    SUB	SP, SP, #4
0x1012	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 543 :: 		
0x1016	0x4803    LDR	R0, [PC, #12]
0x1018	0xF7FFFEF6  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 544 :: 		
L_end_UART2_Data_Ready:
0x101C	0xF8DDE000  LDR	LR, [SP, #0]
0x1020	0xB001    ADD	SP, SP, #4
0x1022	0x4770    BX	LR
0x1024	0xC0004006  	UART2_BDH+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_012345.c, 788 :: 		
0x1150	0xB081    SUB	SP, SP, #4
0x1152	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 789 :: 		
0x1156	0x4803    LDR	R0, [PC, #12]
0x1158	0xF7FFFE4E  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 790 :: 		
L_end_UART2_Tx_Idle:
0x115C	0xF8DDE000  LDR	LR, [SP, #0]
0x1160	0xB001    ADD	SP, SP, #4
0x1162	0x4770    BX	LR
0x1164	0xC0004006  	UART2_BDH+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_012345.c, 627 :: 		
0x13F0	0xB081    SUB	SP, SP, #4
0x13F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 628 :: 		
0x13F6	0x4803    LDR	R0, [PC, #12]
0x13F8	0xF7FFFD0E  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 629 :: 		
L_end_UART3_Read:
0x13FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1400	0xB001    ADD	SP, SP, #4
0x1402	0x4770    BX	LR
0x1404	0xD0004006  	UART3_BDH+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_012345.c, 550 :: 		
0x1408	0xB081    SUB	SP, SP, #4
0x140A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 551 :: 		
0x140E	0x4803    LDR	R0, [PC, #12]
0x1410	0xF7FFFCFA  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 552 :: 		
L_end_UART3_Data_Ready:
0x1414	0xF8DDE000  LDR	LR, [SP, #0]
0x1418	0xB001    ADD	SP, SP, #4
0x141A	0x4770    BX	LR
0x141C	0xD0004006  	UART3_BDH+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_012345.c, 796 :: 		
0x13C0	0xB081    SUB	SP, SP, #4
0x13C2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 797 :: 		
0x13C6	0x4803    LDR	R0, [PC, #12]
0x13C8	0xF7FFFD16  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 798 :: 		
L_end_UART3_Tx_Idle:
0x13CC	0xF8DDE000  LDR	LR, [SP, #0]
0x13D0	0xB001    ADD	SP, SP, #4
0x13D2	0x4770    BX	LR
0x13D4	0xD0004006  	UART3_BDH+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_012345.c, 635 :: 		
0x13D8	0xB081    SUB	SP, SP, #4
0x13DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 636 :: 		
0x13DE	0x4803    LDR	R0, [PC, #12]
0x13E0	0xF7FFFD1A  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 637 :: 		
L_end_UART4_Read:
0x13E4	0xF8DDE000  LDR	LR, [SP, #0]
0x13E8	0xB001    ADD	SP, SP, #4
0x13EA	0x4770    BX	LR
0x13EC	0xA000400E  	UART4_BDH+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_012345.c, 558 :: 		
0x1450	0xB081    SUB	SP, SP, #4
0x1452	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 559 :: 		
0x1456	0x4803    LDR	R0, [PC, #12]
0x1458	0xF7FFFCD6  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 560 :: 		
L_end_UART4_Data_Ready:
0x145C	0xF8DDE000  LDR	LR, [SP, #0]
0x1460	0xB001    ADD	SP, SP, #4
0x1462	0x4770    BX	LR
0x1464	0xA000400E  	UART4_BDH+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_012345.c, 804 :: 		
0x1468	0xB081    SUB	SP, SP, #4
0x146A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 805 :: 		
0x146E	0x4803    LDR	R0, [PC, #12]
0x1470	0xF7FFFCC2  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 806 :: 		
L_end_UART4_Tx_Idle:
0x1474	0xF8DDE000  LDR	LR, [SP, #0]
0x1478	0xB001    ADD	SP, SP, #4
0x147A	0x4770    BX	LR
0x147C	0xA000400E  	UART4_BDH+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_012345.c, 643 :: 		
0x1420	0xB081    SUB	SP, SP, #4
0x1422	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 644 :: 		
0x1426	0x4803    LDR	R0, [PC, #12]
0x1428	0xF7FFFCF6  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 645 :: 		
L_end_UART5_Read:
0x142C	0xF8DDE000  LDR	LR, [SP, #0]
0x1430	0xB001    ADD	SP, SP, #4
0x1432	0x4770    BX	LR
0x1434	0xB000400E  	UART5_BDH+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_012345.c, 566 :: 		
0x1438	0xB081    SUB	SP, SP, #4
0x143A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 567 :: 		
0x143E	0x4803    LDR	R0, [PC, #12]
0x1440	0xF7FFFCE2  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 568 :: 		
L_end_UART5_Data_Ready:
0x1444	0xF8DDE000  LDR	LR, [SP, #0]
0x1448	0xB001    ADD	SP, SP, #4
0x144A	0x4770    BX	LR
0x144C	0xB000400E  	UART5_BDH+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_012345.c, 812 :: 		
0x13A8	0xB081    SUB	SP, SP, #4
0x13AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 813 :: 		
0x13AE	0x4803    LDR	R0, [PC, #12]
0x13B0	0xF7FFFD22  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 814 :: 		
L_end_UART5_Tx_Idle:
0x13B4	0xF8DDE000  LDR	LR, [SP, #0]
0x13B8	0xB001    ADD	SP, SP, #4
0x13BA	0x4770    BX	LR
0x13BC	0xB000400E  	UART5_BDH+0
; end of _UART5_Tx_Idle
__irgrid2_driver_hal_i2cWrite:
;__hal_kinetis.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x17D0	0xB082    SUB	SP, SP, #8
0x17D2	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_kinetis.c, 100 :: 		int res = 0;
0x17D6	0xF2400400  MOVW	R4, #0
0x17DA	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x17DE	0x4C05    LDR	R4, [PC, #20]
0x17E0	0x6824    LDR	R4, [R4, #0]
0x17E2	0x47A0    BLX	R4
0x17E4	0xF9BD4004  LDRSH	R4, [SP, #4]
0x17E8	0x4304    ORRS	R4, R0
;__hal_kinetis.c, 103 :: 		return res;
0x17EA	0xB220    SXTH	R0, R4
;__hal_kinetis.c, 104 :: 		}
L_end_hal_i2cWrite:
0x17EC	0xF8DDE000  LDR	LR, [SP, #0]
0x17F0	0xB002    ADD	SP, SP, #8
0x17F2	0x4770    BX	LR
0x17F4	0x0CFC1FFF  	__irgrid2_driver_fp_i2cWrite+0
; end of __irgrid2_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_012.c, 628 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x11B0	0xB081    SUB	SP, SP, #4
0x11B2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 629 :: 		
0x11B6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x11B8	0x4613    MOV	R3, R2
0x11BA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x11BC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x11BE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x11C0	0xF7FFFD24  BL	__Lib_I2C_012_I2Cx_Write+0
0x11C4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 630 :: 		
L_end_I2C0_Write:
0x11C6	0xF8DDE000  LDR	LR, [SP, #0]
0x11CA	0xB001    ADD	SP, SP, #4
0x11CC	0x4770    BX	LR
0x11CE	0xBF00    NOP
0x11D0	0x60004006  	I2C0_A1+0
; end of _I2C0_Write
__Lib_I2C_012_I2Cx_Write:
;__Lib_I2C_012.c, 396 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0C0C	0xB087    SUB	SP, SP, #28
0x0C0E	0xF8CDE000  STR	LR, [SP, #0]
0x0C12	0x9205    STR	R2, [SP, #20]
0x0C14	0x4602    MOV	R2, R0
0x0C16	0xB2C8    UXTB	R0, R1
0x0C18	0x9306    STR	R3, [SP, #24]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; slave_address start address is: 0 (R0)
0x0C1A	0x9C07    LDR	R4, [SP, #28]
0x0C1C	0x9407    STR	R4, [SP, #28]
;__Lib_I2C_012.c, 398 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0C1E	0xF04F0100  MOV	R1, #0
;__Lib_I2C_012.c, 399 :: 		
;__Lib_I2C_012.c, 402 :: 		
0x0C22	0x4C6C    LDR	R4, [PC, #432]
0x0C24	0x42A2    CMP	R2, R4
0x0C26	0xD106    BNE	L___Lib_I2C_012_I2Cx_Write57
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 403 :: 		
0x0C28	0x4C6B    LDR	R4, [PC, #428]
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0C2A	0x6826    LDR	R6, [R4, #0]
;__Lib_I2C_012.c, 404 :: 		
0x0C2C	0x4C6B    LDR	R4, [PC, #428]
0x0C2E	0x6824    LDR	R4, [R4, #0]
0x0C30	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_012.c, 405 :: 		
0x0C32	0x4631    MOV	R1, R6
; I2Cx_TIMEOUT end address is: 24 (R6)
0x0C34	0xE014    B	L___Lib_I2C_012_I2Cx_Write58
L___Lib_I2C_012_I2Cx_Write57:
;__Lib_I2C_012.c, 406 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0C36	0x4C6A    LDR	R4, [PC, #424]
0x0C38	0x42A2    CMP	R2, R4
0x0C3A	0xD105    BNE	L___Lib_I2C_012_I2Cx_Write59
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 407 :: 		
0x0C3C	0x4C69    LDR	R4, [PC, #420]
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0C3E	0x6826    LDR	R6, [R4, #0]
;__Lib_I2C_012.c, 408 :: 		
0x0C40	0x4C69    LDR	R4, [PC, #420]
0x0C42	0x6824    LDR	R4, [R4, #0]
0x0C44	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_012.c, 409 :: 		
; I2Cx_TIMEOUT end address is: 24 (R6)
0x0C46	0xE00A    B	L___Lib_I2C_012_I2Cx_Write60
L___Lib_I2C_012_I2Cx_Write59:
;__Lib_I2C_012.c, 410 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0C48	0x4C68    LDR	R4, [PC, #416]
0x0C4A	0x42A2    CMP	R2, R4
0x0C4C	0xD106    BNE	L___Lib_I2C_012_I2Cx_Write131
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 411 :: 		
0x0C4E	0x4C68    LDR	R4, [PC, #416]
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0C50	0x6821    LDR	R1, [R4, #0]
;__Lib_I2C_012.c, 412 :: 		
0x0C52	0x4C68    LDR	R4, [PC, #416]
0x0C54	0x6824    LDR	R4, [R4, #0]
0x0C56	0x9404    STR	R4, [SP, #16]
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0C58	0x460E    MOV	R6, R1
;__Lib_I2C_012.c, 413 :: 		
0x0C5A	0xE000    B	L___Lib_I2C_012_I2Cx_Write61
L___Lib_I2C_012_I2Cx_Write131:
;__Lib_I2C_012.c, 410 :: 		
0x0C5C	0x460E    MOV	R6, R1
;__Lib_I2C_012.c, 413 :: 		
L___Lib_I2C_012_I2Cx_Write61:
; I2Cx_TIMEOUT start address is: 24 (R6)
; I2Cx_TIMEOUT end address is: 24 (R6)
L___Lib_I2C_012_I2Cx_Write60:
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0C5E	0x4631    MOV	R1, R6
; I2Cx_TIMEOUT end address is: 24 (R6)
L___Lib_I2C_012_I2Cx_Write58:
;__Lib_I2C_012.c, 415 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0C60	0x0044    LSLS	R4, R0, #1
; slave_address end address is: 0 (R0)
0x0C62	0x9101    STR	R1, [SP, #4]
0x0C64	0x9202    STR	R2, [SP, #8]
0x0C66	0xB2E1    UXTB	R1, R4
0x0C68	0x4610    MOV	R0, R2
0x0C6A	0xF7FFFDBD  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0C6E	0x9A02    LDR	R2, [SP, #8]
0x0C70	0x9901    LDR	R1, [SP, #4]
0x0C72	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write62
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 417 :: 		
0x0C74	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x0C76	0xF7FFFCDF  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 418 :: 		
0x0C7A	0x2000    MOVS	R0, #0
0x0C7C	0xE0A5    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 419 :: 		
L___Lib_I2C_012_I2Cx_Write62:
;__Lib_I2C_012.c, 421 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; i start address is: 28 (R7)
; I2C_BASE start address is: 8 (R2)
0x0C7E	0x2700    MOVS	R7, #0
; I2C_BASE end address is: 8 (R2)
; i end address is: 28 (R7)
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0C80	0x463B    MOV	R3, R7
L___Lib_I2C_012_I2Cx_Write63:
; i start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0x0C82	0x9C06    LDR	R4, [SP, #24]
0x0C84	0x42A3    CMP	R3, R4
0x0C86	0xD216    BCS	L___Lib_I2C_012_I2Cx_Write64
;__Lib_I2C_012.c, 422 :: 		
0x0C88	0x9C05    LDR	R4, [SP, #20]
0x0C8A	0x18E4    ADDS	R4, R4, R3
0x0C8C	0x7824    LDRB	R4, [R4, #0]
0x0C8E	0x9201    STR	R2, [SP, #4]
0x0C90	0x9102    STR	R1, [SP, #8]
0x0C92	0x9303    STR	R3, [SP, #12]
0x0C94	0xB2E1    UXTB	R1, R4
0x0C96	0x4610    MOV	R0, R2
0x0C98	0xF7FFFDA6  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0C9C	0x9B03    LDR	R3, [SP, #12]
0x0C9E	0x9902    LDR	R1, [SP, #8]
0x0CA0	0x9A01    LDR	R2, [SP, #4]
0x0CA2	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write66
; i end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 424 :: 		
0x0CA4	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x0CA6	0xF7FFFCC7  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 425 :: 		
0x0CAA	0x2000    MOVS	R0, #0
0x0CAC	0xE08D    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 426 :: 		
L___Lib_I2C_012_I2Cx_Write66:
;__Lib_I2C_012.c, 421 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; i start address is: 12 (R3)
0x0CAE	0x1C5C    ADDS	R4, R3, #1
; i end address is: 12 (R3)
; i start address is: 28 (R7)
0x0CB0	0x4627    MOV	R7, R4
;__Lib_I2C_012.c, 427 :: 		
; i end address is: 28 (R7)
0x0CB2	0x463B    MOV	R3, R7
0x0CB4	0xE7E5    B	L___Lib_I2C_012_I2Cx_Write63
L___Lib_I2C_012_I2Cx_Write64:
;__Lib_I2C_012.c, 429 :: 		
0x0CB6	0x9C07    LDR	R4, [SP, #28]
0x0CB8	0x2C01    CMP	R4, #1
0x0CBA	0xD148    BNE	L___Lib_I2C_012_I2Cx_Write67
;__Lib_I2C_012.c, 431 :: 		
; timeout start address is: 12 (R3)
0x0CBC	0x460B    MOV	R3, R1
; I2C_BASE end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0CBE	0x4610    MOV	R0, R2
;__Lib_I2C_012.c, 432 :: 		
L___Lib_I2C_012_I2Cx_Write68:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0CC0	0x1CC4    ADDS	R4, R0, #3
0x0CC2	0x7825    LDRB	R5, [R4, #0]
0x0CC4	0xF3C50440  UBFX	R4, R5, #1, #1
0x0CC8	0xB164    CBZ	R4, L___Lib_I2C_012_I2Cx_Write69
;__Lib_I2C_012.c, 434 :: 		
0x0CCA	0xB141    CBZ	R1, L___Lib_I2C_012_I2Cx_Write132
;__Lib_I2C_012.c, 435 :: 		
0x0CCC	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Write71
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 436 :: 		
0x0CCE	0x2004    MOVS	R0, #4
0x0CD0	0x9C04    LDR	R4, [SP, #16]
0x0CD2	0x47A0    BLX	R4
;__Lib_I2C_012.c, 437 :: 		
0x0CD4	0x2001    MOVS	R0, #1
0x0CD6	0xE078    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 438 :: 		
L___Lib_I2C_012_I2Cx_Write71:
;__Lib_I2C_012.c, 439 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0CD8	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0CDA	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 440 :: 		
0x0CDC	0xE000    B	L___Lib_I2C_012_I2Cx_Write70
L___Lib_I2C_012_I2Cx_Write132:
;__Lib_I2C_012.c, 434 :: 		
0x0CDE	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 440 :: 		
L___Lib_I2C_012_I2Cx_Write70:
;__Lib_I2C_012.c, 441 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x0CE0	0x4623    MOV	R3, R4
0x0CE2	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write68
L___Lib_I2C_012_I2Cx_Write69:
;__Lib_I2C_012.c, 443 :: 		
0x0CE4	0x1C86    ADDS	R6, R0, #2
0x0CE6	0x2500    MOVS	R5, #0
0x0CE8	0x7834    LDRB	R4, [R6, #0]
0x0CEA	0xF3651445  BFI	R4, R5, #5, #1
0x0CEE	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 445 :: 		
; timeout start address is: 8 (R2)
0x0CF0	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 446 :: 		
L___Lib_I2C_012_I2Cx_Write72:
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0CF2	0x1CC4    ADDS	R4, R0, #3
0x0CF4	0x7825    LDRB	R5, [R4, #0]
0x0CF6	0xF3C50440  UBFX	R4, R5, #1, #1
0x0CFA	0xB95C    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write73
;__Lib_I2C_012.c, 448 :: 		
0x0CFC	0xB139    CBZ	R1, L___Lib_I2C_012_I2Cx_Write133
;__Lib_I2C_012.c, 449 :: 		
0x0CFE	0xB922    CBNZ	R2, L___Lib_I2C_012_I2Cx_Write75
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 450 :: 		
0x0D00	0x2004    MOVS	R0, #4
0x0D02	0x9C04    LDR	R4, [SP, #16]
0x0D04	0x47A0    BLX	R4
;__Lib_I2C_012.c, 451 :: 		
0x0D06	0x2001    MOVS	R0, #1
0x0D08	0xE05F    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 452 :: 		
L___Lib_I2C_012_I2Cx_Write75:
;__Lib_I2C_012.c, 453 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0D0A	0x1E53    SUBS	R3, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 454 :: 		
0x0D0C	0xE000    B	L___Lib_I2C_012_I2Cx_Write74
L___Lib_I2C_012_I2Cx_Write133:
;__Lib_I2C_012.c, 448 :: 		
0x0D0E	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 454 :: 		
L___Lib_I2C_012_I2Cx_Write74:
;__Lib_I2C_012.c, 455 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0D10	0x461A    MOV	R2, R3
0x0D12	0xE7EE    B	L___Lib_I2C_012_I2Cx_Write72
L___Lib_I2C_012_I2Cx_Write73:
;__Lib_I2C_012.c, 457 :: 		
0x0D14	0x1D84    ADDS	R4, R0, #6
0x0D16	0x7825    LDRB	R5, [R4, #0]
0x0D18	0xF3C51400  UBFX	R4, R5, #4, #1
0x0D1C	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write76
;__Lib_I2C_012.c, 458 :: 		
0x0D1E	0x1D86    ADDS	R6, R0, #6
0x0D20	0x2501    MOVS	R5, #1
0x0D22	0x7834    LDRB	R4, [R6, #0]
0x0D24	0xF3651404  BFI	R4, R5, #4, #1
0x0D28	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 459 :: 		
L___Lib_I2C_012_I2Cx_Write76:
;__Lib_I2C_012.c, 460 :: 		
0x0D2A	0x1D84    ADDS	R4, R0, #6
0x0D2C	0x7825    LDRB	R5, [R4, #0]
0x0D2E	0xF3C51480  UBFX	R4, R5, #6, #1
0x0D32	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write77
;__Lib_I2C_012.c, 461 :: 		
0x0D34	0x1D86    ADDS	R6, R0, #6
0x0D36	0x2501    MOVS	R5, #1
0x0D38	0x7834    LDRB	R4, [R6, #0]
0x0D3A	0xF3651486  BFI	R4, R5, #6, #1
0x0D3E	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 462 :: 		
L___Lib_I2C_012_I2Cx_Write77:
;__Lib_I2C_012.c, 464 :: 		
0x0D40	0x1CC6    ADDS	R6, R0, #3
0x0D42	0x2501    MOVS	R5, #1
0x0D44	0x7834    LDRB	R4, [R6, #0]
0x0D46	0xF3650441  BFI	R4, R5, #1, #1
0x0D4A	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 465 :: 		
; I2C_BASE end address is: 0 (R0)
0x0D4C	0xE02A    B	L___Lib_I2C_012_I2Cx_Write78
L___Lib_I2C_012_I2Cx_Write67:
;__Lib_I2C_012.c, 468 :: 		
; I2C_BASE start address is: 8 (R2)
0x0D4E	0x1C96    ADDS	R6, R2, #2
0x0D50	0x2501    MOVS	R5, #1
0x0D52	0x7834    LDRB	R4, [R6, #0]
0x0D54	0xF3650482  BFI	R4, R5, #2, #1
0x0D58	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 470 :: 		
; timeout start address is: 12 (R3)
0x0D5A	0x460B    MOV	R3, R1
; I2C_BASE end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0D5C	0x4610    MOV	R0, R2
;__Lib_I2C_012.c, 471 :: 		
L___Lib_I2C_012_I2Cx_Write79:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0D5E	0x1CC4    ADDS	R4, R0, #3
0x0D60	0x7825    LDRB	R5, [R4, #0]
0x0D62	0xF3C50440  UBFX	R4, R5, #1, #1
0x0D66	0xB964    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write80
;__Lib_I2C_012.c, 473 :: 		
0x0D68	0xB141    CBZ	R1, L___Lib_I2C_012_I2Cx_Write134
;__Lib_I2C_012.c, 474 :: 		
0x0D6A	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Write82
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 475 :: 		
0x0D6C	0x2004    MOVS	R0, #4
0x0D6E	0x9C04    LDR	R4, [SP, #16]
0x0D70	0x47A0    BLX	R4
;__Lib_I2C_012.c, 476 :: 		
0x0D72	0x2001    MOVS	R0, #1
0x0D74	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 477 :: 		
L___Lib_I2C_012_I2Cx_Write82:
;__Lib_I2C_012.c, 478 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0D76	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0D78	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 479 :: 		
0x0D7A	0xE000    B	L___Lib_I2C_012_I2Cx_Write81
L___Lib_I2C_012_I2Cx_Write134:
;__Lib_I2C_012.c, 473 :: 		
0x0D7C	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 479 :: 		
L___Lib_I2C_012_I2Cx_Write81:
;__Lib_I2C_012.c, 480 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x0D7E	0x4623    MOV	R3, R4
0x0D80	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write79
L___Lib_I2C_012_I2Cx_Write80:
;__Lib_I2C_012.c, 482 :: 		
0x0D82	0x1D84    ADDS	R4, R0, #6
0x0D84	0x7825    LDRB	R5, [R4, #0]
0x0D86	0xF3C51400  UBFX	R4, R5, #4, #1
0x0D8A	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write83
;__Lib_I2C_012.c, 483 :: 		
0x0D8C	0x1D86    ADDS	R6, R0, #6
0x0D8E	0x2501    MOVS	R5, #1
0x0D90	0x7834    LDRB	R4, [R6, #0]
0x0D92	0xF3651404  BFI	R4, R5, #4, #1
0x0D96	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 484 :: 		
L___Lib_I2C_012_I2Cx_Write83:
;__Lib_I2C_012.c, 486 :: 		
0x0D98	0x1CC6    ADDS	R6, R0, #3
0x0D9A	0x2501    MOVS	R5, #1
0x0D9C	0x7834    LDRB	R4, [R6, #0]
0x0D9E	0xF3650441  BFI	R4, R5, #1, #1
0x0DA2	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 487 :: 		
L___Lib_I2C_012_I2Cx_Write78:
;__Lib_I2C_012.c, 489 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0DA4	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 490 :: 		
L___Lib_I2C_012_I2Cx_Write84:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0DA6	0x1CC4    ADDS	R4, R0, #3
0x0DA8	0x7825    LDRB	R5, [R4, #0]
0x0DAA	0xF3C50440  UBFX	R4, R5, #1, #1
0x0DAE	0xB15C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write85
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 492 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0DB0	0xB139    CBZ	R1, L___Lib_I2C_012_I2Cx_Write135
;__Lib_I2C_012.c, 493 :: 		
0x0DB2	0xB922    CBNZ	R2, L___Lib_I2C_012_I2Cx_Write87
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 494 :: 		
0x0DB4	0x2004    MOVS	R0, #4
0x0DB6	0x9C04    LDR	R4, [SP, #16]
0x0DB8	0x47A0    BLX	R4
;__Lib_I2C_012.c, 495 :: 		
0x0DBA	0x2001    MOVS	R0, #1
0x0DBC	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 496 :: 		
L___Lib_I2C_012_I2Cx_Write87:
;__Lib_I2C_012.c, 497 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0DBE	0x1E53    SUBS	R3, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 498 :: 		
0x0DC0	0xE000    B	L___Lib_I2C_012_I2Cx_Write86
L___Lib_I2C_012_I2Cx_Write135:
;__Lib_I2C_012.c, 492 :: 		
0x0DC2	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 498 :: 		
L___Lib_I2C_012_I2Cx_Write86:
;__Lib_I2C_012.c, 499 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0DC4	0x461A    MOV	R2, R3
0x0DC6	0xE7EE    B	L___Lib_I2C_012_I2Cx_Write84
L___Lib_I2C_012_I2Cx_Write85:
;__Lib_I2C_012.c, 501 :: 		
0x0DC8	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 502 :: 		
L_end_I2Cx_Write:
0x0DCA	0xF8DDE000  LDR	LR, [SP, #0]
0x0DCE	0xB007    ADD	SP, SP, #28
0x0DD0	0x4770    BX	LR
0x0DD2	0xBF00    NOP
0x0DD4	0x60004006  	I2C0_A1+0
0x0DD8	0x00841FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0DDC	0x377C1FFF  	_I2C0_Timeout_Ptr+0
0x0DE0	0x70004006  	I2C1_A1+0
0x0DE4	0x00881FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0DE8	0x37801FFF  	_I2C1_Timeout_Ptr+0
0x0DEC	0x6000400E  	I2C2_A1+0
0x0DF0	0x008C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0DF4	0x37841FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Write
__Lib_I2C_012_I2Cx_WriteByte:
;__Lib_I2C_012.c, 319 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x07E8	0xB082    SUB	SP, SP, #8
0x07EA	0xF8CDE000  STR	LR, [SP, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_012.c, 320 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x07EE	0xF04F0300  MOV	R3, #0
;__Lib_I2C_012.c, 321 :: 		
;__Lib_I2C_012.c, 324 :: 		
0x07F2	0x4A26    LDR	R2, [PC, #152]
0x07F4	0x4290    CMP	R0, R2
0x07F6	0xD105    BNE	L___Lib_I2C_012_I2Cx_WriteByte39
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 325 :: 		
0x07F8	0x4A25    LDR	R2, [PC, #148]
; I2Cx_TIMEOUT start address is: 20 (R5)
0x07FA	0x6815    LDR	R5, [R2, #0]
;__Lib_I2C_012.c, 326 :: 		
0x07FC	0x4A25    LDR	R2, [PC, #148]
0x07FE	0x6812    LDR	R2, [R2, #0]
0x0800	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_012.c, 327 :: 		
; I2Cx_TIMEOUT end address is: 20 (R5)
0x0802	0xE015    B	L___Lib_I2C_012_I2Cx_WriteByte40
L___Lib_I2C_012_I2Cx_WriteByte39:
;__Lib_I2C_012.c, 328 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0804	0x4A24    LDR	R2, [PC, #144]
0x0806	0x4290    CMP	R0, R2
0x0808	0xD106    BNE	L___Lib_I2C_012_I2Cx_WriteByte41
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 329 :: 		
0x080A	0x4A24    LDR	R2, [PC, #144]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x080C	0x6813    LDR	R3, [R2, #0]
;__Lib_I2C_012.c, 330 :: 		
0x080E	0x4A24    LDR	R2, [PC, #144]
0x0810	0x6812    LDR	R2, [R2, #0]
0x0812	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_012.c, 331 :: 		
0x0814	0x461D    MOV	R5, R3
0x0816	0xE00B    B	L___Lib_I2C_012_I2Cx_WriteByte42
L___Lib_I2C_012_I2Cx_WriteByte41:
;__Lib_I2C_012.c, 332 :: 		
0x0818	0x4A22    LDR	R2, [PC, #136]
0x081A	0x4290    CMP	R0, R2
0x081C	0xD106    BNE	L___Lib_I2C_012_I2Cx_WriteByte127
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 333 :: 		
0x081E	0x4A22    LDR	R2, [PC, #136]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0820	0x6813    LDR	R3, [R2, #0]
;__Lib_I2C_012.c, 334 :: 		
0x0822	0x4A22    LDR	R2, [PC, #136]
0x0824	0x6812    LDR	R2, [R2, #0]
0x0826	0x9201    STR	R2, [SP, #4]
; I2Cx_TIMEOUT end address is: 12 (R3)
0x0828	0x461A    MOV	R2, R3
;__Lib_I2C_012.c, 335 :: 		
0x082A	0xE000    B	L___Lib_I2C_012_I2Cx_WriteByte43
L___Lib_I2C_012_I2Cx_WriteByte127:
;__Lib_I2C_012.c, 332 :: 		
0x082C	0x461A    MOV	R2, R3
;__Lib_I2C_012.c, 335 :: 		
L___Lib_I2C_012_I2Cx_WriteByte43:
; I2Cx_TIMEOUT start address is: 8 (R2)
0x082E	0x4615    MOV	R5, R2
; I2Cx_TIMEOUT end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_WriteByte42:
; I2Cx_TIMEOUT start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 20 (R5)
L___Lib_I2C_012_I2Cx_WriteByte40:
;__Lib_I2C_012.c, 337 :: 		
; I2Cx_TIMEOUT start address is: 20 (R5)
0x0830	0x1C84    ADDS	R4, R0, #2
0x0832	0x2301    MOVS	R3, #1
0x0834	0x7822    LDRB	R2, [R4, #0]
0x0836	0xF3631204  BFI	R2, R3, #4, #1
0x083A	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 339 :: 		
0x083C	0x1D02    ADDS	R2, R0, #4
0x083E	0x7011    STRB	R1, [R2, #0]
; dataByte end address is: 4 (R1)
;__Lib_I2C_012.c, 341 :: 		
; timeout start address is: 16 (R4)
0x0840	0x462C    MOV	R4, R5
; I2Cx_TIMEOUT end address is: 20 (R5)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x0842	0x4629    MOV	R1, R5
;__Lib_I2C_012.c, 342 :: 		
L___Lib_I2C_012_I2Cx_WriteByte44:
; timeout start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT end address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0844	0x1CC2    ADDS	R2, R0, #3
0x0846	0x7813    LDRB	R3, [R2, #0]
0x0848	0xF3C30240  UBFX	R2, R3, #1, #1
0x084C	0xB95A    CBNZ	R2, L___Lib_I2C_012_I2Cx_WriteByte45
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 344 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x084E	0xB149    CBZ	R1, L___Lib_I2C_012_I2Cx_WriteByte128
;__Lib_I2C_012.c, 345 :: 		
0x0850	0xB924    CBNZ	R4, L___Lib_I2C_012_I2Cx_WriteByte47
; I2Cx_TIMEOUT end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C_012.c, 346 :: 		
0x0852	0x2004    MOVS	R0, #4
0x0854	0x9C01    LDR	R4, [SP, #4]
0x0856	0x47A0    BLX	R4
;__Lib_I2C_012.c, 347 :: 		
0x0858	0x2001    MOVS	R0, #1
0x085A	0xE012    B	L_end_I2Cx_WriteByte
;__Lib_I2C_012.c, 348 :: 		
L___Lib_I2C_012_I2Cx_WriteByte47:
;__Lib_I2C_012.c, 349 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x085C	0x1E62    SUBS	R2, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x085E	0x4613    MOV	R3, R2
; timeout end address is: 12 (R3)
0x0860	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 350 :: 		
0x0862	0xE7FF    B	L___Lib_I2C_012_I2Cx_WriteByte46
L___Lib_I2C_012_I2Cx_WriteByte128:
;__Lib_I2C_012.c, 344 :: 		
;__Lib_I2C_012.c, 350 :: 		
L___Lib_I2C_012_I2Cx_WriteByte46:
;__Lib_I2C_012.c, 351 :: 		
; timeout start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 16 (R4)
0x0864	0xE7EE    B	L___Lib_I2C_012_I2Cx_WriteByte44
L___Lib_I2C_012_I2Cx_WriteByte45:
;__Lib_I2C_012.c, 353 :: 		
0x0866	0x1CC4    ADDS	R4, R0, #3
0x0868	0x2301    MOVS	R3, #1
0x086A	0x7822    LDRB	R2, [R4, #0]
0x086C	0xF3630241  BFI	R2, R3, #1, #1
0x0870	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 355 :: 		
0x0872	0x1CC2    ADDS	R2, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0874	0x7813    LDRB	R3, [R2, #0]
0x0876	0xF3C30200  UBFX	R2, R3, #0, #1
0x087A	0xF0820201  EOR	R2, R2, #1
0x087E	0xB2D2    UXTB	R2, R2
0x0880	0xB2D0    UXTB	R0, R2
;__Lib_I2C_012.c, 356 :: 		
L_end_I2Cx_WriteByte:
0x0882	0xF8DDE000  LDR	LR, [SP, #0]
0x0886	0xB002    ADD	SP, SP, #8
0x0888	0x4770    BX	LR
0x088A	0xBF00    NOP
0x088C	0x60004006  	I2C0_A1+0
0x0890	0x00841FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0894	0x377C1FFF  	_I2C0_Timeout_Ptr+0
0x0898	0x70004006  	I2C1_A1+0
0x089C	0x00881FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x08A0	0x37801FFF  	_I2C1_Timeout_Ptr+0
0x08A4	0x6000400E  	I2C2_A1+0
0x08A8	0x008C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x08AC	0x37841FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_WriteByte
__Lib_I2C_012_I2Cx_Stop:
;__Lib_I2C_012.c, 261 :: 		
; I2C_BASE start address is: 0 (R0)
0x0638	0xB084    SUB	SP, SP, #16
0x063A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 262 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x063E	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 263 :: 		
;__Lib_I2C_012.c, 266 :: 		
0x0642	0x4935    LDR	R1, [PC, #212]
0x0644	0x4288    CMP	R0, R1
0x0646	0xD105    BNE	L___Lib_I2C_012_I2Cx_Stop25
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 267 :: 		
0x0648	0x4934    LDR	R1, [PC, #208]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x064A	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_012.c, 268 :: 		
0x064C	0x4934    LDR	R1, [PC, #208]
0x064E	0x6809    LDR	R1, [R1, #0]
0x0650	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 269 :: 		
; I2Cx_TIMEOUT end address is: 16 (R4)
0x0652	0xE015    B	L___Lib_I2C_012_I2Cx_Stop26
L___Lib_I2C_012_I2Cx_Stop25:
;__Lib_I2C_012.c, 270 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0654	0x4933    LDR	R1, [PC, #204]
0x0656	0x4288    CMP	R0, R1
0x0658	0xD106    BNE	L___Lib_I2C_012_I2Cx_Stop27
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 271 :: 		
0x065A	0x4933    LDR	R1, [PC, #204]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x065C	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 272 :: 		
0x065E	0x4933    LDR	R1, [PC, #204]
0x0660	0x6809    LDR	R1, [R1, #0]
0x0662	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 273 :: 		
0x0664	0x4614    MOV	R4, R2
0x0666	0xE00B    B	L___Lib_I2C_012_I2Cx_Stop28
L___Lib_I2C_012_I2Cx_Stop27:
;__Lib_I2C_012.c, 274 :: 		
0x0668	0x4931    LDR	R1, [PC, #196]
0x066A	0x4288    CMP	R0, R1
0x066C	0xD106    BNE	L___Lib_I2C_012_I2Cx_Stop124
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 275 :: 		
0x066E	0x4931    LDR	R1, [PC, #196]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0670	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 276 :: 		
0x0672	0x4931    LDR	R1, [PC, #196]
0x0674	0x6809    LDR	R1, [R1, #0]
0x0676	0x9103    STR	R1, [SP, #12]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0678	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 277 :: 		
0x067A	0xE000    B	L___Lib_I2C_012_I2Cx_Stop29
L___Lib_I2C_012_I2Cx_Stop124:
;__Lib_I2C_012.c, 274 :: 		
0x067C	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 277 :: 		
L___Lib_I2C_012_I2Cx_Stop29:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x067E	0x460C    MOV	R4, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Stop28:
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
L___Lib_I2C_012_I2Cx_Stop26:
;__Lib_I2C_012.c, 279 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0680	0x1C83    ADDS	R3, R0, #2
0x0682	0x2200    MOVS	R2, #0
0x0684	0x7819    LDRB	R1, [R3, #0]
0x0686	0xF3621145  BFI	R1, R2, #5, #1
0x068A	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 280 :: 		
0x068C	0x1C83    ADDS	R3, R0, #2
0x068E	0x2200    MOVS	R2, #0
0x0690	0x7819    LDRB	R1, [R3, #0]
0x0692	0xF3621104  BFI	R1, R2, #4, #1
0x0696	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 282 :: 		
0x0698	0x9401    STR	R4, [SP, #4]
0x069A	0x9002    STR	R0, [SP, #8]
0x069C	0xF000F90E  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
0x06A0	0x9802    LDR	R0, [SP, #8]
0x06A2	0x9C01    LDR	R4, [SP, #4]
;__Lib_I2C_012.c, 284 :: 		
; timeout start address is: 12 (R3)
0x06A4	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 285 :: 		
L___Lib_I2C_012_I2Cx_Stop30:
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x06A6	0x1CC1    ADDS	R1, R0, #3
0x06A8	0x780A    LDRB	R2, [R1, #0]
0x06AA	0xF3C20140  UBFX	R1, R2, #1, #1
0x06AE	0xB951    CBNZ	R1, L___Lib_I2C_012_I2Cx_Stop31
;__Lib_I2C_012.c, 287 :: 		
0x06B0	0xB144    CBZ	R4, L___Lib_I2C_012_I2Cx_Stop125
;__Lib_I2C_012.c, 288 :: 		
0x06B2	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Stop33
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 289 :: 		
0x06B4	0x2006    MOVS	R0, #6
0x06B6	0x9C03    LDR	R4, [SP, #12]
0x06B8	0x47A0    BLX	R4
;__Lib_I2C_012.c, 290 :: 		
0x06BA	0x2001    MOVS	R0, #1
0x06BC	0xE027    B	L_end_I2Cx_Stop
;__Lib_I2C_012.c, 291 :: 		
L___Lib_I2C_012_I2Cx_Stop33:
;__Lib_I2C_012.c, 292 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x06BE	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x06C0	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 293 :: 		
0x06C2	0xE7FF    B	L___Lib_I2C_012_I2Cx_Stop32
L___Lib_I2C_012_I2Cx_Stop125:
;__Lib_I2C_012.c, 287 :: 		
;__Lib_I2C_012.c, 293 :: 		
L___Lib_I2C_012_I2Cx_Stop32:
;__Lib_I2C_012.c, 294 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x06C4	0xE7EF    B	L___Lib_I2C_012_I2Cx_Stop30
L___Lib_I2C_012_I2Cx_Stop31:
;__Lib_I2C_012.c, 296 :: 		
0x06C6	0x1D81    ADDS	R1, R0, #6
0x06C8	0x780A    LDRB	R2, [R1, #0]
0x06CA	0xF3C21180  UBFX	R1, R2, #6, #1
0x06CE	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop34
;__Lib_I2C_012.c, 297 :: 		
0x06D0	0x1D83    ADDS	R3, R0, #6
0x06D2	0x2201    MOVS	R2, #1
0x06D4	0x7819    LDRB	R1, [R3, #0]
0x06D6	0xF3621186  BFI	R1, R2, #6, #1
0x06DA	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Stop34:
;__Lib_I2C_012.c, 299 :: 		
0x06DC	0x1CC3    ADDS	R3, R0, #3
0x06DE	0x2201    MOVS	R2, #1
0x06E0	0x7819    LDRB	R1, [R3, #0]
0x06E2	0xF3620141  BFI	R1, R2, #1, #1
0x06E6	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 301 :: 		
; timeout start address is: 12 (R3)
0x06E8	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 302 :: 		
L___Lib_I2C_012_I2Cx_Stop35:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
0x06EA	0x1CC1    ADDS	R1, R0, #3
0x06EC	0x780A    LDRB	R2, [R1, #0]
0x06EE	0xF3C20140  UBFX	R1, R2, #1, #1
0x06F2	0xB159    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop36
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_012.c, 304 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x06F4	0xB14C    CBZ	R4, L___Lib_I2C_012_I2Cx_Stop126
;__Lib_I2C_012.c, 305 :: 		
0x06F6	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Stop38
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 306 :: 		
0x06F8	0x2006    MOVS	R0, #6
0x06FA	0x9C03    LDR	R4, [SP, #12]
0x06FC	0x47A0    BLX	R4
;__Lib_I2C_012.c, 307 :: 		
0x06FE	0x2001    MOVS	R0, #1
0x0700	0xE005    B	L_end_I2Cx_Stop
;__Lib_I2C_012.c, 308 :: 		
L___Lib_I2C_012_I2Cx_Stop38:
;__Lib_I2C_012.c, 309 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x0702	0x1E59    SUBS	R1, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
0x0704	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x0706	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 310 :: 		
0x0708	0xE7FF    B	L___Lib_I2C_012_I2Cx_Stop37
L___Lib_I2C_012_I2Cx_Stop126:
;__Lib_I2C_012.c, 304 :: 		
;__Lib_I2C_012.c, 310 :: 		
L___Lib_I2C_012_I2Cx_Stop37:
;__Lib_I2C_012.c, 311 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
0x070A	0xE7EE    B	L___Lib_I2C_012_I2Cx_Stop35
L___Lib_I2C_012_I2Cx_Stop36:
;__Lib_I2C_012.c, 313 :: 		
0x070C	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 314 :: 		
L_end_I2Cx_Stop:
0x070E	0xF8DDE000  LDR	LR, [SP, #0]
0x0712	0xB004    ADD	SP, SP, #16
0x0714	0x4770    BX	LR
0x0716	0xBF00    NOP
0x0718	0x60004006  	I2C0_A1+0
0x071C	0x00841FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0720	0x377C1FFF  	_I2C0_Timeout_Ptr+0
0x0724	0x70004006  	I2C1_A1+0
0x0728	0x00881FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x072C	0x37801FFF  	_I2C1_Timeout_Ptr+0
0x0730	0x6000400E  	I2C2_A1+0
0x0734	0x008C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0738	0x37841FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_012.c, 705 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x11D4	0xB081    SUB	SP, SP, #4
0x11D6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 706 :: 		
0x11DA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x11DC	0x4613    MOV	R3, R2
0x11DE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x11E0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x11E2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x11E4	0xF7FFFD12  BL	__Lib_I2C_012_I2Cx_Write+0
0x11E8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 707 :: 		
L_end_I2C1_Write:
0x11EA	0xF8DDE000  LDR	LR, [SP, #0]
0x11EE	0xB001    ADD	SP, SP, #4
0x11F0	0x4770    BX	LR
0x11F2	0xBF00    NOP
0x11F4	0x70004006  	I2C1_A1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_012.c, 782 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1168	0xB081    SUB	SP, SP, #4
0x116A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 783 :: 		
0x116E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1170	0x4613    MOV	R3, R2
0x1172	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1174	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1176	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1178	0xF7FFFD48  BL	__Lib_I2C_012_I2Cx_Write+0
0x117C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 784 :: 		
L_end_I2C2_Write:
0x117E	0xF8DDE000  LDR	LR, [SP, #0]
0x1182	0xB001    ADD	SP, SP, #4
0x1184	0x4770    BX	LR
0x1186	0xBF00    NOP
0x1188	0x6000400E  	I2C2_A1+0
; end of _I2C2_Write
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x17F8	0xF641277E  MOVW	R7, #6782
0x17FC	0xF2C00706  MOVT	R7, #6
0x1800	0xBF00    NOP
0x1802	0xBF00    NOP
L_Delay_10ms22:
0x1804	0x1E7F    SUBS	R7, R7, #1
0x1806	0xD1FD    BNE	L_Delay_10ms22
0x1808	0xBF00    NOP
0x180A	0xBF00    NOP
0x180C	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x180E	0x4770    BX	LR
; end of _Delay_10ms
__irgrid2_driver_hal_i2cRead:
;__hal_kinetis.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x178C	0xB082    SUB	SP, SP, #8
0x178E	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_kinetis.c, 108 :: 		int res = 0;
0x1792	0xF2400400  MOVW	R4, #0
0x1796	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x179A	0x4C04    LDR	R4, [PC, #16]
0x179C	0x6824    LDR	R4, [R4, #0]
0x179E	0x47A0    BLX	R4
;__hal_kinetis.c, 111 :: 		return res;
0x17A0	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_kinetis.c, 112 :: 		}
L_end_hal_i2cRead:
0x17A4	0xF8DDE000  LDR	LR, [SP, #0]
0x17A8	0xB002    ADD	SP, SP, #8
0x17AA	0x4770    BX	LR
0x17AC	0x37741FFF  	__irgrid2_driver_fp_i2cRead+0
; end of __irgrid2_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_012.c, 615 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x118C	0xB081    SUB	SP, SP, #4
0x118E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 616 :: 		
0x1192	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1194	0x4613    MOV	R3, R2
0x1196	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1198	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x119A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x119C	0xF7FFFCBE  BL	__Lib_I2C_012_I2Cx_Read+0
0x11A0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 617 :: 		
L_end_I2C0_Read:
0x11A2	0xF8DDE000  LDR	LR, [SP, #0]
0x11A6	0xB001    ADD	SP, SP, #4
0x11A8	0x4770    BX	LR
0x11AA	0xBF00    NOP
0x11AC	0x60004006  	I2C0_A1+0
; end of _I2C0_Read
__Lib_I2C_012_I2Cx_Read:
;__Lib_I2C_012.c, 506 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0B1C	0xB085    SUB	SP, SP, #20
0x0B1E	0xF8CDE000  STR	LR, [SP, #0]
0x0B22	0xF88D1004  STRB	R1, [SP, #4]
0x0B26	0x4601    MOV	R1, R0
0x0B28	0xF89D0004  LDRB	R0, [SP, #4]
0x0B2C	0x9203    STR	R2, [SP, #12]
0x0B2E	0x9304    STR	R3, [SP, #16]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B30	0x9C05    LDR	R4, [SP, #20]
0x0B32	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_012.c, 507 :: 		
;__Lib_I2C_012.c, 509 :: 		
0x0B34	0x0044    LSLS	R4, R0, #1
0x0B36	0xB2A4    UXTH	R4, R4
; slave_address end address is: 0 (R0)
0x0B38	0xF0440401  ORR	R4, R4, #1
0x0B3C	0x9101    STR	R1, [SP, #4]
0x0B3E	0x4608    MOV	R0, R1
0x0B40	0xB2E1    UXTB	R1, R4
0x0B42	0xF7FFFE51  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0B46	0x9901    LDR	R1, [SP, #4]
0x0B48	0xB918    CBNZ	R0, L___Lib_I2C_012_I2Cx_Read88
;__Lib_I2C_012.c, 511 :: 		
0x0B4A	0x4608    MOV	R0, R1
; I2C_BASE end address is: 4 (R1)
0x0B4C	0xF7FFFD74  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 512 :: 		
0x0B50	0xE058    B	L_end_I2Cx_Read
;__Lib_I2C_012.c, 513 :: 		
L___Lib_I2C_012_I2Cx_Read88:
;__Lib_I2C_012.c, 515 :: 		
; I2C_BASE start address is: 4 (R1)
0x0B52	0x1C8E    ADDS	R6, R1, #2
0x0B54	0x2500    MOVS	R5, #0
0x0B56	0x7834    LDRB	R4, [R6, #0]
0x0B58	0xF3651404  BFI	R4, R5, #4, #1
0x0B5C	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 517 :: 		
0x0B5E	0x9C04    LDR	R4, [SP, #16]
0x0B60	0x2C01    CMP	R4, #1
0x0B62	0xD106    BNE	L___Lib_I2C_012_I2Cx_Read89
;__Lib_I2C_012.c, 518 :: 		
0x0B64	0x1C8E    ADDS	R6, R1, #2
0x0B66	0x2501    MOVS	R5, #1
0x0B68	0x7834    LDRB	R4, [R6, #0]
0x0B6A	0xF36504C3  BFI	R4, R5, #3, #1
0x0B6E	0x7034    STRB	R4, [R6, #0]
0x0B70	0xE005    B	L___Lib_I2C_012_I2Cx_Read90
L___Lib_I2C_012_I2Cx_Read89:
;__Lib_I2C_012.c, 520 :: 		
0x0B72	0x1C8E    ADDS	R6, R1, #2
0x0B74	0x2500    MOVS	R5, #0
0x0B76	0x7834    LDRB	R4, [R6, #0]
0x0B78	0xF36504C3  BFI	R4, R5, #3, #1
0x0B7C	0x7034    STRB	R4, [R6, #0]
L___Lib_I2C_012_I2Cx_Read90:
;__Lib_I2C_012.c, 522 :: 		
0x0B7E	0x9101    STR	R1, [SP, #4]
0x0B80	0x4608    MOV	R0, R1
0x0B82	0xF7FFFDDB  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x0B86	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 524 :: 		
0x0B88	0x9C04    LDR	R4, [SP, #16]
0x0B8A	0x1E62    SUBS	R2, R4, #1
; i start address is: 8 (R2)
; i end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Read91:
; i start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0B8C	0x2A00    CMP	R2, #0
0x0B8E	0xDB34    BLT	L___Lib_I2C_012_I2Cx_Read92
;__Lib_I2C_012.c, 525 :: 		
0x0B90	0xE015    B	L___Lib_I2C_012_I2Cx_Read94
;__Lib_I2C_012.c, 526 :: 		
L___Lib_I2C_012_I2Cx_Read96:
;__Lib_I2C_012.c, 528 :: 		
0x0B92	0x9101    STR	R1, [SP, #4]
0x0B94	0x9202    STR	R2, [SP, #8]
0x0B96	0x4608    MOV	R0, R1
0x0B98	0xF7FFFD4E  BL	__Lib_I2C_012_I2Cx_Stop+0
0x0B9C	0x9A02    LDR	R2, [SP, #8]
0x0B9E	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 529 :: 		
0x0BA0	0xE012    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 530 :: 		
L___Lib_I2C_012_I2Cx_Read97:
;__Lib_I2C_012.c, 532 :: 		
0x0BA2	0x1C8E    ADDS	R6, R1, #2
0x0BA4	0x2501    MOVS	R5, #1
0x0BA6	0x7834    LDRB	R4, [R6, #0]
0x0BA8	0xF36504C3  BFI	R4, R5, #3, #1
0x0BAC	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 533 :: 		
0x0BAE	0xE00B    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 534 :: 		
L___Lib_I2C_012_I2Cx_Read98:
;__Lib_I2C_012.c, 535 :: 		
0x0BB0	0x1C8E    ADDS	R6, R1, #2
0x0BB2	0x2500    MOVS	R5, #0
0x0BB4	0x7834    LDRB	R4, [R6, #0]
0x0BB6	0xF36504C3  BFI	R4, R5, #3, #1
0x0BBA	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 536 :: 		
0x0BBC	0xE004    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 537 :: 		
L___Lib_I2C_012_I2Cx_Read94:
0x0BBE	0x2A00    CMP	R2, #0
0x0BC0	0xD0E7    BEQ	L___Lib_I2C_012_I2Cx_Read96
0x0BC2	0x2A01    CMP	R2, #1
0x0BC4	0xD0ED    BEQ	L___Lib_I2C_012_I2Cx_Read97
0x0BC6	0xE7F3    B	L___Lib_I2C_012_I2Cx_Read98
L___Lib_I2C_012_I2Cx_Read95:
;__Lib_I2C_012.c, 540 :: 		
0x0BC8	0xB93A    CBNZ	R2, L___Lib_I2C_012_I2Cx_Read99
;__Lib_I2C_012.c, 541 :: 		
0x0BCA	0x1D0C    ADDS	R4, R1, #4
0x0BCC	0x7825    LDRB	R5, [R4, #0]
0x0BCE	0x9C03    LDR	R4, [SP, #12]
0x0BD0	0x7025    STRB	R5, [R4, #0]
0x0BD2	0x9C03    LDR	R4, [SP, #12]
0x0BD4	0x1C64    ADDS	R4, R4, #1
0x0BD6	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_012.c, 543 :: 		
0x0BD8	0xE00B    B	L___Lib_I2C_012_I2Cx_Read100
L___Lib_I2C_012_I2Cx_Read99:
;__Lib_I2C_012.c, 545 :: 		
0x0BDA	0x9101    STR	R1, [SP, #4]
0x0BDC	0x9202    STR	R2, [SP, #8]
0x0BDE	0x4608    MOV	R0, R1
0x0BE0	0xF7FFFDAC  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x0BE4	0x9A02    LDR	R2, [SP, #8]
0x0BE6	0x9901    LDR	R1, [SP, #4]
0x0BE8	0x9C03    LDR	R4, [SP, #12]
0x0BEA	0x7020    STRB	R0, [R4, #0]
0x0BEC	0x9C03    LDR	R4, [SP, #12]
0x0BEE	0x1C64    ADDS	R4, R4, #1
0x0BF0	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_012.c, 546 :: 		
L___Lib_I2C_012_I2Cx_Read100:
;__Lib_I2C_012.c, 524 :: 		
0x0BF2	0x1E54    SUBS	R4, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x0BF4	0x4623    MOV	R3, R4
;__Lib_I2C_012.c, 547 :: 		
; i end address is: 12 (R3)
0x0BF6	0x461A    MOV	R2, R3
0x0BF8	0xE7C8    B	L___Lib_I2C_012_I2Cx_Read91
L___Lib_I2C_012_I2Cx_Read92:
;__Lib_I2C_012.c, 550 :: 		
0x0BFA	0x9C05    LDR	R4, [SP, #20]
0x0BFC	0xB914    CBNZ	R4, L___Lib_I2C_012_I2Cx_Read101
;__Lib_I2C_012.c, 551 :: 		
0x0BFE	0x4608    MOV	R0, R1
; I2C_BASE end address is: 4 (R1)
0x0C00	0xF7FFFEEE  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 552 :: 		
L___Lib_I2C_012_I2Cx_Read101:
;__Lib_I2C_012.c, 553 :: 		
L_end_I2Cx_Read:
0x0C04	0xF8DDE000  LDR	LR, [SP, #0]
0x0C08	0xB005    ADD	SP, SP, #20
0x0C0A	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Read
__Lib_I2C_012_I2Cx_ReadByte:
;__Lib_I2C_012.c, 358 :: 		
; I2C_BASE start address is: 0 (R0)
0x073C	0xB082    SUB	SP, SP, #8
0x073E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 360 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0742	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 361 :: 		
;__Lib_I2C_012.c, 364 :: 		
0x0746	0x491F    LDR	R1, [PC, #124]
0x0748	0x4288    CMP	R0, R1
0x074A	0xD105    BNE	L___Lib_I2C_012_I2Cx_ReadByte48
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 365 :: 		
0x074C	0x491E    LDR	R1, [PC, #120]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x074E	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_012.c, 366 :: 		
0x0750	0x491E    LDR	R1, [PC, #120]
0x0752	0x6809    LDR	R1, [R1, #0]
0x0754	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 367 :: 		
; I2Cx_TIMEOUT end address is: 12 (R3)
0x0756	0xE015    B	L___Lib_I2C_012_I2Cx_ReadByte49
L___Lib_I2C_012_I2Cx_ReadByte48:
;__Lib_I2C_012.c, 368 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0758	0x491D    LDR	R1, [PC, #116]
0x075A	0x4288    CMP	R0, R1
0x075C	0xD106    BNE	L___Lib_I2C_012_I2Cx_ReadByte50
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 369 :: 		
0x075E	0x491D    LDR	R1, [PC, #116]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0760	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 370 :: 		
0x0762	0x491D    LDR	R1, [PC, #116]
0x0764	0x6809    LDR	R1, [R1, #0]
0x0766	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 371 :: 		
0x0768	0x4613    MOV	R3, R2
0x076A	0xE00B    B	L___Lib_I2C_012_I2Cx_ReadByte51
L___Lib_I2C_012_I2Cx_ReadByte50:
;__Lib_I2C_012.c, 372 :: 		
0x076C	0x491B    LDR	R1, [PC, #108]
0x076E	0x4288    CMP	R0, R1
0x0770	0xD106    BNE	L___Lib_I2C_012_I2Cx_ReadByte129
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 373 :: 		
0x0772	0x491B    LDR	R1, [PC, #108]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0774	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 374 :: 		
0x0776	0x491B    LDR	R1, [PC, #108]
0x0778	0x6809    LDR	R1, [R1, #0]
0x077A	0x9101    STR	R1, [SP, #4]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x077C	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 375 :: 		
0x077E	0xE000    B	L___Lib_I2C_012_I2Cx_ReadByte52
L___Lib_I2C_012_I2Cx_ReadByte129:
;__Lib_I2C_012.c, 372 :: 		
0x0780	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 375 :: 		
L___Lib_I2C_012_I2Cx_ReadByte52:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0782	0x460B    MOV	R3, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_ReadByte51:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_012_I2Cx_ReadByte49:
;__Lib_I2C_012.c, 377 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0784	0x1D01    ADDS	R1, R0, #4
0x0786	0x780C    LDRB	R4, [R1, #0]
; dataByte start address is: 16 (R4)
;__Lib_I2C_012.c, 379 :: 		
; timeout start address is: 20 (R5)
0x0788	0x461D    MOV	R5, R3
; dataByte end address is: 16 (R4)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 380 :: 		
L___Lib_I2C_012_I2Cx_ReadByte53:
; timeout start address is: 20 (R5)
; dataByte start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
0x078A	0x1CC1    ADDS	R1, R0, #3
0x078C	0x780A    LDRB	R2, [R1, #0]
0x078E	0xF3C20140  UBFX	R1, R2, #1, #1
0x0792	0xB959    CBNZ	R1, L___Lib_I2C_012_I2Cx_ReadByte54
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 382 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0794	0xB14B    CBZ	R3, L___Lib_I2C_012_I2Cx_ReadByte130
;__Lib_I2C_012.c, 383 :: 		
0x0796	0xB925    CBNZ	R5, L___Lib_I2C_012_I2Cx_ReadByte56
; dataByte end address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 384 :: 		
0x0798	0x2003    MOVS	R0, #3
0x079A	0x9C01    LDR	R4, [SP, #4]
0x079C	0x47A0    BLX	R4
;__Lib_I2C_012.c, 385 :: 		
0x079E	0x2001    MOVS	R0, #1
0x07A0	0xE00B    B	L_end_I2Cx_ReadByte
;__Lib_I2C_012.c, 386 :: 		
L___Lib_I2C_012_I2Cx_ReadByte56:
;__Lib_I2C_012.c, 387 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 12 (R3)
; dataByte start address is: 16 (R4)
0x07A2	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 8 (R2)
0x07A4	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x07A6	0x4615    MOV	R5, R2
;__Lib_I2C_012.c, 388 :: 		
0x07A8	0xE7FF    B	L___Lib_I2C_012_I2Cx_ReadByte55
L___Lib_I2C_012_I2Cx_ReadByte130:
;__Lib_I2C_012.c, 382 :: 		
;__Lib_I2C_012.c, 388 :: 		
L___Lib_I2C_012_I2Cx_ReadByte55:
;__Lib_I2C_012.c, 389 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 12 (R3)
; timeout end address is: 20 (R5)
0x07AA	0xE7EE    B	L___Lib_I2C_012_I2Cx_ReadByte53
L___Lib_I2C_012_I2Cx_ReadByte54:
;__Lib_I2C_012.c, 391 :: 		
0x07AC	0x1CC3    ADDS	R3, R0, #3
; I2C_BASE end address is: 0 (R0)
0x07AE	0x2201    MOVS	R2, #1
0x07B0	0x7819    LDRB	R1, [R3, #0]
0x07B2	0xF3620141  BFI	R1, R2, #1, #1
0x07B6	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 393 :: 		
0x07B8	0xB2E0    UXTB	R0, R4
; dataByte end address is: 16 (R4)
;__Lib_I2C_012.c, 394 :: 		
L_end_I2Cx_ReadByte:
0x07BA	0xF8DDE000  LDR	LR, [SP, #0]
0x07BE	0xB002    ADD	SP, SP, #8
0x07C0	0x4770    BX	LR
0x07C2	0xBF00    NOP
0x07C4	0x60004006  	I2C0_A1+0
0x07C8	0x00841FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x07CC	0x377C1FFF  	_I2C0_Timeout_Ptr+0
0x07D0	0x70004006  	I2C1_A1+0
0x07D4	0x00881FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x07D8	0x37801FFF  	_I2C1_Timeout_Ptr+0
0x07DC	0x6000400E  	I2C2_A1+0
0x07E0	0x008C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x07E4	0x37841FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_ReadByte
_I2C1_Read:
;__Lib_I2C_012.c, 692 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1360	0xB081    SUB	SP, SP, #4
0x1362	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 693 :: 		
0x1366	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1368	0x4613    MOV	R3, R2
0x136A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x136C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x136E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1370	0xF7FFFBD4  BL	__Lib_I2C_012_I2Cx_Read+0
0x1374	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 694 :: 		
L_end_I2C1_Read:
0x1376	0xF8DDE000  LDR	LR, [SP, #0]
0x137A	0xB001    ADD	SP, SP, #4
0x137C	0x4770    BX	LR
0x137E	0xBF00    NOP
0x1380	0x70004006  	I2C1_A1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_012.c, 769 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1384	0xB081    SUB	SP, SP, #4
0x1386	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 770 :: 		
0x138A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x138C	0x4613    MOV	R3, R2
0x138E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1390	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1392	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1394	0xF7FFFBC2  BL	__Lib_I2C_012_I2Cx_Read+0
0x1398	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 771 :: 		
L_end_I2C2_Read:
0x139A	0xF8DDE000  LDR	LR, [SP, #0]
0x139E	0xB001    ADD	SP, SP, #4
0x13A0	0x4770    BX	LR
0x13A2	0xBF00    NOP
0x13A4	0x6000400E  	I2C2_A1+0
; end of _I2C2_Read
_irgrid2_ExtractParameters:
;__irgrid2_driver.c, 977 :: 		int irgrid2_ExtractParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
0x3D74	0xB084    SUB	SP, SP, #16
0x3D76	0xF8CDE000  STR	LR, [SP, #0]
0x3D7A	0x9002    STR	R0, [SP, #8]
0x3D7C	0x9103    STR	R1, [SP, #12]
;__irgrid2_driver.c, 979 :: 		int error = CheckEEPROMValid(eeData);
0x3D7E	0x9802    LDR	R0, [SP, #8]
0x3D80	0xF7FDFF6E  BL	__irgrid2_driver_CheckEEPROMValid+0
0x3D84	0xF8AD0004  STRH	R0, [SP, #4]
;__irgrid2_driver.c, 981 :: 		if(error == 0)
0x3D88	0xBBC8    CBNZ	R0, L_irgrid2_ExtractParameters158
;__irgrid2_driver.c, 983 :: 		ExtractVDDParameters(eeData, mlx90640);
0x3D8A	0x9903    LDR	R1, [SP, #12]
0x3D8C	0x9802    LDR	R0, [SP, #8]
0x3D8E	0xF7FDFFDD  BL	__irgrid2_driver_ExtractVDDParameters+0
;__irgrid2_driver.c, 984 :: 		ExtractPTATParameters(eeData, mlx90640);
0x3D92	0x9903    LDR	R1, [SP, #12]
0x3D94	0x9802    LDR	R0, [SP, #8]
0x3D96	0xF7FEF80B  BL	__irgrid2_driver_ExtractPTATParameters+0
;__irgrid2_driver.c, 985 :: 		ExtractGainParameters(eeData, mlx90640);
0x3D9A	0x9903    LDR	R1, [SP, #12]
0x3D9C	0x9802    LDR	R0, [SP, #8]
0x3D9E	0xF7FDFEDD  BL	__irgrid2_driver_ExtractGainParameters+0
;__irgrid2_driver.c, 986 :: 		ExtractTgcParameters(eeData, mlx90640);
0x3DA2	0x9903    LDR	R1, [SP, #12]
0x3DA4	0x9802    LDR	R0, [SP, #8]
0x3DA6	0xF7FDFEF9  BL	__irgrid2_driver_ExtractTgcParameters+0
;__irgrid2_driver.c, 987 :: 		ExtractResolutionParameters(eeData, mlx90640);
0x3DAA	0x9903    LDR	R1, [SP, #12]
0x3DAC	0x9802    LDR	R0, [SP, #8]
0x3DAE	0xF7FDFF4B  BL	__irgrid2_driver_ExtractResolutionParameters+0
;__irgrid2_driver.c, 988 :: 		ExtractKsTaParameters(eeData, mlx90640);
0x3DB2	0x9903    LDR	R1, [SP, #12]
0x3DB4	0x9802    LDR	R0, [SP, #8]
0x3DB6	0xF7FDFF1B  BL	__irgrid2_driver_ExtractKsTaParameters+0
;__irgrid2_driver.c, 989 :: 		ExtractKsToParameters(eeData, mlx90640);
0x3DBA	0x9903    LDR	R1, [SP, #12]
0x3DBC	0x9802    LDR	R0, [SP, #8]
0x3DBE	0xF7FEFDD9  BL	__irgrid2_driver_ExtractKsToParameters+0
;__irgrid2_driver.c, 990 :: 		ExtractAlphaParameters(eeData, mlx90640);
0x3DC2	0x9903    LDR	R1, [SP, #12]
0x3DC4	0x9802    LDR	R0, [SP, #8]
0x3DC6	0xF7FEFC0D  BL	__irgrid2_driver_ExtractAlphaParameters+0
;__irgrid2_driver.c, 991 :: 		ExtractOffsetParameters(eeData, mlx90640);
0x3DCA	0x9903    LDR	R1, [SP, #12]
0x3DCC	0x9802    LDR	R0, [SP, #8]
0x3DCE	0xF7FEFE8F  BL	__irgrid2_driver_ExtractOffsetParameters+0
;__irgrid2_driver.c, 992 :: 		ExtractKtaPixelParameters(eeData, mlx90640);
0x3DD2	0x9903    LDR	R1, [SP, #12]
0x3DD4	0x9802    LDR	R0, [SP, #8]
0x3DD6	0xF7FFF8B7  BL	__irgrid2_driver_ExtractKtaPixelParameters+0
;__irgrid2_driver.c, 993 :: 		ExtractKvPixelParameters(eeData, mlx90640);
0x3DDA	0x9903    LDR	R1, [SP, #12]
0x3DDC	0x9802    LDR	R0, [SP, #8]
0x3DDE	0xF7FEFFF9  BL	__irgrid2_driver_ExtractKvPixelParameters+0
;__irgrid2_driver.c, 994 :: 		ExtractCPParameters(eeData, mlx90640);
0x3DE2	0x9903    LDR	R1, [SP, #12]
0x3DE4	0x9802    LDR	R0, [SP, #8]
0x3DE6	0xF7FEF921  BL	__irgrid2_driver_ExtractCPParameters+0
;__irgrid2_driver.c, 995 :: 		ExtractCILCParameters(eeData, mlx90640);
0x3DEA	0x9903    LDR	R1, [SP, #12]
0x3DEC	0x9802    LDR	R0, [SP, #8]
0x3DEE	0xF7FEF85F  BL	__irgrid2_driver_ExtractCILCParameters+0
;__irgrid2_driver.c, 996 :: 		error = ExtractDeviatingPixels(eeData, mlx90640);
0x3DF2	0x9903    LDR	R1, [SP, #12]
0x3DF4	0x9802    LDR	R0, [SP, #8]
0x3DF6	0xF7FEFA77  BL	__irgrid2_driver_ExtractDeviatingPixels+0
0x3DFA	0xF8AD0004  STRH	R0, [SP, #4]
;__irgrid2_driver.c, 997 :: 		}
L_irgrid2_ExtractParameters158:
;__irgrid2_driver.c, 998 :: 		return error;
0x3DFE	0xF9BD0004  LDRSH	R0, [SP, #4]
;__irgrid2_driver.c, 999 :: 		}
L_end_irgrid2_ExtractParameters:
0x3E02	0xF8DDE000  LDR	LR, [SP, #0]
0x3E06	0xB004    ADD	SP, SP, #16
0x3E08	0x4770    BX	LR
; end of _irgrid2_ExtractParameters
__irgrid2_driver_CheckEEPROMValid:
;__irgrid2_driver.c, 266 :: 		static int CheckEEPROMValid(uint16_t *eeData)
; eeData start address is: 0 (R0)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
;__irgrid2_driver.c, 269 :: 		deviceSelect = eeData[10] & 0x0040;
0x1C60	0xF2000114  ADDW	R1, R0, #20
; eeData end address is: 0 (R0)
0x1C64	0x8809    LDRH	R1, [R1, #0]
0x1C66	0xF0010140  AND	R1, R1, #64
;__irgrid2_driver.c, 270 :: 		if(deviceSelect == 0)
0x1C6A	0xB209    SXTH	R1, R1
0x1C6C	0xB911    CBNZ	R1, L___irgrid2_driver_CheckEEPROMValid25
;__irgrid2_driver.c, 272 :: 		return 0;
0x1C6E	0x2000    MOVS	R0, #0
0x1C70	0xB200    SXTH	R0, R0
0x1C72	0xE002    B	L_end_CheckEEPROMValid
;__irgrid2_driver.c, 273 :: 		}
L___irgrid2_driver_CheckEEPROMValid25:
;__irgrid2_driver.c, 274 :: 		return -7;
0x1C74	0xF64F70F9  MOVW	R0, #65529
0x1C78	0xB200    SXTH	R0, R0
;__irgrid2_driver.c, 275 :: 		}
L_end_CheckEEPROMValid:
0x1C7A	0x4770    BX	LR
; end of __irgrid2_driver_CheckEEPROMValid
__irgrid2_driver_ExtractVDDParameters:
;__irgrid2_driver.c, 276 :: 		static void ExtractVDDParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 283 :: 		kVdd = (eeData[51] & 0xFF00) >> 8;
0x1D4C	0xF2000266  ADDW	R2, R0, #102
0x1D50	0x8812    LDRH	R2, [R2, #0]
0x1D52	0xF402427F  AND	R2, R2, #65280
0x1D56	0xB292    UXTH	R2, R2
0x1D58	0x0A12    LSRS	R2, R2, #8
; kVdd start address is: 12 (R3)
0x1D5A	0xB213    SXTH	R3, R2
;__irgrid2_driver.c, 284 :: 		if(kVdd > 127)
0x1D5C	0xB212    SXTH	R2, R2
0x1D5E	0x2A7F    CMP	R2, #127
0x1D60	0xDD04    BLE	L___irgrid2_driver_ExtractVDDParameters209
;__irgrid2_driver.c, 286 :: 		kVdd = kVdd - 256;
0x1D62	0xF5A37280  SUB	R2, R3, #256
0x1D66	0xB213    SXTH	R3, R2
; kVdd end address is: 12 (R3)
0x1D68	0xB21A    SXTH	R2, R3
;__irgrid2_driver.c, 287 :: 		}
0x1D6A	0xE000    B	L___irgrid2_driver_ExtractVDDParameters26
L___irgrid2_driver_ExtractVDDParameters209:
;__irgrid2_driver.c, 284 :: 		if(kVdd > 127)
0x1D6C	0xB21A    SXTH	R2, R3
;__irgrid2_driver.c, 287 :: 		}
L___irgrid2_driver_ExtractVDDParameters26:
;__irgrid2_driver.c, 288 :: 		kVdd = 32 * kVdd;
; kVdd start address is: 8 (R2)
0x1D6E	0x0153    LSLS	R3, R2, #5
; kVdd end address is: 8 (R2)
;__irgrid2_driver.c, 289 :: 		vdd25 = eeData[51] & 0x00FF;
0x1D70	0xF2000266  ADDW	R2, R0, #102
; eeData end address is: 0 (R0)
0x1D74	0x8812    LDRH	R2, [R2, #0]
0x1D76	0xF00202FF  AND	R2, R2, #255
;__irgrid2_driver.c, 290 :: 		vdd25 = ((vdd25 - 256) << 5) - 8192;
0x1D7A	0xB212    SXTH	R2, R2
0x1D7C	0xF5A27280  SUB	R2, R2, #256
0x1D80	0xB212    SXTH	R2, R2
0x1D82	0x0152    LSLS	R2, R2, #5
0x1D84	0xB212    SXTH	R2, R2
0x1D86	0xF5A25200  SUB	R2, R2, #8192
; vdd25 start address is: 0 (R0)
0x1D8A	0xB210    SXTH	R0, R2
;__irgrid2_driver.c, 292 :: 		mlx90640->kVdd = kVdd;
0x1D8C	0x800B    STRH	R3, [R1, #0]
;__irgrid2_driver.c, 293 :: 		mlx90640->vdd25 = vdd25;
0x1D8E	0x1C8A    ADDS	R2, R1, #2
; mlx90640 end address is: 4 (R1)
0x1D90	0x8010    STRH	R0, [R2, #0]
; vdd25 end address is: 0 (R0)
;__irgrid2_driver.c, 294 :: 		}
L_end_ExtractVDDParameters:
0x1D92	0x4770    BX	LR
; end of __irgrid2_driver_ExtractVDDParameters
__irgrid2_driver_ExtractPTATParameters:
;__irgrid2_driver.c, 296 :: 		static void ExtractPTATParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0x1DB0	0xB082    SUB	SP, SP, #8
0x1DB2	0xF8CDE000  STR	LR, [SP, #0]
0x1DB6	0x460E    MOV	R6, R1
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 24 (R6)
;__irgrid2_driver.c, 303 :: 		KvPTAT = (eeData[50] & 0xFC00) >> 10;
0x1DB8	0xF2000264  ADDW	R2, R0, #100
0x1DBC	0x8812    LDRH	R2, [R2, #0]
0x1DBE	0xF402427C  AND	R2, R2, #64512
0x1DC2	0xB292    UXTH	R2, R2
0x1DC4	0x0A92    LSRS	R2, R2, #10
0x1DC6	0xB292    UXTH	R2, R2
0x1DC8	0xEE002A90  VMOV	S1, R2
0x1DCC	0xEEF80A60  VCVT.F32.U32	S1, S1
; KvPTAT start address is: 8 (S2)
0x1DD0	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 304 :: 		if(KvPTAT > 31)
0x1DD4	0xEEB30A0F  VMOV.F32	S0, #31
0x1DD8	0xEEF40AC0  VCMPE.F32	S1, S0
0x1DDC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1DE0	0xDD06    BLE	L___irgrid2_driver_ExtractPTATParameters210
;__irgrid2_driver.c, 306 :: 		KvPTAT = KvPTAT - 64;
0x1DE2	0xF04F4285  MOV	R2, #1115684864
0x1DE6	0xEE002A10  VMOV	S0, R2
0x1DEA	0xEE710A40  VSUB.F32	S1, S2, S0
; KvPTAT end address is: 8 (S2)
; KvPTAT start address is: 4 (S1)
; KvPTAT end address is: 4 (S1)
;__irgrid2_driver.c, 307 :: 		}
0x1DEE	0xE001    B	L___irgrid2_driver_ExtractPTATParameters27
L___irgrid2_driver_ExtractPTATParameters210:
;__irgrid2_driver.c, 304 :: 		if(KvPTAT > 31)
0x1DF0	0xEEF00A41  VMOV.F32	S1, S2
;__irgrid2_driver.c, 307 :: 		}
L___irgrid2_driver_ExtractPTATParameters27:
;__irgrid2_driver.c, 308 :: 		KvPTAT = KvPTAT/4096;
; KvPTAT start address is: 4 (S1)
0x1DF4	0xF04F428B  MOV	R2, #1166016512
0x1DF8	0xEE002A10  VMOV	S0, R2
0x1DFC	0xEE800A80  VDIV.F32	S0, S1, S0
; KvPTAT end address is: 4 (S1)
; KvPTAT start address is: 24 (S6)
0x1E00	0xEEB03A40  VMOV.F32	S6, S0
;__irgrid2_driver.c, 310 :: 		KtPTAT = eeData[50] & 0x03FF;
0x1E04	0xF2000264  ADDW	R2, R0, #100
0x1E08	0x8813    LDRH	R3, [R2, #0]
0x1E0A	0xF24032FF  MOVW	R2, #1023
0x1E0E	0xEA030202  AND	R2, R3, R2, LSL #0
0x1E12	0xB292    UXTH	R2, R2
0x1E14	0xEE002A90  VMOV	S1, R2
0x1E18	0xEEF80A60  VCVT.F32.U32	S1, S1
; KtPTAT start address is: 8 (S2)
0x1E1C	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 311 :: 		if(KtPTAT > 511)
0x1E20	0x4A22    LDR	R2, [PC, #136]
0x1E22	0xEE002A10  VMOV	S0, R2
0x1E26	0xEEF40AC0  VCMPE.F32	S1, S0
0x1E2A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1E2E	0xDD06    BLE	L___irgrid2_driver_ExtractPTATParameters211
;__irgrid2_driver.c, 313 :: 		KtPTAT = KtPTAT - 1024;
0x1E30	0xF04F4289  MOV	R2, #1149239296
0x1E34	0xEE002A10  VMOV	S0, R2
0x1E38	0xEE710A40  VSUB.F32	S1, S2, S0
; KtPTAT end address is: 8 (S2)
; KtPTAT start address is: 4 (S1)
; KtPTAT end address is: 4 (S1)
;__irgrid2_driver.c, 314 :: 		}
0x1E3C	0xE001    B	L___irgrid2_driver_ExtractPTATParameters28
L___irgrid2_driver_ExtractPTATParameters211:
;__irgrid2_driver.c, 311 :: 		if(KtPTAT > 511)
0x1E3E	0xEEF00A41  VMOV.F32	S1, S2
;__irgrid2_driver.c, 314 :: 		}
L___irgrid2_driver_ExtractPTATParameters28:
;__irgrid2_driver.c, 315 :: 		KtPTAT = KtPTAT/8;
; KtPTAT start address is: 4 (S1)
0x1E42	0xEEB20A00  VMOV.F32	S0, #8
0x1E46	0xEE800A80  VDIV.F32	S0, S1, S0
; KtPTAT end address is: 4 (S1)
; KtPTAT start address is: 28 (S7)
0x1E4A	0xEEF03A40  VMOV.F32	S7, S0
;__irgrid2_driver.c, 317 :: 		vPTAT25 = eeData[49];
0x1E4E	0xF2000262  ADDW	R2, R0, #98
0x1E52	0x8812    LDRH	R2, [R2, #0]
; vPTAT25 start address is: 28 (R7)
0x1E54	0xB217    SXTH	R7, R2
;__irgrid2_driver.c, 319 :: 		alphaPTAT = (eeData[16] & 0xF000) / _pow(2, (double)14) + 8.0f;
0x1E56	0xF2000220  ADDW	R2, R0, #32
; eeData end address is: 0 (R0)
0x1E5A	0x8812    LDRH	R2, [R2, #0]
0x1E5C	0xF4024270  AND	R2, R2, #61440
0x1E60	0xF8AD2004  STRH	R2, [SP, #4]
0x1E64	0xEEF20A0C  VMOV.F32	S1, #14
0x1E68	0xEEB00A00  VMOV.F32	S0, #2
0x1E6C	0xF7FFFC16  BL	__irgrid2_driver__pow+0
0x1E70	0xF8BD2004  LDRH	R2, [SP, #4]
0x1E74	0xEE002A90  VMOV	S1, R2
0x1E78	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1E7C	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1E80	0xEEB20A00  VMOV.F32	S0, #8
0x1E84	0xEE300A80  VADD.F32	S0, S1, S0
; alphaPTAT start address is: 0 (S0)
;__irgrid2_driver.c, 321 :: 		mlx90640->KvPTAT = KvPTAT;
0x1E88	0x1D32    ADDS	R2, R6, #4
0x1E8A	0xED023A00  VSTR.32	S6, [R2, #0]
; KvPTAT end address is: 24 (S6)
;__irgrid2_driver.c, 322 :: 		mlx90640->KtPTAT = KtPTAT;
0x1E8E	0xF2060208  ADDW	R2, R6, #8
0x1E92	0xED423A00  VSTR.32	S7, [R2, #0]
; KtPTAT end address is: 28 (S7)
;__irgrid2_driver.c, 323 :: 		mlx90640->vPTAT25 = vPTAT25;
0x1E96	0xF206020C  ADDW	R2, R6, #12
0x1E9A	0x8017    STRH	R7, [R2, #0]
; vPTAT25 end address is: 28 (R7)
;__irgrid2_driver.c, 324 :: 		mlx90640->alphaPTAT = alphaPTAT;
0x1E9C	0xF2060210  ADDW	R2, R6, #16
; mlx90640 end address is: 24 (R6)
0x1EA0	0xED020A00  VSTR.32	S0, [R2, #0]
; alphaPTAT end address is: 0 (S0)
;__irgrid2_driver.c, 325 :: 		}
L_end_ExtractPTATParameters:
0x1EA4	0xF8DDE000  LDR	LR, [SP, #0]
0x1EA8	0xB002    ADD	SP, SP, #8
0x1EAA	0x4770    BX	LR
0x1EAC	0x800043FF  	#1140817920
; end of __irgrid2_driver_ExtractPTATParameters
__irgrid2_driver__pow:
;__irgrid2_driver.c, 239 :: 		static double _pow(double x, double y) {
0x169C	0xB082    SUB	SP, SP, #8
0x169E	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x16A2	0xEEF02A40  VMOV.F32	S5, S0
0x16A6	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__irgrid2_driver.c, 240 :: 		unsigned char sign = 0;
; sign start address is: 0 (R0)
0x16AA	0x2000    MOVS	R0, #0
;__irgrid2_driver.c, 244 :: 		if(y == 0.0)
0x16AC	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x16B0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16B4	0xD102    BNE	L___irgrid2_driver__pow20
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__irgrid2_driver.c, 245 :: 		return 1.0;
0x16B6	0xEEB70A00  VMOV.F32	S0, #1
0x16BA	0xE03E    B	L_end__pow
L___irgrid2_driver__pow20:
;__irgrid2_driver.c, 246 :: 		if(x == 0.0)
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x16BC	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x16C0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16C4	0xD104    BNE	L___irgrid2_driver__pow21
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__irgrid2_driver.c, 247 :: 		return 0.0;
0x16C6	0xF04F0200  MOV	R2, #0
0x16CA	0xEE002A10  VMOV	S0, R2
0x16CE	0xE034    B	L_end__pow
L___irgrid2_driver__pow21:
;__irgrid2_driver.c, 248 :: 		if(x < 0.0) {
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x16D0	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x16D4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16D8	0xDA1B    BGE	L___irgrid2_driver__pow208
; sign end address is: 0 (R0)
;__irgrid2_driver.c, 249 :: 		yi = (long)y;
0x16DA	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x16DE	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x16E2	0x4610    MOV	R0, R2
;__irgrid2_driver.c, 250 :: 		if((double)yi != y)
0x16E4	0xEE002A10  VMOV	S0, R2
0x16E8	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x16EC	0xEEB40AC2  VCMPE.F32	S0, S4
0x16F0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16F4	0xD004    BEQ	L___irgrid2_driver__pow23
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__irgrid2_driver.c, 251 :: 		return 0.0;
0x16F6	0xF04F0200  MOV	R2, #0
0x16FA	0xEE002A10  VMOV	S0, R2
0x16FE	0xE01C    B	L_end__pow
L___irgrid2_driver__pow23:
;__irgrid2_driver.c, 252 :: 		sign = yi & 1;
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x1700	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x1704	0xB2D0    UXTB	R0, R2
;__irgrid2_driver.c, 253 :: 		x = -x;
0x1706	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x170A	0xB2C5    UXTB	R5, R0
0x170C	0xEEB00A60  VMOV.F32	S0, S1
;__irgrid2_driver.c, 254 :: 		}
0x1710	0xE005    B	L___irgrid2_driver__pow22
L___irgrid2_driver__pow208:
;__irgrid2_driver.c, 248 :: 		if(x < 0.0) {
0x1712	0xF88D0004  STRB	R0, [SP, #4]
0x1716	0xEEB00A62  VMOV.F32	S0, S5
0x171A	0xF89D5004  LDRB	R5, [SP, #4]
;__irgrid2_driver.c, 254 :: 		}
L___irgrid2_driver__pow22:
;__irgrid2_driver.c, 255 :: 		x = _log(x);
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x171E	0xF7FFFD6B  BL	__irgrid2_driver__log+0
;__irgrid2_driver.c, 256 :: 		x = x*y;
0x1722	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__irgrid2_driver.c, 257 :: 		x = _exp(x);
0x1726	0xF7FFFDA1  BL	__irgrid2_driver__exp+0
; x start address is: 4 (S1)
0x172A	0xEEF00A40  VMOV.F32	S1, S0
;__irgrid2_driver.c, 259 :: 		if(sign)
0x172E	0xB115    CBZ	R5, L___irgrid2_driver__pow24
; sign end address is: 20 (R5)
;__irgrid2_driver.c, 260 :: 		return -x;
0x1730	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x1734	0xE001    B	L_end__pow
L___irgrid2_driver__pow24:
;__irgrid2_driver.c, 261 :: 		return x;
; x start address is: 4 (S1)
0x1736	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__irgrid2_driver.c, 262 :: 		}
L_end__pow:
0x173A	0xF8DDE000  LDR	LR, [SP, #0]
0x173E	0xB002    ADD	SP, SP, #8
0x1740	0x4770    BX	LR
; end of __irgrid2_driver__pow
__irgrid2_driver__log:
;__irgrid2_driver.c, 213 :: 		static double _log(double x) {
0x11F8	0xB082    SUB	SP, SP, #8
0x11FA	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__irgrid2_driver.c, 229 :: 		if(x <= 0.0)
0x11FE	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1202	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1206	0xDC04    BGT	L___irgrid2_driver__log19
; x end address is: 0 (S0)
;__irgrid2_driver.c, 230 :: 		return 0.0;
0x1208	0xF04F0100  MOV	R1, #0
0x120C	0xEE001A10  VMOV	S0, R1
0x1210	0xE023    B	L_end__log
L___irgrid2_driver__log19:
;__irgrid2_driver.c, 231 :: 		x = _frexp(x, &exp) * 2.0 - 1.0;
; x start address is: 0 (S0)
0x1212	0xA901    ADD	R1, SP, #4
0x1214	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x1216	0xF7FFFE0B  BL	__irgrid2_driver__frexp+0
0x121A	0xEEF00A00  VMOV.F32	S1, #2
0x121E	0xEE600A20  VMUL.F32	S1, S0, S1
0x1222	0xEEB70A00  VMOV.F32	S0, #1
0x1226	0xEE300AC0  VSUB.F32	S0, S1, S0
;__irgrid2_driver.c, 232 :: 		exp--;
0x122A	0xF9BD1004  LDRSH	R1, [SP, #4]
0x122E	0x1E49    SUBS	R1, R1, #1
0x1230	0xF8AD1004  STRH	R1, [SP, #4]
;__irgrid2_driver.c, 233 :: 		x = _eval_poly(x, coeff, sizeof coeff/sizeof coeff[0] - 1);
0x1234	0xF2400108  MOVW	R1, #8
0x1238	0xB209    SXTH	R1, R1
0x123A	0x480A    LDR	R0, [PC, #40]
0x123C	0xF7FFFE14  BL	__irgrid2_driver__eval_poly+0
;__irgrid2_driver.c, 234 :: 		return x + 0.69314718055995 * exp;
0x1240	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1244	0xEE011A10  VMOV	S2, R1
0x1248	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x124C	0x4906    LDR	R1, [PC, #24]
0x124E	0xEE001A90  VMOV	S1, R1
0x1252	0xEE600A81  VMUL.F32	S1, S1, S2
0x1256	0xEE300A20  VADD.F32	S0, S0, S1
;__irgrid2_driver.c, 236 :: 		}
L_end__log:
0x125A	0xF8DDE000  LDR	LR, [SP, #0]
0x125E	0xB002    ADD	SP, SP, #8
0x1260	0x4770    BX	LR
0x1262	0xBF00    NOP
0x1264	0x54A40000  	__irgrid2_driver__log_coeff_L0+0
0x1268	0x72183F31  	#1060205080
; end of __irgrid2_driver__log
__irgrid2_driver__frexp:
;__irgrid2_driver.c, 81 :: 		static double _frexp(double value, int * eptr)
; eptr start address is: 0 (R0)
0x0E30	0xB081    SUB	SP, SP, #4
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__irgrid2_driver.c, 86 :: 		uv.fl = value;
0x0E32	0xED0D0A00  VSTR.32	S0, [SP, #0]
; value end address is: 0 (S0)
;__irgrid2_driver.c, 87 :: 		bb = uv.flt.exp - EXCESS;
0x0E36	0xF8BD1002  LDRH	R1, [SP, #2]
0x0E3A	0xF3C111C7  UBFX	R1, R1, #7, #8
0x0E3E	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x0E40	0xB209    SXTH	R1, R1
;__irgrid2_driver.c, 88 :: 		*eptr = bb;
0x0E42	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__irgrid2_driver.c, 89 :: 		uv.flt.exp = EXCESS;
0x0E44	0x227E    MOVS	R2, #126
0x0E46	0xF8BD1002  LDRH	R1, [SP, #2]
0x0E4A	0xF36211CE  BFI	R1, R2, #7, #8
0x0E4E	0xF8AD1002  STRH	R1, [SP, #2]
;__irgrid2_driver.c, 90 :: 		return uv.fl;
0x0E52	0xED1D0A00  VLDR.32	S0, [SP, #0]
;__irgrid2_driver.c, 91 :: 		}
L_end__frexp:
0x0E56	0xB001    ADD	SP, SP, #4
0x0E58	0x4770    BX	LR
; end of __irgrid2_driver__frexp
__irgrid2_driver__eval_poly:
;__irgrid2_driver.c, 157 :: 		static static double _eval_poly(double x, const double code * d, int n)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x0E68	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x0E6A	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__irgrid2_driver.c, 161 :: 		res = d[n];
0x0E6E	0x008A    LSLS	R2, R1, #2
0x0E70	0x1882    ADDS	R2, R0, R2
0x0E72	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x0E76	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x0E7A	0xEEB00A41  VMOV.F32	S0, S2
0x0E7E	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 162 :: 		while(n)
L___irgrid2_driver__eval_poly11:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x0E82	0xB179    CBZ	R1, L___irgrid2_driver__eval_poly12
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__irgrid2_driver.c, 164 :: 		res = x * res + d[--n];
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x0E84	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x0E88	0x1E4A    SUBS	R2, R1, #1
0x0E8A	0xB212    SXTH	R2, R2
0x0E8C	0xB211    SXTH	R1, R2
0x0E8E	0x0092    LSLS	R2, R2, #2
0x0E90	0x1882    ADDS	R2, R0, R2
0x0E92	0xED120A00  VLDR.32	S0, [R2, #0]
0x0E96	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
;__irgrid2_driver.c, 165 :: 		}
0x0E9A	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x0E9E	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x0EA2	0xE7EE    B	L___irgrid2_driver__eval_poly11
L___irgrid2_driver__eval_poly12:
;__irgrid2_driver.c, 166 :: 		return res;
; res end address is: 0 (S0)
;__irgrid2_driver.c, 167 :: 		}
L_end__eval_poly:
0x0EA4	0xB001    ADD	SP, SP, #4
0x0EA6	0x4770    BX	LR
; end of __irgrid2_driver__eval_poly
__irgrid2_driver__exp:
;__irgrid2_driver.c, 170 :: 		static double _exp(double x)
0x126C	0xB081    SUB	SP, SP, #4
0x126E	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x1272	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__irgrid2_driver.c, 190 :: 		if(x == 0.0)
0x1276	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x127A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x127E	0xD102    BNE	L___irgrid2_driver__exp13
; x end address is: 12 (S3)
;__irgrid2_driver.c, 191 :: 		return 1.0;
0x1280	0xEEB70A00  VMOV.F32	S0, #1
0x1284	0xE05D    B	L_end__exp
L___irgrid2_driver__exp13:
;__irgrid2_driver.c, 192 :: 		if (x > EXP_MAX)    //too big?
; x start address is: 12 (S3)
0x1286	0x4931    LDR	R1, [PC, #196]
0x1288	0xEE001A10  VMOV	S0, R1
0x128C	0xEEF41AC0  VCMPE.F32	S3, S0
0x1290	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1294	0xDD03    BLE	L___irgrid2_driver__exp14
; x end address is: 12 (S3)
;__irgrid2_driver.c, 193 :: 		return DBL_MAX;
0x1296	0x492E    LDR	R1, [PC, #184]
0x1298	0xEE001A10  VMOV	S0, R1
0x129C	0xE051    B	L_end__exp
L___irgrid2_driver__exp14:
;__irgrid2_driver.c, 194 :: 		if (x < EXP_MIN)    //too small?
; x start address is: 12 (S3)
0x129E	0x492D    LDR	R1, [PC, #180]
0x12A0	0xEE001A10  VMOV	S0, R1
0x12A4	0xEEF41AC0  VCMPE.F32	S3, S0
0x12A8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x12AC	0xDA04    BGE	L___irgrid2_driver__exp15
; x end address is: 12 (S3)
;__irgrid2_driver.c, 195 :: 		return 0.0;
0x12AE	0xF04F0100  MOV	R1, #0
0x12B2	0xEE001A10  VMOV	S0, R1
0x12B6	0xE044    B	L_end__exp
L___irgrid2_driver__exp15:
;__irgrid2_driver.c, 196 :: 		sign = x < 0.0;
; x start address is: 12 (S3)
0x12B8	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x12BC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x12C0	0xF2400100  MOVW	R1, #0
0x12C4	0xDA00    BGE	L___irgrid2_driver__exp258
0x12C6	0x2101    MOVS	R1, #1
L___irgrid2_driver__exp258:
; sign start address is: 12 (R3)
0x12C8	0xB2CB    UXTB	R3, R1
;__irgrid2_driver.c, 197 :: 		if(sign)
0x12CA	0xB2C9    UXTB	R1, R1
0x12CC	0xB111    CBZ	R1, L___irgrid2_driver__exp207
;__irgrid2_driver.c, 198 :: 		x = -x;
0x12CE	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x12D2	0xE001    B	L___irgrid2_driver__exp16
L___irgrid2_driver__exp207:
;__irgrid2_driver.c, 197 :: 		if(sign)
0x12D4	0xEEF00A61  VMOV.F32	S1, S3
;__irgrid2_driver.c, 198 :: 		x = -x;
L___irgrid2_driver__exp16:
;__irgrid2_driver.c, 199 :: 		x *= 1.4426950409;            // convert to log2 //
; x start address is: 4 (S1)
0x12D8	0x491F    LDR	R1, [PC, #124]
0x12DA	0xEE001A10  VMOV	S0, R1
0x12DE	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x12E2	0xEEF01A40  VMOV.F32	S3, S0
;__irgrid2_driver.c, 200 :: 		exp = (int)_floor(x);
0x12E6	0xF7FFFE3B  BL	__irgrid2_driver__floor+0
0x12EA	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x12EE	0xEE101A10  VMOV	R1, S0
0x12F2	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x12F4	0xB20C    SXTH	R4, R1
;__irgrid2_driver.c, 201 :: 		x -= (double)exp;
0x12F6	0xEE001A10  VMOV	S0, R1
0x12FA	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x12FE	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__irgrid2_driver.c, 202 :: 		x = _ldexp(_eval_poly(x, coeff, sizeof coeff/sizeof coeff[0] - 1), exp);
0x1302	0xF2400109  MOVW	R1, #9
0x1306	0xB209    SXTH	R1, R1
0x1308	0x4814    LDR	R0, [PC, #80]
0x130A	0xF7FFFDAD  BL	__irgrid2_driver__eval_poly+0
0x130E	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x1310	0xF7FFFDCA  BL	__irgrid2_driver__ldexp+0
; x start address is: 4 (S1)
0x1314	0xEEF00A40  VMOV.F32	S1, S0
;__irgrid2_driver.c, 203 :: 		if(sign) {
0x1318	0xB18B    CBZ	R3, L___irgrid2_driver__exp17
; sign end address is: 12 (R3)
;__irgrid2_driver.c, 204 :: 		if (x == DBL_MAX)
0x131A	0x490D    LDR	R1, [PC, #52]
0x131C	0xEE001A10  VMOV	S0, R1
0x1320	0xEEF40AC0  VCMPE.F32	S1, S0
0x1324	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1328	0xD104    BNE	L___irgrid2_driver__exp18
; x end address is: 4 (S1)
;__irgrid2_driver.c, 205 :: 		return 0.0;
0x132A	0xF04F0100  MOV	R1, #0
0x132E	0xEE001A10  VMOV	S0, R1
0x1332	0xE006    B	L_end__exp
L___irgrid2_driver__exp18:
;__irgrid2_driver.c, 206 :: 		return 1.0/x;
; x start address is: 4 (S1)
0x1334	0xEEB70A00  VMOV.F32	S0, #1
0x1338	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x133C	0xE001    B	L_end__exp
;__irgrid2_driver.c, 207 :: 		}
L___irgrid2_driver__exp17:
;__irgrid2_driver.c, 208 :: 		return x;
; x start address is: 4 (S1)
0x133E	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__irgrid2_driver.c, 209 :: 		}
L_end__exp:
0x1342	0xF8DDE000  LDR	LR, [SP, #0]
0x1346	0xB001    ADD	SP, SP, #4
0x1348	0x4770    BX	LR
0x134A	0xBF00    NOP
0x134C	0xD4FE42B2  	#1119016190
0x1350	0xFFFF7F7F  	#2139095039
0x1354	0xAC50C2AE  	#-1028740016
0x1358	0xAA3B3FB8  	#1069066811
0x135C	0x547C0000  	__irgrid2_driver__exp_coeff_L0+0
; end of __irgrid2_driver__exp
__irgrid2_driver__floor:
;__irgrid2_driver.c, 126 :: 		static double _floor(double x)
0x0F60	0xB081    SUB	SP, SP, #4
0x0F62	0xED0D0A00  VSTR.32	S0, [SP, #0]
;__irgrid2_driver.c, 131 :: 		expon = ((*(unsigned long *)&x >> 23) & 255);
0x0F66	0xA900    ADD	R1, SP, #0
0x0F68	0x6809    LDR	R1, [R1, #0]
0x0F6A	0x0DC9    LSRS	R1, R1, #23
0x0F6C	0xF00101FF  AND	R1, R1, #255
;__irgrid2_driver.c, 132 :: 		expon = expon- 127;
0x0F70	0xB209    SXTH	R1, R1
0x0F72	0x397F    SUBS	R1, #127
0x0F74	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x0F76	0xB208    SXTH	R0, R1
;__irgrid2_driver.c, 133 :: 		if(expon < 0)
0x0F78	0x2900    CMP	R1, #0
0x0F7A	0xDA0E    BGE	L___irgrid2_driver__floor6
; expon end address is: 0 (R0)
;__irgrid2_driver.c, 135 :: 		if (x < 0.0)
0x0F7C	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x0F80	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0F84	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0F88	0xDA02    BGE	L___irgrid2_driver__floor7
;__irgrid2_driver.c, 137 :: 		return -1.0;
0x0F8A	0xEEBF0A00  VMOV.F32	S0, #-1
0x0F8E	0xE024    B	L_end__floor
;__irgrid2_driver.c, 138 :: 		}
L___irgrid2_driver__floor7:
;__irgrid2_driver.c, 141 :: 		return  0.0;
0x0F90	0xF04F0100  MOV	R1, #0
0x0F94	0xEE001A10  VMOV	S0, R1
0x0F98	0xE01F    B	L_end__floor
;__irgrid2_driver.c, 143 :: 		}
L___irgrid2_driver__floor6:
;__irgrid2_driver.c, 144 :: 		if((unsigned)expon > sizeof(double) * CHAR_BIT - 8)
; expon start address is: 0 (R0)
0x0F9A	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x0F9C	0x2918    CMP	R1, #24
0x0F9E	0xD902    BLS	L___irgrid2_driver__floor9
;__irgrid2_driver.c, 146 :: 		return x;           /* already an integer */
0x0FA0	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x0FA4	0xE019    B	L_end__floor
;__irgrid2_driver.c, 147 :: 		}
L___irgrid2_driver__floor9:
;__irgrid2_driver.c, 148 :: 		i = _FRNDINT(x);
0x0FA6	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x0FAA	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0FAE	0xEE101A10  VMOV	R1, S0
0x0FB2	0xEE001A90  VMOV	S1, R1
0x0FB6	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x0FBA	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 149 :: 		if(i > x)
0x0FBE	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x0FC2	0xEEF40AC0  VCMPE.F32	S1, S0
0x0FC6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0FCA	0xDD04    BLE	L___irgrid2_driver__floor10
;__irgrid2_driver.c, 151 :: 		return i - 1.0;
0x0FCC	0xEEB70A00  VMOV.F32	S0, #1
0x0FD0	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x0FD4	0xE001    B	L_end__floor
;__irgrid2_driver.c, 152 :: 		}
L___irgrid2_driver__floor10:
;__irgrid2_driver.c, 153 :: 		return i;
; i start address is: 8 (S2)
0x0FD6	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__irgrid2_driver.c, 154 :: 		}
L_end__floor:
0x0FDA	0xB001    ADD	SP, SP, #4
0x0FDC	0x4770    BX	LR
; end of __irgrid2_driver__floor
__irgrid2_driver__ldexp:
;__irgrid2_driver.c, 94 :: 		static double _ldexp(double value, int newexp)
; newexp start address is: 0 (R0)
0x0EA8	0xB081    SUB	SP, SP, #4
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__irgrid2_driver.c, 98 :: 		uv.fl = value;
0x0EAA	0xED0D0A00  VSTR.32	S0, [SP, #0]
;__irgrid2_driver.c, 99 :: 		newexp += uv.flt.exp;
0x0EAE	0xF8BD1002  LDRH	R1, [SP, #2]
0x0EB2	0xF3C111C7  UBFX	R1, R1, #7, #8
0x0EB6	0x1841    ADDS	R1, R0, R1
0x0EB8	0xB208    SXTH	R0, R1
;__irgrid2_driver.c, 100 :: 		if (newexp < 0)
0x0EBA	0xB209    SXTH	R1, R1
0x0EBC	0x2900    CMP	R1, #0
0x0EBE	0xDA04    BGE	L___irgrid2_driver__ldexp0
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__irgrid2_driver.c, 102 :: 		return 0.0;
0x0EC0	0xF04F0100  MOV	R1, #0
0x0EC4	0xEE001A10  VMOV	S0, R1
0x0EC8	0xE019    B	L_end__ldexp
;__irgrid2_driver.c, 103 :: 		}
L___irgrid2_driver__ldexp0:
;__irgrid2_driver.c, 106 :: 		if (newexp > MAX_EXPONENT)
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x0ECA	0xF1B00FFF  CMP	R0, #255
0x0ECE	0xDD0D    BLE	L___irgrid2_driver__ldexp2
; newexp end address is: 0 (R0)
;__irgrid2_driver.c, 108 :: 		if (value < 0.0)
0x0ED0	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0ED4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0ED8	0xDA04    BGE	L___irgrid2_driver__ldexp3
; value end address is: 0 (S0)
;__irgrid2_driver.c, 110 :: 		return -DBL_MAX;
0x0EDA	0xF46F0100  MVN	R1, #8388608
0x0EDE	0xEE001A10  VMOV	S0, R1
0x0EE2	0xE00C    B	L_end__ldexp
;__irgrid2_driver.c, 111 :: 		}
L___irgrid2_driver__ldexp3:
;__irgrid2_driver.c, 114 :: 		return DBL_MAX;
0x0EE4	0x4907    LDR	R1, [PC, #28]
0x0EE6	0xEE001A10  VMOV	S0, R1
0x0EEA	0xE008    B	L_end__ldexp
;__irgrid2_driver.c, 116 :: 		}
L___irgrid2_driver__ldexp2:
;__irgrid2_driver.c, 119 :: 		uv.flt.exp = newexp;
; newexp start address is: 0 (R0)
0x0EEC	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x0EEE	0xF8BD1002  LDRH	R1, [SP, #2]
0x0EF2	0xF36211CE  BFI	R1, R2, #7, #8
0x0EF6	0xF8AD1002  STRH	R1, [SP, #2]
;__irgrid2_driver.c, 122 :: 		return uv.fl;
0x0EFA	0xED1D0A00  VLDR.32	S0, [SP, #0]
;__irgrid2_driver.c, 123 :: 		}
L_end__ldexp:
0x0EFE	0xB001    ADD	SP, SP, #4
0x0F00	0x4770    BX	LR
0x0F02	0xBF00    NOP
0x0F04	0xFFFF7F7F  	#2139095039
; end of __irgrid2_driver__ldexp
__irgrid2_driver_ExtractGainParameters:
;__irgrid2_driver.c, 327 :: 		static void ExtractGainParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 331 :: 		gainEE = eeData[48];
0x1B5C	0xF2000260  ADDW	R2, R0, #96
; eeData end address is: 0 (R0)
0x1B60	0x8812    LDRH	R2, [R2, #0]
; gainEE start address is: 0 (R0)
0x1B62	0xB210    SXTH	R0, R2
;__irgrid2_driver.c, 332 :: 		if(gainEE > 32767)
0x1B64	0xB213    SXTH	R3, R2
0x1B66	0xF64772FF  MOVW	R2, #32767
0x1B6A	0x4293    CMP	R3, R2
0x1B6C	0xDD03    BLE	L___irgrid2_driver_ExtractGainParameters212
;__irgrid2_driver.c, 334 :: 		gainEE = gainEE -65536;
0x1B6E	0xF5A03280  SUB	R2, R0, #65536
0x1B72	0xB210    SXTH	R0, R2
; gainEE end address is: 0 (R0)
;__irgrid2_driver.c, 335 :: 		}
0x1B74	0xE7FF    B	L___irgrid2_driver_ExtractGainParameters29
L___irgrid2_driver_ExtractGainParameters212:
;__irgrid2_driver.c, 332 :: 		if(gainEE > 32767)
;__irgrid2_driver.c, 335 :: 		}
L___irgrid2_driver_ExtractGainParameters29:
;__irgrid2_driver.c, 336 :: 		mlx90640->gainEE = gainEE;
; gainEE start address is: 0 (R0)
0x1B76	0xF2010214  ADDW	R2, R1, #20
; mlx90640 end address is: 4 (R1)
0x1B7A	0x8010    STRH	R0, [R2, #0]
; gainEE end address is: 0 (R0)
;__irgrid2_driver.c, 337 :: 		}
L_end_ExtractGainParameters:
0x1B7C	0x4770    BX	LR
; end of __irgrid2_driver_ExtractGainParameters
__irgrid2_driver_ExtractTgcParameters:
;__irgrid2_driver.c, 339 :: 		static void ExtractTgcParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 342 :: 		tgc = eeData[60] & 0x00FF;
0x1B9C	0xF2000278  ADDW	R2, R0, #120
; eeData end address is: 0 (R0)
0x1BA0	0x8812    LDRH	R2, [R2, #0]
0x1BA2	0xF00202FF  AND	R2, R2, #255
0x1BA6	0xB292    UXTH	R2, R2
0x1BA8	0xEE002A90  VMOV	S1, R2
0x1BAC	0xEEF80A60  VCVT.F32.U32	S1, S1
; tgc start address is: 8 (S2)
0x1BB0	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 343 :: 		if(tgc > 127)
0x1BB4	0x4A0D    LDR	R2, [PC, #52]
0x1BB6	0xEE002A10  VMOV	S0, R2
0x1BBA	0xEEF40AC0  VCMPE.F32	S1, S0
0x1BBE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1BC2	0xDD06    BLE	L___irgrid2_driver_ExtractTgcParameters213
;__irgrid2_driver.c, 345 :: 		tgc = tgc - 256;
0x1BC4	0xF04F4287  MOV	R2, #1132462080
0x1BC8	0xEE002A10  VMOV	S0, R2
0x1BCC	0xEE710A40  VSUB.F32	S1, S2, S0
; tgc end address is: 8 (S2)
; tgc start address is: 4 (S1)
; tgc end address is: 4 (S1)
;__irgrid2_driver.c, 346 :: 		}
0x1BD0	0xE001    B	L___irgrid2_driver_ExtractTgcParameters30
L___irgrid2_driver_ExtractTgcParameters213:
;__irgrid2_driver.c, 343 :: 		if(tgc > 127)
0x1BD2	0xEEF00A41  VMOV.F32	S1, S2
;__irgrid2_driver.c, 346 :: 		}
L___irgrid2_driver_ExtractTgcParameters30:
;__irgrid2_driver.c, 347 :: 		tgc = tgc / 32.0f;
; tgc start address is: 4 (S1)
0x1BD6	0xF04F4284  MOV	R2, #1107296256
0x1BDA	0xEE002A10  VMOV	S0, R2
0x1BDE	0xEE800A80  VDIV.F32	S0, S1, S0
; tgc end address is: 4 (S1)
;__irgrid2_driver.c, 349 :: 		mlx90640->tgc = tgc;
0x1BE2	0xF2010218  ADDW	R2, R1, #24
; mlx90640 end address is: 4 (R1)
0x1BE6	0xED020A00  VSTR.32	S0, [R2, #0]
;__irgrid2_driver.c, 350 :: 		}
L_end_ExtractTgcParameters:
0x1BEA	0x4770    BX	LR
0x1BEC	0x000042FE  	#1123942400
; end of __irgrid2_driver_ExtractTgcParameters
__irgrid2_driver_ExtractResolutionParameters:
;__irgrid2_driver.c, 352 :: 		static void ExtractResolutionParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 355 :: 		resolutionEE = (eeData[56] & 0x3000) >> 12;
0x1C48	0xF2000270  ADDW	R2, R0, #112
; eeData end address is: 0 (R0)
0x1C4C	0x8812    LDRH	R2, [R2, #0]
0x1C4E	0xF4025240  AND	R2, R2, #12288
0x1C52	0xB292    UXTH	R2, R2
0x1C54	0x0B12    LSRS	R2, R2, #12
;__irgrid2_driver.c, 357 :: 		mlx90640->resolutionEE = resolutionEE;
0x1C56	0xF2010324  ADDW	R3, R1, #36
; mlx90640 end address is: 4 (R1)
0x1C5A	0xB2D2    UXTB	R2, R2
0x1C5C	0x701A    STRB	R2, [R3, #0]
;__irgrid2_driver.c, 358 :: 		}
L_end_ExtractResolutionParameters:
0x1C5E	0x4770    BX	LR
; end of __irgrid2_driver_ExtractResolutionParameters
__irgrid2_driver_ExtractKsTaParameters:
;__irgrid2_driver.c, 360 :: 		static void ExtractKsTaParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 363 :: 		KsTa = (eeData[60] & 0xFF00) >> 8;
0x1BF0	0xF2000278  ADDW	R2, R0, #120
; eeData end address is: 0 (R0)
0x1BF4	0x8812    LDRH	R2, [R2, #0]
0x1BF6	0xF402427F  AND	R2, R2, #65280
0x1BFA	0xB292    UXTH	R2, R2
0x1BFC	0x0A12    LSRS	R2, R2, #8
0x1BFE	0xB292    UXTH	R2, R2
0x1C00	0xEE002A90  VMOV	S1, R2
0x1C04	0xEEF80A60  VCVT.F32.U32	S1, S1
; KsTa start address is: 8 (S2)
0x1C08	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 364 :: 		if(KsTa > 127)
0x1C0C	0x4A0D    LDR	R2, [PC, #52]
0x1C0E	0xEE002A10  VMOV	S0, R2
0x1C12	0xEEF40AC0  VCMPE.F32	S1, S0
0x1C16	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1C1A	0xDD06    BLE	L___irgrid2_driver_ExtractKsTaParameters214
;__irgrid2_driver.c, 366 :: 		KsTa = KsTa -256;
0x1C1C	0xF04F4287  MOV	R2, #1132462080
0x1C20	0xEE002A10  VMOV	S0, R2
0x1C24	0xEE710A40  VSUB.F32	S1, S2, S0
; KsTa end address is: 8 (S2)
; KsTa start address is: 4 (S1)
; KsTa end address is: 4 (S1)
;__irgrid2_driver.c, 367 :: 		}
0x1C28	0xE001    B	L___irgrid2_driver_ExtractKsTaParameters31
L___irgrid2_driver_ExtractKsTaParameters214:
;__irgrid2_driver.c, 364 :: 		if(KsTa > 127)
0x1C2A	0xEEF00A41  VMOV.F32	S1, S2
;__irgrid2_driver.c, 367 :: 		}
L___irgrid2_driver_ExtractKsTaParameters31:
;__irgrid2_driver.c, 368 :: 		KsTa = KsTa / 8192.0f;
; KsTa start address is: 4 (S1)
0x1C2E	0xF04F428C  MOV	R2, #1174405120
0x1C32	0xEE002A10  VMOV	S0, R2
0x1C36	0xEE800A80  VDIV.F32	S0, S1, S0
; KsTa end address is: 4 (S1)
;__irgrid2_driver.c, 370 :: 		mlx90640->KsTa = KsTa;
0x1C3A	0xF2010228  ADDW	R2, R1, #40
; mlx90640 end address is: 4 (R1)
0x1C3E	0xED020A00  VSTR.32	S0, [R2, #0]
;__irgrid2_driver.c, 371 :: 		}
L_end_ExtractKsTaParameters:
0x1C42	0x4770    BX	LR
0x1C44	0x000042FE  	#1123942400
; end of __irgrid2_driver_ExtractKsTaParameters
__irgrid2_driver_ExtractKsToParameters:
;__irgrid2_driver.c, 373 :: 		static void ExtractKsToParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 379 :: 		step = ((eeData[63] & 0x3000) >> 12) * 10;
0x2974	0xF200027E  ADDW	R2, R0, #126
0x2978	0x8812    LDRH	R2, [R2, #0]
0x297A	0xF4025240  AND	R2, R2, #12288
0x297E	0xB292    UXTH	R2, R2
0x2980	0x0B13    LSRS	R3, R2, #12
0x2982	0xB29B    UXTH	R3, R3
0x2984	0x220A    MOVS	R2, #10
0x2986	0x435A    MULS	R2, R3, R2
; step start address is: 24 (R6)
0x2988	0xB256    SXTB	R6, R2
;__irgrid2_driver.c, 381 :: 		mlx90640->ct[0] = -40;
0x298A	0xF201033C  ADDW	R3, R1, #60
0x298E	0xF64F72D8  MOVW	R2, #65496
0x2992	0xB212    SXTH	R2, R2
0x2994	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 382 :: 		mlx90640->ct[1] = 0;
0x2996	0xF201023C  ADDW	R2, R1, #60
0x299A	0x1C93    ADDS	R3, R2, #2
0x299C	0x2200    MOVS	R2, #0
0x299E	0xB212    SXTH	R2, R2
0x29A0	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 383 :: 		mlx90640->ct[2] = (eeData[63] & 0x00F0) >> 4;
0x29A2	0xF201023C  ADDW	R2, R1, #60
0x29A6	0x1D13    ADDS	R3, R2, #4
0x29A8	0xF200027E  ADDW	R2, R0, #126
0x29AC	0x8812    LDRH	R2, [R2, #0]
0x29AE	0xF00202F0  AND	R2, R2, #240
0x29B2	0xB292    UXTH	R2, R2
0x29B4	0x0912    LSRS	R2, R2, #4
0x29B6	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 384 :: 		mlx90640->ct[3] = (eeData[63] & 0x0F00) >> 8;
0x29B8	0xF201023C  ADDW	R2, R1, #60
0x29BC	0x1D93    ADDS	R3, R2, #6
0x29BE	0xF200027E  ADDW	R2, R0, #126
0x29C2	0x8812    LDRH	R2, [R2, #0]
0x29C4	0xF4026270  AND	R2, R2, #3840
0x29C8	0xB292    UXTH	R2, R2
0x29CA	0x0A12    LSRS	R2, R2, #8
0x29CC	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 386 :: 		mlx90640->ct[2] = mlx90640->ct[2]*step;
0x29CE	0xF201023C  ADDW	R2, R1, #60
0x29D2	0x1D13    ADDS	R3, R2, #4
0x29D4	0x1D12    ADDS	R2, R2, #4
0x29D6	0xF9B22000  LDRSH	R2, [R2, #0]
0x29DA	0x4372    MULS	R2, R6, R2
0x29DC	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 387 :: 		mlx90640->ct[3] = mlx90640->ct[2] + mlx90640->ct[3]*step;
0x29DE	0xF201053C  ADDW	R5, R1, #60
0x29E2	0x1DAC    ADDS	R4, R5, #6
0x29E4	0x1D2A    ADDS	R2, R5, #4
0x29E6	0xF9B23000  LDRSH	R3, [R2, #0]
0x29EA	0x1DAA    ADDS	R2, R5, #6
0x29EC	0xF9B22000  LDRSH	R2, [R2, #0]
0x29F0	0x4372    MULS	R2, R6, R2
0x29F2	0xB212    SXTH	R2, R2
; step end address is: 24 (R6)
0x29F4	0x189A    ADDS	R2, R3, R2
0x29F6	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 389 :: 		KsToScale = 15;
; KsToScale start address is: 12 (R3)
0x29F8	0x230F    MOVS	R3, #15
0x29FA	0xB21B    SXTH	R3, R3
;__irgrid2_driver.c, 390 :: 		KsToScale = 1 << KsToScale;
0x29FC	0x2201    MOVS	R2, #1
0x29FE	0xB212    SXTH	R2, R2
0x2A00	0x409A    LSLS	R2, R3
; KsToScale end address is: 12 (R3)
; KsToScale start address is: 16 (R4)
0x2A02	0xB214    SXTH	R4, R2
;__irgrid2_driver.c, 392 :: 		mlx90640->ksTo[0] = eeData[61] & 0x00FF;
0x2A04	0xF201032C  ADDW	R3, R1, #44
0x2A08	0xF200027A  ADDW	R2, R0, #122
0x2A0C	0x8812    LDRH	R2, [R2, #0]
0x2A0E	0xF00202FF  AND	R2, R2, #255
0x2A12	0xB292    UXTH	R2, R2
0x2A14	0xEE002A10  VMOV	S0, R2
0x2A18	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2A1C	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 393 :: 		mlx90640->ksTo[1] = (eeData[61] & 0xFF00) >> 8;
0x2A20	0xF201022C  ADDW	R2, R1, #44
0x2A24	0x1D13    ADDS	R3, R2, #4
0x2A26	0xF200027A  ADDW	R2, R0, #122
0x2A2A	0x8812    LDRH	R2, [R2, #0]
0x2A2C	0xF402427F  AND	R2, R2, #65280
0x2A30	0xB292    UXTH	R2, R2
0x2A32	0x0A12    LSRS	R2, R2, #8
0x2A34	0xB292    UXTH	R2, R2
0x2A36	0xEE002A10  VMOV	S0, R2
0x2A3A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2A3E	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 394 :: 		mlx90640->ksTo[2] = eeData[62] & 0x00FF;
0x2A42	0xF201022C  ADDW	R2, R1, #44
0x2A46	0xF2020308  ADDW	R3, R2, #8
0x2A4A	0xF200027C  ADDW	R2, R0, #124
0x2A4E	0x8812    LDRH	R2, [R2, #0]
0x2A50	0xF00202FF  AND	R2, R2, #255
0x2A54	0xB292    UXTH	R2, R2
0x2A56	0xEE002A10  VMOV	S0, R2
0x2A5A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2A5E	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 395 :: 		mlx90640->ksTo[3] = (eeData[62] & 0xFF00) >> 8;
0x2A62	0xF201022C  ADDW	R2, R1, #44
0x2A66	0xF202030C  ADDW	R3, R2, #12
0x2A6A	0xF200027C  ADDW	R2, R0, #124
; eeData end address is: 0 (R0)
0x2A6E	0x8812    LDRH	R2, [R2, #0]
0x2A70	0xF402427F  AND	R2, R2, #65280
0x2A74	0xB292    UXTH	R2, R2
0x2A76	0x0A12    LSRS	R2, R2, #8
0x2A78	0xB292    UXTH	R2, R2
0x2A7A	0xEE002A10  VMOV	S0, R2
0x2A7E	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2A82	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 398 :: 		for( i = 0; i < 4; i++)
; i start address is: 20 (R5)
0x2A86	0x2500    MOVS	R5, #0
0x2A88	0xB22D    SXTH	R5, R5
; KsToScale end address is: 16 (R4)
; i end address is: 20 (R5)
0x2A8A	0xB220    SXTH	R0, R4
L___irgrid2_driver_ExtractKsToParameters32:
; i start address is: 20 (R5)
; KsToScale start address is: 0 (R0)
; KsToScale start address is: 0 (R0)
; KsToScale end address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
; mlx90640 end address is: 4 (R1)
0x2A8C	0x2D04    CMP	R5, #4
0x2A8E	0xDA2C    BGE	L___irgrid2_driver_ExtractKsToParameters33
; KsToScale end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
;__irgrid2_driver.c, 400 :: 		if(mlx90640->ksTo[i] > 127)
; mlx90640 start address is: 4 (R1)
; KsToScale start address is: 0 (R0)
0x2A90	0xF201032C  ADDW	R3, R1, #44
0x2A94	0x00AA    LSLS	R2, R5, #2
0x2A96	0x189A    ADDS	R2, R3, R2
0x2A98	0xED520A00  VLDR.32	S1, [R2, #0]
0x2A9C	0x4A13    LDR	R2, [PC, #76]
0x2A9E	0xEE002A10  VMOV	S0, R2
0x2AA2	0xEEF40AC0  VCMPE.F32	S1, S0
0x2AA6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2AAA	0xDD0D    BLE	L___irgrid2_driver_ExtractKsToParameters35
;__irgrid2_driver.c, 402 :: 		mlx90640->ksTo[i] = mlx90640->ksTo[i] -256;
0x2AAC	0xF201032C  ADDW	R3, R1, #44
0x2AB0	0x00AA    LSLS	R2, R5, #2
0x2AB2	0x189C    ADDS	R4, R3, R2
0x2AB4	0xED540A00  VLDR.32	S1, [R4, #0]
0x2AB8	0xF04F4287  MOV	R2, #1132462080
0x2ABC	0xEE002A10  VMOV	S0, R2
0x2AC0	0xEE300AC0  VSUB.F32	S0, S1, S0
0x2AC4	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 403 :: 		}
L___irgrid2_driver_ExtractKsToParameters35:
;__irgrid2_driver.c, 404 :: 		mlx90640->ksTo[i] = mlx90640->ksTo[i] / KsToScale;
0x2AC8	0xF201032C  ADDW	R3, R1, #44
0x2ACC	0x00AA    LSLS	R2, R5, #2
0x2ACE	0x189B    ADDS	R3, R3, R2
0x2AD0	0xED530A00  VLDR.32	S1, [R3, #0]
0x2AD4	0xEE000A10  VMOV	S0, R0
0x2AD8	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2ADC	0xEE800A80  VDIV.F32	S0, S1, S0
0x2AE0	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 398 :: 		for( i = 0; i < 4; i++)
0x2AE4	0x1C6D    ADDS	R5, R5, #1
0x2AE6	0xB22D    SXTH	R5, R5
;__irgrid2_driver.c, 405 :: 		}
; KsToScale end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; i end address is: 20 (R5)
0x2AE8	0xE7D0    B	L___irgrid2_driver_ExtractKsToParameters32
L___irgrid2_driver_ExtractKsToParameters33:
;__irgrid2_driver.c, 406 :: 		}
L_end_ExtractKsToParameters:
0x2AEA	0x4770    BX	LR
0x2AEC	0x000042FE  	#1123942400
; end of __irgrid2_driver_ExtractKsToParameters
__irgrid2_driver_ExtractAlphaParameters:
;__irgrid2_driver.c, 408 :: 		static void ExtractAlphaParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
0x25E4	0xB0A7    SUB	SP, SP, #156
0x25E6	0xF8CDE000  STR	LR, [SP, #0]
0x25EA	0x901E    STR	R0, [SP, #120]
0x25EC	0x911F    STR	R1, [SP, #124]
;__irgrid2_driver.c, 412 :: 		int p = 0;
;__irgrid2_driver.c, 423 :: 		accRemScale = eeData[32] & 0x000F;
0x25EE	0x9A1E    LDR	R2, [SP, #120]
0x25F0	0x3240    ADDS	R2, #64
0x25F2	0x8812    LDRH	R2, [R2, #0]
0x25F4	0xF002020F  AND	R2, R2, #15
; accRemScale start address is: 28 (R7)
0x25F8	0xB2D7    UXTB	R7, R2
;__irgrid2_driver.c, 424 :: 		accColumnScale = (eeData[32] & 0x00F0) >> 4;
0x25FA	0x9A1E    LDR	R2, [SP, #120]
0x25FC	0x3240    ADDS	R2, #64
0x25FE	0x8812    LDRH	R2, [R2, #0]
0x2600	0xF00202F0  AND	R2, R2, #240
0x2604	0xB292    UXTH	R2, R2
0x2606	0x0912    LSRS	R2, R2, #4
0x2608	0xF88D2075  STRB	R2, [SP, #117]
;__irgrid2_driver.c, 425 :: 		accRowScale = (eeData[32] & 0x0F00) >> 8;
0x260C	0x9A1E    LDR	R2, [SP, #120]
0x260E	0x3240    ADDS	R2, #64
0x2610	0x8812    LDRH	R2, [R2, #0]
0x2612	0xF4026270  AND	R2, R2, #3840
0x2616	0xB292    UXTH	R2, R2
0x2618	0x0A12    LSRS	R2, R2, #8
0x261A	0xF88D2074  STRB	R2, [SP, #116]
;__irgrid2_driver.c, 426 :: 		alphaScale = ((eeData[32] & 0xF000) >> 12) + 30;
0x261E	0x9A1E    LDR	R2, [SP, #120]
0x2620	0x3240    ADDS	R2, #64
0x2622	0x8812    LDRH	R2, [R2, #0]
0x2624	0xF4024270  AND	R2, R2, #61440
0x2628	0xB292    UXTH	R2, R2
0x262A	0x0B12    LSRS	R2, R2, #12
0x262C	0xB292    UXTH	R2, R2
0x262E	0x321E    ADDS	R2, #30
; alphaScale start address is: 4 (R1)
0x2630	0xB2D1    UXTB	R1, R2
;__irgrid2_driver.c, 427 :: 		alphaRef = eeData[33];
0x2632	0x9A1E    LDR	R2, [SP, #120]
0x2634	0x3242    ADDS	R2, #66
0x2636	0x8810    LDRH	R0, [R2, #0]
; alphaRef start address is: 0 (R0)
;__irgrid2_driver.c, 429 :: 		for(i = 0; i < 6; i++)
; i start address is: 36 (R9)
0x2638	0xF2400900  MOVW	R9, #0
0x263C	0xFA0FF989  SXTH	R9, R9
; i end address is: 36 (R9)
; accRemScale end address is: 28 (R7)
; alphaRef end address is: 0 (R0)
; alphaScale end address is: 4 (R1)
0x2640	0xFA0FF689  SXTH	R6, R9
L___irgrid2_driver_ExtractAlphaParameters36:
; i start address is: 24 (R6)
; alphaRef start address is: 0 (R0)
; alphaScale start address is: 4 (R1)
; accRemScale start address is: 28 (R7)
0x2644	0x2E06    CMP	R6, #6
0x2646	0xDA4A    BGE	L___irgrid2_driver_ExtractAlphaParameters37
;__irgrid2_driver.c, 431 :: 		p = i * 4;
0x2648	0x00B2    LSLS	R2, R6, #2
0x264A	0xB212    SXTH	R2, R2
0x264C	0xF8AD2080  STRH	R2, [SP, #128]
;__irgrid2_driver.c, 432 :: 		accRow[p + 0] = (eeData[34 + i] & 0x000F);
0x2650	0xAD01    ADD	R5, SP, #4
0x2652	0x0052    LSLS	R2, R2, #1
0x2654	0x18AC    ADDS	R4, R5, R2
0x2656	0xF2060222  ADDW	R2, R6, #34
0x265A	0xB212    SXTH	R2, R2
0x265C	0x0053    LSLS	R3, R2, #1
0x265E	0x9A1E    LDR	R2, [SP, #120]
0x2660	0x18D2    ADDS	R2, R2, R3
0x2662	0x8812    LDRH	R2, [R2, #0]
0x2664	0xF002020F  AND	R2, R2, #15
0x2668	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 433 :: 		accRow[p + 1] = (eeData[34 + i] & 0x00F0) >> 4;
0x266A	0xF9BD2080  LDRSH	R2, [SP, #128]
0x266E	0x1C52    ADDS	R2, R2, #1
0x2670	0xB212    SXTH	R2, R2
0x2672	0x0052    LSLS	R2, R2, #1
0x2674	0x18AC    ADDS	R4, R5, R2
0x2676	0xF2060222  ADDW	R2, R6, #34
0x267A	0xB212    SXTH	R2, R2
0x267C	0x0053    LSLS	R3, R2, #1
0x267E	0x9A1E    LDR	R2, [SP, #120]
0x2680	0x18D2    ADDS	R2, R2, R3
0x2682	0x8812    LDRH	R2, [R2, #0]
0x2684	0xF00202F0  AND	R2, R2, #240
0x2688	0xB292    UXTH	R2, R2
0x268A	0x0912    LSRS	R2, R2, #4
0x268C	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 434 :: 		accRow[p + 2] = (eeData[34 + i] & 0x0F00) >> 8;
0x268E	0xF9BD2080  LDRSH	R2, [SP, #128]
0x2692	0x1C92    ADDS	R2, R2, #2
0x2694	0xB212    SXTH	R2, R2
0x2696	0x0052    LSLS	R2, R2, #1
0x2698	0x18AC    ADDS	R4, R5, R2
0x269A	0xF2060222  ADDW	R2, R6, #34
0x269E	0xB212    SXTH	R2, R2
0x26A0	0x0053    LSLS	R3, R2, #1
0x26A2	0x9A1E    LDR	R2, [SP, #120]
0x26A4	0x18D2    ADDS	R2, R2, R3
0x26A6	0x8812    LDRH	R2, [R2, #0]
0x26A8	0xF4026270  AND	R2, R2, #3840
0x26AC	0xB292    UXTH	R2, R2
0x26AE	0x0A12    LSRS	R2, R2, #8
0x26B0	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 435 :: 		accRow[p + 3] = (eeData[34 + i] & 0xF000) >> 12;
0x26B2	0xF9BD2080  LDRSH	R2, [SP, #128]
0x26B6	0x1CD2    ADDS	R2, R2, #3
0x26B8	0xB212    SXTH	R2, R2
0x26BA	0x0052    LSLS	R2, R2, #1
0x26BC	0x18AC    ADDS	R4, R5, R2
0x26BE	0xF2060222  ADDW	R2, R6, #34
0x26C2	0xB212    SXTH	R2, R2
0x26C4	0x0053    LSLS	R3, R2, #1
0x26C6	0x9A1E    LDR	R2, [SP, #120]
0x26C8	0x18D2    ADDS	R2, R2, R3
0x26CA	0x8812    LDRH	R2, [R2, #0]
0x26CC	0xF4024270  AND	R2, R2, #61440
0x26D0	0xB292    UXTH	R2, R2
0x26D2	0x0B12    LSRS	R2, R2, #12
0x26D4	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 429 :: 		for(i = 0; i < 6; i++)
0x26D6	0x1C72    ADDS	R2, R6, #1
0x26D8	0xB212    SXTH	R2, R2
; i end address is: 24 (R6)
; i start address is: 8 (R2)
;__irgrid2_driver.c, 436 :: 		}
; i end address is: 8 (R2)
0x26DA	0xB216    SXTH	R6, R2
0x26DC	0xE7B2    B	L___irgrid2_driver_ExtractAlphaParameters36
L___irgrid2_driver_ExtractAlphaParameters37:
;__irgrid2_driver.c, 438 :: 		for( i = 0; i < 24; i++)
; i start address is: 16 (R4)
0x26DE	0x2400    MOVS	R4, #0
0x26E0	0xB224    SXTH	R4, R4
; accRemScale end address is: 28 (R7)
; i end address is: 16 (R4)
; alphaRef end address is: 0 (R0)
; alphaScale end address is: 4 (R1)
0x26E2	0xB2CD    UXTB	R5, R1
0x26E4	0xFA5FF887  UXTB	R8, R7
L___irgrid2_driver_ExtractAlphaParameters39:
; i start address is: 16 (R4)
; accRemScale start address is: 32 (R8)
; alphaScale start address is: 20 (R5)
; alphaRef start address is: 0 (R0)
0x26E8	0x2C18    CMP	R4, #24
0x26EA	0xDA11    BGE	L___irgrid2_driver_ExtractAlphaParameters40
;__irgrid2_driver.c, 440 :: 		if (accRow[i] > 7)
0x26EC	0xAB01    ADD	R3, SP, #4
0x26EE	0x0062    LSLS	R2, R4, #1
0x26F0	0x189A    ADDS	R2, R3, R2
0x26F2	0xF9B22000  LDRSH	R2, [R2, #0]
0x26F6	0x2A07    CMP	R2, #7
0x26F8	0xDD06    BLE	L___irgrid2_driver_ExtractAlphaParameters42
;__irgrid2_driver.c, 442 :: 		accRow[i] = accRow[i] - 16;
0x26FA	0xAB01    ADD	R3, SP, #4
0x26FC	0x0062    LSLS	R2, R4, #1
0x26FE	0x189B    ADDS	R3, R3, R2
0x2700	0xF9B32000  LDRSH	R2, [R3, #0]
0x2704	0x3A10    SUBS	R2, #16
0x2706	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 443 :: 		}
L___irgrid2_driver_ExtractAlphaParameters42:
;__irgrid2_driver.c, 438 :: 		for( i = 0; i < 24; i++)
0x2708	0x1C62    ADDS	R2, R4, #1
0x270A	0xB212    SXTH	R2, R2
; i end address is: 16 (R4)
; i start address is: 8 (R2)
;__irgrid2_driver.c, 444 :: 		}
; i end address is: 8 (R2)
0x270C	0xB214    SXTH	R4, R2
0x270E	0xE7EB    B	L___irgrid2_driver_ExtractAlphaParameters39
L___irgrid2_driver_ExtractAlphaParameters40:
;__irgrid2_driver.c, 446 :: 		for( i = 0; i < 8; i++)
; i start address is: 40 (R10)
0x2710	0xF2400A00  MOVW	R10, #0
0x2714	0xFA0FFA8A  SXTH	R10, R10
; i end address is: 40 (R10)
; alphaRef end address is: 0 (R0)
; alphaScale end address is: 20 (R5)
; accRemScale end address is: 32 (R8)
0x2718	0xB2E9    UXTB	R1, R5
0x271A	0xFA0FF68A  SXTH	R6, R10
L___irgrid2_driver_ExtractAlphaParameters43:
; i start address is: 24 (R6)
; alphaRef start address is: 0 (R0)
; alphaScale start address is: 4 (R1)
; accRemScale start address is: 32 (R8)
0x271E	0x2E08    CMP	R6, #8
0x2720	0xDA4A    BGE	L___irgrid2_driver_ExtractAlphaParameters44
;__irgrid2_driver.c, 448 :: 		p = i * 4;
0x2722	0x00B2    LSLS	R2, R6, #2
0x2724	0xB212    SXTH	R2, R2
0x2726	0xF8AD2080  STRH	R2, [SP, #128]
;__irgrid2_driver.c, 449 :: 		accColumn[p + 0] = (eeData[40 + i] & 0x000F);
0x272A	0xAD0D    ADD	R5, SP, #52
0x272C	0x0052    LSLS	R2, R2, #1
0x272E	0x18AC    ADDS	R4, R5, R2
0x2730	0xF2060228  ADDW	R2, R6, #40
0x2734	0xB212    SXTH	R2, R2
0x2736	0x0053    LSLS	R3, R2, #1
0x2738	0x9A1E    LDR	R2, [SP, #120]
0x273A	0x18D2    ADDS	R2, R2, R3
0x273C	0x8812    LDRH	R2, [R2, #0]
0x273E	0xF002020F  AND	R2, R2, #15
0x2742	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 450 :: 		accColumn[p + 1] = (eeData[40 + i] & 0x00F0) >> 4;
0x2744	0xF9BD2080  LDRSH	R2, [SP, #128]
0x2748	0x1C52    ADDS	R2, R2, #1
0x274A	0xB212    SXTH	R2, R2
0x274C	0x0052    LSLS	R2, R2, #1
0x274E	0x18AC    ADDS	R4, R5, R2
0x2750	0xF2060228  ADDW	R2, R6, #40
0x2754	0xB212    SXTH	R2, R2
0x2756	0x0053    LSLS	R3, R2, #1
0x2758	0x9A1E    LDR	R2, [SP, #120]
0x275A	0x18D2    ADDS	R2, R2, R3
0x275C	0x8812    LDRH	R2, [R2, #0]
0x275E	0xF00202F0  AND	R2, R2, #240
0x2762	0xB292    UXTH	R2, R2
0x2764	0x0912    LSRS	R2, R2, #4
0x2766	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 451 :: 		accColumn[p + 2] = (eeData[40 + i] & 0x0F00) >> 8;
0x2768	0xF9BD2080  LDRSH	R2, [SP, #128]
0x276C	0x1C92    ADDS	R2, R2, #2
0x276E	0xB212    SXTH	R2, R2
0x2770	0x0052    LSLS	R2, R2, #1
0x2772	0x18AC    ADDS	R4, R5, R2
0x2774	0xF2060228  ADDW	R2, R6, #40
0x2778	0xB212    SXTH	R2, R2
0x277A	0x0053    LSLS	R3, R2, #1
0x277C	0x9A1E    LDR	R2, [SP, #120]
0x277E	0x18D2    ADDS	R2, R2, R3
0x2780	0x8812    LDRH	R2, [R2, #0]
0x2782	0xF4026270  AND	R2, R2, #3840
0x2786	0xB292    UXTH	R2, R2
0x2788	0x0A12    LSRS	R2, R2, #8
0x278A	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 452 :: 		accColumn[p + 3] = (eeData[40 + i] & 0xF000) >> 12;
0x278C	0xF9BD2080  LDRSH	R2, [SP, #128]
0x2790	0x1CD2    ADDS	R2, R2, #3
0x2792	0xB212    SXTH	R2, R2
0x2794	0x0052    LSLS	R2, R2, #1
0x2796	0x18AC    ADDS	R4, R5, R2
0x2798	0xF2060228  ADDW	R2, R6, #40
0x279C	0xB212    SXTH	R2, R2
0x279E	0x0053    LSLS	R3, R2, #1
0x27A0	0x9A1E    LDR	R2, [SP, #120]
0x27A2	0x18D2    ADDS	R2, R2, R3
0x27A4	0x8812    LDRH	R2, [R2, #0]
0x27A6	0xF4024270  AND	R2, R2, #61440
0x27AA	0xB292    UXTH	R2, R2
0x27AC	0x0B12    LSRS	R2, R2, #12
0x27AE	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 446 :: 		for( i = 0; i < 8; i++)
0x27B0	0x1C72    ADDS	R2, R6, #1
0x27B2	0xB212    SXTH	R2, R2
; i end address is: 24 (R6)
; i start address is: 8 (R2)
;__irgrid2_driver.c, 453 :: 		}
; i end address is: 8 (R2)
0x27B4	0xB216    SXTH	R6, R2
0x27B6	0xE7B2    B	L___irgrid2_driver_ExtractAlphaParameters43
L___irgrid2_driver_ExtractAlphaParameters44:
;__irgrid2_driver.c, 455 :: 		for( i = 0; i < 32; i ++)
; i start address is: 44 (R11)
0x27B8	0xF2400B00  MOVW	R11, #0
0x27BC	0xFA0FFB8B  SXTH	R11, R11
; alphaRef end address is: 0 (R0)
; alphaScale end address is: 4 (R1)
; i end address is: 44 (R11)
; accRemScale end address is: 32 (R8)
0x27C0	0xFA0FFC80  SXTH	R12, R0
0x27C4	0xB2CD    UXTB	R5, R1
0x27C6	0xFA5FF488  UXTB	R4, R8
0x27CA	0xFA0FF68B  SXTH	R6, R11
L___irgrid2_driver_ExtractAlphaParameters46:
; i start address is: 24 (R6)
; accRemScale start address is: 16 (R4)
; alphaScale start address is: 20 (R5)
; alphaRef start address is: 48 (R12)
0x27CE	0x2E20    CMP	R6, #32
0x27D0	0xDA10    BGE	L___irgrid2_driver_ExtractAlphaParameters47
;__irgrid2_driver.c, 457 :: 		if (accColumn[i] > 7)
0x27D2	0xAB0D    ADD	R3, SP, #52
0x27D4	0x0072    LSLS	R2, R6, #1
0x27D6	0x189A    ADDS	R2, R3, R2
0x27D8	0xF9B22000  LDRSH	R2, [R2, #0]
0x27DC	0x2A07    CMP	R2, #7
0x27DE	0xDD06    BLE	L___irgrid2_driver_ExtractAlphaParameters49
;__irgrid2_driver.c, 459 :: 		accColumn[i] = accColumn[i] - 16;
0x27E0	0xAB0D    ADD	R3, SP, #52
0x27E2	0x0072    LSLS	R2, R6, #1
0x27E4	0x189B    ADDS	R3, R3, R2
0x27E6	0xF9B32000  LDRSH	R2, [R3, #0]
0x27EA	0x3A10    SUBS	R2, #16
0x27EC	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 460 :: 		}
L___irgrid2_driver_ExtractAlphaParameters49:
;__irgrid2_driver.c, 455 :: 		for( i = 0; i < 32; i ++)
0x27EE	0x1C72    ADDS	R2, R6, #1
; i end address is: 24 (R6)
; i start address is: 8 (R2)
;__irgrid2_driver.c, 461 :: 		}
; i end address is: 8 (R2)
0x27F0	0xB216    SXTH	R6, R2
0x27F2	0xE7EC    B	L___irgrid2_driver_ExtractAlphaParameters46
L___irgrid2_driver_ExtractAlphaParameters47:
;__irgrid2_driver.c, 463 :: 		for( i = 0; i < 24; i++)
; i start address is: 0 (R0)
0x27F4	0x2000    MOVS	R0, #0
0x27F6	0xB200    SXTH	R0, R0
; alphaScale end address is: 20 (R5)
; accRemScale end address is: 16 (R4)
; alphaRef end address is: 48 (R12)
; i end address is: 0 (R0)
0x27F8	0xB2EB    UXTB	R3, R5
0x27FA	0xFA0FF18C  SXTH	R1, R12
L___irgrid2_driver_ExtractAlphaParameters50:
; i start address is: 0 (R0)
; alphaRef start address is: 4 (R1)
; alphaScale start address is: 12 (R3)
; accRemScale start address is: 16 (R4)
0x27FE	0x2818    CMP	R0, #24
0x2800	0xF28080B3  BGE	L___irgrid2_driver_ExtractAlphaParameters51
;__irgrid2_driver.c, 465 :: 		for( j = 0; j < 32; j ++)
; j start address is: 24 (R6)
0x2804	0x2600    MOVS	R6, #0
0x2806	0xB236    SXTH	R6, R6
; alphaRef end address is: 4 (R1)
; alphaScale end address is: 12 (R3)
; accRemScale end address is: 16 (R4)
; j end address is: 24 (R6)
; i end address is: 0 (R0)
0x2808	0xB207    SXTH	R7, R0
0x280A	0xFA0FFC81  SXTH	R12, R1
0x280E	0xFA5FFB83  UXTB	R11, R3
0x2812	0xFA5FF884  UXTB	R8, R4
L___irgrid2_driver_ExtractAlphaParameters53:
; j start address is: 24 (R6)
; accRemScale start address is: 32 (R8)
; alphaScale start address is: 44 (R11)
; alphaRef start address is: 48 (R12)
; i start address is: 28 (R7)
0x2816	0x2E20    CMP	R6, #32
0x2818	0xF280809E  BGE	L___irgrid2_driver_ExtractAlphaParameters54
;__irgrid2_driver.c, 467 :: 		p = 32 * i +j;
0x281C	0x017A    LSLS	R2, R7, #5
0x281E	0xB212    SXTH	R2, R2
0x2820	0x1995    ADDS	R5, R2, R6
0x2822	0xB22D    SXTH	R5, R5
0x2824	0xF8AD5080  STRH	R5, [SP, #128]
;__irgrid2_driver.c, 468 :: 		mlx90640->alpha[p] = (eeData[64 + p] & 0x03F0) >> 4;
0x2828	0x9A1F    LDR	R2, [SP, #124]
0x282A	0xF2020344  ADDW	R3, R2, #68
0x282E	0x00AA    LSLS	R2, R5, #2
0x2830	0x189C    ADDS	R4, R3, R2
0x2832	0xF2050240  ADDW	R2, R5, #64
0x2836	0xB212    SXTH	R2, R2
0x2838	0x0053    LSLS	R3, R2, #1
0x283A	0x9A1E    LDR	R2, [SP, #120]
0x283C	0x18D2    ADDS	R2, R2, R3
0x283E	0x8812    LDRH	R2, [R2, #0]
0x2840	0xF402727C  AND	R2, R2, #1008
0x2844	0xB292    UXTH	R2, R2
0x2846	0x0912    LSRS	R2, R2, #4
0x2848	0xB292    UXTH	R2, R2
0x284A	0xEE002A10  VMOV	S0, R2
0x284E	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2852	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 469 :: 		if (mlx90640->alpha[p] > 31)
0x2856	0x9A1F    LDR	R2, [SP, #124]
0x2858	0xF2020344  ADDW	R3, R2, #68
0x285C	0xF9BD2080  LDRSH	R2, [SP, #128]
0x2860	0x0092    LSLS	R2, R2, #2
0x2862	0x189A    ADDS	R2, R3, R2
0x2864	0xED520A00  VLDR.32	S1, [R2, #0]
0x2868	0xEEB30A0F  VMOV.F32	S0, #31
0x286C	0xEEF40AC0  VCMPE.F32	S1, S0
0x2870	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2874	0xDD10    BLE	L___irgrid2_driver_ExtractAlphaParameters56
;__irgrid2_driver.c, 471 :: 		mlx90640->alpha[p] = mlx90640->alpha[p] - 64;
0x2876	0x9A1F    LDR	R2, [SP, #124]
0x2878	0xF2020344  ADDW	R3, R2, #68
0x287C	0xF9BD2080  LDRSH	R2, [SP, #128]
0x2880	0x0092    LSLS	R2, R2, #2
0x2882	0x189C    ADDS	R4, R3, R2
0x2884	0xED540A00  VLDR.32	S1, [R4, #0]
0x2888	0xF04F4285  MOV	R2, #1115684864
0x288C	0xEE002A10  VMOV	S0, R2
0x2890	0xEE300AC0  VSUB.F32	S0, S1, S0
0x2894	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 472 :: 		}
L___irgrid2_driver_ExtractAlphaParameters56:
;__irgrid2_driver.c, 473 :: 		mlx90640->alpha[p] = mlx90640->alpha[p]*(1 << accRemScale);
0x2898	0x9A1F    LDR	R2, [SP, #124]
0x289A	0xF2020344  ADDW	R3, R2, #68
0x289E	0xF9BD2080  LDRSH	R2, [SP, #128]
0x28A2	0x0092    LSLS	R2, R2, #2
0x28A4	0x189C    ADDS	R4, R3, R2
0x28A6	0xED540A00  VLDR.32	S1, [R4, #0]
0x28AA	0x2201    MOVS	R2, #1
0x28AC	0xB212    SXTH	R2, R2
0x28AE	0xFA02F208  LSL	R2, R2, R8
0x28B2	0xB212    SXTH	R2, R2
0x28B4	0xEE002A10  VMOV	S0, R2
0x28B8	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x28BC	0xEE200A80  VMUL.F32	S0, S1, S0
0x28C0	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 474 :: 		mlx90640->alpha[p] = (alphaRef + (accRow[i] << accRowScale) + (accColumn[j] << accColumnScale) + mlx90640->alpha[p]);
0x28C4	0x9A1F    LDR	R2, [SP, #124]
0x28C6	0xF2020344  ADDW	R3, R2, #68
0x28CA	0xF9BD2080  LDRSH	R2, [SP, #128]
0x28CE	0x0092    LSLS	R2, R2, #2
0x28D0	0x189D    ADDS	R5, R3, R2
0x28D2	0xAB01    ADD	R3, SP, #4
0x28D4	0x007A    LSLS	R2, R7, #1
0x28D6	0x189A    ADDS	R2, R3, R2
0x28D8	0xF9B23000  LDRSH	R3, [R2, #0]
0x28DC	0xF89D2074  LDRB	R2, [SP, #116]
0x28E0	0xFA03F202  LSL	R2, R3, R2
0x28E4	0xB212    SXTH	R2, R2
0x28E6	0xEB0C0402  ADD	R4, R12, R2, LSL #0
0x28EA	0xB224    SXTH	R4, R4
0x28EC	0xAB0D    ADD	R3, SP, #52
0x28EE	0x0072    LSLS	R2, R6, #1
0x28F0	0x189A    ADDS	R2, R3, R2
0x28F2	0xF9B23000  LDRSH	R3, [R2, #0]
0x28F6	0xF89D2075  LDRB	R2, [SP, #117]
0x28FA	0xFA03F202  LSL	R2, R3, R2
0x28FE	0xB212    SXTH	R2, R2
0x2900	0x18A2    ADDS	R2, R4, R2
0x2902	0xB212    SXTH	R2, R2
0x2904	0xEE002A90  VMOV	S1, R2
0x2908	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x290C	0xED150A00  VLDR.32	S0, [R5, #0]
0x2910	0xEE300A80  VADD.F32	S0, S1, S0
0x2914	0xED050A00  VSTR.32	S0, [R5, #0]
;__irgrid2_driver.c, 475 :: 		mlx90640->alpha[p] = mlx90640->alpha[p] / _pow(2,(double)alphaScale);
0x2918	0x9A1F    LDR	R2, [SP, #124]
0x291A	0xF2020344  ADDW	R3, R2, #68
0x291E	0xF9BD2080  LDRSH	R2, [SP, #128]
0x2922	0x0092    LSLS	R2, R2, #2
0x2924	0x189A    ADDS	R2, R3, R2
0x2926	0x9226    STR	R2, [SP, #152]
0x2928	0xED120A00  VLDR.32	S0, [R2, #0]
0x292C	0xED8D0A25  VSTR.32	S0, [SP, #148]
0x2930	0xEE00BA10  VMOV	S0, R11
0x2934	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2938	0xEEF00A40  VMOV.F32	S1, S0
0x293C	0xEEB00A00  VMOV.F32	S0, #2
0x2940	0xF7FEFEAC  BL	__irgrid2_driver__pow+0
0x2944	0xEDDD0A25  VLDR.32	S1, [SP, #148]
0x2948	0xEE800A80  VDIV.F32	S0, S1, S0
0x294C	0x9A26    LDR	R2, [SP, #152]
0x294E	0xED020A00  VSTR.32	S0, [R2, #0]
;__irgrid2_driver.c, 465 :: 		for( j = 0; j < 32; j ++)
0x2952	0x1C72    ADDS	R2, R6, #1
; j end address is: 24 (R6)
; j start address is: 8 (R2)
;__irgrid2_driver.c, 476 :: 		}
; j end address is: 8 (R2)
0x2954	0xB216    SXTH	R6, R2
0x2956	0xE75E    B	L___irgrid2_driver_ExtractAlphaParameters53
L___irgrid2_driver_ExtractAlphaParameters54:
;__irgrid2_driver.c, 463 :: 		for( i = 0; i < 24; i++)
0x2958	0x1C7A    ADDS	R2, R7, #1
; i end address is: 28 (R7)
; i start address is: 0 (R0)
0x295A	0xB210    SXTH	R0, R2
;__irgrid2_driver.c, 477 :: 		}
0x295C	0xFA5FF488  UXTB	R4, R8
; accRemScale end address is: 32 (R8)
; alphaScale end address is: 44 (R11)
; alphaRef end address is: 48 (R12)
; i end address is: 0 (R0)
0x2960	0xFA5FF38B  UXTB	R3, R11
0x2964	0xFA0FF18C  SXTH	R1, R12
0x2968	0xE749    B	L___irgrid2_driver_ExtractAlphaParameters50
L___irgrid2_driver_ExtractAlphaParameters51:
;__irgrid2_driver.c, 478 :: 		}
L_end_ExtractAlphaParameters:
0x296A	0xF8DDE000  LDR	LR, [SP, #0]
0x296E	0xB027    ADD	SP, SP, #156
0x2970	0x4770    BX	LR
; end of __irgrid2_driver_ExtractAlphaParameters
__irgrid2_driver_ExtractOffsetParameters:
;__irgrid2_driver.c, 480 :: 		static void ExtractOffsetParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0x2AF0	0xB09C    SUB	SP, SP, #112
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 484 :: 		int p = 0;
;__irgrid2_driver.c, 493 :: 		occRemScale = (eeData[16] & 0x000F);
0x2AF2	0xF2000220  ADDW	R2, R0, #32
0x2AF6	0x8812    LDRH	R2, [R2, #0]
0x2AF8	0xF002020F  AND	R2, R2, #15
; occRemScale start address is: 24 (R6)
0x2AFC	0xB2D6    UXTB	R6, R2
;__irgrid2_driver.c, 494 :: 		occColumnScale = (eeData[16] & 0x00F0) >> 4;
0x2AFE	0xF2000220  ADDW	R2, R0, #32
0x2B02	0x8812    LDRH	R2, [R2, #0]
0x2B04	0xF00202F0  AND	R2, R2, #240
0x2B08	0xB292    UXTH	R2, R2
0x2B0A	0x0912    LSRS	R2, R2, #4
; occColumnScale start address is: 20 (R5)
0x2B0C	0xB2D5    UXTB	R5, R2
;__irgrid2_driver.c, 495 :: 		occRowScale = (eeData[16] & 0x0F00) >> 8;
0x2B0E	0xF2000220  ADDW	R2, R0, #32
0x2B12	0x8812    LDRH	R2, [R2, #0]
0x2B14	0xF4026270  AND	R2, R2, #3840
0x2B18	0xB292    UXTH	R2, R2
0x2B1A	0x0A12    LSRS	R2, R2, #8
; occRowScale start address is: 16 (R4)
0x2B1C	0xB2D4    UXTB	R4, R2
;__irgrid2_driver.c, 496 :: 		offsetRef = eeData[17];
0x2B1E	0xF2000222  ADDW	R2, R0, #34
0x2B22	0x8812    LDRH	R2, [R2, #0]
; offsetRef start address is: 28 (R7)
0x2B24	0xB217    SXTH	R7, R2
;__irgrid2_driver.c, 497 :: 		if (offsetRef > 32767)
0x2B26	0xB213    SXTH	R3, R2
0x2B28	0xF64772FF  MOVW	R2, #32767
0x2B2C	0x4293    CMP	R3, R2
0x2B2E	0xDD04    BLE	L___irgrid2_driver_ExtractOffsetParameters215
;__irgrid2_driver.c, 499 :: 		offsetRef = offsetRef - 65536;
0x2B30	0xF5A73280  SUB	R2, R7, #65536
; offsetRef end address is: 28 (R7)
; offsetRef start address is: 12 (R3)
0x2B34	0xB213    SXTH	R3, R2
; offsetRef end address is: 12 (R3)
0x2B36	0xB21A    SXTH	R2, R3
;__irgrid2_driver.c, 500 :: 		}
0x2B38	0xE000    B	L___irgrid2_driver_ExtractOffsetParameters57
L___irgrid2_driver_ExtractOffsetParameters215:
;__irgrid2_driver.c, 497 :: 		if (offsetRef > 32767)
0x2B3A	0xB23A    SXTH	R2, R7
;__irgrid2_driver.c, 500 :: 		}
L___irgrid2_driver_ExtractOffsetParameters57:
;__irgrid2_driver.c, 502 :: 		for( i = 0; i < 6; i++)
; offsetRef start address is: 8 (R2)
; i start address is: 36 (R9)
0x2B3C	0xF2400900  MOVW	R9, #0
0x2B40	0xFA0FF989  SXTH	R9, R9
; occRowScale end address is: 16 (R4)
; offsetRef end address is: 8 (R2)
; i end address is: 36 (R9)
; occColumnScale end address is: 20 (R5)
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; occRemScale end address is: 24 (R6)
0x2B44	0x4680    MOV	R8, R0
0x2B46	0xB210    SXTH	R0, R2
0x2B48	0x460F    MOV	R7, R1
0x2B4A	0xB2E1    UXTB	R1, R4
L___irgrid2_driver_ExtractOffsetParameters58:
; i start address is: 36 (R9)
; offsetRef start address is: 0 (R0)
; occRowScale start address is: 4 (R1)
; occColumnScale start address is: 20 (R5)
; occRemScale start address is: 24 (R6)
; mlx90640 start address is: 28 (R7)
; eeData start address is: 32 (R8)
0x2B4C	0xF1B90F06  CMP	R9, #6
0x2B50	0xDA49    BGE	L___irgrid2_driver_ExtractOffsetParameters59
;__irgrid2_driver.c, 504 :: 		p = i * 4;
0x2B52	0xEA4F0289  LSL	R2, R9, #2
0x2B56	0xB212    SXTH	R2, R2
; p start address is: 40 (R10)
0x2B58	0xFA0FFA82  SXTH	R10, R2
;__irgrid2_driver.c, 505 :: 		occRow[p + 0] = (eeData[18 + i] & 0x000F);
0x2B5C	0xAC00    ADD	R4, SP, #0
0x2B5E	0x0052    LSLS	R2, R2, #1
0x2B60	0x18A3    ADDS	R3, R4, R2
0x2B62	0xF1090212  ADD	R2, R9, #18
0x2B66	0xB212    SXTH	R2, R2
0x2B68	0x0052    LSLS	R2, R2, #1
0x2B6A	0xEB080202  ADD	R2, R8, R2, LSL #0
0x2B6E	0x8812    LDRH	R2, [R2, #0]
0x2B70	0xF002020F  AND	R2, R2, #15
0x2B74	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 506 :: 		occRow[p + 1] = (eeData[18 + i] & 0x00F0) >> 4;
0x2B76	0xF10A0201  ADD	R2, R10, #1
0x2B7A	0xB212    SXTH	R2, R2
0x2B7C	0x0052    LSLS	R2, R2, #1
0x2B7E	0x18A3    ADDS	R3, R4, R2
0x2B80	0xF1090212  ADD	R2, R9, #18
0x2B84	0xB212    SXTH	R2, R2
0x2B86	0x0052    LSLS	R2, R2, #1
0x2B88	0xEB080202  ADD	R2, R8, R2, LSL #0
0x2B8C	0x8812    LDRH	R2, [R2, #0]
0x2B8E	0xF00202F0  AND	R2, R2, #240
0x2B92	0xB292    UXTH	R2, R2
0x2B94	0x0912    LSRS	R2, R2, #4
0x2B96	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 507 :: 		occRow[p + 2] = (eeData[18 + i] & 0x0F00) >> 8;
0x2B98	0xF10A0202  ADD	R2, R10, #2
0x2B9C	0xB212    SXTH	R2, R2
0x2B9E	0x0052    LSLS	R2, R2, #1
0x2BA0	0x18A3    ADDS	R3, R4, R2
0x2BA2	0xF1090212  ADD	R2, R9, #18
0x2BA6	0xB212    SXTH	R2, R2
0x2BA8	0x0052    LSLS	R2, R2, #1
0x2BAA	0xEB080202  ADD	R2, R8, R2, LSL #0
0x2BAE	0x8812    LDRH	R2, [R2, #0]
0x2BB0	0xF4026270  AND	R2, R2, #3840
0x2BB4	0xB292    UXTH	R2, R2
0x2BB6	0x0A12    LSRS	R2, R2, #8
0x2BB8	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 508 :: 		occRow[p + 3] = (eeData[18 + i] & 0xF000) >> 12;
0x2BBA	0xF10A0203  ADD	R2, R10, #3
0x2BBE	0xB212    SXTH	R2, R2
; p end address is: 40 (R10)
0x2BC0	0x0052    LSLS	R2, R2, #1
0x2BC2	0x18A3    ADDS	R3, R4, R2
0x2BC4	0xF1090212  ADD	R2, R9, #18
0x2BC8	0xB212    SXTH	R2, R2
0x2BCA	0x0052    LSLS	R2, R2, #1
0x2BCC	0xEB080202  ADD	R2, R8, R2, LSL #0
0x2BD0	0x8812    LDRH	R2, [R2, #0]
0x2BD2	0xF4024270  AND	R2, R2, #61440
0x2BD6	0xB292    UXTH	R2, R2
0x2BD8	0x0B12    LSRS	R2, R2, #12
0x2BDA	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 502 :: 		for( i = 0; i < 6; i++)
0x2BDC	0xF1090901  ADD	R9, R9, #1
0x2BE0	0xFA0FF989  SXTH	R9, R9
;__irgrid2_driver.c, 509 :: 		}
; i end address is: 36 (R9)
0x2BE4	0xE7B2    B	L___irgrid2_driver_ExtractOffsetParameters58
L___irgrid2_driver_ExtractOffsetParameters59:
;__irgrid2_driver.c, 511 :: 		for( i = 0; i < 24; i++)
; i start address is: 16 (R4)
0x2BE6	0x2400    MOVS	R4, #0
0x2BE8	0xB224    SXTH	R4, R4
; i end address is: 16 (R4)
; offsetRef end address is: 0 (R0)
; occRowScale end address is: 4 (R1)
; mlx90640 end address is: 28 (R7)
; eeData end address is: 32 (R8)
; occColumnScale end address is: 20 (R5)
; occRemScale end address is: 24 (R6)
L___irgrid2_driver_ExtractOffsetParameters61:
; i start address is: 16 (R4)
; eeData start address is: 32 (R8)
; mlx90640 start address is: 28 (R7)
; occRemScale start address is: 24 (R6)
; occColumnScale start address is: 20 (R5)
; occRowScale start address is: 4 (R1)
; offsetRef start address is: 0 (R0)
0x2BEA	0x2C18    CMP	R4, #24
0x2BEC	0xDA10    BGE	L___irgrid2_driver_ExtractOffsetParameters62
;__irgrid2_driver.c, 513 :: 		if (occRow[i] > 7)
0x2BEE	0xAB00    ADD	R3, SP, #0
0x2BF0	0x0062    LSLS	R2, R4, #1
0x2BF2	0x189A    ADDS	R2, R3, R2
0x2BF4	0xF9B22000  LDRSH	R2, [R2, #0]
0x2BF8	0x2A07    CMP	R2, #7
0x2BFA	0xDD06    BLE	L___irgrid2_driver_ExtractOffsetParameters64
;__irgrid2_driver.c, 515 :: 		occRow[i] = occRow[i] - 16;
0x2BFC	0xAB00    ADD	R3, SP, #0
0x2BFE	0x0062    LSLS	R2, R4, #1
0x2C00	0x189B    ADDS	R3, R3, R2
0x2C02	0xF9B32000  LDRSH	R2, [R3, #0]
0x2C06	0x3A10    SUBS	R2, #16
0x2C08	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 516 :: 		}
L___irgrid2_driver_ExtractOffsetParameters64:
;__irgrid2_driver.c, 511 :: 		for( i = 0; i < 24; i++)
0x2C0A	0x1C64    ADDS	R4, R4, #1
0x2C0C	0xB224    SXTH	R4, R4
;__irgrid2_driver.c, 517 :: 		}
; i end address is: 16 (R4)
0x2C0E	0xE7EC    B	L___irgrid2_driver_ExtractOffsetParameters61
L___irgrid2_driver_ExtractOffsetParameters62:
;__irgrid2_driver.c, 519 :: 		for( i = 0; i < 8; i++)
; i start address is: 36 (R9)
0x2C10	0xF2400900  MOVW	R9, #0
0x2C14	0xFA0FF989  SXTH	R9, R9
; offsetRef end address is: 0 (R0)
; occRowScale end address is: 4 (R1)
; mlx90640 end address is: 28 (R7)
; eeData end address is: 32 (R8)
; i end address is: 36 (R9)
; occColumnScale end address is: 20 (R5)
; occRemScale end address is: 24 (R6)
L___irgrid2_driver_ExtractOffsetParameters65:
; i start address is: 36 (R9)
; offsetRef start address is: 0 (R0)
; occRowScale start address is: 4 (R1)
; occColumnScale start address is: 20 (R5)
; occRemScale start address is: 24 (R6)
; mlx90640 start address is: 28 (R7)
; eeData start address is: 32 (R8)
0x2C18	0xF1B90F08  CMP	R9, #8
0x2C1C	0xDA49    BGE	L___irgrid2_driver_ExtractOffsetParameters66
;__irgrid2_driver.c, 521 :: 		p = i * 4;
0x2C1E	0xEA4F0289  LSL	R2, R9, #2
0x2C22	0xB212    SXTH	R2, R2
; p start address is: 40 (R10)
0x2C24	0xFA0FFA82  SXTH	R10, R2
;__irgrid2_driver.c, 522 :: 		occColumn[p + 0] = (eeData[24 + i] & 0x000F);
0x2C28	0xAC0C    ADD	R4, SP, #48
0x2C2A	0x0052    LSLS	R2, R2, #1
0x2C2C	0x18A3    ADDS	R3, R4, R2
0x2C2E	0xF1090218  ADD	R2, R9, #24
0x2C32	0xB212    SXTH	R2, R2
0x2C34	0x0052    LSLS	R2, R2, #1
0x2C36	0xEB080202  ADD	R2, R8, R2, LSL #0
0x2C3A	0x8812    LDRH	R2, [R2, #0]
0x2C3C	0xF002020F  AND	R2, R2, #15
0x2C40	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 523 :: 		occColumn[p + 1] = (eeData[24 + i] & 0x00F0) >> 4;
0x2C42	0xF10A0201  ADD	R2, R10, #1
0x2C46	0xB212    SXTH	R2, R2
0x2C48	0x0052    LSLS	R2, R2, #1
0x2C4A	0x18A3    ADDS	R3, R4, R2
0x2C4C	0xF1090218  ADD	R2, R9, #24
0x2C50	0xB212    SXTH	R2, R2
0x2C52	0x0052    LSLS	R2, R2, #1
0x2C54	0xEB080202  ADD	R2, R8, R2, LSL #0
0x2C58	0x8812    LDRH	R2, [R2, #0]
0x2C5A	0xF00202F0  AND	R2, R2, #240
0x2C5E	0xB292    UXTH	R2, R2
0x2C60	0x0912    LSRS	R2, R2, #4
0x2C62	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 524 :: 		occColumn[p + 2] = (eeData[24 + i] & 0x0F00) >> 8;
0x2C64	0xF10A0202  ADD	R2, R10, #2
0x2C68	0xB212    SXTH	R2, R2
0x2C6A	0x0052    LSLS	R2, R2, #1
0x2C6C	0x18A3    ADDS	R3, R4, R2
0x2C6E	0xF1090218  ADD	R2, R9, #24
0x2C72	0xB212    SXTH	R2, R2
0x2C74	0x0052    LSLS	R2, R2, #1
0x2C76	0xEB080202  ADD	R2, R8, R2, LSL #0
0x2C7A	0x8812    LDRH	R2, [R2, #0]
0x2C7C	0xF4026270  AND	R2, R2, #3840
0x2C80	0xB292    UXTH	R2, R2
0x2C82	0x0A12    LSRS	R2, R2, #8
0x2C84	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 525 :: 		occColumn[p + 3] = (eeData[24 + i] & 0xF000) >> 12;
0x2C86	0xF10A0203  ADD	R2, R10, #3
0x2C8A	0xB212    SXTH	R2, R2
; p end address is: 40 (R10)
0x2C8C	0x0052    LSLS	R2, R2, #1
0x2C8E	0x18A3    ADDS	R3, R4, R2
0x2C90	0xF1090218  ADD	R2, R9, #24
0x2C94	0xB212    SXTH	R2, R2
0x2C96	0x0052    LSLS	R2, R2, #1
0x2C98	0xEB080202  ADD	R2, R8, R2, LSL #0
0x2C9C	0x8812    LDRH	R2, [R2, #0]
0x2C9E	0xF4024270  AND	R2, R2, #61440
0x2CA2	0xB292    UXTH	R2, R2
0x2CA4	0x0B12    LSRS	R2, R2, #12
0x2CA6	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 519 :: 		for( i = 0; i < 8; i++)
0x2CA8	0xF1090901  ADD	R9, R9, #1
0x2CAC	0xFA0FF989  SXTH	R9, R9
;__irgrid2_driver.c, 526 :: 		}
; i end address is: 36 (R9)
0x2CB0	0xE7B2    B	L___irgrid2_driver_ExtractOffsetParameters65
L___irgrid2_driver_ExtractOffsetParameters66:
;__irgrid2_driver.c, 528 :: 		for( i = 0; i < 32; i ++)
; i start address is: 8 (R2)
0x2CB2	0x2200    MOVS	R2, #0
0x2CB4	0xB212    SXTH	R2, R2
; offsetRef end address is: 0 (R0)
; occRowScale end address is: 4 (R1)
; mlx90640 end address is: 28 (R7)
; eeData end address is: 32 (R8)
; i end address is: 8 (R2)
; occColumnScale end address is: 20 (R5)
; occRemScale end address is: 24 (R6)
0x2CB6	0xB2F4    UXTB	R4, R6
0x2CB8	0xB2CE    UXTB	R6, R1
0x2CBA	0x4639    MOV	R1, R7
0x2CBC	0xB207    SXTH	R7, R0
0x2CBE	0x4640    MOV	R0, R8
0x2CC0	0xFA0FF882  SXTH	R8, R2
L___irgrid2_driver_ExtractOffsetParameters68:
; i start address is: 32 (R8)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
; occRemScale start address is: 16 (R4)
; occColumnScale start address is: 20 (R5)
; occRowScale start address is: 24 (R6)
; offsetRef start address is: 28 (R7)
0x2CC4	0xF1B80F20  CMP	R8, #32
0x2CC8	0xDA14    BGE	L___irgrid2_driver_ExtractOffsetParameters69
;__irgrid2_driver.c, 530 :: 		if (occColumn[i] > 7)
0x2CCA	0xAB0C    ADD	R3, SP, #48
0x2CCC	0xEA4F0248  LSL	R2, R8, #1
0x2CD0	0x189A    ADDS	R2, R3, R2
0x2CD2	0xF9B22000  LDRSH	R2, [R2, #0]
0x2CD6	0x2A07    CMP	R2, #7
0x2CD8	0xDD07    BLE	L___irgrid2_driver_ExtractOffsetParameters71
;__irgrid2_driver.c, 532 :: 		occColumn[i] = occColumn[i] - 16;
0x2CDA	0xAB0C    ADD	R3, SP, #48
0x2CDC	0xEA4F0248  LSL	R2, R8, #1
0x2CE0	0x189B    ADDS	R3, R3, R2
0x2CE2	0xF9B32000  LDRSH	R2, [R3, #0]
0x2CE6	0x3A10    SUBS	R2, #16
0x2CE8	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 533 :: 		}
L___irgrid2_driver_ExtractOffsetParameters71:
;__irgrid2_driver.c, 528 :: 		for( i = 0; i < 32; i ++)
0x2CEA	0xF1080801  ADD	R8, R8, #1
0x2CEE	0xFA0FF888  SXTH	R8, R8
;__irgrid2_driver.c, 534 :: 		}
; i end address is: 32 (R8)
0x2CF2	0xE7E7    B	L___irgrid2_driver_ExtractOffsetParameters68
L___irgrid2_driver_ExtractOffsetParameters69:
;__irgrid2_driver.c, 536 :: 		for( i = 0; i < 24; i++)
; i start address is: 40 (R10)
0x2CF4	0xF2400A00  MOVW	R10, #0
0x2CF8	0xFA0FFA8A  SXTH	R10, R10
; occRemScale end address is: 16 (R4)
; occColumnScale end address is: 20 (R5)
; occRowScale end address is: 24 (R6)
; offsetRef end address is: 28 (R7)
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; i end address is: 40 (R10)
0x2CFC	0xFA5FF886  UXTB	R8, R6
0x2D00	0xB2E6    UXTB	R6, R4
0x2D02	0xFA0FF987  SXTH	R9, R7
0x2D06	0xB2EF    UXTB	R7, R5
L___irgrid2_driver_ExtractOffsetParameters72:
; i start address is: 40 (R10)
; offsetRef start address is: 36 (R9)
; occRowScale start address is: 32 (R8)
; occColumnScale start address is: 28 (R7)
; occRemScale start address is: 24 (R6)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0x2D08	0xF1BA0F18  CMP	R10, #24
0x2D0C	0xDA60    BGE	L___irgrid2_driver_ExtractOffsetParameters73
;__irgrid2_driver.c, 538 :: 		for( j = 0; j < 32; j ++)
; j start address is: 44 (R11)
0x2D0E	0xF2400B00  MOVW	R11, #0
0x2D12	0xFA0FFB8B  SXTH	R11, R11
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; occRemScale end address is: 24 (R6)
; occColumnScale end address is: 28 (R7)
; occRowScale end address is: 32 (R8)
; offsetRef end address is: 36 (R9)
; j end address is: 44 (R11)
; i end address is: 40 (R10)
L___irgrid2_driver_ExtractOffsetParameters75:
; j start address is: 44 (R11)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
; occRemScale start address is: 24 (R6)
; occColumnScale start address is: 28 (R7)
; occRowScale start address is: 32 (R8)
; offsetRef start address is: 36 (R9)
; i start address is: 40 (R10)
0x2D16	0xF1BB0F20  CMP	R11, #32
0x2D1A	0xDA54    BGE	L___irgrid2_driver_ExtractOffsetParameters76
;__irgrid2_driver.c, 540 :: 		p = 32 * i +j;
0x2D1C	0xEA4F124A  LSL	R2, R10, #5
0x2D20	0xB212    SXTH	R2, R2
0x2D22	0xEB02040B  ADD	R4, R2, R11, LSL #0
0x2D26	0xB224    SXTH	R4, R4
; p start address is: 20 (R5)
0x2D28	0xB225    SXTH	R5, R4
;__irgrid2_driver.c, 541 :: 		mlx90640->offset[p] = (eeData[64 + p] & 0xFC00) >> 10;
0x2D2A	0xF6014344  ADDW	R3, R1, #3140
0x2D2E	0x0062    LSLS	R2, R4, #1
0x2D30	0x189B    ADDS	R3, R3, R2
0x2D32	0xF2040240  ADDW	R2, R4, #64
0x2D36	0xB212    SXTH	R2, R2
0x2D38	0x0052    LSLS	R2, R2, #1
0x2D3A	0x1882    ADDS	R2, R0, R2
0x2D3C	0x8812    LDRH	R2, [R2, #0]
0x2D3E	0xF402427C  AND	R2, R2, #64512
0x2D42	0xB292    UXTH	R2, R2
0x2D44	0x0A92    LSRS	R2, R2, #10
0x2D46	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 542 :: 		if (mlx90640->offset[p] > 31)
0x2D48	0xF6014344  ADDW	R3, R1, #3140
0x2D4C	0x006A    LSLS	R2, R5, #1
0x2D4E	0x189A    ADDS	R2, R3, R2
0x2D50	0xF9B22000  LDRSH	R2, [R2, #0]
0x2D54	0x2A1F    CMP	R2, #31
0x2D56	0xDD07    BLE	L___irgrid2_driver_ExtractOffsetParameters78
;__irgrid2_driver.c, 544 :: 		mlx90640->offset[p] = mlx90640->offset[p] - 64;
0x2D58	0xF6014344  ADDW	R3, R1, #3140
0x2D5C	0x006A    LSLS	R2, R5, #1
0x2D5E	0x189B    ADDS	R3, R3, R2
0x2D60	0xF9B32000  LDRSH	R2, [R3, #0]
0x2D64	0x3A40    SUBS	R2, #64
0x2D66	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 545 :: 		}
L___irgrid2_driver_ExtractOffsetParameters78:
;__irgrid2_driver.c, 546 :: 		mlx90640->offset[p] = mlx90640->offset[p]*(1 << occRemScale);
0x2D68	0xF6014344  ADDW	R3, R1, #3140
0x2D6C	0x006A    LSLS	R2, R5, #1
0x2D6E	0x189C    ADDS	R4, R3, R2
0x2D70	0xF9B43000  LDRSH	R3, [R4, #0]
0x2D74	0x2201    MOVS	R2, #1
0x2D76	0xB212    SXTH	R2, R2
0x2D78	0x40B2    LSLS	R2, R6
0x2D7A	0xB212    SXTH	R2, R2
0x2D7C	0x435A    MULS	R2, R3, R2
0x2D7E	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 547 :: 		mlx90640->offset[p] = (offsetRef + (occRow[i] << occRowScale) + (occColumn[j] << occColumnScale) + mlx90640->offset[p]);
0x2D80	0xF6014344  ADDW	R3, R1, #3140
0x2D84	0x006A    LSLS	R2, R5, #1
; p end address is: 20 (R5)
0x2D86	0x189D    ADDS	R5, R3, R2
0x2D88	0xAB00    ADD	R3, SP, #0
0x2D8A	0xEA4F024A  LSL	R2, R10, #1
0x2D8E	0x189A    ADDS	R2, R3, R2
0x2D90	0xF9B22000  LDRSH	R2, [R2, #0]
0x2D94	0xFA02F208  LSL	R2, R2, R8
0x2D98	0xB212    SXTH	R2, R2
0x2D9A	0xEB090402  ADD	R4, R9, R2, LSL #0
0x2D9E	0xB224    SXTH	R4, R4
0x2DA0	0xAB0C    ADD	R3, SP, #48
0x2DA2	0xEA4F024B  LSL	R2, R11, #1
0x2DA6	0x189A    ADDS	R2, R3, R2
0x2DA8	0xF9B22000  LDRSH	R2, [R2, #0]
0x2DAC	0x40BA    LSLS	R2, R7
0x2DAE	0xB212    SXTH	R2, R2
0x2DB0	0x18A3    ADDS	R3, R4, R2
0x2DB2	0xB21B    SXTH	R3, R3
0x2DB4	0xF9B52000  LDRSH	R2, [R5, #0]
0x2DB8	0x189A    ADDS	R2, R3, R2
0x2DBA	0x802A    STRH	R2, [R5, #0]
;__irgrid2_driver.c, 538 :: 		for( j = 0; j < 32; j ++)
0x2DBC	0xF10B0B01  ADD	R11, R11, #1
0x2DC0	0xFA0FFB8B  SXTH	R11, R11
;__irgrid2_driver.c, 548 :: 		}
; j end address is: 44 (R11)
0x2DC4	0xE7A7    B	L___irgrid2_driver_ExtractOffsetParameters75
L___irgrid2_driver_ExtractOffsetParameters76:
;__irgrid2_driver.c, 536 :: 		for( i = 0; i < 24; i++)
0x2DC6	0xF10A0A01  ADD	R10, R10, #1
0x2DCA	0xFA0FFA8A  SXTH	R10, R10
;__irgrid2_driver.c, 549 :: 		}
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; occRemScale end address is: 24 (R6)
; occColumnScale end address is: 28 (R7)
; occRowScale end address is: 32 (R8)
; offsetRef end address is: 36 (R9)
; i end address is: 40 (R10)
0x2DCE	0xE79B    B	L___irgrid2_driver_ExtractOffsetParameters72
L___irgrid2_driver_ExtractOffsetParameters73:
;__irgrid2_driver.c, 550 :: 		}
L_end_ExtractOffsetParameters:
0x2DD0	0xB01C    ADD	SP, SP, #112
0x2DD2	0x4770    BX	LR
; end of __irgrid2_driver_ExtractOffsetParameters
__irgrid2_driver_ExtractKtaPixelParameters:
;__irgrid2_driver.c, 552 :: 		static void ExtractKtaPixelParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0x2F48	0xB084    SUB	SP, SP, #16
0x2F4A	0xF8CDE000  STR	LR, [SP, #0]
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 554 :: 		int p = 0;
;__irgrid2_driver.c, 567 :: 		KtaRoCo = (eeData[54] & 0xFF00) >> 8;
0x2F4E	0xF200026C  ADDW	R2, R0, #108
0x2F52	0x8812    LDRH	R2, [R2, #0]
0x2F54	0xF402427F  AND	R2, R2, #65280
0x2F58	0xB292    UXTH	R2, R2
0x2F5A	0x0A12    LSRS	R2, R2, #8
; KtaRoCo start address is: 12 (R3)
0x2F5C	0xB253    SXTB	R3, R2
;__irgrid2_driver.c, 568 :: 		if (KtaRoCo > 127)
0x2F5E	0xB252    SXTB	R2, R2
0x2F60	0x2A7F    CMP	R2, #127
0x2F62	0xDD03    BLE	L___irgrid2_driver_ExtractKtaPixelParameters216
;__irgrid2_driver.c, 570 :: 		KtaRoCo = KtaRoCo - 256;
0x2F64	0xF5A37280  SUB	R2, R3, #256
0x2F68	0xB253    SXTB	R3, R2
; KtaRoCo end address is: 12 (R3)
;__irgrid2_driver.c, 571 :: 		}
0x2F6A	0xE7FF    B	L___irgrid2_driver_ExtractKtaPixelParameters79
L___irgrid2_driver_ExtractKtaPixelParameters216:
;__irgrid2_driver.c, 568 :: 		if (KtaRoCo > 127)
;__irgrid2_driver.c, 571 :: 		}
L___irgrid2_driver_ExtractKtaPixelParameters79:
;__irgrid2_driver.c, 572 :: 		KtaRC[0] = KtaRoCo;
; KtaRoCo start address is: 12 (R3)
0x2F6C	0xAA01    ADD	R2, SP, #4
0x2F6E	0x7013    STRB	R3, [R2, #0]
; KtaRoCo end address is: 12 (R3)
;__irgrid2_driver.c, 574 :: 		KtaReCo = (eeData[54] & 0x00FF);
0x2F70	0xF200026C  ADDW	R2, R0, #108
0x2F74	0x8812    LDRH	R2, [R2, #0]
0x2F76	0xF00202FF  AND	R2, R2, #255
; KtaReCo start address is: 12 (R3)
0x2F7A	0xB253    SXTB	R3, R2
;__irgrid2_driver.c, 575 :: 		if (KtaReCo > 127)
0x2F7C	0xB252    SXTB	R2, R2
0x2F7E	0x2A7F    CMP	R2, #127
0x2F80	0xDD03    BLE	L___irgrid2_driver_ExtractKtaPixelParameters217
;__irgrid2_driver.c, 577 :: 		KtaReCo = KtaReCo - 256;
0x2F82	0xF5A37280  SUB	R2, R3, #256
0x2F86	0xB253    SXTB	R3, R2
; KtaReCo end address is: 12 (R3)
;__irgrid2_driver.c, 578 :: 		}
0x2F88	0xE7FF    B	L___irgrid2_driver_ExtractKtaPixelParameters80
L___irgrid2_driver_ExtractKtaPixelParameters217:
;__irgrid2_driver.c, 575 :: 		if (KtaReCo > 127)
;__irgrid2_driver.c, 578 :: 		}
L___irgrid2_driver_ExtractKtaPixelParameters80:
;__irgrid2_driver.c, 579 :: 		KtaRC[2] = KtaReCo;
; KtaReCo start address is: 12 (R3)
0x2F8A	0xAA01    ADD	R2, SP, #4
0x2F8C	0x1C92    ADDS	R2, R2, #2
0x2F8E	0x7013    STRB	R3, [R2, #0]
; KtaReCo end address is: 12 (R3)
;__irgrid2_driver.c, 581 :: 		KtaRoCe = (eeData[55] & 0xFF00) >> 8;
0x2F90	0xF200026E  ADDW	R2, R0, #110
0x2F94	0x8812    LDRH	R2, [R2, #0]
0x2F96	0xF402427F  AND	R2, R2, #65280
0x2F9A	0xB292    UXTH	R2, R2
0x2F9C	0x0A12    LSRS	R2, R2, #8
; KtaRoCe start address is: 12 (R3)
0x2F9E	0xB253    SXTB	R3, R2
;__irgrid2_driver.c, 582 :: 		if (KtaRoCe > 127)
0x2FA0	0xB252    SXTB	R2, R2
0x2FA2	0x2A7F    CMP	R2, #127
0x2FA4	0xDD03    BLE	L___irgrid2_driver_ExtractKtaPixelParameters218
;__irgrid2_driver.c, 584 :: 		KtaRoCe = KtaRoCe - 256;
0x2FA6	0xF5A37280  SUB	R2, R3, #256
0x2FAA	0xB253    SXTB	R3, R2
; KtaRoCe end address is: 12 (R3)
;__irgrid2_driver.c, 585 :: 		}
0x2FAC	0xE7FF    B	L___irgrid2_driver_ExtractKtaPixelParameters81
L___irgrid2_driver_ExtractKtaPixelParameters218:
;__irgrid2_driver.c, 582 :: 		if (KtaRoCe > 127)
;__irgrid2_driver.c, 585 :: 		}
L___irgrid2_driver_ExtractKtaPixelParameters81:
;__irgrid2_driver.c, 586 :: 		KtaRC[1] = KtaRoCe;
; KtaRoCe start address is: 12 (R3)
0x2FAE	0xAA01    ADD	R2, SP, #4
0x2FB0	0x1C52    ADDS	R2, R2, #1
0x2FB2	0x7013    STRB	R3, [R2, #0]
; KtaRoCe end address is: 12 (R3)
;__irgrid2_driver.c, 588 :: 		KtaReCe = (eeData[55] & 0x00FF);
0x2FB4	0xF200026E  ADDW	R2, R0, #110
0x2FB8	0x8812    LDRH	R2, [R2, #0]
0x2FBA	0xF00202FF  AND	R2, R2, #255
; KtaReCe start address is: 12 (R3)
0x2FBE	0xB253    SXTB	R3, R2
;__irgrid2_driver.c, 589 :: 		if (KtaReCe > 127)
0x2FC0	0xB252    SXTB	R2, R2
0x2FC2	0x2A7F    CMP	R2, #127
0x2FC4	0xDD03    BLE	L___irgrid2_driver_ExtractKtaPixelParameters219
;__irgrid2_driver.c, 591 :: 		KtaReCe = KtaReCe - 256;
0x2FC6	0xF5A37280  SUB	R2, R3, #256
0x2FCA	0xB253    SXTB	R3, R2
; KtaReCe end address is: 12 (R3)
;__irgrid2_driver.c, 592 :: 		}
0x2FCC	0xE7FF    B	L___irgrid2_driver_ExtractKtaPixelParameters82
L___irgrid2_driver_ExtractKtaPixelParameters219:
;__irgrid2_driver.c, 589 :: 		if (KtaReCe > 127)
;__irgrid2_driver.c, 592 :: 		}
L___irgrid2_driver_ExtractKtaPixelParameters82:
;__irgrid2_driver.c, 593 :: 		KtaRC[3] = KtaReCe;
; KtaReCe start address is: 12 (R3)
0x2FCE	0xAA01    ADD	R2, SP, #4
0x2FD0	0x1CD2    ADDS	R2, R2, #3
0x2FD2	0x7013    STRB	R3, [R2, #0]
; KtaReCe end address is: 12 (R3)
;__irgrid2_driver.c, 595 :: 		ktaScale1 = ((eeData[56] & 0x00F0) >> 4) + 8;
0x2FD4	0xF2000270  ADDW	R2, R0, #112
0x2FD8	0x8812    LDRH	R2, [R2, #0]
0x2FDA	0xF00202F0  AND	R2, R2, #240
0x2FDE	0xB292    UXTH	R2, R2
0x2FE0	0x0912    LSRS	R2, R2, #4
0x2FE2	0xB292    UXTH	R2, R2
0x2FE4	0x3208    ADDS	R2, #8
; ktaScale1 start address is: 32 (R8)
0x2FE6	0xFA5FF882  UXTB	R8, R2
;__irgrid2_driver.c, 596 :: 		ktaScale2 = (eeData[56] & 0x000F);
0x2FEA	0xF2000270  ADDW	R2, R0, #112
0x2FEE	0x8812    LDRH	R2, [R2, #0]
0x2FF0	0xF002020F  AND	R2, R2, #15
; ktaScale2 start address is: 36 (R9)
0x2FF4	0xFA5FF982  UXTB	R9, R2
;__irgrid2_driver.c, 598 :: 		for(i = 0; i < 24; i++)
; i start address is: 40 (R10)
0x2FF8	0xF2400A00  MOVW	R10, #0
0x2FFC	0xFA0FFA8A  SXTH	R10, R10
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; ktaScale1 end address is: 32 (R8)
; ktaScale2 end address is: 36 (R9)
; i end address is: 40 (R10)
0x3000	0x4606    MOV	R6, R0
0x3002	0x460F    MOV	R7, R1
L___irgrid2_driver_ExtractKtaPixelParameters83:
; i start address is: 40 (R10)
; ktaScale2 start address is: 36 (R9)
; ktaScale1 start address is: 32 (R8)
; mlx90640 start address is: 28 (R7)
; eeData start address is: 24 (R6)
0x3004	0xF1BA0F18  CMP	R10, #24
0x3008	0xF28080AB  BGE	L___irgrid2_driver_ExtractKtaPixelParameters84
;__irgrid2_driver.c, 600 :: 		for( j = 0; j < 32; j ++)
; j start address is: 44 (R11)
0x300C	0xF2400B00  MOVW	R11, #0
0x3010	0xFA0FFB8B  SXTH	R11, R11
; eeData end address is: 24 (R6)
; mlx90640 end address is: 28 (R7)
; ktaScale1 end address is: 32 (R8)
; ktaScale2 end address is: 36 (R9)
; j end address is: 44 (R11)
; i end address is: 40 (R10)
L___irgrid2_driver_ExtractKtaPixelParameters86:
; j start address is: 44 (R11)
; eeData start address is: 24 (R6)
; mlx90640 start address is: 28 (R7)
; ktaScale1 start address is: 32 (R8)
; ktaScale2 start address is: 36 (R9)
; i start address is: 40 (R10)
0x3014	0xF1BB0F20  CMP	R11, #32
0x3018	0xF280809E  BGE	L___irgrid2_driver_ExtractKtaPixelParameters87
;__irgrid2_driver.c, 602 :: 		p = 32 * i +j;
0x301C	0xEA4F124A  LSL	R2, R10, #5
0x3020	0xB212    SXTH	R2, R2
0x3022	0xEB02050B  ADD	R5, R2, R11, LSL #0
0x3026	0xB22D    SXTH	R5, R5
; p start address is: 48 (R12)
0x3028	0xFA0FFC85  SXTH	R12, R5
;__irgrid2_driver.c, 603 :: 		split = 2*(p/32 - (p/64)*2) + p%2;
0x302C	0x2220    MOVS	R2, #32
0x302E	0xB212    SXTH	R2, R2
0x3030	0xFB95F3F2  SDIV	R3, R5, R2
0x3034	0xB21B    SXTH	R3, R3
0x3036	0x2240    MOVS	R2, #64
0x3038	0xB212    SXTH	R2, R2
0x303A	0xFB95F2F2  SDIV	R2, R5, R2
0x303E	0xB212    SXTH	R2, R2
0x3040	0x0052    LSLS	R2, R2, #1
0x3042	0xB212    SXTH	R2, R2
0x3044	0x1A9A    SUB	R2, R3, R2
0x3046	0xB212    SXTH	R2, R2
0x3048	0x0054    LSLS	R4, R2, #1
0x304A	0xB224    SXTH	R4, R4
0x304C	0x2302    MOVS	R3, #2
0x304E	0xB21B    SXTH	R3, R3
0x3050	0xFB95F2F3  SDIV	R2, R5, R3
0x3054	0xFB035212  MLS	R2, R3, R2, R5
0x3058	0xB212    SXTH	R2, R2
0x305A	0x18A2    ADDS	R2, R4, R2
; split start address is: 0 (R0)
0x305C	0xB2D0    UXTB	R0, R2
;__irgrid2_driver.c, 604 :: 		mlx90640->kta[p] = (eeData[64 + p] & 0x000E) >> 1;
0x305E	0xF2412244  MOVW	R2, #4676
0x3062	0x18BB    ADDS	R3, R7, R2
0x3064	0x00AA    LSLS	R2, R5, #2
0x3066	0x189B    ADDS	R3, R3, R2
0x3068	0xF2050240  ADDW	R2, R5, #64
0x306C	0xB212    SXTH	R2, R2
0x306E	0x0052    LSLS	R2, R2, #1
0x3070	0x18B2    ADDS	R2, R6, R2
0x3072	0x8812    LDRH	R2, [R2, #0]
0x3074	0xF002020E  AND	R2, R2, #14
0x3078	0xB292    UXTH	R2, R2
0x307A	0x0852    LSRS	R2, R2, #1
0x307C	0xB292    UXTH	R2, R2
0x307E	0xEE002A10  VMOV	S0, R2
0x3082	0xEEB80A40  VCVT.F32.U32	S0, S0
0x3086	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 605 :: 		if (mlx90640->kta[p] > 3)
0x308A	0xF2412244  MOVW	R2, #4676
0x308E	0x18BB    ADDS	R3, R7, R2
0x3090	0xEA4F028C  LSL	R2, R12, #2
0x3094	0x189A    ADDS	R2, R3, R2
0x3096	0xED520A00  VLDR.32	S1, [R2, #0]
0x309A	0xEEB00A08  VMOV.F32	S0, #3
0x309E	0xEEF40AC0  VCMPE.F32	S1, S0
0x30A2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x30A6	0xDD0D    BLE	L___irgrid2_driver_ExtractKtaPixelParameters89
;__irgrid2_driver.c, 607 :: 		mlx90640->kta[p] = mlx90640->kta[p] - 8;
0x30A8	0xF2412244  MOVW	R2, #4676
0x30AC	0x18BB    ADDS	R3, R7, R2
0x30AE	0xEA4F028C  LSL	R2, R12, #2
0x30B2	0x189B    ADDS	R3, R3, R2
0x30B4	0xED530A00  VLDR.32	S1, [R3, #0]
0x30B8	0xEEB20A00  VMOV.F32	S0, #8
0x30BC	0xEE300AC0  VSUB.F32	S0, S1, S0
0x30C0	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 608 :: 		}
L___irgrid2_driver_ExtractKtaPixelParameters89:
;__irgrid2_driver.c, 609 :: 		mlx90640->kta[p] = mlx90640->kta[p] * (1 << ktaScale2);
0x30C4	0xF2412244  MOVW	R2, #4676
0x30C8	0x18BB    ADDS	R3, R7, R2
0x30CA	0xEA4F028C  LSL	R2, R12, #2
0x30CE	0x189C    ADDS	R4, R3, R2
0x30D0	0xED540A00  VLDR.32	S1, [R4, #0]
0x30D4	0x2201    MOVS	R2, #1
0x30D6	0xB212    SXTH	R2, R2
0x30D8	0xFA02F209  LSL	R2, R2, R9
0x30DC	0xB212    SXTH	R2, R2
0x30DE	0xEE002A10  VMOV	S0, R2
0x30E2	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x30E6	0xEE200A80  VMUL.F32	S0, S1, S0
0x30EA	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 610 :: 		mlx90640->kta[p] = KtaRC[split] + mlx90640->kta[p];
0x30EE	0xF2412244  MOVW	R2, #4676
0x30F2	0x18BB    ADDS	R3, R7, R2
0x30F4	0xEA4F028C  LSL	R2, R12, #2
0x30F8	0x189C    ADDS	R4, R3, R2
0x30FA	0xAA01    ADD	R2, SP, #4
0x30FC	0x1812    ADDS	R2, R2, R0
; split end address is: 0 (R0)
0x30FE	0xF9922000  LDRSB	R2, [R2, #0]
0x3102	0xEE002A90  VMOV	S1, R2
0x3106	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x310A	0xED140A00  VLDR.32	S0, [R4, #0]
0x310E	0xEE300A80  VADD.F32	S0, S1, S0
0x3112	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 611 :: 		mlx90640->kta[p] = mlx90640->kta[p] / _pow(2,(double)ktaScale1);
0x3116	0xF2412244  MOVW	R2, #4676
0x311A	0x18BB    ADDS	R3, R7, R2
0x311C	0xEA4F028C  LSL	R2, R12, #2
; p end address is: 48 (R12)
0x3120	0x189A    ADDS	R2, R3, R2
0x3122	0x9203    STR	R2, [SP, #12]
0x3124	0xED120A00  VLDR.32	S0, [R2, #0]
0x3128	0xED8D0A02  VSTR.32	S0, [SP, #8]
0x312C	0xEE008A10  VMOV	S0, R8
0x3130	0xEEB80A40  VCVT.F32.U32	S0, S0
0x3134	0xEEF00A40  VMOV.F32	S1, S0
0x3138	0xEEB00A00  VMOV.F32	S0, #2
0x313C	0xF7FEFAAE  BL	__irgrid2_driver__pow+0
0x3140	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x3144	0xEE800A80  VDIV.F32	S0, S1, S0
0x3148	0x9A03    LDR	R2, [SP, #12]
0x314A	0xED020A00  VSTR.32	S0, [R2, #0]
;__irgrid2_driver.c, 600 :: 		for( j = 0; j < 32; j ++)
0x314E	0xF10B0B01  ADD	R11, R11, #1
0x3152	0xFA0FFB8B  SXTH	R11, R11
;__irgrid2_driver.c, 612 :: 		}
; j end address is: 44 (R11)
0x3156	0xE75D    B	L___irgrid2_driver_ExtractKtaPixelParameters86
L___irgrid2_driver_ExtractKtaPixelParameters87:
;__irgrid2_driver.c, 598 :: 		for(i = 0; i < 24; i++)
0x3158	0xF10A0A01  ADD	R10, R10, #1
0x315C	0xFA0FFA8A  SXTH	R10, R10
;__irgrid2_driver.c, 613 :: 		}
; eeData end address is: 24 (R6)
; mlx90640 end address is: 28 (R7)
; ktaScale1 end address is: 32 (R8)
; ktaScale2 end address is: 36 (R9)
; i end address is: 40 (R10)
0x3160	0xE750    B	L___irgrid2_driver_ExtractKtaPixelParameters83
L___irgrid2_driver_ExtractKtaPixelParameters84:
;__irgrid2_driver.c, 614 :: 		}
L_end_ExtractKtaPixelParameters:
0x3162	0xF8DDE000  LDR	LR, [SP, #0]
0x3166	0xB004    ADD	SP, SP, #16
0x3168	0x4770    BX	LR
; end of __irgrid2_driver_ExtractKtaPixelParameters
__irgrid2_driver_ExtractKvPixelParameters:
;__irgrid2_driver.c, 616 :: 		static void ExtractKvPixelParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0x2DD4	0xB084    SUB	SP, SP, #16
0x2DD6	0xF8CDE000  STR	LR, [SP, #0]
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 618 :: 		int p = 0;
;__irgrid2_driver.c, 630 :: 		KvRoCo = (eeData[52] & 0xF000) >> 12;
0x2DDA	0xF2000268  ADDW	R2, R0, #104
0x2DDE	0x8812    LDRH	R2, [R2, #0]
0x2DE0	0xF4024270  AND	R2, R2, #61440
0x2DE4	0xB292    UXTH	R2, R2
0x2DE6	0x0B12    LSRS	R2, R2, #12
; KvRoCo start address is: 12 (R3)
0x2DE8	0xB253    SXTB	R3, R2
;__irgrid2_driver.c, 631 :: 		if (KvRoCo > 7)
0x2DEA	0xB252    SXTB	R2, R2
0x2DEC	0x2A07    CMP	R2, #7
0x2DEE	0xDD03    BLE	L___irgrid2_driver_ExtractKvPixelParameters220
;__irgrid2_driver.c, 633 :: 		KvRoCo = KvRoCo - 16;
0x2DF0	0xF2A30210  SUBW	R2, R3, #16
0x2DF4	0xB253    SXTB	R3, R2
; KvRoCo end address is: 12 (R3)
;__irgrid2_driver.c, 634 :: 		}
0x2DF6	0xE7FF    B	L___irgrid2_driver_ExtractKvPixelParameters90
L___irgrid2_driver_ExtractKvPixelParameters220:
;__irgrid2_driver.c, 631 :: 		if (KvRoCo > 7)
;__irgrid2_driver.c, 634 :: 		}
L___irgrid2_driver_ExtractKvPixelParameters90:
;__irgrid2_driver.c, 635 :: 		KvT[0] = KvRoCo;
; KvRoCo start address is: 12 (R3)
0x2DF8	0xAA01    ADD	R2, SP, #4
0x2DFA	0x7013    STRB	R3, [R2, #0]
; KvRoCo end address is: 12 (R3)
;__irgrid2_driver.c, 637 :: 		KvReCo = (eeData[52] & 0x0F00) >> 8;
0x2DFC	0xF2000268  ADDW	R2, R0, #104
0x2E00	0x8812    LDRH	R2, [R2, #0]
0x2E02	0xF4026270  AND	R2, R2, #3840
0x2E06	0xB292    UXTH	R2, R2
0x2E08	0x0A12    LSRS	R2, R2, #8
; KvReCo start address is: 12 (R3)
0x2E0A	0xB253    SXTB	R3, R2
;__irgrid2_driver.c, 638 :: 		if (KvReCo > 7)
0x2E0C	0xB252    SXTB	R2, R2
0x2E0E	0x2A07    CMP	R2, #7
0x2E10	0xDD03    BLE	L___irgrid2_driver_ExtractKvPixelParameters221
;__irgrid2_driver.c, 640 :: 		KvReCo = KvReCo - 16;
0x2E12	0xF2A30210  SUBW	R2, R3, #16
0x2E16	0xB253    SXTB	R3, R2
; KvReCo end address is: 12 (R3)
;__irgrid2_driver.c, 641 :: 		}
0x2E18	0xE7FF    B	L___irgrid2_driver_ExtractKvPixelParameters91
L___irgrid2_driver_ExtractKvPixelParameters221:
;__irgrid2_driver.c, 638 :: 		if (KvReCo > 7)
;__irgrid2_driver.c, 641 :: 		}
L___irgrid2_driver_ExtractKvPixelParameters91:
;__irgrid2_driver.c, 642 :: 		KvT[2] = KvReCo;
; KvReCo start address is: 12 (R3)
0x2E1A	0xAA01    ADD	R2, SP, #4
0x2E1C	0x1C92    ADDS	R2, R2, #2
0x2E1E	0x7013    STRB	R3, [R2, #0]
; KvReCo end address is: 12 (R3)
;__irgrid2_driver.c, 644 :: 		KvRoCe = (eeData[52] & 0x00F0) >> 4;
0x2E20	0xF2000268  ADDW	R2, R0, #104
0x2E24	0x8812    LDRH	R2, [R2, #0]
0x2E26	0xF00202F0  AND	R2, R2, #240
0x2E2A	0xB292    UXTH	R2, R2
0x2E2C	0x0912    LSRS	R2, R2, #4
; KvRoCe start address is: 12 (R3)
0x2E2E	0xB253    SXTB	R3, R2
;__irgrid2_driver.c, 645 :: 		if (KvRoCe > 7)
0x2E30	0xB252    SXTB	R2, R2
0x2E32	0x2A07    CMP	R2, #7
0x2E34	0xDD03    BLE	L___irgrid2_driver_ExtractKvPixelParameters222
;__irgrid2_driver.c, 647 :: 		KvRoCe = KvRoCe - 16;
0x2E36	0xF2A30210  SUBW	R2, R3, #16
0x2E3A	0xB253    SXTB	R3, R2
; KvRoCe end address is: 12 (R3)
;__irgrid2_driver.c, 648 :: 		}
0x2E3C	0xE7FF    B	L___irgrid2_driver_ExtractKvPixelParameters92
L___irgrid2_driver_ExtractKvPixelParameters222:
;__irgrid2_driver.c, 645 :: 		if (KvRoCe > 7)
;__irgrid2_driver.c, 648 :: 		}
L___irgrid2_driver_ExtractKvPixelParameters92:
;__irgrid2_driver.c, 649 :: 		KvT[1] = KvRoCe;
; KvRoCe start address is: 12 (R3)
0x2E3E	0xAA01    ADD	R2, SP, #4
0x2E40	0x1C52    ADDS	R2, R2, #1
0x2E42	0x7013    STRB	R3, [R2, #0]
; KvRoCe end address is: 12 (R3)
;__irgrid2_driver.c, 651 :: 		KvReCe = (eeData[52] & 0x000F);
0x2E44	0xF2000268  ADDW	R2, R0, #104
0x2E48	0x8812    LDRH	R2, [R2, #0]
0x2E4A	0xF002020F  AND	R2, R2, #15
; KvReCe start address is: 12 (R3)
0x2E4E	0xB253    SXTB	R3, R2
;__irgrid2_driver.c, 652 :: 		if (KvReCe > 7)
0x2E50	0xB252    SXTB	R2, R2
0x2E52	0x2A07    CMP	R2, #7
0x2E54	0xDD03    BLE	L___irgrid2_driver_ExtractKvPixelParameters223
;__irgrid2_driver.c, 654 :: 		KvReCe = KvReCe - 16;
0x2E56	0xF2A30210  SUBW	R2, R3, #16
0x2E5A	0xB253    SXTB	R3, R2
; KvReCe end address is: 12 (R3)
;__irgrid2_driver.c, 655 :: 		}
0x2E5C	0xE7FF    B	L___irgrid2_driver_ExtractKvPixelParameters93
L___irgrid2_driver_ExtractKvPixelParameters223:
;__irgrid2_driver.c, 652 :: 		if (KvReCe > 7)
;__irgrid2_driver.c, 655 :: 		}
L___irgrid2_driver_ExtractKvPixelParameters93:
;__irgrid2_driver.c, 656 :: 		KvT[3] = KvReCe;
; KvReCe start address is: 12 (R3)
0x2E5E	0xAA01    ADD	R2, SP, #4
0x2E60	0x1CD2    ADDS	R2, R2, #3
0x2E62	0x7013    STRB	R3, [R2, #0]
; KvReCe end address is: 12 (R3)
;__irgrid2_driver.c, 658 :: 		kvScale = (eeData[56] & 0x0F00) >> 8;
0x2E64	0xF2000270  ADDW	R2, R0, #112
; eeData end address is: 0 (R0)
0x2E68	0x8812    LDRH	R2, [R2, #0]
0x2E6A	0xF4026270  AND	R2, R2, #3840
0x2E6E	0xB292    UXTH	R2, R2
0x2E70	0x0A12    LSRS	R2, R2, #8
; kvScale start address is: 32 (R8)
0x2E72	0xFA5FF882  UXTB	R8, R2
;__irgrid2_driver.c, 661 :: 		for(i = 0; i < 24; i++)
; i start address is: 36 (R9)
0x2E76	0xF2400900  MOVW	R9, #0
0x2E7A	0xFA0FF989  SXTH	R9, R9
; mlx90640 end address is: 4 (R1)
; kvScale end address is: 32 (R8)
; i end address is: 36 (R9)
0x2E7E	0x460F    MOV	R7, R1
L___irgrid2_driver_ExtractKvPixelParameters94:
; i start address is: 36 (R9)
; kvScale start address is: 32 (R8)
; mlx90640 start address is: 28 (R7)
0x2E80	0xF1B90F18  CMP	R9, #24
0x2E84	0xDA5B    BGE	L___irgrid2_driver_ExtractKvPixelParameters95
;__irgrid2_driver.c, 663 :: 		for(j = 0; j < 32; j ++)
; j start address is: 40 (R10)
0x2E86	0xF2400A00  MOVW	R10, #0
0x2E8A	0xFA0FFA8A  SXTH	R10, R10
; mlx90640 end address is: 28 (R7)
; kvScale end address is: 32 (R8)
; j end address is: 40 (R10)
; i end address is: 36 (R9)
L___irgrid2_driver_ExtractKvPixelParameters97:
; j start address is: 40 (R10)
; mlx90640 start address is: 28 (R7)
; kvScale start address is: 32 (R8)
; i start address is: 36 (R9)
0x2E8E	0xF1BA0F20  CMP	R10, #32
0x2E92	0xDA4F    BGE	L___irgrid2_driver_ExtractKvPixelParameters98
;__irgrid2_driver.c, 665 :: 		p = 32 * i +j;
0x2E94	0xEA4F1249  LSL	R2, R9, #5
0x2E98	0xB212    SXTH	R2, R2
0x2E9A	0xEB02060A  ADD	R6, R2, R10, LSL #0
0x2E9E	0xB236    SXTH	R6, R6
; p start address is: 0 (R0)
0x2EA0	0xB230    SXTH	R0, R6
;__irgrid2_driver.c, 666 :: 		split = 2*(p/32 - (p/64)*2) + p%2;
0x2EA2	0x2220    MOVS	R2, #32
0x2EA4	0xB212    SXTH	R2, R2
0x2EA6	0xFB96F3F2  SDIV	R3, R6, R2
0x2EAA	0xB21B    SXTH	R3, R3
0x2EAC	0x2240    MOVS	R2, #64
0x2EAE	0xB212    SXTH	R2, R2
0x2EB0	0xFB96F2F2  SDIV	R2, R6, R2
0x2EB4	0xB212    SXTH	R2, R2
0x2EB6	0x0052    LSLS	R2, R2, #1
0x2EB8	0xB212    SXTH	R2, R2
0x2EBA	0x1A9A    SUB	R2, R3, R2
0x2EBC	0xB212    SXTH	R2, R2
0x2EBE	0x0054    LSLS	R4, R2, #1
0x2EC0	0xB224    SXTH	R4, R4
0x2EC2	0x2302    MOVS	R3, #2
0x2EC4	0xB21B    SXTH	R3, R3
0x2EC6	0xFB96F2F3  SDIV	R2, R6, R3
0x2ECA	0xFB036212  MLS	R2, R3, R2, R6
0x2ECE	0xB212    SXTH	R2, R2
0x2ED0	0x18A5    ADDS	R5, R4, R2
0x2ED2	0xB22D    SXTH	R5, R5
;__irgrid2_driver.c, 667 :: 		mlx90640->kv[p] = KvT[split];
0x2ED4	0xF6416244  MOVW	R2, #7748
0x2ED8	0x18BB    ADDS	R3, R7, R2
0x2EDA	0x00B2    LSLS	R2, R6, #2
0x2EDC	0x189C    ADDS	R4, R3, R2
0x2EDE	0xAB01    ADD	R3, SP, #4
0x2EE0	0xB2EA    UXTB	R2, R5
0x2EE2	0x189A    ADDS	R2, R3, R2
0x2EE4	0xF9922000  LDRSB	R2, [R2, #0]
0x2EE8	0xEE002A10  VMOV	S0, R2
0x2EEC	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2EF0	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 668 :: 		mlx90640->kv[p] = mlx90640->kv[p] / _pow(2,(double)kvScale);
0x2EF4	0xF6416244  MOVW	R2, #7748
0x2EF8	0x18BB    ADDS	R3, R7, R2
0x2EFA	0x0082    LSLS	R2, R0, #2
; p end address is: 0 (R0)
0x2EFC	0x189A    ADDS	R2, R3, R2
0x2EFE	0x9203    STR	R2, [SP, #12]
0x2F00	0xED120A00  VLDR.32	S0, [R2, #0]
0x2F04	0xED8D0A02  VSTR.32	S0, [SP, #8]
0x2F08	0xEE008A10  VMOV	S0, R8
0x2F0C	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2F10	0xEEF00A40  VMOV.F32	S1, S0
0x2F14	0xEEB00A00  VMOV.F32	S0, #2
0x2F18	0xF7FEFBC0  BL	__irgrid2_driver__pow+0
0x2F1C	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x2F20	0xEE800A80  VDIV.F32	S0, S1, S0
0x2F24	0x9A03    LDR	R2, [SP, #12]
0x2F26	0xED020A00  VSTR.32	S0, [R2, #0]
;__irgrid2_driver.c, 663 :: 		for(j = 0; j < 32; j ++)
0x2F2A	0xF10A0A01  ADD	R10, R10, #1
0x2F2E	0xFA0FFA8A  SXTH	R10, R10
;__irgrid2_driver.c, 669 :: 		}
; j end address is: 40 (R10)
0x2F32	0xE7AC    B	L___irgrid2_driver_ExtractKvPixelParameters97
L___irgrid2_driver_ExtractKvPixelParameters98:
;__irgrid2_driver.c, 661 :: 		for(i = 0; i < 24; i++)
0x2F34	0xF1090901  ADD	R9, R9, #1
0x2F38	0xFA0FF989  SXTH	R9, R9
;__irgrid2_driver.c, 670 :: 		}
; mlx90640 end address is: 28 (R7)
; kvScale end address is: 32 (R8)
; i end address is: 36 (R9)
0x2F3C	0xE7A0    B	L___irgrid2_driver_ExtractKvPixelParameters94
L___irgrid2_driver_ExtractKvPixelParameters95:
;__irgrid2_driver.c, 671 :: 		}
L_end_ExtractKvPixelParameters:
0x2F3E	0xF8DDE000  LDR	LR, [SP, #0]
0x2F42	0xB004    ADD	SP, SP, #16
0x2F44	0x4770    BX	LR
; end of __irgrid2_driver_ExtractKvPixelParameters
__irgrid2_driver_ExtractCPParameters:
;__irgrid2_driver.c, 673 :: 		static void ExtractCPParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0x202C	0xB086    SUB	SP, SP, #24
0x202E	0xF8CDE000  STR	LR, [SP, #0]
0x2032	0x4606    MOV	R6, R0
0x2034	0x460F    MOV	R7, R1
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 24 (R6)
; mlx90640 start address is: 28 (R7)
;__irgrid2_driver.c, 683 :: 		alphaScale = ((eeData[32] & 0xF000) >> 12) + 27;
0x2036	0xF2060240  ADDW	R2, R6, #64
0x203A	0x8812    LDRH	R2, [R2, #0]
0x203C	0xF4024270  AND	R2, R2, #61440
0x2040	0xB292    UXTH	R2, R2
0x2042	0x0B12    LSRS	R2, R2, #12
0x2044	0xB292    UXTH	R2, R2
0x2046	0x321B    ADDS	R2, #27
; alphaScale start address is: 0 (R0)
0x2048	0xB2D0    UXTB	R0, R2
;__irgrid2_driver.c, 685 :: 		offsetSP[0] = (eeData[58] & 0x03FF);
0x204A	0xAC03    ADD	R4, SP, #12
0x204C	0xF2060274  ADDW	R2, R6, #116
0x2050	0x8813    LDRH	R3, [R2, #0]
0x2052	0xF24032FF  MOVW	R2, #1023
0x2056	0xEA030202  AND	R2, R3, R2, LSL #0
0x205A	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 686 :: 		if (offsetSP[0] > 511)
0x205C	0xF9B43000  LDRSH	R3, [R4, #0]
0x2060	0xF24012FF  MOVW	R2, #511
0x2064	0x4293    CMP	R3, R2
0x2066	0xDD05    BLE	L___irgrid2_driver_ExtractCPParameters100
;__irgrid2_driver.c, 688 :: 		offsetSP[0] = offsetSP[0] - 1024;
0x2068	0xAB03    ADD	R3, SP, #12
0x206A	0xF9B32000  LDRSH	R2, [R3, #0]
0x206E	0xF5A26280  SUB	R2, R2, #1024
0x2072	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 689 :: 		}
L___irgrid2_driver_ExtractCPParameters100:
;__irgrid2_driver.c, 691 :: 		offsetSP[1] = (eeData[58] & 0xFC00) >> 10;
0x2074	0xAC03    ADD	R4, SP, #12
0x2076	0x1CA3    ADDS	R3, R4, #2
0x2078	0xF2060274  ADDW	R2, R6, #116
0x207C	0x8812    LDRH	R2, [R2, #0]
0x207E	0xF402427C  AND	R2, R2, #64512
0x2082	0xB292    UXTH	R2, R2
0x2084	0x0A92    LSRS	R2, R2, #10
0x2086	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 692 :: 		if (offsetSP[1] > 31)
0x2088	0x1CA2    ADDS	R2, R4, #2
0x208A	0xF9B22000  LDRSH	R2, [R2, #0]
0x208E	0x2A1F    CMP	R2, #31
0x2090	0xDD06    BLE	L___irgrid2_driver_ExtractCPParameters101
;__irgrid2_driver.c, 694 :: 		offsetSP[1] = offsetSP[1] - 64;
0x2092	0xAA03    ADD	R2, SP, #12
0x2094	0x1C93    ADDS	R3, R2, #2
0x2096	0x1C92    ADDS	R2, R2, #2
0x2098	0xF9B22000  LDRSH	R2, [R2, #0]
0x209C	0x3A40    SUBS	R2, #64
0x209E	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 695 :: 		}
L___irgrid2_driver_ExtractCPParameters101:
;__irgrid2_driver.c, 696 :: 		offsetSP[1] = offsetSP[1] + offsetSP[0];
0x20A0	0xAD03    ADD	R5, SP, #12
0x20A2	0x1CAC    ADDS	R4, R5, #2
0x20A4	0x1CAA    ADDS	R2, R5, #2
0x20A6	0xF9B23000  LDRSH	R3, [R2, #0]
0x20AA	0xF9B52000  LDRSH	R2, [R5, #0]
0x20AE	0x189A    ADDS	R2, R3, R2
0x20B0	0x8022    STRH	R2, [R4, #0]
;__irgrid2_driver.c, 698 :: 		alphaSP[0] = (eeData[57] & 0x03FF);
0x20B2	0xAC01    ADD	R4, SP, #4
0x20B4	0xF2060272  ADDW	R2, R6, #114
0x20B8	0x8813    LDRH	R3, [R2, #0]
0x20BA	0xF24032FF  MOVW	R2, #1023
0x20BE	0xEA030202  AND	R2, R3, R2, LSL #0
0x20C2	0xB292    UXTH	R2, R2
0x20C4	0xEE002A10  VMOV	S0, R2
0x20C8	0xEEB80A40  VCVT.F32.U32	S0, S0
0x20CC	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 699 :: 		if (alphaSP[0] > 511)
0x20D0	0xED540A00  VLDR.32	S1, [R4, #0]
0x20D4	0x4A82    LDR	R2, [PC, #520]
0x20D6	0xEE002A10  VMOV	S0, R2
0x20DA	0xEEF40AC0  VCMPE.F32	S1, S0
0x20DE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x20E2	0xDD0A    BLE	L___irgrid2_driver_ExtractCPParameters102
;__irgrid2_driver.c, 701 :: 		alphaSP[0] = alphaSP[0] - 1024;
0x20E4	0xAB01    ADD	R3, SP, #4
0x20E6	0xED530A00  VLDR.32	S1, [R3, #0]
0x20EA	0xF04F4289  MOV	R2, #1149239296
0x20EE	0xEE002A10  VMOV	S0, R2
0x20F2	0xEE300AC0  VSUB.F32	S0, S1, S0
0x20F6	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 702 :: 		}
L___irgrid2_driver_ExtractCPParameters102:
;__irgrid2_driver.c, 703 :: 		alphaSP[0] = alphaSP[0] /  _pow(2,(double)alphaScale);
0x20FA	0xAB01    ADD	R3, SP, #4
0x20FC	0x461A    MOV	R2, R3
0x20FE	0x9205    STR	R2, [SP, #20]
0x2100	0xED130A00  VLDR.32	S0, [R3, #0]
0x2104	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x2108	0xEE000A10  VMOV	S0, R0
0x210C	0xEEB80A40  VCVT.F32.U32	S0, S0
; alphaScale end address is: 0 (R0)
0x2110	0xEEF00A40  VMOV.F32	S1, S0
0x2114	0xEEB00A00  VMOV.F32	S0, #2
0x2118	0xF7FFFAC0  BL	__irgrid2_driver__pow+0
0x211C	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x2120	0xEE800A80  VDIV.F32	S0, S1, S0
0x2124	0x9A05    LDR	R2, [SP, #20]
0x2126	0xED020A00  VSTR.32	S0, [R2, #0]
;__irgrid2_driver.c, 705 :: 		alphaSP[1] = (eeData[57] & 0xFC00) >> 10;
0x212A	0xAC01    ADD	R4, SP, #4
0x212C	0x1D23    ADDS	R3, R4, #4
0x212E	0xF2060272  ADDW	R2, R6, #114
0x2132	0x8812    LDRH	R2, [R2, #0]
0x2134	0xF402427C  AND	R2, R2, #64512
0x2138	0xB292    UXTH	R2, R2
0x213A	0x0A92    LSRS	R2, R2, #10
0x213C	0xB292    UXTH	R2, R2
0x213E	0xEE002A10  VMOV	S0, R2
0x2142	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2146	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 706 :: 		if (alphaSP[1] > 31)
0x214A	0x1D22    ADDS	R2, R4, #4
0x214C	0xED520A00  VLDR.32	S1, [R2, #0]
0x2150	0xEEB30A0F  VMOV.F32	S0, #31
0x2154	0xEEF40AC0  VCMPE.F32	S1, S0
0x2158	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x215C	0xDD0C    BLE	L___irgrid2_driver_ExtractCPParameters103
;__irgrid2_driver.c, 708 :: 		alphaSP[1] = alphaSP[1] - 64;
0x215E	0xAA01    ADD	R2, SP, #4
0x2160	0x1D13    ADDS	R3, R2, #4
0x2162	0x1D12    ADDS	R2, R2, #4
0x2164	0xED520A00  VLDR.32	S1, [R2, #0]
0x2168	0xF04F4285  MOV	R2, #1115684864
0x216C	0xEE002A10  VMOV	S0, R2
0x2170	0xEE300AC0  VSUB.F32	S0, S1, S0
0x2174	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 709 :: 		}
L___irgrid2_driver_ExtractCPParameters103:
;__irgrid2_driver.c, 710 :: 		alphaSP[1] = (1 + alphaSP[1]/128) * alphaSP[0];
0x2178	0xAC01    ADD	R4, SP, #4
0x217A	0x1D23    ADDS	R3, R4, #4
0x217C	0x1D22    ADDS	R2, R4, #4
0x217E	0xED520A00  VLDR.32	S1, [R2, #0]
0x2182	0xF04F4286  MOV	R2, #1124073472
0x2186	0xEE002A10  VMOV	S0, R2
0x218A	0xEEC00A80  VDIV.F32	S1, S1, S0
0x218E	0xEEB70A00  VMOV.F32	S0, #1
0x2192	0xEE700A20  VADD.F32	S1, S0, S1
0x2196	0xED140A00  VLDR.32	S0, [R4, #0]
0x219A	0xEE200A80  VMUL.F32	S0, S1, S0
0x219E	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 712 :: 		cpKta = (eeData[59] & 0x00FF);
0x21A2	0xF2060276  ADDW	R2, R6, #118
0x21A6	0x8812    LDRH	R2, [R2, #0]
0x21A8	0xF00202FF  AND	R2, R2, #255
0x21AC	0xB292    UXTH	R2, R2
0x21AE	0xEE002A90  VMOV	S1, R2
0x21B2	0xEEF80A60  VCVT.F32.U32	S1, S1
; cpKta start address is: 8 (S2)
0x21B6	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 713 :: 		if (cpKta > 127)
0x21BA	0x4A4A    LDR	R2, [PC, #296]
0x21BC	0xEE002A10  VMOV	S0, R2
0x21C0	0xEEF40AC0  VCMPE.F32	S1, S0
0x21C4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x21C8	0xDD0A    BLE	L___irgrid2_driver_ExtractCPParameters224
;__irgrid2_driver.c, 715 :: 		cpKta = cpKta - 256;
0x21CA	0xF04F4287  MOV	R2, #1132462080
0x21CE	0xEE002A10  VMOV	S0, R2
0x21D2	0xEE310A40  VSUB.F32	S0, S2, S0
; cpKta end address is: 8 (S2)
; cpKta start address is: 4 (S1)
0x21D6	0xEEF00A40  VMOV.F32	S1, S0
; cpKta end address is: 4 (S1)
0x21DA	0xEEB03A60  VMOV.F32	S6, S1
;__irgrid2_driver.c, 716 :: 		}
0x21DE	0xE001    B	L___irgrid2_driver_ExtractCPParameters104
L___irgrid2_driver_ExtractCPParameters224:
;__irgrid2_driver.c, 713 :: 		if (cpKta > 127)
0x21E0	0xEEB03A41  VMOV.F32	S6, S2
;__irgrid2_driver.c, 716 :: 		}
L___irgrid2_driver_ExtractCPParameters104:
;__irgrid2_driver.c, 717 :: 		ktaScale1 = ((eeData[56] & 0x00F0) >> 4) + 8;
; cpKta start address is: 24 (S6)
0x21E4	0xF2060270  ADDW	R2, R6, #112
0x21E8	0x8812    LDRH	R2, [R2, #0]
0x21EA	0xF00202F0  AND	R2, R2, #240
0x21EE	0xB292    UXTH	R2, R2
0x21F0	0x0912    LSRS	R2, R2, #4
0x21F2	0xB292    UXTH	R2, R2
0x21F4	0xF2020308  ADDW	R3, R2, #8
0x21F8	0xB29B    UXTH	R3, R3
;__irgrid2_driver.c, 718 :: 		mlx90640->cpKta = cpKta / _pow(2,(double)ktaScale1);
0x21FA	0xF2070220  ADDW	R2, R7, #32
0x21FE	0x9204    STR	R2, [SP, #16]
0x2200	0xEE003A10  VMOV	S0, R3
0x2204	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2208	0xEEF00A40  VMOV.F32	S1, S0
0x220C	0xEEB00A00  VMOV.F32	S0, #2
0x2210	0xF7FFFA44  BL	__irgrid2_driver__pow+0
0x2214	0xEE830A00  VDIV.F32	S0, S6, S0
; cpKta end address is: 24 (S6)
0x2218	0x9A04    LDR	R2, [SP, #16]
0x221A	0xED020A00  VSTR.32	S0, [R2, #0]
;__irgrid2_driver.c, 720 :: 		cpKv = (eeData[59] & 0xFF00) >> 8;
0x221E	0xF2060276  ADDW	R2, R6, #118
0x2222	0x8812    LDRH	R2, [R2, #0]
0x2224	0xF402427F  AND	R2, R2, #65280
0x2228	0xB292    UXTH	R2, R2
0x222A	0x0A12    LSRS	R2, R2, #8
0x222C	0xB292    UXTH	R2, R2
0x222E	0xEE002A90  VMOV	S1, R2
0x2232	0xEEF80A60  VCVT.F32.U32	S1, S1
; cpKv start address is: 8 (S2)
0x2236	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 721 :: 		if (cpKv > 127)
0x223A	0x4A2A    LDR	R2, [PC, #168]
0x223C	0xEE002A10  VMOV	S0, R2
0x2240	0xEEF40AC0  VCMPE.F32	S1, S0
0x2244	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2248	0xDD0A    BLE	L___irgrid2_driver_ExtractCPParameters225
;__irgrid2_driver.c, 723 :: 		cpKv = cpKv - 256;
0x224A	0xF04F4287  MOV	R2, #1132462080
0x224E	0xEE002A10  VMOV	S0, R2
0x2252	0xEE310A40  VSUB.F32	S0, S2, S0
; cpKv end address is: 8 (S2)
; cpKv start address is: 4 (S1)
0x2256	0xEEF00A40  VMOV.F32	S1, S0
; cpKv end address is: 4 (S1)
0x225A	0xEEB03A60  VMOV.F32	S6, S1
;__irgrid2_driver.c, 724 :: 		}
0x225E	0xE001    B	L___irgrid2_driver_ExtractCPParameters105
L___irgrid2_driver_ExtractCPParameters225:
;__irgrid2_driver.c, 721 :: 		if (cpKv > 127)
0x2260	0xEEB03A41  VMOV.F32	S6, S2
;__irgrid2_driver.c, 724 :: 		}
L___irgrid2_driver_ExtractCPParameters105:
;__irgrid2_driver.c, 725 :: 		kvScale = (eeData[56] & 0x0F00) >> 8;
; cpKv start address is: 24 (S6)
0x2264	0xF2060270  ADDW	R2, R6, #112
; eeData end address is: 24 (R6)
0x2268	0x8812    LDRH	R2, [R2, #0]
0x226A	0xF4026270  AND	R2, R2, #3840
0x226E	0xB292    UXTH	R2, R2
0x2270	0x0A13    LSRS	R3, R2, #8
0x2272	0xB29B    UXTH	R3, R3
;__irgrid2_driver.c, 726 :: 		mlx90640->cpKv = cpKv / _pow(2,(double)kvScale);
0x2274	0xF207021C  ADDW	R2, R7, #28
0x2278	0x9204    STR	R2, [SP, #16]
0x227A	0xEE003A10  VMOV	S0, R3
0x227E	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2282	0xEEF00A40  VMOV.F32	S1, S0
0x2286	0xEEB00A00  VMOV.F32	S0, #2
0x228A	0xF7FFFA07  BL	__irgrid2_driver__pow+0
0x228E	0xEE830A00  VDIV.F32	S0, S6, S0
; cpKv end address is: 24 (S6)
0x2292	0x9A04    LDR	R2, [SP, #16]
0x2294	0xED020A00  VSTR.32	S0, [R2, #0]
;__irgrid2_driver.c, 728 :: 		mlx90640->cpAlpha[0] = alphaSP[0];
0x2298	0xF6422244  MOVW	R2, #10820
0x229C	0x18BB    ADDS	R3, R7, R2
0x229E	0xAC01    ADD	R4, SP, #4
0x22A0	0xED140A00  VLDR.32	S0, [R4, #0]
0x22A4	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 729 :: 		mlx90640->cpAlpha[1] = alphaSP[1];
0x22A8	0xF6422244  MOVW	R2, #10820
0x22AC	0x18BA    ADDS	R2, R7, R2
0x22AE	0x1D13    ADDS	R3, R2, #4
0x22B0	0x1D22    ADDS	R2, R4, #4
0x22B2	0xED120A00  VLDR.32	S0, [R2, #0]
0x22B6	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 730 :: 		mlx90640->cpOffset[0] = offsetSP[0];
0x22BA	0xF642224C  MOVW	R2, #10828
0x22BE	0x18BB    ADDS	R3, R7, R2
0x22C0	0xAC03    ADD	R4, SP, #12
0x22C2	0xF9B42000  LDRSH	R2, [R4, #0]
0x22C6	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 731 :: 		mlx90640->cpOffset[1] = offsetSP[1];
0x22C8	0xF642224C  MOVW	R2, #10828
0x22CC	0x18BA    ADDS	R2, R7, R2
; mlx90640 end address is: 28 (R7)
0x22CE	0x1C93    ADDS	R3, R2, #2
0x22D0	0x1CA2    ADDS	R2, R4, #2
0x22D2	0xF9B22000  LDRSH	R2, [R2, #0]
0x22D6	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 732 :: 		}
L_end_ExtractCPParameters:
0x22D8	0xF8DDE000  LDR	LR, [SP, #0]
0x22DC	0xB006    ADD	SP, SP, #24
0x22DE	0x4770    BX	LR
0x22E0	0x800043FF  	#1140817920
0x22E4	0x000042FE  	#1123942400
; end of __irgrid2_driver_ExtractCPParameters
__irgrid2_driver_ExtractCILCParameters:
;__irgrid2_driver.c, 734 :: 		static void ExtractCILCParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0x1EB0	0xB083    SUB	SP, SP, #12
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 739 :: 		calibrationModeEE = (eeData[10] & 0x0800) >> 4;
0x1EB2	0xF2000214  ADDW	R2, R0, #20
0x1EB6	0x8812    LDRH	R2, [R2, #0]
0x1EB8	0xF4026200  AND	R2, R2, #2048
0x1EBC	0xB292    UXTH	R2, R2
0x1EBE	0x0912    LSRS	R2, R2, #4
;__irgrid2_driver.c, 740 :: 		calibrationModeEE = calibrationModeEE ^ 0x80;
0x1EC0	0xB2D2    UXTB	R2, R2
0x1EC2	0xF0820280  EOR	R2, R2, #128
; calibrationModeEE start address is: 20 (R5)
0x1EC6	0xB2D5    UXTB	R5, R2
;__irgrid2_driver.c, 742 :: 		ilChessC[0] = (eeData[53] & 0x003F);
0x1EC8	0xAB00    ADD	R3, SP, #0
0x1ECA	0xF200026A  ADDW	R2, R0, #106
0x1ECE	0x8812    LDRH	R2, [R2, #0]
0x1ED0	0xF002023F  AND	R2, R2, #63
0x1ED4	0xB292    UXTH	R2, R2
0x1ED6	0xEE002A10  VMOV	S0, R2
0x1EDA	0xEEB80A40  VCVT.F32.U32	S0, S0
0x1EDE	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 743 :: 		if (ilChessC[0] > 31)
0x1EE2	0xED530A00  VLDR.32	S1, [R3, #0]
0x1EE6	0xEEB30A0F  VMOV.F32	S0, #31
0x1EEA	0xEEF40AC0  VCMPE.F32	S1, S0
0x1EEE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1EF2	0xDD0A    BLE	L___irgrid2_driver_ExtractCILCParameters106
;__irgrid2_driver.c, 745 :: 		ilChessC[0] = ilChessC[0] - 64;
0x1EF4	0xAB00    ADD	R3, SP, #0
0x1EF6	0xED530A00  VLDR.32	S1, [R3, #0]
0x1EFA	0xF04F4285  MOV	R2, #1115684864
0x1EFE	0xEE002A10  VMOV	S0, R2
0x1F02	0xEE300AC0  VSUB.F32	S0, S1, S0
0x1F06	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 746 :: 		}
L___irgrid2_driver_ExtractCILCParameters106:
;__irgrid2_driver.c, 747 :: 		ilChessC[0] = ilChessC[0] / 16.0f;
0x1F0A	0xAC00    ADD	R4, SP, #0
0x1F0C	0xED540A00  VLDR.32	S1, [R4, #0]
0x1F10	0xEEB30A00  VMOV.F32	S0, #16
0x1F14	0xEE800A80  VDIV.F32	S0, S1, S0
0x1F18	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 749 :: 		ilChessC[1] = (eeData[53] & 0x07C0) >> 6;
0x1F1C	0x1D23    ADDS	R3, R4, #4
0x1F1E	0xF200026A  ADDW	R2, R0, #106
0x1F22	0x8812    LDRH	R2, [R2, #0]
0x1F24	0xF40262F8  AND	R2, R2, #1984
0x1F28	0xB292    UXTH	R2, R2
0x1F2A	0x0992    LSRS	R2, R2, #6
0x1F2C	0xB292    UXTH	R2, R2
0x1F2E	0xEE002A10  VMOV	S0, R2
0x1F32	0xEEB80A40  VCVT.F32.U32	S0, S0
0x1F36	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 750 :: 		if (ilChessC[1] > 15)
0x1F3A	0x1D22    ADDS	R2, R4, #4
0x1F3C	0xED520A00  VLDR.32	S1, [R2, #0]
0x1F40	0xEEB20A0E  VMOV.F32	S0, #15
0x1F44	0xEEF40AC0  VCMPE.F32	S1, S0
0x1F48	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1F4C	0xDD0C    BLE	L___irgrid2_driver_ExtractCILCParameters107
;__irgrid2_driver.c, 752 :: 		ilChessC[1] = ilChessC[1] - 32;
0x1F4E	0xAA00    ADD	R2, SP, #0
0x1F50	0x1D13    ADDS	R3, R2, #4
0x1F52	0x1D12    ADDS	R2, R2, #4
0x1F54	0xED520A00  VLDR.32	S1, [R2, #0]
0x1F58	0xF04F4284  MOV	R2, #1107296256
0x1F5C	0xEE002A10  VMOV	S0, R2
0x1F60	0xEE300AC0  VSUB.F32	S0, S1, S0
0x1F64	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 753 :: 		}
L___irgrid2_driver_ExtractCILCParameters107:
;__irgrid2_driver.c, 754 :: 		ilChessC[1] = ilChessC[1] / 2.0f;
0x1F68	0xAC00    ADD	R4, SP, #0
0x1F6A	0x1D23    ADDS	R3, R4, #4
0x1F6C	0x1D22    ADDS	R2, R4, #4
0x1F6E	0xED520A00  VLDR.32	S1, [R2, #0]
0x1F72	0xEEB00A00  VMOV.F32	S0, #2
0x1F76	0xEE800A80  VDIV.F32	S0, S1, S0
0x1F7A	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 756 :: 		ilChessC[2] = (eeData[53] & 0xF800) >> 11;
0x1F7E	0xF2040308  ADDW	R3, R4, #8
0x1F82	0xF200026A  ADDW	R2, R0, #106
; eeData end address is: 0 (R0)
0x1F86	0x8812    LDRH	R2, [R2, #0]
0x1F88	0xF4024278  AND	R2, R2, #63488
0x1F8C	0xB292    UXTH	R2, R2
0x1F8E	0x0AD2    LSRS	R2, R2, #11
0x1F90	0xB292    UXTH	R2, R2
0x1F92	0xEE002A10  VMOV	S0, R2
0x1F96	0xEEB80A40  VCVT.F32.U32	S0, S0
0x1F9A	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 757 :: 		if (ilChessC[2] > 15)
0x1F9E	0xF2040208  ADDW	R2, R4, #8
0x1FA2	0xED520A00  VLDR.32	S1, [R2, #0]
0x1FA6	0xEEB20A0E  VMOV.F32	S0, #15
0x1FAA	0xEEF40AC0  VCMPE.F32	S1, S0
0x1FAE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1FB2	0xDD0D    BLE	L___irgrid2_driver_ExtractCILCParameters108
;__irgrid2_driver.c, 759 :: 		ilChessC[2] = ilChessC[2] - 32;
0x1FB4	0xAA00    ADD	R2, SP, #0
0x1FB6	0xF2020308  ADDW	R3, R2, #8
0x1FBA	0x3208    ADDS	R2, #8
0x1FBC	0xED520A00  VLDR.32	S1, [R2, #0]
0x1FC0	0xF04F4284  MOV	R2, #1107296256
0x1FC4	0xEE002A10  VMOV	S0, R2
0x1FC8	0xEE300AC0  VSUB.F32	S0, S1, S0
0x1FCC	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 760 :: 		}
L___irgrid2_driver_ExtractCILCParameters108:
;__irgrid2_driver.c, 761 :: 		ilChessC[2] = ilChessC[2] / 8.0f;
0x1FD0	0xAC00    ADD	R4, SP, #0
0x1FD2	0xF2040308  ADDW	R3, R4, #8
0x1FD6	0xF2040208  ADDW	R2, R4, #8
0x1FDA	0xED520A00  VLDR.32	S1, [R2, #0]
0x1FDE	0xEEB20A00  VMOV.F32	S0, #8
0x1FE2	0xEE800A80  VDIV.F32	S0, S1, S0
0x1FE6	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 763 :: 		mlx90640->calibrationModeEE = calibrationModeEE;
0x1FEA	0xF2010225  ADDW	R2, R1, #37
0x1FEE	0x7015    STRB	R5, [R2, #0]
; calibrationModeEE end address is: 20 (R5)
;__irgrid2_driver.c, 764 :: 		mlx90640->ilChessC[0] = ilChessC[0];
0x1FF0	0xF6422250  MOVW	R2, #10832
0x1FF4	0x188B    ADDS	R3, R1, R2
0x1FF6	0xED140A00  VLDR.32	S0, [R4, #0]
0x1FFA	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 765 :: 		mlx90640->ilChessC[1] = ilChessC[1];
0x1FFE	0xF6422250  MOVW	R2, #10832
0x2002	0x188A    ADDS	R2, R1, R2
0x2004	0x1D13    ADDS	R3, R2, #4
0x2006	0x1D22    ADDS	R2, R4, #4
0x2008	0xED120A00  VLDR.32	S0, [R2, #0]
0x200C	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 766 :: 		mlx90640->ilChessC[2] = ilChessC[2];
0x2010	0xF6422250  MOVW	R2, #10832
0x2014	0x188A    ADDS	R2, R1, R2
; mlx90640 end address is: 4 (R1)
0x2016	0xF2020308  ADDW	R3, R2, #8
0x201A	0xF2040208  ADDW	R2, R4, #8
0x201E	0xED120A00  VLDR.32	S0, [R2, #0]
0x2022	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 767 :: 		}
L_end_ExtractCILCParameters:
0x2026	0xB003    ADD	SP, SP, #12
0x2028	0x4770    BX	LR
; end of __irgrid2_driver_ExtractCILCParameters
__irgrid2_driver_ExtractDeviatingPixels:
;__irgrid2_driver.c, 790 :: 		static int ExtractDeviatingPixels(uint16_t *eeData, paramsMLX90640 *mlx90640)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0x22E8	0xB082    SUB	SP, SP, #8
0x22EA	0xF8CDE000  STR	LR, [SP, #0]
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;__irgrid2_driver.c, 792 :: 		uint16_t pixCnt = 0;
;__irgrid2_driver.c, 793 :: 		uint16_t brokenPixCnt = 0;
; brokenPixCnt start address is: 24 (R6)
0x22EE	0xF2400600  MOVW	R6, #0
;__irgrid2_driver.c, 794 :: 		uint16_t outlierPixCnt = 0;
; outlierPixCnt start address is: 8 (R2)
0x22F2	0xF2400200  MOVW	R2, #0
;__irgrid2_driver.c, 795 :: 		int warn = 0;
; warn start address is: 12 (R3)
0x22F6	0xF2400300  MOVW	R3, #0
0x22FA	0xB21B    SXTH	R3, R3
;__irgrid2_driver.c, 798 :: 		for(pixCnt = 0; pixCnt<5; pixCnt++)
; pixCnt start address is: 28 (R7)
0x22FC	0x2700    MOVS	R7, #0
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; outlierPixCnt end address is: 8 (R2)
; warn end address is: 12 (R3)
; pixCnt end address is: 28 (R7)
; brokenPixCnt end address is: 24 (R6)
0x22FE	0x4605    MOV	R5, R0
0x2300	0xB290    UXTH	R0, R2
0x2302	0x460C    MOV	R4, R1
0x2304	0xB219    SXTH	R1, R3
L___irgrid2_driver_ExtractDeviatingPixels118:
; pixCnt start address is: 28 (R7)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 0 (R0)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 16 (R4)
; eeData start address is: 20 (R5)
0x2306	0x2F05    CMP	R7, #5
0x2308	0xD212    BCS	L___irgrid2_driver_ExtractDeviatingPixels119
;__irgrid2_driver.c, 800 :: 		mlx90640->brokenPixels[pixCnt] = 0xFFFF;
0x230A	0xF642225C  MOVW	R2, #10844
0x230E	0x18A3    ADDS	R3, R4, R2
0x2310	0x007A    LSLS	R2, R7, #1
0x2312	0x189B    ADDS	R3, R3, R2
0x2314	0xF64F72FF  MOVW	R2, #65535
0x2318	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 801 :: 		mlx90640->outlierPixels[pixCnt] = 0xFFFF;
0x231A	0xF6422266  MOVW	R2, #10854
0x231E	0x18A3    ADDS	R3, R4, R2
0x2320	0x007A    LSLS	R2, R7, #1
0x2322	0x189B    ADDS	R3, R3, R2
0x2324	0xF64F72FF  MOVW	R2, #65535
0x2328	0x801A    STRH	R2, [R3, #0]
;__irgrid2_driver.c, 798 :: 		for(pixCnt = 0; pixCnt<5; pixCnt++)
0x232A	0x1C7F    ADDS	R7, R7, #1
0x232C	0xB2BF    UXTH	R7, R7
;__irgrid2_driver.c, 802 :: 		}
; pixCnt end address is: 28 (R7)
0x232E	0xE7EA    B	L___irgrid2_driver_ExtractDeviatingPixels118
L___irgrid2_driver_ExtractDeviatingPixels119:
;__irgrid2_driver.c, 804 :: 		pixCnt = 0;
; pixCnt start address is: 8 (R2)
0x2330	0x2200    MOVS	R2, #0
; outlierPixCnt end address is: 0 (R0)
; mlx90640 end address is: 16 (R4)
; eeData end address is: 20 (R5)
; pixCnt end address is: 8 (R2)
; brokenPixCnt end address is: 24 (R6)
; warn end address is: 4 (R1)
0x2332	0xB287    UXTH	R7, R0
0x2334	0x4620    MOV	R0, R4
0x2336	0x462C    MOV	R4, R5
0x2338	0xB295    UXTH	R5, R2
;__irgrid2_driver.c, 805 :: 		while (pixCnt < 768 && brokenPixCnt < 5 && outlierPixCnt < 5)
L___irgrid2_driver_ExtractDeviatingPixels121:
; pixCnt start address is: 20 (R5)
; eeData start address is: 16 (R4)
; eeData start address is: 16 (R4)
; eeData end address is: 16 (R4)
; mlx90640 start address is: 0 (R0)
; brokenPixCnt start address is: 24 (R6)
; outlierPixCnt start address is: 28 (R7)
; warn start address is: 4 (R1)
0x233A	0xF5B57F40  CMP	R5, #768
0x233E	0xD22A    BCS	L___irgrid2_driver_ExtractDeviatingPixels238
; eeData end address is: 16 (R4)
; eeData start address is: 16 (R4)
0x2340	0x2E05    CMP	R6, #5
0x2342	0xD228    BCS	L___irgrid2_driver_ExtractDeviatingPixels237
0x2344	0x2F05    CMP	R7, #5
0x2346	0xD226    BCS	L___irgrid2_driver_ExtractDeviatingPixels236
L___irgrid2_driver_ExtractDeviatingPixels235:
;__irgrid2_driver.c, 807 :: 		if(eeData[pixCnt+64] == 0)
0x2348	0xF2050240  ADDW	R2, R5, #64
0x234C	0xB292    UXTH	R2, R2
0x234E	0x0052    LSLS	R2, R2, #1
0x2350	0x18A2    ADDS	R2, R4, R2
0x2352	0x8812    LDRH	R2, [R2, #0]
0x2354	0xB942    CBNZ	R2, L___irgrid2_driver_ExtractDeviatingPixels125
;__irgrid2_driver.c, 809 :: 		mlx90640->brokenPixels[brokenPixCnt] = pixCnt;
0x2356	0xF642225C  MOVW	R2, #10844
0x235A	0x1883    ADDS	R3, R0, R2
0x235C	0x0072    LSLS	R2, R6, #1
0x235E	0x189A    ADDS	R2, R3, R2
0x2360	0x8015    STRH	R5, [R2, #0]
;__irgrid2_driver.c, 810 :: 		brokenPixCnt = brokenPixCnt + 1;
0x2362	0x1C76    ADDS	R6, R6, #1
0x2364	0xB2B6    UXTH	R6, R6
;__irgrid2_driver.c, 811 :: 		}
0x2366	0xE013    B	L___irgrid2_driver_ExtractDeviatingPixels126
L___irgrid2_driver_ExtractDeviatingPixels125:
;__irgrid2_driver.c, 812 :: 		else if((eeData[pixCnt+64] & 0x0001) != 0)
0x2368	0xF2050240  ADDW	R2, R5, #64
0x236C	0xB292    UXTH	R2, R2
0x236E	0x0052    LSLS	R2, R2, #1
0x2370	0x18A2    ADDS	R2, R4, R2
0x2372	0x8812    LDRH	R2, [R2, #0]
0x2374	0xF0020201  AND	R2, R2, #1
0x2378	0xB292    UXTH	R2, R2
0x237A	0xB14A    CBZ	R2, L___irgrid2_driver_ExtractDeviatingPixels239
;__irgrid2_driver.c, 814 :: 		mlx90640->outlierPixels[outlierPixCnt] = pixCnt;
0x237C	0xF6422266  MOVW	R2, #10854
0x2380	0x1883    ADDS	R3, R0, R2
0x2382	0x007A    LSLS	R2, R7, #1
0x2384	0x189A    ADDS	R2, R3, R2
0x2386	0x8015    STRH	R5, [R2, #0]
;__irgrid2_driver.c, 815 :: 		outlierPixCnt = outlierPixCnt + 1;
0x2388	0x1C7A    ADDS	R2, R7, #1
; outlierPixCnt end address is: 28 (R7)
; outlierPixCnt start address is: 12 (R3)
0x238A	0xB293    UXTH	R3, R2
; outlierPixCnt end address is: 12 (R3)
0x238C	0xB29F    UXTH	R7, R3
;__irgrid2_driver.c, 816 :: 		}
0x238E	0xE7FF    B	L___irgrid2_driver_ExtractDeviatingPixels127
L___irgrid2_driver_ExtractDeviatingPixels239:
;__irgrid2_driver.c, 812 :: 		else if((eeData[pixCnt+64] & 0x0001) != 0)
;__irgrid2_driver.c, 816 :: 		}
L___irgrid2_driver_ExtractDeviatingPixels127:
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
L___irgrid2_driver_ExtractDeviatingPixels126:
;__irgrid2_driver.c, 818 :: 		pixCnt = pixCnt + 1;
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
0x2390	0x1C6D    ADDS	R5, R5, #1
0x2392	0xB2AD    UXTH	R5, R5
;__irgrid2_driver.c, 820 :: 		}
; eeData end address is: 16 (R4)
; pixCnt end address is: 20 (R5)
0x2394	0xE7D1    B	L___irgrid2_driver_ExtractDeviatingPixels121
;__irgrid2_driver.c, 805 :: 		while (pixCnt < 768 && brokenPixCnt < 5 && outlierPixCnt < 5)
L___irgrid2_driver_ExtractDeviatingPixels238:
L___irgrid2_driver_ExtractDeviatingPixels237:
L___irgrid2_driver_ExtractDeviatingPixels236:
;__irgrid2_driver.c, 822 :: 		if(brokenPixCnt > 4)
0x2396	0x2E04    CMP	R6, #4
0x2398	0xD903    BLS	L___irgrid2_driver_ExtractDeviatingPixels128
; mlx90640 end address is: 0 (R0)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; warn end address is: 4 (R1)
;__irgrid2_driver.c, 824 :: 		warn = -3;
; warn start address is: 0 (R0)
0x239A	0xF64F70FD  MOVW	R0, #65533
0x239E	0xB200    SXTH	R0, R0
;__irgrid2_driver.c, 825 :: 		}
; warn end address is: 0 (R0)
0x23A0	0xE091    B	L___irgrid2_driver_ExtractDeviatingPixels129
L___irgrid2_driver_ExtractDeviatingPixels128:
;__irgrid2_driver.c, 826 :: 		else if(outlierPixCnt > 4)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 0 (R0)
0x23A2	0x2F04    CMP	R7, #4
0x23A4	0xD903    BLS	L___irgrid2_driver_ExtractDeviatingPixels130
; mlx90640 end address is: 0 (R0)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; warn end address is: 4 (R1)
;__irgrid2_driver.c, 828 :: 		warn = -4;
; warn start address is: 0 (R0)
0x23A6	0xF64F70FC  MOVW	R0, #65532
0x23AA	0xB200    SXTH	R0, R0
;__irgrid2_driver.c, 829 :: 		}
; warn end address is: 0 (R0)
0x23AC	0xE08B    B	L___irgrid2_driver_ExtractDeviatingPixels131
L___irgrid2_driver_ExtractDeviatingPixels130:
;__irgrid2_driver.c, 830 :: 		else if((brokenPixCnt + outlierPixCnt) > 4)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 0 (R0)
0x23AE	0x19F2    ADDS	R2, R6, R7
0x23B0	0xB292    UXTH	R2, R2
0x23B2	0x2A04    CMP	R2, #4
0x23B4	0xD903    BLS	L___irgrid2_driver_ExtractDeviatingPixels132
; mlx90640 end address is: 0 (R0)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; warn end address is: 4 (R1)
;__irgrid2_driver.c, 832 :: 		warn = -5;
; warn start address is: 0 (R0)
0x23B6	0xF64F70FB  MOVW	R0, #65531
0x23BA	0xB200    SXTH	R0, R0
;__irgrid2_driver.c, 833 :: 		}
; warn end address is: 0 (R0)
0x23BC	0xE083    B	L___irgrid2_driver_ExtractDeviatingPixels133
L___irgrid2_driver_ExtractDeviatingPixels132:
;__irgrid2_driver.c, 836 :: 		for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; pixCnt start address is: 8 (R2)
; mlx90640 start address is: 0 (R0)
0x23BE	0x2200    MOVS	R2, #0
; mlx90640 end address is: 0 (R0)
; pixCnt end address is: 8 (R2)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; warn end address is: 4 (R1)
0x23C0	0xFA1FF887  UXTH	R8, R7
0x23C4	0xB2B7    UXTH	R7, R6
0x23C6	0x4606    MOV	R6, R0
0x23C8	0xB290    UXTH	R0, R2
L___irgrid2_driver_ExtractDeviatingPixels134:
; pixCnt start address is: 0 (R0)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 32 (R8)
; brokenPixCnt start address is: 28 (R7)
; mlx90640 start address is: 24 (R6)
0x23CA	0x42B8    CMP	R0, R7
0x23CC	0xD21F    BCS	L___irgrid2_driver_ExtractDeviatingPixels135
;__irgrid2_driver.c, 838 :: 		for(i=pixCnt+1; i<brokenPixCnt; i++)
0x23CE	0x1C45    ADDS	R5, R0, #1
0x23D0	0xB22D    SXTH	R5, R5
; i start address is: 20 (R5)
; mlx90640 end address is: 24 (R6)
; outlierPixCnt end address is: 32 (R8)
; brokenPixCnt end address is: 28 (R7)
; i end address is: 20 (R5)
; pixCnt end address is: 0 (R0)
; warn end address is: 4 (R1)
0x23D2	0xFA1FF980  UXTH	R9, R0
L___irgrid2_driver_ExtractDeviatingPixels137:
; i start address is: 20 (R5)
; mlx90640 start address is: 24 (R6)
; brokenPixCnt start address is: 28 (R7)
; outlierPixCnt start address is: 32 (R8)
; warn start address is: 4 (R1)
; pixCnt start address is: 36 (R9)
0x23D6	0x42BD    CMP	R5, R7
0x23D8	0xD215    BCS	L___irgrid2_driver_ExtractDeviatingPixels138
; warn end address is: 4 (R1)
;__irgrid2_driver.c, 840 :: 		warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->brokenPixels[i]);
0x23DA	0xF642225C  MOVW	R2, #10844
0x23DE	0x18B4    ADDS	R4, R6, R2
0x23E0	0x006A    LSLS	R2, R5, #1
0x23E2	0x18A2    ADDS	R2, R4, R2
0x23E4	0x8812    LDRH	R2, [R2, #0]
0x23E6	0xB293    UXTH	R3, R2
0x23E8	0xEA4F0249  LSL	R2, R9, #1
0x23EC	0x18A2    ADDS	R2, R4, R2
0x23EE	0x8812    LDRH	R2, [R2, #0]
0x23F0	0xB299    UXTH	R1, R3
0x23F2	0xB290    UXTH	R0, R2
0x23F4	0xF7FFF9A6  BL	__irgrid2_driver_CheckAdjacentPixels+0
; warn start address is: 4 (R1)
0x23F8	0xB201    SXTH	R1, R0
;__irgrid2_driver.c, 841 :: 		if(warn != 0)
0x23FA	0xB108    CBZ	R0, L___irgrid2_driver_ExtractDeviatingPixels140
; mlx90640 end address is: 24 (R6)
; outlierPixCnt end address is: 32 (R8)
; brokenPixCnt end address is: 28 (R7)
; i end address is: 20 (R5)
; pixCnt end address is: 36 (R9)
;__irgrid2_driver.c, 843 :: 		return warn;
0x23FC	0xB208    SXTH	R0, R1
; warn end address is: 4 (R1)
0x23FE	0xE062    B	L_end_ExtractDeviatingPixels
;__irgrid2_driver.c, 844 :: 		}
L___irgrid2_driver_ExtractDeviatingPixels140:
;__irgrid2_driver.c, 838 :: 		for(i=pixCnt+1; i<brokenPixCnt; i++)
; pixCnt start address is: 36 (R9)
; warn start address is: 4 (R1)
; i start address is: 20 (R5)
; brokenPixCnt start address is: 28 (R7)
; outlierPixCnt start address is: 32 (R8)
; mlx90640 start address is: 24 (R6)
0x2400	0x1C6D    ADDS	R5, R5, #1
0x2402	0xB22D    SXTH	R5, R5
;__irgrid2_driver.c, 845 :: 		}
; i end address is: 20 (R5)
0x2404	0xE7E7    B	L___irgrid2_driver_ExtractDeviatingPixels137
L___irgrid2_driver_ExtractDeviatingPixels138:
;__irgrid2_driver.c, 836 :: 		for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
0x2406	0xF1090001  ADD	R0, R9, #1
0x240A	0xB280    UXTH	R0, R0
; pixCnt end address is: 36 (R9)
; pixCnt start address is: 0 (R0)
;__irgrid2_driver.c, 846 :: 		}
; pixCnt end address is: 0 (R0)
0x240C	0xE7DD    B	L___irgrid2_driver_ExtractDeviatingPixels134
L___irgrid2_driver_ExtractDeviatingPixels135:
;__irgrid2_driver.c, 848 :: 		for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
; pixCnt start address is: 0 (R0)
0x240E	0x2000    MOVS	R0, #0
; mlx90640 end address is: 24 (R6)
; outlierPixCnt end address is: 32 (R8)
; brokenPixCnt end address is: 28 (R7)
; pixCnt end address is: 0 (R0)
; warn end address is: 4 (R1)
0x2410	0x9601    STR	R6, [SP, #4]
0x2412	0xFA1FF688  UXTH	R6, R8
0x2416	0xF8DD8004  LDR	R8, [SP, #4]
L___irgrid2_driver_ExtractDeviatingPixels141:
; pixCnt start address is: 0 (R0)
; mlx90640 start address is: 32 (R8)
; brokenPixCnt start address is: 28 (R7)
; outlierPixCnt start address is: 24 (R6)
; warn start address is: 4 (R1)
0x241A	0x42B0    CMP	R0, R6
0x241C	0xD220    BCS	L___irgrid2_driver_ExtractDeviatingPixels142
;__irgrid2_driver.c, 850 :: 		for(i=pixCnt+1; i<outlierPixCnt; i++)
0x241E	0x1C45    ADDS	R5, R0, #1
0x2420	0xB22D    SXTH	R5, R5
; i start address is: 20 (R5)
; outlierPixCnt end address is: 24 (R6)
; brokenPixCnt end address is: 28 (R7)
; mlx90640 end address is: 32 (R8)
; i end address is: 20 (R5)
; pixCnt end address is: 0 (R0)
; warn end address is: 4 (R1)
0x2422	0xFA1FF980  UXTH	R9, R0
L___irgrid2_driver_ExtractDeviatingPixels144:
; i start address is: 20 (R5)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 24 (R6)
; brokenPixCnt start address is: 28 (R7)
; mlx90640 start address is: 32 (R8)
; pixCnt start address is: 36 (R9)
0x2426	0x42B5    CMP	R5, R6
0x2428	0xD216    BCS	L___irgrid2_driver_ExtractDeviatingPixels145
; warn end address is: 4 (R1)
;__irgrid2_driver.c, 852 :: 		warn = CheckAdjacentPixels(mlx90640->outlierPixels[pixCnt],mlx90640->outlierPixels[i]);
0x242A	0xF6422266  MOVW	R2, #10854
0x242E	0xEB080402  ADD	R4, R8, R2, LSL #0
0x2432	0x006A    LSLS	R2, R5, #1
0x2434	0x18A2    ADDS	R2, R4, R2
0x2436	0x8812    LDRH	R2, [R2, #0]
0x2438	0xB293    UXTH	R3, R2
0x243A	0xEA4F0249  LSL	R2, R9, #1
0x243E	0x18A2    ADDS	R2, R4, R2
0x2440	0x8812    LDRH	R2, [R2, #0]
0x2442	0xB299    UXTH	R1, R3
0x2444	0xB290    UXTH	R0, R2
0x2446	0xF7FFF97D  BL	__irgrid2_driver_CheckAdjacentPixels+0
; warn start address is: 4 (R1)
0x244A	0xB201    SXTH	R1, R0
;__irgrid2_driver.c, 853 :: 		if(warn != 0)
0x244C	0xB108    CBZ	R0, L___irgrid2_driver_ExtractDeviatingPixels147
; outlierPixCnt end address is: 24 (R6)
; brokenPixCnt end address is: 28 (R7)
; mlx90640 end address is: 32 (R8)
; i end address is: 20 (R5)
; pixCnt end address is: 36 (R9)
;__irgrid2_driver.c, 855 :: 		return warn;
0x244E	0xB208    SXTH	R0, R1
; warn end address is: 4 (R1)
0x2450	0xE039    B	L_end_ExtractDeviatingPixels
;__irgrid2_driver.c, 856 :: 		}
L___irgrid2_driver_ExtractDeviatingPixels147:
;__irgrid2_driver.c, 850 :: 		for(i=pixCnt+1; i<outlierPixCnt; i++)
; pixCnt start address is: 36 (R9)
; warn start address is: 4 (R1)
; i start address is: 20 (R5)
; mlx90640 start address is: 32 (R8)
; brokenPixCnt start address is: 28 (R7)
; outlierPixCnt start address is: 24 (R6)
0x2452	0x1C6D    ADDS	R5, R5, #1
0x2454	0xB22D    SXTH	R5, R5
;__irgrid2_driver.c, 857 :: 		}
; i end address is: 20 (R5)
0x2456	0xE7E6    B	L___irgrid2_driver_ExtractDeviatingPixels144
L___irgrid2_driver_ExtractDeviatingPixels145:
;__irgrid2_driver.c, 848 :: 		for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
0x2458	0xF1090201  ADD	R2, R9, #1
; pixCnt end address is: 36 (R9)
; pixCnt start address is: 0 (R0)
0x245C	0xB290    UXTH	R0, R2
;__irgrid2_driver.c, 858 :: 		}
; pixCnt end address is: 0 (R0)
0x245E	0xE7DC    B	L___irgrid2_driver_ExtractDeviatingPixels141
L___irgrid2_driver_ExtractDeviatingPixels142:
;__irgrid2_driver.c, 860 :: 		for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
; pixCnt start address is: 36 (R9)
0x2460	0xF2400900  MOVW	R9, #0
; outlierPixCnt end address is: 24 (R6)
; brokenPixCnt end address is: 28 (R7)
; mlx90640 end address is: 32 (R8)
; warn end address is: 4 (R1)
; pixCnt end address is: 36 (R9)
0x2464	0xF8AD6004  STRH	R6, [SP, #4]
0x2468	0x4645    MOV	R5, R8
0x246A	0xB2BE    UXTH	R6, R7
0x246C	0xB208    SXTH	R0, R1
0x246E	0xF8BD7004  LDRH	R7, [SP, #4]
L___irgrid2_driver_ExtractDeviatingPixels148:
; pixCnt start address is: 36 (R9)
; warn start address is: 0 (R0)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 20 (R5)
0x2472	0x45B1    CMP	R9, R6
0x2474	0xD227    BCS	L___irgrid2_driver_ExtractDeviatingPixels149
;__irgrid2_driver.c, 862 :: 		for(i=0; i<outlierPixCnt; i++)
; i start address is: 32 (R8)
0x2476	0xF2400800  MOVW	R8, #0
0x247A	0xFA0FF888  SXTH	R8, R8
; mlx90640 end address is: 20 (R5)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; i end address is: 32 (R8)
; pixCnt end address is: 36 (R9)
; warn end address is: 0 (R0)
L___irgrid2_driver_ExtractDeviatingPixels151:
; i start address is: 32 (R8)
; mlx90640 start address is: 20 (R5)
; brokenPixCnt start address is: 24 (R6)
; outlierPixCnt start address is: 28 (R7)
; warn start address is: 0 (R0)
; pixCnt start address is: 36 (R9)
0x247E	0x45B8    CMP	R8, R7
0x2480	0xD21C    BCS	L___irgrid2_driver_ExtractDeviatingPixels152
; warn end address is: 0 (R0)
;__irgrid2_driver.c, 864 :: 		warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->outlierPixels[i]);
0x2482	0xF6422266  MOVW	R2, #10854
0x2486	0x18AB    ADDS	R3, R5, R2
0x2488	0xEA4F0248  LSL	R2, R8, #1
0x248C	0x189A    ADDS	R2, R3, R2
0x248E	0x8812    LDRH	R2, [R2, #0]
0x2490	0xB294    UXTH	R4, R2
0x2492	0xF642225C  MOVW	R2, #10844
0x2496	0x18AB    ADDS	R3, R5, R2
0x2498	0xEA4F0249  LSL	R2, R9, #1
0x249C	0x189A    ADDS	R2, R3, R2
0x249E	0x8812    LDRH	R2, [R2, #0]
0x24A0	0xB2A1    UXTH	R1, R4
0x24A2	0xB290    UXTH	R0, R2
0x24A4	0xF7FFF94E  BL	__irgrid2_driver_CheckAdjacentPixels+0
; warn start address is: 4 (R1)
0x24A8	0xB201    SXTH	R1, R0
;__irgrid2_driver.c, 865 :: 		if(warn != 0)
0x24AA	0xB108    CBZ	R0, L___irgrid2_driver_ExtractDeviatingPixels154
; mlx90640 end address is: 20 (R5)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; i end address is: 32 (R8)
; pixCnt end address is: 36 (R9)
;__irgrid2_driver.c, 867 :: 		return warn;
0x24AC	0xB208    SXTH	R0, R1
; warn end address is: 4 (R1)
0x24AE	0xE00A    B	L_end_ExtractDeviatingPixels
;__irgrid2_driver.c, 868 :: 		}
L___irgrid2_driver_ExtractDeviatingPixels154:
;__irgrid2_driver.c, 862 :: 		for(i=0; i<outlierPixCnt; i++)
; pixCnt start address is: 36 (R9)
; i start address is: 32 (R8)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 20 (R5)
0x24B0	0xF1080801  ADD	R8, R8, #1
0x24B4	0xFA0FF888  SXTH	R8, R8
;__irgrid2_driver.c, 869 :: 		}
; warn end address is: 4 (R1)
; i end address is: 32 (R8)
0x24B8	0xB208    SXTH	R0, R1
0x24BA	0xE7E0    B	L___irgrid2_driver_ExtractDeviatingPixels151
L___irgrid2_driver_ExtractDeviatingPixels152:
;__irgrid2_driver.c, 860 :: 		for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
; warn start address is: 0 (R0)
0x24BC	0xF1090901  ADD	R9, R9, #1
0x24C0	0xFA1FF989  UXTH	R9, R9
;__irgrid2_driver.c, 870 :: 		}
; mlx90640 end address is: 20 (R5)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; pixCnt end address is: 36 (R9)
0x24C4	0xE7D5    B	L___irgrid2_driver_ExtractDeviatingPixels148
L___irgrid2_driver_ExtractDeviatingPixels149:
;__irgrid2_driver.c, 872 :: 		}
L___irgrid2_driver_ExtractDeviatingPixels133:
; warn end address is: 0 (R0)
; warn start address is: 0 (R0)
; warn end address is: 0 (R0)
L___irgrid2_driver_ExtractDeviatingPixels131:
; warn start address is: 0 (R0)
; warn end address is: 0 (R0)
L___irgrid2_driver_ExtractDeviatingPixels129:
;__irgrid2_driver.c, 873 :: 		return warn;
; warn start address is: 0 (R0)
; warn end address is: 0 (R0)
;__irgrid2_driver.c, 874 :: 		}
L_end_ExtractDeviatingPixels:
0x24C6	0xF8DDE000  LDR	LR, [SP, #0]
0x24CA	0xB002    ADD	SP, SP, #8
0x24CC	0x4770    BX	LR
; end of __irgrid2_driver_ExtractDeviatingPixels
__irgrid2_driver_CheckAdjacentPixels:
;__irgrid2_driver.c, 769 :: 		static int CheckAdjacentPixels(uint16_t pix1, uint16_t pix2)
; pix2 start address is: 4 (R1)
; pix1 start address is: 0 (R0)
; pix2 end address is: 4 (R1)
; pix1 end address is: 0 (R0)
; pix1 start address is: 0 (R0)
; pix2 start address is: 4 (R1)
;__irgrid2_driver.c, 773 :: 		pixPosDif = pix1 - pix2;
0x1744	0x1A42    SUB	R2, R0, R1
; pix1 end address is: 0 (R0)
; pix2 end address is: 4 (R1)
; pixPosDif start address is: 0 (R0)
0x1746	0xB210    SXTH	R0, R2
;__irgrid2_driver.c, 774 :: 		if(pixPosDif > -34 && pixPosDif < -30)
0x1748	0xB213    SXTH	R3, R2
0x174A	0xF06F0221  MVN	R2, #33
0x174E	0x4293    CMP	R3, R2
0x1750	0xDD07    BLE	L___irgrid2_driver_CheckAdjacentPixels230
0x1752	0xF06F021D  MVN	R2, #29
0x1756	0x4290    CMP	R0, R2
0x1758	0xDA03    BGE	L___irgrid2_driver_CheckAdjacentPixels229
; pixPosDif end address is: 0 (R0)
L___irgrid2_driver_CheckAdjacentPixels228:
;__irgrid2_driver.c, 776 :: 		return -6;
0x175A	0xF64F70FA  MOVW	R0, #65530
0x175E	0xB200    SXTH	R0, R0
0x1760	0xE013    B	L_end_CheckAdjacentPixels
;__irgrid2_driver.c, 774 :: 		if(pixPosDif > -34 && pixPosDif < -30)
L___irgrid2_driver_CheckAdjacentPixels230:
; pixPosDif start address is: 0 (R0)
L___irgrid2_driver_CheckAdjacentPixels229:
;__irgrid2_driver.c, 778 :: 		if(pixPosDif > -2 && pixPosDif < 2)
0x1762	0xF06F0201  MVN	R2, #1
0x1766	0x4290    CMP	R0, R2
0x1768	0xDD05    BLE	L___irgrid2_driver_CheckAdjacentPixels232
0x176A	0x2802    CMP	R0, #2
0x176C	0xDA03    BGE	L___irgrid2_driver_CheckAdjacentPixels231
; pixPosDif end address is: 0 (R0)
L___irgrid2_driver_CheckAdjacentPixels227:
;__irgrid2_driver.c, 780 :: 		return -6;
0x176E	0xF64F70FA  MOVW	R0, #65530
0x1772	0xB200    SXTH	R0, R0
0x1774	0xE009    B	L_end_CheckAdjacentPixels
;__irgrid2_driver.c, 778 :: 		if(pixPosDif > -2 && pixPosDif < 2)
L___irgrid2_driver_CheckAdjacentPixels232:
; pixPosDif start address is: 0 (R0)
L___irgrid2_driver_CheckAdjacentPixels231:
;__irgrid2_driver.c, 782 :: 		if(pixPosDif > 30 && pixPosDif < 34)
0x1776	0x281E    CMP	R0, #30
0x1778	0xDD05    BLE	L___irgrid2_driver_CheckAdjacentPixels234
0x177A	0x2822    CMP	R0, #34
0x177C	0xDA03    BGE	L___irgrid2_driver_CheckAdjacentPixels233
; pixPosDif end address is: 0 (R0)
L___irgrid2_driver_CheckAdjacentPixels226:
;__irgrid2_driver.c, 784 :: 		return -6;
0x177E	0xF64F70FA  MOVW	R0, #65530
0x1782	0xB200    SXTH	R0, R0
0x1784	0xE001    B	L_end_CheckAdjacentPixels
;__irgrid2_driver.c, 782 :: 		if(pixPosDif > 30 && pixPosDif < 34)
L___irgrid2_driver_CheckAdjacentPixels234:
L___irgrid2_driver_CheckAdjacentPixels233:
;__irgrid2_driver.c, 787 :: 		return 0;
0x1786	0x2000    MOVS	R0, #0
0x1788	0xB200    SXTH	R0, R0
;__irgrid2_driver.c, 788 :: 		}
L_end_CheckAdjacentPixels:
0x178A	0x4770    BX	LR
; end of __irgrid2_driver_CheckAdjacentPixels
_irgrid2_setRefreshRate:
;__irgrid2_driver.c, 1081 :: 		void irgrid2_setRefreshRate(uint8_t refreshRate)
; refreshRate start address is: 0 (R0)
0x32F0	0xB082    SUB	SP, SP, #8
0x32F2	0xF8CDE000  STR	LR, [SP, #0]
; refreshRate end address is: 0 (R0)
; refreshRate start address is: 0 (R0)
;__irgrid2_driver.c, 1086 :: 		value = (refreshRate & 0x07)<<7;
0x32F6	0xF0000107  AND	R1, R0, #7
0x32FA	0xB2C9    UXTB	R1, R1
; refreshRate end address is: 0 (R0)
0x32FC	0x01C9    LSLS	R1, R1, #7
0x32FE	0xF8AD1006  STRH	R1, [SP, #6]
;__irgrid2_driver.c, 1087 :: 		irgrid2_readData(0x800D, 1, &controlRegister1);
0x3302	0xA901    ADD	R1, SP, #4
0x3304	0x460A    MOV	R2, R1
0x3306	0x2101    MOVS	R1, #1
0x3308	0xF248000D  MOVW	R0, #32781
0x330C	0xF7FEFCB6  BL	_irgrid2_readData+0
;__irgrid2_driver.c, 1088 :: 		value = (controlRegister1 & 0xFC7F) | value;
0x3310	0xF8BD2004  LDRH	R2, [SP, #4]
0x3314	0xF64F417F  MOVW	R1, #64639
0x3318	0x400A    ANDS	R2, R1
0x331A	0xB292    UXTH	R2, R2
0x331C	0xF9BD1006  LDRSH	R1, [SP, #6]
0x3320	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irgrid2_driver.c, 1089 :: 		irgrid2_writeByte(0x800D, value);
0x3324	0xB289    UXTH	R1, R1
0x3326	0xF248000D  MOVW	R0, #32781
0x332A	0xF7FFF935  BL	_irgrid2_writeByte+0
;__irgrid2_driver.c, 1090 :: 		}
L_end_irgrid2_setRefreshRate:
0x332E	0xF8DDE000  LDR	LR, [SP, #0]
0x3332	0xB002    ADD	SP, SP, #8
0x3334	0x4770    BX	LR
; end of _irgrid2_setRefreshRate
_irgrid2_writeByte:
;__irgrid2_driver.c, 910 :: 		void irgrid2_writeByte(uint16_t reg, uint16_t _data)
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0x2598	0xB082    SUB	SP, SP, #8
0x259A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;__irgrid2_driver.c, 914 :: 		writeReg[ 0 ] = (uint8_t)(reg >> 8);
0x259E	0xAC01    ADD	R4, SP, #4
0x25A0	0x0A02    LSRS	R2, R0, #8
0x25A2	0xB2D2    UXTB	R2, R2
0x25A4	0x7022    STRB	R2, [R4, #0]
;__irgrid2_driver.c, 915 :: 		writeReg[ 1 ] = (uint8_t)(reg & 0x00FF);
0x25A6	0x1C63    ADDS	R3, R4, #1
0x25A8	0xF00002FF  AND	R2, R0, #255
; reg end address is: 0 (R0)
0x25AC	0xB2D2    UXTB	R2, R2
0x25AE	0x701A    STRB	R2, [R3, #0]
;__irgrid2_driver.c, 916 :: 		writeReg[ 2 ] = (uint8_t)(_data >> 8);
0x25B0	0x1CA3    ADDS	R3, R4, #2
0x25B2	0x0A0A    LSRS	R2, R1, #8
0x25B4	0xB2D2    UXTB	R2, R2
0x25B6	0x701A    STRB	R2, [R3, #0]
;__irgrid2_driver.c, 917 :: 		writeReg[ 3 ] = (uint8_t)(_data & 0x00FF);
0x25B8	0x1CE3    ADDS	R3, R4, #3
0x25BA	0xF00102FF  AND	R2, R1, #255
; _data end address is: 4 (R1)
0x25BE	0xB2D2    UXTB	R2, R2
0x25C0	0x701A    STRB	R2, [R3, #0]
;__irgrid2_driver.c, 919 :: 		hal_i2cStart();
0x25C2	0xF7FFF855  BL	__irgrid2_driver_hal_i2cStart+0
;__irgrid2_driver.c, 920 :: 		hal_i2cWrite(_slaveAddress, writeReg, 4, END_MODE_STOP);
0x25C6	0xAB01    ADD	R3, SP, #4
0x25C8	0x4A05    LDR	R2, [PC, #20]
0x25CA	0x7812    LDRB	R2, [R2, #0]
0x25CC	0x4619    MOV	R1, R3
0x25CE	0x2301    MOVS	R3, #1
0x25D0	0xB2D0    UXTB	R0, R2
0x25D2	0x2204    MOVS	R2, #4
0x25D4	0xF7FFF8FC  BL	__irgrid2_driver_hal_i2cWrite+0
;__irgrid2_driver.c, 921 :: 		}
L_end_irgrid2_writeByte:
0x25D8	0xF8DDE000  LDR	LR, [SP, #0]
0x25DC	0xB002    ADD	SP, SP, #8
0x25DE	0x4770    BX	LR
0x25E0	0x0CF61FFF  	__irgrid2_driver__slaveAddress+0
; end of _irgrid2_writeByte
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x3CA8	0xF64007FE  MOVW	R7, #2302
0x3CAC	0xF2C0073D  MOVT	R7, #61
0x3CB0	0xBF00    NOP
0x3CB2	0xBF00    NOP
L_Delay_100ms20:
0x3CB4	0x1E7F    SUBS	R7, R7, #1
0x3CB6	0xD1FD    BNE	L_Delay_100ms20
0x3CB8	0xBF00    NOP
0x3CBA	0xBF00    NOP
0x3CBC	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x3CBE	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_IR_Grid2_KINETIS.c, 52 :: 		void applicationTask()
0x4308	0xB081    SUB	SP, SP, #4
0x430A	0xF8CDE000  STR	LR, [SP, #0]
;Click_IR_Grid2_KINETIS.c, 54 :: 		irgrid2_getPixelTemperature(&Ta,&pixelTemp[0]);
0x430E	0x492F    LDR	R1, [PC, #188]
0x4310	0x482F    LDR	R0, [PC, #188]
0x4312	0xF7FFFDBF  BL	_irgrid2_getPixelTemperature+0
;Click_IR_Grid2_KINETIS.c, 55 :: 		mikrobus_logWrite("Ambient temperature:  ",_LOG_TEXT);
0x4316	0x482F    LDR	R0, [PC, #188]
0x4318	0x2101    MOVS	R1, #1
0x431A	0xF7FFFF31  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 56 :: 		FloatToStr(Ta,demoText);
0x431E	0x482C    LDR	R0, [PC, #176]
0x4320	0xED100A00  VLDR.32	S0, [R0, #0]
0x4324	0x482C    LDR	R0, [PC, #176]
0x4326	0xF7FFFE1D  BL	_FloatToStr+0
;Click_IR_Grid2_KINETIS.c, 57 :: 		mikrobus_logWrite(demoText,_LOG_LINE);
0x432A	0x2102    MOVS	R1, #2
0x432C	0x482A    LDR	R0, [PC, #168]
0x432E	0xF7FFFF27  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 58 :: 		mikrobus_logWrite(" ", _LOG_LINE);
0x4332	0x482A    LDR	R0, [PC, #168]
0x4334	0x2102    MOVS	R1, #2
0x4336	0xF7FFFF23  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 60 :: 		mikrobus_logWrite("--- Pixel temperature matrix 32x24 ---", _LOG_LINE);
0x433A	0x4829    LDR	R0, [PC, #164]
0x433C	0x2102    MOVS	R1, #2
0x433E	0xF7FFFF1F  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 62 :: 		for ( cnt = 0 ; cnt < 768 ; cnt++)
0x4342	0x2100    MOVS	R1, #0
0x4344	0x4827    LDR	R0, [PC, #156]
0x4346	0x8001    STRH	R1, [R0, #0]
L_applicationTask2:
0x4348	0x4826    LDR	R0, [PC, #152]
0x434A	0x8800    LDRH	R0, [R0, #0]
0x434C	0xF5B07F40  CMP	R0, #768
0x4350	0xD229    BCS	L_applicationTask3
;Click_IR_Grid2_KINETIS.c, 64 :: 		FloatToStr(pixelTemp[cnt],demoText);
0x4352	0x4824    LDR	R0, [PC, #144]
0x4354	0x8800    LDRH	R0, [R0, #0]
0x4356	0x0081    LSLS	R1, R0, #2
0x4358	0x481C    LDR	R0, [PC, #112]
0x435A	0x1840    ADDS	R0, R0, R1
0x435C	0xED100A00  VLDR.32	S0, [R0, #0]
0x4360	0x481D    LDR	R0, [PC, #116]
0x4362	0xF7FFFDFF  BL	_FloatToStr+0
;Click_IR_Grid2_KINETIS.c, 65 :: 		demoText[ 5 ] = 0 ;
0x4366	0x2100    MOVS	R1, #0
0x4368	0x481F    LDR	R0, [PC, #124]
0x436A	0x7001    STRB	R1, [R0, #0]
;Click_IR_Grid2_KINETIS.c, 66 :: 		mikrobus_logWrite(demoText, _LOG_TEXT);
0x436C	0x2101    MOVS	R1, #1
0x436E	0x481A    LDR	R0, [PC, #104]
0x4370	0xF7FFFF06  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 67 :: 		mikrobus_logWrite("|", _LOG_TEXT);
0x4374	0x481D    LDR	R0, [PC, #116]
0x4376	0x2101    MOVS	R1, #1
0x4378	0xF7FFFF02  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 68 :: 		Delay_1ms();
0x437C	0xF7FFFDC8  BL	_Delay_1ms+0
;Click_IR_Grid2_KINETIS.c, 69 :: 		if(((cnt % 32) == 0) && (cnt > 0))
0x4380	0x4818    LDR	R0, [PC, #96]
0x4382	0x8800    LDRH	R0, [R0, #0]
0x4384	0xF000001F  AND	R0, R0, #31
0x4388	0xB280    UXTH	R0, R0
0x438A	0xB938    CBNZ	R0, L__applicationTask14
0x438C	0x4815    LDR	R0, [PC, #84]
0x438E	0x8800    LDRH	R0, [R0, #0]
0x4390	0x2800    CMP	R0, #0
0x4392	0xD903    BLS	L__applicationTask13
L__applicationTask12:
;Click_IR_Grid2_KINETIS.c, 71 :: 		mikrobus_logWrite(" ", _LOG_LINE);
0x4394	0x4816    LDR	R0, [PC, #88]
0x4396	0x2102    MOVS	R1, #2
0x4398	0xF7FFFEF2  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 69 :: 		if(((cnt % 32) == 0) && (cnt > 0))
L__applicationTask14:
L__applicationTask13:
;Click_IR_Grid2_KINETIS.c, 62 :: 		for ( cnt = 0 ; cnt < 768 ; cnt++)
0x439C	0x4911    LDR	R1, [PC, #68]
0x439E	0x8808    LDRH	R0, [R1, #0]
0x43A0	0x1C40    ADDS	R0, R0, #1
0x43A2	0x8008    STRH	R0, [R1, #0]
;Click_IR_Grid2_KINETIS.c, 73 :: 		}
0x43A4	0xE7D0    B	L_applicationTask2
L_applicationTask3:
;Click_IR_Grid2_KINETIS.c, 74 :: 		mikrobus_logWrite(" ", _LOG_LINE);
0x43A6	0x4813    LDR	R0, [PC, #76]
0x43A8	0x2102    MOVS	R1, #2
0x43AA	0xF7FFFEE9  BL	_mikrobus_logWrite+0
;Click_IR_Grid2_KINETIS.c, 75 :: 		Delay_ms( 500 );
0x43AE	0xF64247FE  MOVW	R7, #11518
0x43B2	0xF2C01731  MOVT	R7, #305
0x43B6	0xBF00    NOP
0x43B8	0xBF00    NOP
L_applicationTask8:
0x43BA	0x1E7F    SUBS	R7, R7, #1
0x43BC	0xD1FD    BNE	L_applicationTask8
0x43BE	0xBF00    NOP
0x43C0	0xBF00    NOP
0x43C2	0xBF00    NOP
;Click_IR_Grid2_KINETIS.c, 76 :: 		}
L_end_applicationTask:
0x43C4	0xF8DDE000  LDR	LR, [SP, #0]
0x43C8	0xB001    ADD	SP, SP, #4
0x43CA	0x4770    BX	LR
0x43CC	0x00901FFF  	_pixelTemp+0
0x43D0	0x00301FFF  	_Ta+0
0x43D4	0x00341FFF  	?lstr3_Click_IR_Grid2_KINETIS+0
0x43D8	0x0C901FFF  	_demoText+0
0x43DC	0x004B1FFF  	?lstr4_Click_IR_Grid2_KINETIS+0
0x43E0	0x004D1FFF  	?lstr5_Click_IR_Grid2_KINETIS+0
0x43E4	0x0CF41FFF  	_cnt+0
0x43E8	0x0C951FFF  	_demoText+5
0x43EC	0x00741FFF  	?lstr6_Click_IR_Grid2_KINETIS+0
0x43F0	0x00761FFF  	?lstr7_Click_IR_Grid2_KINETIS+0
0x43F4	0x00781FFF  	?lstr8_Click_IR_Grid2_KINETIS+0
; end of _applicationTask
_irgrid2_getPixelTemperature:
;__irgrid2_driver.c, 1001 :: 		void irgrid2_getPixelTemperature(float *Ta, float *pixelTemp)
0x3E94	0xB085    SUB	SP, SP, #20
0x3E96	0xF8CDE000  STR	LR, [SP, #0]
0x3E9A	0x9003    STR	R0, [SP, #12]
0x3E9C	0x9104    STR	R1, [SP, #16]
;__irgrid2_driver.c, 1004 :: 		float _Ta = 0;
;__irgrid2_driver.c, 1005 :: 		float _tr = 0;
; _tr start address is: 0 (S0)
0x3E9E	0xF04F0200  MOV	R2, #0
0x3EA2	0xEE002A10  VMOV	S0, R2
;__irgrid2_driver.c, 1006 :: 		float _emissivity = 0.95;
0x3EA6	0x4A17    LDR	R2, [PC, #92]
0x3EA8	0x9202    STR	R2, [SP, #8]
;__irgrid2_driver.c, 1010 :: 		for ( x = 0 ; x < 2 ; x++)
0x3EAA	0x2200    MOVS	R2, #0
0x3EAC	0xF8AD2004  STRH	R2, [SP, #4]
; _tr end address is: 0 (S0)
L_irgrid2_getPixelTemperature159:
; _tr start address is: 0 (S0)
0x3EB0	0xF8BD2004  LDRH	R2, [SP, #4]
0x3EB4	0x2A02    CMP	R2, #2
0x3EB6	0xD21D    BCS	L_irgrid2_getPixelTemperature160
; _tr end address is: 0 (S0)
;__irgrid2_driver.c, 1012 :: 		irgrid2_getFrameData(mlx90640Frame);
0x3EB8	0x4813    LDR	R0, [PC, #76]
0x3EBA	0xF7FFFF01  BL	_irgrid2_getFrameData+0
;__irgrid2_driver.c, 1013 :: 		_Ta = irgrid2_GetTa(mlx90640Frame, &mlx90640);
0x3EBE	0x4913    LDR	R1, [PC, #76]
0x3EC0	0x4811    LDR	R0, [PC, #68]
0x3EC2	0xF7FFFA6D  BL	_irgrid2_GetTa+0
;__irgrid2_driver.c, 1014 :: 		_tr = _Ta - TA_SHIFT;
0x3EC6	0xEEF20A00  VMOV.F32	S1, #8
0x3ECA	0xEE300A60  VSUB.F32	S0, S0, S1
; _tr start address is: 44 (S11)
0x3ECE	0xEEF05A40  VMOV.F32	S11, S0
;__irgrid2_driver.c, 1015 :: 		irgrid2_CalculateTo(mlx90640Frame, &mlx90640, _emissivity, _tr, pixelTemp);
0x3ED2	0x9A04    LDR	R2, [SP, #16]
0x3ED4	0xEEF00A40  VMOV.F32	S1, S0
0x3ED8	0xED9D0A02  VLDR.32	S0, [SP, #8]
0x3EDC	0x490B    LDR	R1, [PC, #44]
0x3EDE	0x480A    LDR	R0, [PC, #40]
0x3EE0	0xF7FFFAE0  BL	_irgrid2_CalculateTo+0
;__irgrid2_driver.c, 1010 :: 		for ( x = 0 ; x < 2 ; x++)
0x3EE4	0xF8BD2004  LDRH	R2, [SP, #4]
0x3EE8	0x1C52    ADDS	R2, R2, #1
0x3EEA	0xF8AD2004  STRH	R2, [SP, #4]
;__irgrid2_driver.c, 1016 :: 		}
0x3EEE	0xEEB00A65  VMOV.F32	S0, S11
; _tr end address is: 44 (S11)
0x3EF2	0xE7DD    B	L_irgrid2_getPixelTemperature159
L_irgrid2_getPixelTemperature160:
;__irgrid2_driver.c, 1017 :: 		*Ta = _tr;
; _tr start address is: 0 (S0)
0x3EF4	0x9A03    LDR	R2, [SP, #12]
0x3EF6	0xED020A00  VSTR.32	S0, [R2, #0]
; _tr end address is: 0 (S0)
;__irgrid2_driver.c, 1018 :: 		}
L_end_irgrid2_getPixelTemperature:
0x3EFA	0xF8DDE000  LDR	LR, [SP, #0]
0x3EFE	0xB005    ADD	SP, SP, #20
0x3F00	0x4770    BX	LR
0x3F02	0xBF00    NOP
0x3F04	0x33333F73  	#1064514355
0x3F08	0x3E241FFF  	irgrid2_getPixelTemperature_mlx90640Frame_L0+0
0x3F0C	0x0D001FFF  	__irgrid2_driver_mlx90640+0
; end of _irgrid2_getPixelTemperature
_irgrid2_getFrameData:
;__irgrid2_driver.c, 1030 :: 		int irgrid2_getFrameData(uint16_t *frameData)
0x3CC0	0xB084    SUB	SP, SP, #16
0x3CC2	0xF8CDE000  STR	LR, [SP, #0]
0x3CC6	0x9003    STR	R0, [SP, #12]
;__irgrid2_driver.c, 1032 :: 		uint16_t dataReady = 1;
;__irgrid2_driver.c, 1035 :: 		uint8_t cnt = 0;
0x3CC8	0x2100    MOVS	R1, #0
0x3CCA	0xF88D1008  STRB	R1, [SP, #8]
;__irgrid2_driver.c, 1037 :: 		dataReady = 0;
; dataReady start address is: 4 (R1)
0x3CCE	0x2100    MOVS	R1, #0
; dataReady end address is: 4 (R1)
;__irgrid2_driver.c, 1039 :: 		while(dataReady == 0)
L_irgrid2_getFrameData162:
; dataReady start address is: 4 (R1)
0x3CD0	0xB961    CBNZ	R1, L_irgrid2_getFrameData163
; dataReady end address is: 4 (R1)
;__irgrid2_driver.c, 1041 :: 		irgrid2_readData(0x8000, 1, &statusRegister);
0x3CD2	0xF10D0106  ADD	R1, SP, #6
0x3CD6	0x460A    MOV	R2, R1
0x3CD8	0x2101    MOVS	R1, #1
0x3CDA	0xF2480000  MOVW	R0, #32768
0x3CDE	0xF7FDFFCD  BL	_irgrid2_readData+0
;__irgrid2_driver.c, 1042 :: 		dataReady = statusRegister & 0x0008;
0x3CE2	0xF8BD1006  LDRH	R1, [SP, #6]
0x3CE6	0xF0010108  AND	R1, R1, #8
; dataReady start address is: 4 (R1)
;__irgrid2_driver.c, 1043 :: 		}
0x3CEA	0xE7F1    B	L_irgrid2_getFrameData162
L_irgrid2_getFrameData163:
;__irgrid2_driver.c, 1045 :: 		while(dataReady != 0 && cnt < 5)
0x3CEC	0xB288    UXTH	R0, R1
L_irgrid2_getFrameData164:
; dataReady end address is: 4 (R1)
; dataReady start address is: 0 (R0)
0x3CEE	0xB310    CBZ	R0, L__irgrid2_getFrameData242
; dataReady end address is: 0 (R0)
0x3CF0	0xF89D1008  LDRB	R1, [SP, #8]
0x3CF4	0x2905    CMP	R1, #5
0x3CF6	0xD21E    BCS	L__irgrid2_getFrameData241
L__irgrid2_getFrameData240:
;__irgrid2_driver.c, 1047 :: 		irgrid2_writeByte(0x8000, 0x0030);
0x3CF8	0x2130    MOVS	R1, #48
0x3CFA	0xF2480000  MOVW	R0, #32768
0x3CFE	0xF7FEFC4B  BL	_irgrid2_writeByte+0
;__irgrid2_driver.c, 1048 :: 		irgrid2_readData(0x0400, 832, frameData);
0x3D02	0x9A03    LDR	R2, [SP, #12]
0x3D04	0xF2403140  MOVW	R1, #832
0x3D08	0xF2404000  MOVW	R0, #1024
0x3D0C	0xF7FDFFB6  BL	_irgrid2_readData+0
;__irgrid2_driver.c, 1049 :: 		irgrid2_readData(0x8000, 1, &statusRegister);
0x3D10	0xF10D0106  ADD	R1, SP, #6
0x3D14	0x460A    MOV	R2, R1
0x3D16	0x2101    MOVS	R1, #1
0x3D18	0xF2480000  MOVW	R0, #32768
0x3D1C	0xF7FDFFAE  BL	_irgrid2_readData+0
;__irgrid2_driver.c, 1050 :: 		dataReady = statusRegister & 0x0008;
0x3D20	0xF8BD1006  LDRH	R1, [SP, #6]
0x3D24	0xF0010108  AND	R1, R1, #8
; dataReady start address is: 0 (R0)
0x3D28	0xB288    UXTH	R0, R1
;__irgrid2_driver.c, 1051 :: 		cnt = cnt + 1;
0x3D2A	0xF89D1008  LDRB	R1, [SP, #8]
0x3D2E	0x1C49    ADDS	R1, R1, #1
0x3D30	0xF88D1008  STRB	R1, [SP, #8]
;__irgrid2_driver.c, 1052 :: 		}
; dataReady end address is: 0 (R0)
0x3D34	0xE7DB    B	L_irgrid2_getFrameData164
;__irgrid2_driver.c, 1045 :: 		while(dataReady != 0 && cnt < 5)
L__irgrid2_getFrameData242:
L__irgrid2_getFrameData241:
;__irgrid2_driver.c, 1054 :: 		irgrid2_readData(0x800D, 1, &controlRegister1);
0x3D36	0xA901    ADD	R1, SP, #4
0x3D38	0x460A    MOV	R2, R1
0x3D3A	0x2101    MOVS	R1, #1
0x3D3C	0xF248000D  MOVW	R0, #32781
0x3D40	0xF7FDFF9C  BL	_irgrid2_readData+0
;__irgrid2_driver.c, 1055 :: 		frameData[832] = controlRegister1;
0x3D44	0x9903    LDR	R1, [SP, #12]
0x3D46	0xF50162D0  ADD	R2, R1, #1664
0x3D4A	0xF8BD1004  LDRH	R1, [SP, #4]
0x3D4E	0x8011    STRH	R1, [R2, #0]
;__irgrid2_driver.c, 1056 :: 		frameData[833] = statusRegister & 0x0001;
0x3D50	0x9903    LDR	R1, [SP, #12]
0x3D52	0xF2016282  ADDW	R2, R1, #1666
0x3D56	0xF8BD1006  LDRH	R1, [SP, #6]
0x3D5A	0xF0010101  AND	R1, R1, #1
0x3D5E	0x8011    STRH	R1, [R2, #0]
;__irgrid2_driver.c, 1057 :: 		return frameData[833];
0x3D60	0x9903    LDR	R1, [SP, #12]
0x3D62	0xF2016182  ADDW	R1, R1, #1666
0x3D66	0x8809    LDRH	R1, [R1, #0]
0x3D68	0xB208    SXTH	R0, R1
;__irgrid2_driver.c, 1058 :: 		}
L_end_irgrid2_getFrameData:
0x3D6A	0xF8DDE000  LDR	LR, [SP, #0]
0x3D6E	0xB004    ADD	SP, SP, #16
0x3D70	0x4770    BX	LR
; end of _irgrid2_getFrameData
_irgrid2_GetTa:
;__irgrid2_driver.c, 1134 :: 		float irgrid2_GetTa(uint16_t *frameData,  paramsMLX90640 *params)
; params start address is: 4 (R1)
; frameData start address is: 0 (R0)
0x33A0	0xB082    SUB	SP, SP, #8
0x33A2	0xF8CDE000  STR	LR, [SP, #0]
0x33A6	0x4681    MOV	R9, R0
0x33A8	0x4688    MOV	R8, R1
; params end address is: 4 (R1)
; frameData end address is: 0 (R0)
; frameData start address is: 36 (R9)
; params start address is: 32 (R8)
;__irgrid2_driver.c, 1141 :: 		vdd = irgrid2_GetVdd(frameData, params);
0x33AA	0x4641    MOV	R1, R8
0x33AC	0x4648    MOV	R0, R9
0x33AE	0xF7FFF88F  BL	_irgrid2_GetVdd+0
; vdd start address is: 24 (S6)
0x33B2	0xEEB03A40  VMOV.F32	S6, S0
;__irgrid2_driver.c, 1143 :: 		ptat = frameData[800];
0x33B6	0xF50962C8  ADD	R2, R9, #1600
0x33BA	0x8812    LDRH	R2, [R2, #0]
0x33BC	0xEE002A90  VMOV	S1, R2
0x33C0	0xEEF80A60  VCVT.F32.U32	S1, S1
; ptat start address is: 8 (S2)
0x33C4	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 1144 :: 		if(ptat > 32767)
0x33C8	0x4A34    LDR	R2, [PC, #208]
0x33CA	0xEE002A10  VMOV	S0, R2
0x33CE	0xEEF40AC0  VCMPE.F32	S1, S0
0x33D2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x33D6	0xDD06    BLE	L__irgrid2_GetTa244
;__irgrid2_driver.c, 1146 :: 		ptat = ptat - 65536;
0x33D8	0xF04F428F  MOV	R2, #1199570944
0x33DC	0xEE002A10  VMOV	S0, R2
0x33E0	0xEE311A40  VSUB.F32	S2, S2, S0
; ptat end address is: 8 (S2)
;__irgrid2_driver.c, 1147 :: 		}
0x33E4	0xE7FF    B	L_irgrid2_GetTa168
L__irgrid2_GetTa244:
;__irgrid2_driver.c, 1144 :: 		if(ptat > 32767)
;__irgrid2_driver.c, 1147 :: 		}
L_irgrid2_GetTa168:
;__irgrid2_driver.c, 1149 :: 		ptatArt = frameData[768];
; ptat start address is: 8 (S2)
0x33E6	0xF50962C0  ADD	R2, R9, #1536
; frameData end address is: 36 (R9)
0x33EA	0x8812    LDRH	R2, [R2, #0]
0x33EC	0xEE002A90  VMOV	S1, R2
0x33F0	0xEEF80A60  VCVT.F32.U32	S1, S1
; ptatArt start address is: 12 (S3)
0x33F4	0xEEF01A60  VMOV.F32	S3, S1
;__irgrid2_driver.c, 1150 :: 		if(ptatArt > 32767)
0x33F8	0x4A28    LDR	R2, [PC, #160]
0x33FA	0xEE002A10  VMOV	S0, R2
0x33FE	0xEEF40AC0  VCMPE.F32	S1, S0
0x3402	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3406	0xDD06    BLE	L__irgrid2_GetTa245
;__irgrid2_driver.c, 1152 :: 		ptatArt = ptatArt - 65536;
0x3408	0xF04F428F  MOV	R2, #1199570944
0x340C	0xEE002A10  VMOV	S0, R2
0x3410	0xEE710AC0  VSUB.F32	S1, S3, S0
; ptatArt end address is: 12 (S3)
; ptatArt start address is: 4 (S1)
; ptatArt end address is: 4 (S1)
;__irgrid2_driver.c, 1153 :: 		}
0x3414	0xE001    B	L_irgrid2_GetTa169
L__irgrid2_GetTa245:
;__irgrid2_driver.c, 1150 :: 		if(ptatArt > 32767)
0x3416	0xEEF00A61  VMOV.F32	S1, S3
;__irgrid2_driver.c, 1153 :: 		}
L_irgrid2_GetTa169:
;__irgrid2_driver.c, 1154 :: 		ptatArt = (ptat / (ptat * params->alphaPTAT + ptatArt)) * _pow(2, (double)18);
; ptatArt start address is: 4 (S1)
0x341A	0xF1080210  ADD	R2, R8, #16
0x341E	0xED120A00  VLDR.32	S0, [R2, #0]
0x3422	0xEE210A00  VMUL.F32	S0, S2, S0
0x3426	0xEE300A20  VADD.F32	S0, S0, S1
; ptatArt end address is: 4 (S1)
0x342A	0xEE810A00  VDIV.F32	S0, S2, S0
; ptat end address is: 8 (S2)
0x342E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x3432	0xEEF30A02  VMOV.F32	S1, #18
0x3436	0xEEB00A00  VMOV.F32	S0, #2
0x343A	0xF7FEF92F  BL	__irgrid2_driver__pow+0
0x343E	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x3442	0xEE201A80  VMUL.F32	S2, S1, S0
;__irgrid2_driver.c, 1156 :: 		ta = (ptatArt / (1 + params->KvPTAT * (vdd - 3.3)) - params->vPTAT25);
0x3446	0xF1080304  ADD	R3, R8, #4
0x344A	0x4A15    LDR	R2, [PC, #84]
0x344C	0xEE002A10  VMOV	S0, R2
0x3450	0xEE730A40  VSUB.F32	S1, S6, S0
; vdd end address is: 24 (S6)
0x3454	0xED130A00  VLDR.32	S0, [R3, #0]
0x3458	0xEE600A20  VMUL.F32	S1, S0, S1
0x345C	0xEEB70A00  VMOV.F32	S0, #1
0x3460	0xEE300A20  VADD.F32	S0, S0, S1
0x3464	0xEEC10A00  VDIV.F32	S1, S2, S0
0x3468	0xF108020C  ADD	R2, R8, #12
0x346C	0x8812    LDRH	R2, [R2, #0]
0x346E	0xEE002A10  VMOV	S0, R2
0x3472	0xEEB80A40  VCVT.F32.U32	S0, S0
0x3476	0xEE700AC0  VSUB.F32	S1, S1, S0
;__irgrid2_driver.c, 1157 :: 		ta = ta / params->KtPTAT + 25;
0x347A	0xF1080208  ADD	R2, R8, #8
; params end address is: 32 (R8)
0x347E	0xED120A00  VLDR.32	S0, [R2, #0]
0x3482	0xEEC00A80  VDIV.F32	S1, S1, S0
0x3486	0xEEB30A09  VMOV.F32	S0, #25
0x348A	0xEE300A80  VADD.F32	S0, S1, S0
;__irgrid2_driver.c, 1159 :: 		return ta;
0x348E	0xEEB00A40  VMOV.F32	S0, S0
;__irgrid2_driver.c, 1160 :: 		}
L_end_irgrid2_GetTa:
0x3492	0xF8DDE000  LDR	LR, [SP, #0]
0x3496	0xB002    ADD	SP, SP, #8
0x3498	0x4770    BX	LR
0x349A	0xBF00    NOP
0x349C	0xFE0046FF  	#1191181824
0x34A0	0x33334053  	#1079194419
; end of _irgrid2_GetTa
_irgrid2_GetVdd:
;__irgrid2_driver.c, 1397 :: 		float irgrid2_GetVdd(uint16_t *frameData,  paramsMLX90640 *params)
; params start address is: 4 (R1)
; frameData start address is: 0 (R0)
0x24D0	0xB082    SUB	SP, SP, #8
0x24D2	0xF8CDE000  STR	LR, [SP, #0]
0x24D6	0x460E    MOV	R6, R1
; params end address is: 4 (R1)
; frameData end address is: 0 (R0)
; frameData start address is: 0 (R0)
; params start address is: 24 (R6)
;__irgrid2_driver.c, 1404 :: 		vdd = frameData[810];
0x24D8	0xF2006254  ADDW	R2, R0, #1620
0x24DC	0x8812    LDRH	R2, [R2, #0]
0x24DE	0xEE002A90  VMOV	S1, R2
0x24E2	0xEEF80A60  VCVT.F32.U32	S1, S1
; vdd start address is: 24 (S6)
0x24E6	0xEEB03A60  VMOV.F32	S6, S1
;__irgrid2_driver.c, 1405 :: 		if(vdd > 32767)
0x24EA	0x4A29    LDR	R2, [PC, #164]
0x24EC	0xEE002A10  VMOV	S0, R2
0x24F0	0xEEF40AC0  VCMPE.F32	S1, S0
0x24F4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x24F8	0xDD06    BLE	L__irgrid2_GetVdd243
;__irgrid2_driver.c, 1407 :: 		vdd = vdd - 65536;
0x24FA	0xF04F428F  MOV	R2, #1199570944
0x24FE	0xEE002A10  VMOV	S0, R2
0x2502	0xEE333A40  VSUB.F32	S6, S6, S0
; vdd end address is: 24 (S6)
;__irgrid2_driver.c, 1408 :: 		}
0x2506	0xE7FF    B	L_irgrid2_GetVdd206
L__irgrid2_GetVdd243:
;__irgrid2_driver.c, 1405 :: 		if(vdd > 32767)
;__irgrid2_driver.c, 1408 :: 		}
L_irgrid2_GetVdd206:
;__irgrid2_driver.c, 1409 :: 		resolutionRAM = (frameData[832] & 0x0C00) >> 10;
; vdd start address is: 24 (S6)
0x2508	0xF50062D0  ADD	R2, R0, #1664
; frameData end address is: 0 (R0)
0x250C	0x8812    LDRH	R2, [R2, #0]
0x250E	0xF4026240  AND	R2, R2, #3072
0x2512	0xB292    UXTH	R2, R2
0x2514	0x0A92    LSRS	R2, R2, #10
; resolutionRAM start address is: 28 (R7)
0x2516	0xB217    SXTH	R7, R2
;__irgrid2_driver.c, 1410 :: 		resolutionCorrection = _pow(2, (double)params->resolutionEE) / _pow(2, (double)resolutionRAM);
0x2518	0xF2060224  ADDW	R2, R6, #36
0x251C	0x7812    LDRB	R2, [R2, #0]
0x251E	0xEE002A10  VMOV	S0, R2
0x2522	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2526	0xEEF00A40  VMOV.F32	S1, S0
0x252A	0xEEB00A00  VMOV.F32	S0, #2
0x252E	0xF7FFF8B5  BL	__irgrid2_driver__pow+0
0x2532	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2536	0xEE007A10  VMOV	S0, R7
0x253A	0xEEB80AC0  VCVT.F32.S32	S0, S0
; resolutionRAM end address is: 28 (R7)
0x253E	0xEEF00A40  VMOV.F32	S1, S0
0x2542	0xEEB00A00  VMOV.F32	S0, #2
0x2546	0xF7FFF8A9  BL	__irgrid2_driver__pow+0
0x254A	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x254E	0xEE800A80  VDIV.F32	S0, S1, S0
;__irgrid2_driver.c, 1411 :: 		vdd = (resolutionCorrection * vdd - params->vdd25) / params->kVdd + 3.3;
0x2552	0xEE600A03  VMUL.F32	S1, S0, S6
; vdd end address is: 24 (S6)
0x2556	0x1CB2    ADDS	R2, R6, #2
0x2558	0xF9B22000  LDRSH	R2, [R2, #0]
0x255C	0xEE002A10  VMOV	S0, R2
0x2560	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2564	0xEE700AC0  VSUB.F32	S1, S1, S0
0x2568	0x4632    MOV	R2, R6
; params end address is: 24 (R6)
0x256A	0xF9B22000  LDRSH	R2, [R2, #0]
0x256E	0xEE002A10  VMOV	S0, R2
0x2572	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2576	0xEEC00A80  VDIV.F32	S1, S1, S0
0x257A	0x4A06    LDR	R2, [PC, #24]
0x257C	0xEE002A10  VMOV	S0, R2
0x2580	0xEE300A80  VADD.F32	S0, S1, S0
;__irgrid2_driver.c, 1413 :: 		return vdd;
0x2584	0xEEB00A40  VMOV.F32	S0, S0
;__irgrid2_driver.c, 1414 :: 		}
L_end_irgrid2_GetVdd:
0x2588	0xF8DDE000  LDR	LR, [SP, #0]
0x258C	0xB002    ADD	SP, SP, #8
0x258E	0x4770    BX	LR
0x2590	0xFE0046FF  	#1191181824
0x2594	0x33334053  	#1079194419
; end of _irgrid2_GetVdd
_irgrid2_CalculateTo:
;__irgrid2_driver.c, 1162 :: 		void irgrid2_CalculateTo(uint16_t *frameData,  paramsMLX90640 *params, float emissivity, float tr, float *result)
; result start address is: 8 (R2)
; tr start address is: 4 (S1)
; emissivity start address is: 0 (S0)
0x34A4	0xB08F    SUB	SP, SP, #60
0x34A6	0xF8CDE000  STR	LR, [SP, #0]
; params start address is: 4 (R1)
; frameData start address is: 0 (R0)
0x34AA	0x4682    MOV	R10, R0
0x34AC	0x468B    MOV	R11, R1
0x34AE	0xEEF03A40  VMOV.F32	S7, S0
0x34B2	0xEEF04A60  VMOV.F32	S9, S1
0x34B6	0x4694    MOV	R12, R2
; result end address is: 8 (R2)
; tr end address is: 4 (S1)
; emissivity end address is: 0 (S0)
; params end address is: 4 (R1)
; frameData end address is: 0 (R0)
; frameData start address is: 40 (R10)
; params start address is: 44 (R11)
; emissivity start address is: 28 (S7)
; tr start address is: 36 (S9)
; result start address is: 48 (R12)
;__irgrid2_driver.c, 1187 :: 		subPage = frameData[833];
0x34B8	0xF20A6382  ADDW	R3, R10, #1666
0x34BC	0x881B    LDRH	R3, [R3, #0]
; subPage start address is: 0 (R0)
0x34BE	0xB298    UXTH	R0, R3
;__irgrid2_driver.c, 1188 :: 		vdd = irgrid2_GetVdd(frameData, params);
0x34C0	0xF8AD0004  STRH	R0, [SP, #4]
0x34C4	0x4659    MOV	R1, R11
0x34C6	0x4650    MOV	R0, R10
0x34C8	0xF7FFF802  BL	_irgrid2_GetVdd+0
0x34CC	0xF8BD0004  LDRH	R0, [SP, #4]
; vdd start address is: 32 (S8)
0x34D0	0xEEB04A40  VMOV.F32	S8, S0
;__irgrid2_driver.c, 1189 :: 		ta = irgrid2_GetTa(frameData, params);
0x34D4	0xF8AD0004  STRH	R0, [SP, #4]
0x34D8	0x4659    MOV	R1, R11
0x34DA	0x4650    MOV	R0, R10
0x34DC	0xF7FFFF60  BL	_irgrid2_GetTa+0
0x34E0	0xF8BD0004  LDRH	R0, [SP, #4]
; ta start address is: 24 (S6)
0x34E4	0xEEB03A40  VMOV.F32	S6, S0
;__irgrid2_driver.c, 1190 :: 		ta4 = _pow((ta + 273.15), (double)4);
0x34E8	0x4BF3    LDR	R3, [PC, #972]
0x34EA	0xEE003A90  VMOV	S1, R3
0x34EE	0xEE300A20  VADD.F32	S0, S0, S1
0x34F2	0xF8AD0004  STRH	R0, [SP, #4]
0x34F6	0xEEF10A00  VMOV.F32	S1, #4
0x34FA	0xF7FEF8CF  BL	__irgrid2_driver__pow+0
0x34FE	0xF8BD0004  LDRH	R0, [SP, #4]
; ta4 start address is: 40 (S10)
0x3502	0xEEB05A40  VMOV.F32	S10, S0
;__irgrid2_driver.c, 1191 :: 		tr4 = _pow((tr + 273.15), (double)4);
0x3506	0x4BEC    LDR	R3, [PC, #944]
0x3508	0xEE003A10  VMOV	S0, R3
0x350C	0xEE340A80  VADD.F32	S0, S9, S0
; tr end address is: 36 (S9)
0x3510	0xF8AD0004  STRH	R0, [SP, #4]
0x3514	0xEEF10A00  VMOV.F32	S1, #4
0x3518	0xF7FEF8C0  BL	__irgrid2_driver__pow+0
0x351C	0xF8BD0004  LDRH	R0, [SP, #4]
;__irgrid2_driver.c, 1192 :: 		taTr = tr4 - (tr4-ta4)/emissivity;
0x3520	0xEE700A45  VSUB.F32	S1, S0, S10
; ta4 end address is: 40 (S10)
0x3524	0xEEC00AA3  VDIV.F32	S1, S1, S7
0x3528	0xEE702A60  VSUB.F32	S5, S0, S1
; taTr start address is: 20 (S5)
;__irgrid2_driver.c, 1194 :: 		alphaCorrR[0] = 1 / (1 + params->ksTo[0] * 40);
0x352C	0xAE0A    ADD	R6, SP, #40
0x352E	0xF10B032C  ADD	R3, R11, #44
0x3532	0xED530A00  VLDR.32	S1, [R3, #0]
0x3536	0x4BE1    LDR	R3, [PC, #900]
0x3538	0xEE003A10  VMOV	S0, R3
0x353C	0xEE600A80  VMUL.F32	S1, S1, S0
0x3540	0xEEB70A00  VMOV.F32	S0, #1
0x3544	0xEE700A20  VADD.F32	S1, S0, S1
0x3548	0xEEB70A00  VMOV.F32	S0, #1
0x354C	0xEE800A20  VDIV.F32	S0, S0, S1
0x3550	0xED060A00  VSTR.32	S0, [R6, #0]
;__irgrid2_driver.c, 1195 :: 		alphaCorrR[1] = 1 ;
0x3554	0x1D33    ADDS	R3, R6, #4
0x3556	0xEEB70A00  VMOV.F32	S0, #1
0x355A	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 1196 :: 		alphaCorrR[2] = (1 + params->ksTo[2] * params->ct[2]);
0x355E	0xF2060508  ADDW	R5, R6, #8
0x3562	0xF10B032C  ADD	R3, R11, #44
0x3566	0xF2030408  ADDW	R4, R3, #8
0x356A	0xF10B033C  ADD	R3, R11, #60
0x356E	0x1D1B    ADDS	R3, R3, #4
0x3570	0xF9B33000  LDRSH	R3, [R3, #0]
0x3574	0xEE003A90  VMOV	S1, R3
0x3578	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x357C	0xED140A00  VLDR.32	S0, [R4, #0]
0x3580	0xEE600A20  VMUL.F32	S1, S0, S1
0x3584	0xEEB70A00  VMOV.F32	S0, #1
0x3588	0xEE300A20  VADD.F32	S0, S0, S1
0x358C	0xED050A00  VSTR.32	S0, [R5, #0]
;__irgrid2_driver.c, 1197 :: 		alphaCorrR[3] = alphaCorrR[2] * (1 + params->ksTo[3] * (params->ct[3] - params->ct[2]));
0x3590	0xF206070C  ADDW	R7, R6, #12
0x3594	0xF2060308  ADDW	R3, R6, #8
0x3598	0xED131A00  VLDR.32	S2, [R3, #0]
0x359C	0xF10B032C  ADD	R3, R11, #44
0x35A0	0xF203060C  ADDW	R6, R3, #12
0x35A4	0xF10B053C  ADD	R5, R11, #60
0x35A8	0x1DAB    ADDS	R3, R5, #6
0x35AA	0xF9B34000  LDRSH	R4, [R3, #0]
0x35AE	0x1D2B    ADDS	R3, R5, #4
0x35B0	0xF9B33000  LDRSH	R3, [R3, #0]
0x35B4	0x1AE3    SUB	R3, R4, R3
0x35B6	0xB21B    SXTH	R3, R3
0x35B8	0xEE003A90  VMOV	S1, R3
0x35BC	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x35C0	0xED160A00  VLDR.32	S0, [R6, #0]
0x35C4	0xEE600A20  VMUL.F32	S1, S0, S1
0x35C8	0xEEB70A00  VMOV.F32	S0, #1
0x35CC	0xEE300A20  VADD.F32	S0, S0, S1
0x35D0	0xEE210A00  VMUL.F32	S0, S2, S0
0x35D4	0xED070A00  VSTR.32	S0, [R7, #0]
;__irgrid2_driver.c, 1200 :: 		gain = frameData[778];
0x35D8	0xF20A6314  ADDW	R3, R10, #1556
0x35DC	0x881B    LDRH	R3, [R3, #0]
0x35DE	0xEE003A90  VMOV	S1, R3
0x35E2	0xEEF80A60  VCVT.F32.U32	S1, S1
; gain start address is: 8 (S2)
0x35E6	0xEEB01A60  VMOV.F32	S2, S1
;__irgrid2_driver.c, 1201 :: 		if(gain > 32767)
0x35EA	0x4BB5    LDR	R3, [PC, #724]
0x35EC	0xEE003A10  VMOV	S0, R3
0x35F0	0xEEF40AC0  VCMPE.F32	S1, S0
0x35F4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x35F8	0xDD06    BLE	L__irgrid2_CalculateTo246
;__irgrid2_driver.c, 1203 :: 		gain = gain - 65536;
0x35FA	0xF04F438F  MOV	R3, #1199570944
0x35FE	0xEE003A10  VMOV	S0, R3
0x3602	0xEE710A40  VSUB.F32	S1, S2, S0
; gain end address is: 8 (S2)
; gain start address is: 4 (S1)
; gain end address is: 4 (S1)
;__irgrid2_driver.c, 1204 :: 		}
0x3606	0xE001    B	L_irgrid2_CalculateTo170
L__irgrid2_CalculateTo246:
;__irgrid2_driver.c, 1201 :: 		if(gain > 32767)
0x3608	0xEEF00A41  VMOV.F32	S1, S2
;__irgrid2_driver.c, 1204 :: 		}
L_irgrid2_CalculateTo170:
;__irgrid2_driver.c, 1206 :: 		gain = params->gainEE / gain;
; gain start address is: 4 (S1)
0x360C	0xF10B0314  ADD	R3, R11, #20
0x3610	0xF9B33000  LDRSH	R3, [R3, #0]
0x3614	0xEE023A10  VMOV	S4, R3
0x3618	0xEEB82AC2  VCVT.F32.S32	S4, S4
0x361C	0xEE822A20  VDIV.F32	S4, S4, S1
; gain end address is: 4 (S1)
; gain start address is: 16 (S4)
;__irgrid2_driver.c, 1209 :: 		mode = (frameData[832] & 0x1000) >> 5;
0x3620	0xF50A63D0  ADD	R3, R10, #1664
0x3624	0x881B    LDRH	R3, [R3, #0]
0x3626	0xF4035380  AND	R3, R3, #4096
0x362A	0xB29B    UXTH	R3, R3
0x362C	0x095B    LSRS	R3, R3, #5
; mode start address is: 4 (R1)
0x362E	0xB2D9    UXTB	R1, R3
;__irgrid2_driver.c, 1211 :: 		irDataCP[0] = frameData[776];
0x3630	0xAC05    ADD	R4, SP, #20
0x3632	0xF50A63C2  ADD	R3, R10, #1552
0x3636	0x881B    LDRH	R3, [R3, #0]
0x3638	0xEE003A10  VMOV	S0, R3
0x363C	0xEEB80A40  VCVT.F32.U32	S0, S0
0x3640	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 1212 :: 		irDataCP[1] = frameData[808];
0x3644	0x1D24    ADDS	R4, R4, #4
0x3646	0xF50A63CA  ADD	R3, R10, #1616
0x364A	0x881B    LDRH	R3, [R3, #0]
0x364C	0xEE003A10  VMOV	S0, R3
0x3650	0xEEB80A40  VCVT.F32.U32	S0, S0
0x3654	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 1213 :: 		for(i = 0; i < 2; i++)
; i start address is: 24 (R6)
0x3658	0x2600    MOVS	R6, #0
0x365A	0xB236    SXTH	R6, R6
; frameData end address is: 40 (R10)
; params end address is: 44 (R11)
; emissivity end address is: 28 (S7)
; result end address is: 48 (R12)
; subPage end address is: 0 (R0)
; vdd end address is: 32 (S8)
; mode end address is: 4 (R1)
; gain end address is: 16 (S4)
; taTr end address is: 20 (S5)
; ta end address is: 24 (S6)
; i end address is: 24 (R6)
0x365C	0xF8AD6004  STRH	R6, [SP, #4]
0x3660	0xF88D1006  STRB	R1, [SP, #6]
0x3664	0xEEF03A44  VMOV.F32	S7, S8
0x3668	0xEEB04A63  VMOV.F32	S8, S7
0x366C	0x4657    MOV	R7, R10
0x366E	0x46D8    MOV	R8, R11
0x3670	0x4662    MOV	R2, R12
0x3672	0xB281    UXTH	R1, R0
0x3674	0xF89D0006  LDRB	R0, [SP, #6]
0x3678	0xF9BD6004  LDRSH	R6, [SP, #4]
L_irgrid2_CalculateTo171:
; i start address is: 24 (R6)
; mode start address is: 0 (R0)
; gain start address is: 16 (S4)
; taTr start address is: 20 (S5)
; ta start address is: 24 (S6)
; vdd start address is: 28 (S7)
; subPage start address is: 4 (R1)
; result start address is: 8 (R2)
; emissivity start address is: 32 (S8)
; params start address is: 32 (R8)
; frameData start address is: 28 (R7)
0x367C	0x2E02    CMP	R6, #2
0x367E	0xDA31    BGE	L_irgrid2_CalculateTo172
;__irgrid2_driver.c, 1215 :: 		if(irDataCP[i] > 32767)
0x3680	0xAC05    ADD	R4, SP, #20
0x3682	0x00B3    LSLS	R3, R6, #2
0x3684	0x18E3    ADDS	R3, R4, R3
0x3686	0xED530A00  VLDR.32	S1, [R3, #0]
0x368A	0x4B8D    LDR	R3, [PC, #564]
0x368C	0xEE003A10  VMOV	S0, R3
0x3690	0xEEF40AC0  VCMPE.F32	S1, S0
0x3694	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3698	0xDD0C    BLE	L_irgrid2_CalculateTo174
;__irgrid2_driver.c, 1217 :: 		irDataCP[i] = irDataCP[i] - 65536;
0x369A	0xAC05    ADD	R4, SP, #20
0x369C	0x00B3    LSLS	R3, R6, #2
0x369E	0x18E5    ADDS	R5, R4, R3
0x36A0	0xED550A00  VLDR.32	S1, [R5, #0]
0x36A4	0xF04F438F  MOV	R3, #1199570944
0x36A8	0xEE003A10  VMOV	S0, R3
0x36AC	0xEE300AC0  VSUB.F32	S0, S1, S0
0x36B0	0xED050A00  VSTR.32	S0, [R5, #0]
;__irgrid2_driver.c, 1218 :: 		}
L_irgrid2_CalculateTo174:
;__irgrid2_driver.c, 1219 :: 		irDataCP[i] = irDataCP[i] * gain;
0x36B4	0xAC05    ADD	R4, SP, #20
0x36B6	0x00B3    LSLS	R3, R6, #2
0x36B8	0x18E4    ADDS	R4, R4, R3
0x36BA	0xED140A00  VLDR.32	S0, [R4, #0]
0x36BE	0xEE200A02  VMUL.F32	S0, S0, S4
0x36C2	0xED040A00  VSTR.32	S0, [R4, #0]
;__irgrid2_driver.c, 1213 :: 		for(i = 0; i < 2; i++)
0x36C6	0x1C76    ADDS	R6, R6, #1
0x36C8	0xB236    SXTH	R6, R6
;__irgrid2_driver.c, 1220 :: 		}
0x36CA	0xF8AD6004  STRH	R6, [SP, #4]
; i end address is: 24 (R6)
0x36CE	0xED8D4A02  VSTR.32	S8, [SP, #8]
0x36D2	0xEDCD3A03  VSTR.32	S7, [SP, #12]
0x36D6	0xEDDD3A03  VLDR.32	S7, [SP, #12]
0x36DA	0xED9D4A02  VLDR.32	S8, [SP, #8]
0x36DE	0xF9BD6004  LDRSH	R6, [SP, #4]
0x36E2	0xE7CB    B	L_irgrid2_CalculateTo171
L_irgrid2_CalculateTo172:
;__irgrid2_driver.c, 1221 :: 		irDataCP[0] = irDataCP[0] - params->cpOffset[0] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
0x36E4	0xAD05    ADD	R5, SP, #20
0x36E6	0xED551A00  VLDR.32	S3, [R5, #0]
0x36EA	0xF642234C  MOVW	R3, #10828
0x36EE	0xEB080303  ADD	R3, R8, R3, LSL #0
0x36F2	0x461C    MOV	R4, R3
0x36F4	0xF1080320  ADD	R3, R8, #32
0x36F8	0xEEB30A09  VMOV.F32	S0, #25
0x36FC	0xEE730A40  VSUB.F32	S1, S6, S0
0x3700	0xED130A00  VLDR.32	S0, [R3, #0]
0x3704	0xEE600A20  VMUL.F32	S1, S0, S1
0x3708	0xEEB70A00  VMOV.F32	S0, #1
0x370C	0xEE700A20  VADD.F32	S1, S0, S1
0x3710	0xF9B43000  LDRSH	R3, [R4, #0]
0x3714	0xEE003A10  VMOV	S0, R3
0x3718	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x371C	0xEE201A20  VMUL.F32	S2, S0, S1
0x3720	0xF108041C  ADD	R4, R8, #28
0x3724	0x4B67    LDR	R3, [PC, #412]
0x3726	0xEE003A10  VMOV	S0, R3
0x372A	0xEE730AC0  VSUB.F32	S1, S7, S0
0x372E	0xED140A00  VLDR.32	S0, [R4, #0]
0x3732	0xEE600A20  VMUL.F32	S1, S0, S1
0x3736	0xEEB70A00  VMOV.F32	S0, #1
0x373A	0xEE300A20  VADD.F32	S0, S0, S1
0x373E	0xEE210A00  VMUL.F32	S0, S2, S0
0x3742	0xEE310AC0  VSUB.F32	S0, S3, S0
0x3746	0xED050A00  VSTR.32	S0, [R5, #0]
;__irgrid2_driver.c, 1222 :: 		if( mode ==  params->calibrationModeEE)
0x374A	0xF1080325  ADD	R3, R8, #37
0x374E	0x781B    LDRB	R3, [R3, #0]
0x3750	0x4298    CMP	R0, R3
0x3752	0xD135    BNE	L_irgrid2_CalculateTo175
;__irgrid2_driver.c, 1224 :: 		irDataCP[1] = irDataCP[1] - params->cpOffset[1] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
0x3754	0xAB05    ADD	R3, SP, #20
0x3756	0x1D1D    ADDS	R5, R3, #4
0x3758	0x1D1B    ADDS	R3, R3, #4
0x375A	0xED531A00  VLDR.32	S3, [R3, #0]
0x375E	0xF642234C  MOVW	R3, #10828
0x3762	0xEB080303  ADD	R3, R8, R3, LSL #0
0x3766	0x1C9C    ADDS	R4, R3, #2
0x3768	0xF1080320  ADD	R3, R8, #32
0x376C	0xEEB30A09  VMOV.F32	S0, #25
0x3770	0xEE730A40  VSUB.F32	S1, S6, S0
0x3774	0xED130A00  VLDR.32	S0, [R3, #0]
0x3778	0xEE600A20  VMUL.F32	S1, S0, S1
0x377C	0xEEB70A00  VMOV.F32	S0, #1
0x3780	0xEE700A20  VADD.F32	S1, S0, S1
0x3784	0xF9B43000  LDRSH	R3, [R4, #0]
0x3788	0xEE003A10  VMOV	S0, R3
0x378C	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x3790	0xEE201A20  VMUL.F32	S2, S0, S1
0x3794	0xF108041C  ADD	R4, R8, #28
0x3798	0x4B4A    LDR	R3, [PC, #296]
0x379A	0xEE003A10  VMOV	S0, R3
0x379E	0xEE730AC0  VSUB.F32	S1, S7, S0
0x37A2	0xED140A00  VLDR.32	S0, [R4, #0]
0x37A6	0xEE600A20  VMUL.F32	S1, S0, S1
0x37AA	0xEEB70A00  VMOV.F32	S0, #1
0x37AE	0xEE300A20  VADD.F32	S0, S0, S1
0x37B2	0xEE210A00  VMUL.F32	S0, S2, S0
0x37B6	0xEE310AC0  VSUB.F32	S0, S3, S0
0x37BA	0xED050A00  VSTR.32	S0, [R5, #0]
;__irgrid2_driver.c, 1225 :: 		}
0x37BE	0xE03C    B	L_irgrid2_CalculateTo176
L_irgrid2_CalculateTo175:
;__irgrid2_driver.c, 1228 :: 		irDataCP[1] = irDataCP[1] - (params->cpOffset[1] + params->ilChessC[0]) * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
0x37C0	0xAB05    ADD	R3, SP, #20
0x37C2	0x1D1D    ADDS	R5, R3, #4
0x37C4	0x1D1B    ADDS	R3, R3, #4
0x37C6	0xED531A00  VLDR.32	S3, [R3, #0]
0x37CA	0xF642234C  MOVW	R3, #10828
0x37CE	0xEB080303  ADD	R3, R8, R3, LSL #0
0x37D2	0x1C9B    ADDS	R3, R3, #2
0x37D4	0xF9B34000  LDRSH	R4, [R3, #0]
0x37D8	0xF6422350  MOVW	R3, #10832
0x37DC	0xEB080303  ADD	R3, R8, R3, LSL #0
0x37E0	0xEE004A90  VMOV	S1, R4
0x37E4	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x37E8	0xED130A00  VLDR.32	S0, [R3, #0]
0x37EC	0xEE301A80  VADD.F32	S2, S1, S0
0x37F0	0xF1080320  ADD	R3, R8, #32
0x37F4	0xEEB30A09  VMOV.F32	S0, #25
0x37F8	0xEE730A40  VSUB.F32	S1, S6, S0
0x37FC	0xED130A00  VLDR.32	S0, [R3, #0]
0x3800	0xEE600A20  VMUL.F32	S1, S0, S1
0x3804	0xEEB70A00  VMOV.F32	S0, #1
0x3808	0xEE300A20  VADD.F32	S0, S0, S1
0x380C	0xEE211A00  VMUL.F32	S2, S2, S0
0x3810	0xF108041C  ADD	R4, R8, #28
0x3814	0x4B2B    LDR	R3, [PC, #172]
0x3816	0xEE003A10  VMOV	S0, R3
0x381A	0xEE730AC0  VSUB.F32	S1, S7, S0
0x381E	0xED140A00  VLDR.32	S0, [R4, #0]
0x3822	0xEE600A20  VMUL.F32	S1, S0, S1
0x3826	0xEEB70A00  VMOV.F32	S0, #1
0x382A	0xEE300A20  VADD.F32	S0, S0, S1
0x382E	0xEE210A00  VMUL.F32	S0, S2, S0
0x3832	0xEE310AC0  VSUB.F32	S0, S3, S0
0x3836	0xED050A00  VSTR.32	S0, [R5, #0]
;__irgrid2_driver.c, 1229 :: 		}
L_irgrid2_CalculateTo176:
;__irgrid2_driver.c, 1231 :: 		for(pixelNumber = 0; pixelNumber < 768; pixelNumber++)
; pixelNumber start address is: 48 (R12)
0x383A	0xF2400C00  MOVW	R12, #0
0x383E	0xFA0FFC8C  SXTH	R12, R12
; mode end address is: 0 (R0)
; gain end address is: 16 (S4)
; taTr end address is: 20 (S5)
; ta end address is: 24 (S6)
; subPage end address is: 4 (R1)
; result end address is: 8 (R2)
; emissivity end address is: 32 (S8)
; pixelNumber end address is: 48 (R12)
0x3842	0x9701    STR	R7, [SP, #4]
0x3844	0xED8D4A02  VSTR.32	S8, [SP, #8]
0x3848	0xFA5FFB80  UXTB	R11, R0
0x384C	0xEEB05A42  VMOV.F32	S10, S4
0x3850	0xEEF04A62  VMOV.F32	S9, S5
0x3854	0xEEB04A43  VMOV.F32	S8, S6
0x3858	0xFA1FFA81  UXTH	R10, R1
0x385C	0x4691    MOV	R9, R2
0x385E	0xED9D3A02  VLDR.32	S6, [SP, #8]
0x3862	0x9F01    LDR	R7, [SP, #4]
L_irgrid2_CalculateTo177:
; pixelNumber start address is: 48 (R12)
; mode start address is: 44 (R11)
; gain start address is: 40 (S10)
; taTr start address is: 36 (S9)
; ta start address is: 32 (S8)
; subPage start address is: 40 (R10)
; result start address is: 36 (R9)
; emissivity start address is: 24 (S6)
; frameData start address is: 28 (R7)
; frameData end address is: 28 (R7)
; params start address is: 32 (R8)
; params end address is: 32 (R8)
; emissivity start address is: 24 (S6)
; emissivity end address is: 24 (S6)
; result start address is: 36 (R9)
; result end address is: 36 (R9)
; subPage start address is: 40 (R10)
; subPage end address is: 40 (R10)
; vdd start address is: 28 (S7)
; vdd end address is: 28 (S7)
; ta start address is: 32 (S8)
; ta end address is: 32 (S8)
; taTr start address is: 36 (S9)
; taTr end address is: 36 (S9)
; gain start address is: 40 (S10)
; gain end address is: 40 (S10)
; mode start address is: 44 (R11)
; mode end address is: 44 (R11)
0x3864	0xF5BC7F40  CMP	R12, #768
0x3868	0xF28081ED  BGE	L_irgrid2_CalculateTo178
; frameData end address is: 28 (R7)
; params end address is: 32 (R8)
; emissivity end address is: 24 (S6)
; result end address is: 36 (R9)
; subPage end address is: 40 (R10)
; vdd end address is: 28 (S7)
; ta end address is: 32 (S8)
; taTr end address is: 36 (S9)
; gain end address is: 40 (S10)
; mode end address is: 44 (R11)
;__irgrid2_driver.c, 1233 :: 		ilPattern = pixelNumber / 32 - (pixelNumber / 64) * 2;
; mode start address is: 44 (R11)
; gain start address is: 40 (S10)
; taTr start address is: 36 (S9)
; ta start address is: 32 (S8)
; vdd start address is: 28 (S7)
; subPage start address is: 40 (R10)
; result start address is: 36 (R9)
; emissivity start address is: 24 (S6)
; params start address is: 32 (R8)
; frameData start address is: 28 (R7)
0x386C	0x2320    MOVS	R3, #32
0x386E	0xB21B    SXTH	R3, R3
0x3870	0xFB9CF4F3  SDIV	R4, R12, R3
0x3874	0xB224    SXTH	R4, R4
0x3876	0x2340    MOVS	R3, #64
0x3878	0xB21B    SXTH	R3, R3
0x387A	0xFB9CF3F3  SDIV	R3, R12, R3
0x387E	0xB21B    SXTH	R3, R3
0x3880	0x005B    LSLS	R3, R3, #1
0x3882	0xB21B    SXTH	R3, R3
0x3884	0x1AE6    SUB	R6, R4, R3
; ilPattern start address is: 0 (R0)
0x3886	0xB270    SXTB	R0, R6
;__irgrid2_driver.c, 1234 :: 		chessPattern = ilPattern ^ (pixelNumber - (pixelNumber/2)*2);
0x3888	0x2302    MOVS	R3, #2
0x388A	0xB21B    SXTH	R3, R3
0x388C	0xFB9CF3F3  SDIV	R3, R12, R3
0x3890	0xB21B    SXTH	R3, R3
0x3892	0x005B    LSLS	R3, R3, #1
0x3894	0xB21B    SXTH	R3, R3
0x3896	0xEBAC0403  SUB	R4, R12, R3, LSL #0
0x389A	0xB224    SXTH	R4, R4
0x389C	0xB273    SXTB	R3, R6
0x389E	0x4063    EORS	R3, R4
; chessPattern start address is: 8 (R2)
0x38A0	0xB25A    SXTB	R2, R3
;__irgrid2_driver.c, 1235 :: 		conversionPattern = ((pixelNumber + 2) / 4 - (pixelNumber + 3) / 4 + (pixelNumber + 1) / 4 - pixelNumber / 4) * (1 - 2 * ilPattern);
0x38A2	0xF10C0402  ADD	R4, R12, #2
0x38A6	0xB224    SXTH	R4, R4
0x38A8	0x2304    MOVS	R3, #4
0x38AA	0xB21B    SXTH	R3, R3
0x38AC	0xFB94F5F3  SDIV	R5, R4, R3
0x38B0	0xB22D    SXTH	R5, R5
0x38B2	0xF10C0403  ADD	R4, R12, #3
0x38B6	0xE007    B	#14
0x38B8	0x93334388  	#1133024051
0x38BC	0x00004220  	#1109393408
0x38C0	0xFE0046FF  	#1191181824
0x38C4	0x33334053  	#1079194419
0x38C8	0xB224    SXTH	R4, R4
0x38CA	0x2304    MOVS	R3, #4
0x38CC	0xB21B    SXTH	R3, R3
0x38CE	0xFB94F3F3  SDIV	R3, R4, R3
0x38D2	0xB21B    SXTH	R3, R3
0x38D4	0x1AED    SUB	R5, R5, R3
0x38D6	0xB22D    SXTH	R5, R5
0x38D8	0xF10C0401  ADD	R4, R12, #1
0x38DC	0xB224    SXTH	R4, R4
0x38DE	0x2304    MOVS	R3, #4
0x38E0	0xB21B    SXTH	R3, R3
0x38E2	0xFB94F3F3  SDIV	R3, R4, R3
0x38E6	0xB21B    SXTH	R3, R3
0x38E8	0x18EC    ADDS	R4, R5, R3
0x38EA	0xB224    SXTH	R4, R4
0x38EC	0x2304    MOVS	R3, #4
0x38EE	0xB21B    SXTH	R3, R3
0x38F0	0xFB9CF3F3  SDIV	R3, R12, R3
0x38F4	0xB21B    SXTH	R3, R3
0x38F6	0x1AE4    SUB	R4, R4, R3
0x38F8	0xB224    SXTH	R4, R4
0x38FA	0xB273    SXTB	R3, R6
0x38FC	0x005B    LSLS	R3, R3, #1
0x38FE	0xB21B    SXTH	R3, R3
0x3900	0xF1C30301  RSB	R3, R3, #1
0x3904	0xB21B    SXTH	R3, R3
0x3906	0x4363    MULS	R3, R4, R3
; conversionPattern start address is: 4 (R1)
0x3908	0xB259    SXTB	R1, R3
;__irgrid2_driver.c, 1237 :: 		if(mode == 0)
0x390A	0xF1BB0F00  CMP	R11, #0
0x390E	0xD101    BNE	L_irgrid2_CalculateTo180
; chessPattern end address is: 8 (R2)
;__irgrid2_driver.c, 1239 :: 		pattern = ilPattern;
; pattern start address is: 8 (R2)
0x3910	0xB242    SXTB	R2, R0
;__irgrid2_driver.c, 1240 :: 		}
; pattern end address is: 8 (R2)
0x3912	0xE001    B	L_irgrid2_CalculateTo181
L_irgrid2_CalculateTo180:
;__irgrid2_driver.c, 1243 :: 		pattern = chessPattern;
; pattern start address is: 12 (R3)
; chessPattern start address is: 8 (R2)
0x3914	0xB253    SXTB	R3, R2
; chessPattern end address is: 8 (R2)
; pattern end address is: 12 (R3)
0x3916	0xB25A    SXTB	R2, R3
;__irgrid2_driver.c, 1244 :: 		}
L_irgrid2_CalculateTo181:
;__irgrid2_driver.c, 1246 :: 		if(pattern == frameData[833])
; pattern start address is: 8 (R2)
0x3918	0xF2076382  ADDW	R3, R7, #1666
0x391C	0x881B    LDRH	R3, [R3, #0]
0x391E	0x429A    CMP	R2, R3
0x3920	0xF040817E  BNE	L_irgrid2_CalculateTo182
; pattern end address is: 8 (R2)
;__irgrid2_driver.c, 1248 :: 		irData = frameData[pixelNumber];
0x3924	0xEA4F034C  LSL	R3, R12, #1
0x3928	0x18FB    ADDS	R3, R7, R3
0x392A	0x881B    LDRH	R3, [R3, #0]
0x392C	0xEE003A90  VMOV	S1, R3
0x3930	0xEEF80A60  VCVT.F32.U32	S1, S1
0x3934	0xEDCD0A07  VSTR.32	S1, [SP, #28]
;__irgrid2_driver.c, 1249 :: 		if(irData > 32767)
0x3938	0x4BC5    LDR	R3, [PC, #788]
0x393A	0xEE003A10  VMOV	S0, R3
0x393E	0xEEF40AC0  VCMPE.F32	S1, S0
0x3942	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3946	0xDD09    BLE	L_irgrid2_CalculateTo183
;__irgrid2_driver.c, 1251 :: 		irData = irData - 65536;
0x3948	0xEDDD0A07  VLDR.32	S1, [SP, #28]
0x394C	0xF04F438F  MOV	R3, #1199570944
0x3950	0xEE003A10  VMOV	S0, R3
0x3954	0xEE300AC0  VSUB.F32	S0, S1, S0
0x3958	0xED8D0A07  VSTR.32	S0, [SP, #28]
;__irgrid2_driver.c, 1252 :: 		}
L_irgrid2_CalculateTo183:
;__irgrid2_driver.c, 1253 :: 		irData = irData * gain;
0x395C	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x3960	0xEE601A05  VMUL.F32	S3, S0, S10
0x3964	0xEDCD1A07  VSTR.32	S3, [SP, #28]
;__irgrid2_driver.c, 1255 :: 		irData = irData - params->offset[pixelNumber]*(1 + params->kta[pixelNumber]*(ta - 25))*(1 + params->kv[pixelNumber]*(vdd - 3.3));
0x3968	0xF6084444  ADDW	R4, R8, #3140
0x396C	0xEA4F034C  LSL	R3, R12, #1
0x3970	0x18E5    ADDS	R5, R4, R3
0x3972	0xF2412344  MOVW	R3, #4676
0x3976	0xEB080303  ADD	R3, R8, R3, LSL #0
0x397A	0xEA4F068C  LSL	R6, R12, #2
0x397E	0x199C    ADDS	R4, R3, R6
0x3980	0xEEB30A09  VMOV.F32	S0, #25
0x3984	0xEE740A40  VSUB.F32	S1, S8, S0
0x3988	0xED140A00  VLDR.32	S0, [R4, #0]
0x398C	0xEE600A20  VMUL.F32	S1, S0, S1
0x3990	0xEEB70A00  VMOV.F32	S0, #1
0x3994	0xEE700A20  VADD.F32	S1, S0, S1
0x3998	0xF9B53000  LDRSH	R3, [R5, #0]
0x399C	0xEE003A10  VMOV	S0, R3
0x39A0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x39A4	0xEE201A20  VMUL.F32	S2, S0, S1
0x39A8	0xF6416344  MOVW	R3, #7748
0x39AC	0xEB080303  ADD	R3, R8, R3, LSL #0
0x39B0	0x199C    ADDS	R4, R3, R6
0x39B2	0x4BA8    LDR	R3, [PC, #672]
0x39B4	0xEE003A10  VMOV	S0, R3
0x39B8	0xEE730AC0  VSUB.F32	S1, S7, S0
0x39BC	0xED140A00  VLDR.32	S0, [R4, #0]
0x39C0	0xEE600A20  VMUL.F32	S1, S0, S1
0x39C4	0xEEB70A00  VMOV.F32	S0, #1
0x39C8	0xEE300A20  VADD.F32	S0, S0, S1
0x39CC	0xEE210A00  VMUL.F32	S0, S2, S0
0x39D0	0xEE310AC0  VSUB.F32	S0, S3, S0
0x39D4	0xED8D0A07  VSTR.32	S0, [SP, #28]
;__irgrid2_driver.c, 1256 :: 		if(mode !=  params->calibrationModeEE)
0x39D8	0xF1080325  ADD	R3, R8, #37
0x39DC	0x781B    LDRB	R3, [R3, #0]
0x39DE	0x459B    CMP	R11, R3
0x39E0	0xD022    BEQ	L_irgrid2_CalculateTo184
;__irgrid2_driver.c, 1258 :: 		irData = irData + params->ilChessC[2] * (2 * ilPattern - 1) - params->ilChessC[1] * conversionPattern;
0x39E2	0xF6422350  MOVW	R3, #10832
0x39E6	0xEB080503  ADD	R5, R8, R3, LSL #0
0x39EA	0xF2050408  ADDW	R4, R5, #8
0x39EE	0x0043    LSLS	R3, R0, #1
0x39F0	0xB21B    SXTH	R3, R3
; ilPattern end address is: 0 (R0)
0x39F2	0x1E5B    SUBS	R3, R3, #1
0x39F4	0xB21B    SXTH	R3, R3
0x39F6	0xEE003A90  VMOV	S1, R3
0x39FA	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x39FE	0xED140A00  VLDR.32	S0, [R4, #0]
0x3A02	0xEE600A20  VMUL.F32	S1, S0, S1
0x3A06	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x3A0A	0xEE301A20  VADD.F32	S2, S0, S1
0x3A0E	0x1D2B    ADDS	R3, R5, #4
0x3A10	0xEE001A90  VMOV	S1, R1
0x3A14	0xEEF80AE0  VCVT.F32.S32	S1, S1
; conversionPattern end address is: 4 (R1)
0x3A18	0xED130A00  VLDR.32	S0, [R3, #0]
0x3A1C	0xEE200A20  VMUL.F32	S0, S0, S1
0x3A20	0xEE310A40  VSUB.F32	S0, S2, S0
0x3A24	0xED8D0A07  VSTR.32	S0, [SP, #28]
;__irgrid2_driver.c, 1259 :: 		}
L_irgrid2_CalculateTo184:
;__irgrid2_driver.c, 1261 :: 		irData = irData / emissivity;
0x3A28	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x3A2C	0xEE801A03  VDIV.F32	S2, S0, S6
0x3A30	0xED8D1A07  VSTR.32	S2, [SP, #28]
;__irgrid2_driver.c, 1263 :: 		irData = irData - params->tgc * irDataCP[subPage];
0x3A34	0xF1080618  ADD	R6, R8, #24
0x3A38	0xAB05    ADD	R3, SP, #20
0x3A3A	0xEA4F058A  LSL	R5, R10, #2
0x3A3E	0x195B    ADDS	R3, R3, R5
0x3A40	0xED530A00  VLDR.32	S1, [R3, #0]
0x3A44	0xED160A00  VLDR.32	S0, [R6, #0]
0x3A48	0xEE200A20  VMUL.F32	S0, S0, S1
0x3A4C	0xEE310A40  VSUB.F32	S0, S2, S0
0x3A50	0xED8D0A07  VSTR.32	S0, [SP, #28]
;__irgrid2_driver.c, 1265 :: 		alphaCompensated = (params->alpha[pixelNumber] - params->tgc * params->cpAlpha[subPage])*(1 + params->KsTa * (ta - 25));
0x3A54	0xF1080444  ADD	R4, R8, #68
0x3A58	0xEA4F038C  LSL	R3, R12, #2
0x3A5C	0x18E3    ADDS	R3, R4, R3
0x3A5E	0xED131A00  VLDR.32	S2, [R3, #0]
0x3A62	0xF6422344  MOVW	R3, #10820
0x3A66	0xEB080303  ADD	R3, R8, R3, LSL #0
0x3A6A	0x195B    ADDS	R3, R3, R5
0x3A6C	0xED530A00  VLDR.32	S1, [R3, #0]
0x3A70	0xED160A00  VLDR.32	S0, [R6, #0]
0x3A74	0xEE200A20  VMUL.F32	S0, S0, S1
0x3A78	0xEE311A40  VSUB.F32	S2, S2, S0
0x3A7C	0xF1080328  ADD	R3, R8, #40
0x3A80	0xEEB30A09  VMOV.F32	S0, #25
0x3A84	0xEE740A40  VSUB.F32	S1, S8, S0
0x3A88	0xED130A00  VLDR.32	S0, [R3, #0]
0x3A8C	0xEE600A20  VMUL.F32	S1, S0, S1
0x3A90	0xEEB70A00  VMOV.F32	S0, #1
0x3A94	0xEE300A20  VADD.F32	S0, S0, S1
0x3A98	0xEE210A00  VMUL.F32	S0, S2, S0
0x3A9C	0xED8D0A08  VSTR.32	S0, [SP, #32]
;__irgrid2_driver.c, 1267 :: 		Sx = _pow(alphaCompensated, 3) * (irData + alphaCompensated * taTr);
0x3AA0	0xEEF00A08  VMOV.F32	S1, #3
0x3AA4	0xEEB00A40  VMOV.F32	S0, S0
0x3AA8	0xF7FDFDF8  BL	__irgrid2_driver__pow+0
0x3AAC	0xEDDD0A08  VLDR.32	S1, [SP, #32]
0x3AB0	0xEE201AA4  VMUL.F32	S2, S1, S9
0x3AB4	0xEDDD0A07  VLDR.32	S1, [SP, #28]
0x3AB8	0xEE700A81  VADD.F32	S1, S1, S2
0x3ABC	0xEE200A20  VMUL.F32	S0, S0, S1
;__irgrid2_driver.c, 1268 :: 		Sx = _pow(Sx,0.25) * params->ksTo[1];
0x3AC0	0xEEF50A00  VMOV.F32	S1, #0.25
0x3AC4	0xEEB00A40  VMOV.F32	S0, S0
0x3AC8	0xF7FDFDE8  BL	__irgrid2_driver__pow+0
0x3ACC	0xF108042C  ADD	R4, R8, #44
0x3AD0	0x1D23    ADDS	R3, R4, #4
0x3AD2	0xED530A00  VLDR.32	S1, [R3, #0]
0x3AD6	0xEE201A20  VMUL.F32	S2, S0, S1
;__irgrid2_driver.c, 1270 :: 		To = _pow((irData/(alphaCompensated * (1 - params->ksTo[1] * 273.15) + Sx) + taTr),0.25) - 273.15;
0x3ADA	0x1D23    ADDS	R3, R4, #4
0x3ADC	0xED530A00  VLDR.32	S1, [R3, #0]
0x3AE0	0x4B5D    LDR	R3, [PC, #372]
0x3AE2	0xEE003A10  VMOV	S0, R3
0x3AE6	0xEE600A80  VMUL.F32	S1, S1, S0
0x3AEA	0xEEB70A00  VMOV.F32	S0, #1
0x3AEE	0xEE700A60  VSUB.F32	S1, S0, S1
0x3AF2	0xED9D0A08  VLDR.32	S0, [SP, #32]
0x3AF6	0xEE200A20  VMUL.F32	S0, S0, S1
0x3AFA	0xEE700A01  VADD.F32	S1, S0, S2
0x3AFE	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x3B02	0xEE800A20  VDIV.F32	S0, S0, S1
0x3B06	0xEE300A24  VADD.F32	S0, S0, S9
0x3B0A	0xEEF50A00  VMOV.F32	S1, #0.25
0x3B0E	0xF7FDFDC5  BL	__irgrid2_driver__pow+0
0x3B12	0x4B51    LDR	R3, [PC, #324]
0x3B14	0xEE003A90  VMOV	S1, R3
0x3B18	0xEE700A60  VSUB.F32	S1, S0, S1
0x3B1C	0xEDCD0A09  VSTR.32	S1, [SP, #36]
;__irgrid2_driver.c, 1272 :: 		if(To < params->ct[1])
0x3B20	0xF108033C  ADD	R3, R8, #60
0x3B24	0x1C9B    ADDS	R3, R3, #2
0x3B26	0xF9B33000  LDRSH	R3, [R3, #0]
0x3B2A	0xEE003A10  VMOV	S0, R3
0x3B2E	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x3B32	0xEEF40AC0  VCMPE.F32	S1, S0
0x3B36	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3B3A	0xDA04    BGE	L_irgrid2_CalculateTo185
;__irgrid2_driver.c, 1274 :: 		range = 0;
0x3B3C	0x2300    MOVS	R3, #0
0x3B3E	0xB25B    SXTB	R3, R3
0x3B40	0xF88D3038  STRB	R3, [SP, #56]
;__irgrid2_driver.c, 1275 :: 		}
0x3B44	0xE02D    B	L_irgrid2_CalculateTo186
L_irgrid2_CalculateTo185:
;__irgrid2_driver.c, 1276 :: 		else if(To < params->ct[2])
0x3B46	0xF108033C  ADD	R3, R8, #60
0x3B4A	0x1D1B    ADDS	R3, R3, #4
0x3B4C	0xF9B33000  LDRSH	R3, [R3, #0]
0x3B50	0xEE003A90  VMOV	S1, R3
0x3B54	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x3B58	0xED9D0A09  VLDR.32	S0, [SP, #36]
0x3B5C	0xEEB40AE0  VCMPE.F32	S0, S1
0x3B60	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3B64	0xDA04    BGE	L_irgrid2_CalculateTo187
;__irgrid2_driver.c, 1278 :: 		range = 1;
0x3B66	0x2301    MOVS	R3, #1
0x3B68	0xB25B    SXTB	R3, R3
0x3B6A	0xF88D3038  STRB	R3, [SP, #56]
;__irgrid2_driver.c, 1279 :: 		}
0x3B6E	0xE018    B	L_irgrid2_CalculateTo188
L_irgrid2_CalculateTo187:
;__irgrid2_driver.c, 1280 :: 		else if(To < params->ct[3])
0x3B70	0xF108033C  ADD	R3, R8, #60
0x3B74	0x1D9B    ADDS	R3, R3, #6
0x3B76	0xF9B33000  LDRSH	R3, [R3, #0]
0x3B7A	0xEE003A90  VMOV	S1, R3
0x3B7E	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x3B82	0xED9D0A09  VLDR.32	S0, [SP, #36]
0x3B86	0xEEB40AE0  VCMPE.F32	S0, S1
0x3B8A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3B8E	0xDA04    BGE	L_irgrid2_CalculateTo189
;__irgrid2_driver.c, 1282 :: 		range = 2;
0x3B90	0x2302    MOVS	R3, #2
0x3B92	0xB25B    SXTB	R3, R3
0x3B94	0xF88D3038  STRB	R3, [SP, #56]
;__irgrid2_driver.c, 1283 :: 		}
0x3B98	0xE003    B	L_irgrid2_CalculateTo190
L_irgrid2_CalculateTo189:
;__irgrid2_driver.c, 1286 :: 		range = 3;
0x3B9A	0x2303    MOVS	R3, #3
0x3B9C	0xB25B    SXTB	R3, R3
0x3B9E	0xF88D3038  STRB	R3, [SP, #56]
;__irgrid2_driver.c, 1287 :: 		}
L_irgrid2_CalculateTo190:
L_irgrid2_CalculateTo188:
L_irgrid2_CalculateTo186:
;__irgrid2_driver.c, 1289 :: 		To = _pow((irData / (alphaCompensated * alphaCorrR[range] * (1 + params->ksTo[range] * (To - params->ct[range]))) + taTr),0.25) - 273.15;
0x3BA2	0xAC0A    ADD	R4, SP, #40
0x3BA4	0xF99D3038  LDRSB	R3, [SP, #56]
0x3BA8	0x009D    LSLS	R5, R3, #2
0x3BAA	0x1963    ADDS	R3, R4, R5
0x3BAC	0xED530A00  VLDR.32	S1, [R3, #0]
0x3BB0	0xED9D0A08  VLDR.32	S0, [SP, #32]
0x3BB4	0xEE201A20  VMUL.F32	S2, S0, S1
0x3BB8	0xF108032C  ADD	R3, R8, #44
0x3BBC	0x195D    ADDS	R5, R3, R5
0x3BBE	0xF108043C  ADD	R4, R8, #60
0x3BC2	0xF99D3038  LDRSB	R3, [SP, #56]
0x3BC6	0x005B    LSLS	R3, R3, #1
0x3BC8	0x18E3    ADDS	R3, R4, R3
0x3BCA	0xF9B33000  LDRSH	R3, [R3, #0]
0x3BCE	0xEE003A90  VMOV	S1, R3
0x3BD2	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x3BD6	0xED9D0A09  VLDR.32	S0, [SP, #36]
0x3BDA	0xEE700A60  VSUB.F32	S1, S0, S1
0x3BDE	0xED150A00  VLDR.32	S0, [R5, #0]
0x3BE2	0xEE600A20  VMUL.F32	S1, S0, S1
0x3BE6	0xEEB70A00  VMOV.F32	S0, #1
0x3BEA	0xEE300A20  VADD.F32	S0, S0, S1
0x3BEE	0xEE610A00  VMUL.F32	S1, S2, S0
0x3BF2	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x3BF6	0xEE800A20  VDIV.F32	S0, S0, S1
0x3BFA	0xEE300A24  VADD.F32	S0, S0, S9
0x3BFE	0xEEF50A00  VMOV.F32	S1, #0.25
0x3C02	0xF7FDFD4B  BL	__irgrid2_driver__pow+0
0x3C06	0x4B14    LDR	R3, [PC, #80]
0x3C08	0xEE003A90  VMOV	S1, R3
0x3C0C	0xEE300A60  VSUB.F32	S0, S0, S1
0x3C10	0xED8D0A09  VSTR.32	S0, [SP, #36]
;__irgrid2_driver.c, 1291 :: 		result[pixelNumber] = To;
0x3C14	0xEA4F038C  LSL	R3, R12, #2
0x3C18	0xEB090303  ADD	R3, R9, R3, LSL #0
0x3C1C	0xED030A00  VSTR.32	S0, [R3, #0]
;__irgrid2_driver.c, 1292 :: 		}
L_irgrid2_CalculateTo182:
;__irgrid2_driver.c, 1231 :: 		for(pixelNumber = 0; pixelNumber < 768; pixelNumber++)
0x3C20	0xF10C0C01  ADD	R12, R12, #1
0x3C24	0xFA0FFC8C  SXTH	R12, R12
;__irgrid2_driver.c, 1293 :: 		}
0x3C28	0x9701    STR	R7, [SP, #4]
; frameData end address is: 28 (R7)
; params end address is: 32 (R8)
; emissivity end address is: 24 (S6)
; result end address is: 36 (R9)
; subPage end address is: 40 (R10)
; vdd end address is: 28 (S7)
; ta end address is: 32 (S8)
; taTr end address is: 36 (S9)
; gain end address is: 40 (S10)
; mode end address is: 44 (R11)
; pixelNumber end address is: 48 (R12)
0x3C2A	0xF8CD8008  STR	R8, [SP, #8]
0x3C2E	0xF8CD900C  STR	R9, [SP, #12]
0x3C32	0xF8ADA010  STRH	R10, [SP, #16]
0x3C36	0xF8BDA010  LDRH	R10, [SP, #16]
0x3C3A	0xF8DD900C  LDR	R9, [SP, #12]
0x3C3E	0xF8DD8008  LDR	R8, [SP, #8]
0x3C42	0x9F01    LDR	R7, [SP, #4]
0x3C44	0xE60E    B	L_irgrid2_CalculateTo177
L_irgrid2_CalculateTo178:
;__irgrid2_driver.c, 1294 :: 		}
L_end_irgrid2_CalculateTo:
0x3C46	0xF8DDE000  LDR	LR, [SP, #0]
0x3C4A	0xB00F    ADD	SP, SP, #60
0x3C4C	0x4770    BX	LR
0x3C4E	0xBF00    NOP
0x3C50	0xFE0046FF  	#1191181824
0x3C54	0x33334053  	#1079194419
0x3C58	0x93334388  	#1133024051
; end of _irgrid2_CalculateTo
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x3F64	0xB083    SUB	SP, SP, #12
0x3F66	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x3F6A	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x3F6C	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x3F6E	0x2300    MOVS	R3, #0
0x3F70	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x3F72	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x3F76	0x9902    LDR	R1, [SP, #8]
0x3F78	0xF1B13FFF  CMP	R1, #-1
0x3F7C	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x3F7E	0x4970    LDR	R1, [PC, #448]
0x3F80	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x3F82	0xF7FFFE6B  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x3F86	0x2003    MOVS	R0, #3
0x3F88	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x3F8A	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x3F8C	0xA902    ADD	R1, SP, #8
0x3F8E	0x1CC9    ADDS	R1, R1, #3
0x3F90	0x7809    LDRB	R1, [R1, #0]
0x3F92	0xF0010180  AND	R1, R1, #128
0x3F96	0xB2C9    UXTB	R1, R1
0x3F98	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x3F9A	0xA902    ADD	R1, SP, #8
0x3F9C	0x1CCA    ADDS	R2, R1, #3
0x3F9E	0x7811    LDRB	R1, [R2, #0]
0x3FA0	0xF0810180  EOR	R1, R1, #128
0x3FA4	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x3FA6	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x3FA8	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x3FAA	0x212D    MOVS	R1, #45
0x3FAC	0x7021    STRB	R1, [R4, #0]
0x3FAE	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x3FB0	0xB2D7    UXTB	R7, R2
0x3FB2	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x3FB4	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x3FB6	0x4626    MOV	R6, R4
0x3FB8	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x3FBA	0x9902    LDR	R1, [SP, #8]
0x3FBC	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x3FBE	0x4961    LDR	R1, [PC, #388]
0x3FC0	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x3FC2	0xF7FFFE4B  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x3FC6	0x2000    MOVS	R0, #0
0x3FC8	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x3FCA	0x9902    LDR	R1, [SP, #8]
0x3FCC	0xF1B14FFF  CMP	R1, #2139095040
0x3FD0	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x3FD2	0x495D    LDR	R1, [PC, #372]
0x3FD4	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x3FD6	0xF7FFFE41  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x3FDA	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x3FDC	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x3FDE	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x3FE2	0xB2C3    UXTB	R3, R0
0x3FE4	0x4634    MOV	R4, R6
0x3FE6	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x3FEA	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x3FEE	0xEEB70A00  VMOV.F32	S0, #1
0x3FF2	0xEEF40AC0  VCMPE.F32	S1, S0
0x3FF6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3FFA	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x3FFC	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x4000	0xEEB20A04  VMOV.F32	S0, #10
0x4004	0xEE200A80  VMUL.F32	S0, S1, S0
0x4008	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x400C	0x1E40    SUBS	R0, R0, #1
0x400E	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x4010	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x4012	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x4016	0xEEB20A04  VMOV.F32	S0, #10
0x401A	0xEEF40AC0  VCMPE.F32	S1, S0
0x401E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x4022	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x4024	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x4028	0x4948    LDR	R1, [PC, #288]
0x402A	0xEE001A10  VMOV	S0, R1
0x402E	0xEE200A80  VMUL.F32	S0, S1, S0
0x4032	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x4036	0x1C40    ADDS	R0, R0, #1
0x4038	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x403A	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x403C	0x9902    LDR	R1, [SP, #8]
0x403E	0x0049    LSLS	R1, R1, #1
0x4040	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x4042	0xA902    ADD	R1, SP, #8
0x4044	0x1CC9    ADDS	R1, R1, #3
0x4046	0x7809    LDRB	R1, [R1, #0]
0x4048	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x404A	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x404C	0xA902    ADD	R1, SP, #8
0x404E	0x1CCA    ADDS	R2, R1, #3
0x4050	0x2101    MOVS	R1, #1
0x4052	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x4054	0x9902    LDR	R1, [SP, #8]
0x4056	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x4058	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x405A	0xA902    ADD	R1, SP, #8
0x405C	0x1CC9    ADDS	R1, R1, #3
0x405E	0x7809    LDRB	R1, [R1, #0]
0x4060	0x3130    ADDS	R1, #48
0x4062	0x7021    STRB	R1, [R4, #0]
0x4064	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x4066	0x2801    CMP	R0, #1
0x4068	0xDB03    BLT	L__FloatToStr178
0x406A	0x2806    CMP	R0, #6
0x406C	0xDC01    BGT	L__FloatToStr177
0x406E	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x4070	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x4072	0x212E    MOVS	R1, #46
0x4074	0x7011    STRB	R1, [R2, #0]
0x4076	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x4078	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x407A	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x407C	0xB244    SXTB	R4, R0
0x407E	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x4080	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x4082	0xA902    ADD	R1, SP, #8
0x4084	0x1CCA    ADDS	R2, R1, #3
0x4086	0x2100    MOVS	R1, #0
0x4088	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x408A	0x9902    LDR	R1, [SP, #8]
0x408C	0x008A    LSLS	R2, R1, #2
0x408E	0x9902    LDR	R1, [SP, #8]
0x4090	0x1889    ADDS	R1, R1, R2
0x4092	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x4094	0x9902    LDR	R1, [SP, #8]
0x4096	0x0049    LSLS	R1, R1, #1
0x4098	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x409A	0xA902    ADD	R1, SP, #8
0x409C	0x1CC9    ADDS	R1, R1, #3
0x409E	0x7809    LDRB	R1, [R1, #0]
0x40A0	0x3130    ADDS	R1, #48
0x40A2	0x7029    STRB	R1, [R5, #0]
0x40A4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x40A6	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x40A8	0x1E61    SUBS	R1, R4, #1
0x40AA	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x40AC	0xB24A    SXTB	R2, R1
0x40AE	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x40B0	0x212E    MOVS	R1, #46
0x40B2	0x7029    STRB	R1, [R5, #0]
0x40B4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x40B6	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x40B8	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x40BA	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x40BC	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x40BE	0xB2CB    UXTB	R3, R1
0x40C0	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x40C2	0x1E40    SUBS	R0, R0, #1
0x40C4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x40C6	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x40C8	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x40CA	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x40CC	0x1E51    SUBS	R1, R2, #1
0x40CE	0x7809    LDRB	R1, [R1, #0]
0x40D0	0x2930    CMP	R1, #48
0x40D2	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x40D4	0x1E52    SUBS	R2, R2, #1
0x40D6	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x40D8	0x1E51    SUBS	R1, R2, #1
0x40DA	0x7809    LDRB	R1, [R1, #0]
0x40DC	0x292E    CMP	R1, #46
0x40DE	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x40E0	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x40E2	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x40E4	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x40E6	0x2165    MOVS	R1, #101
0x40E8	0x7011    STRB	R1, [R2, #0]
0x40EA	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x40EC	0x2800    CMP	R0, #0
0x40EE	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x40F0	0x212D    MOVS	R1, #45
0x40F2	0x7011    STRB	R1, [R2, #0]
0x40F4	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x40F6	0x4241    RSBS	R1, R0, #0
0x40F8	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x40FA	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x40FC	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x40FE	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x4100	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x4102	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x4104	0x2909    CMP	R1, #9
0x4106	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x4108	0x210A    MOVS	R1, #10
0x410A	0xFBB0F1F1  UDIV	R1, R0, R1
0x410E	0xB2C9    UXTB	R1, R1
0x4110	0x3130    ADDS	R1, #48
0x4112	0x7011    STRB	R1, [R2, #0]
0x4114	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x4116	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x4118	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x411A	0x220A    MOVS	R2, #10
0x411C	0xFBB0F1F2  UDIV	R1, R0, R2
0x4120	0xFB020111  MLS	R1, R2, R1, R0
0x4124	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x4126	0x3130    ADDS	R1, #48
0x4128	0x7019    STRB	R1, [R3, #0]
0x412A	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x412C	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x412E	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x4130	0x2100    MOVS	R1, #0
0x4132	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x4134	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x4136	0xF8DDE000  LDR	LR, [SP, #0]
0x413A	0xB003    ADD	SP, SP, #12
0x413C	0x4770    BX	LR
0x413E	0xBF00    NOP
0x4140	0x007A1FFF  	?lstr1___Lib_Conversions+0
0x4144	0x007E1FFF  	?lstr2___Lib_Conversions+0
0x4148	0x00801FFF  	?lstr3___Lib_Conversions+0
0x414C	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x3C5C	0xB081    SUB	SP, SP, #4
0x3C5E	0x9100    STR	R1, [SP, #0]
0x3C60	0x4601    MOV	R1, R0
0x3C62	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x3C64	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x3C66	0x461C    MOV	R4, R3
0x3C68	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x3C6A	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x3C6C	0x4603    MOV	R3, R0
0x3C6E	0x1C42    ADDS	R2, R0, #1
0x3C70	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x3C72	0x781A    LDRB	R2, [R3, #0]
0x3C74	0x7022    STRB	R2, [R4, #0]
0x3C76	0x7822    LDRB	R2, [R4, #0]
0x3C78	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x3C7A	0x462B    MOV	R3, R5
0x3C7C	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x3C7E	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x3C80	0xB001    ADD	SP, SP, #4
0x3C82	0x4770    BX	LR
; end of _strcpy
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x3F10	0xF649473E  MOVW	R7, #39998
0x3F14	0xF2C00700  MOVT	R7, #0
0x3F18	0xBF00    NOP
0x3F1A	0xBF00    NOP
L_Delay_1ms14:
0x3F1C	0x1E7F    SUBS	R7, R7, #1
0x3F1E	0xD1FD    BNE	L_Delay_1ms14
0x3F20	0xBF00    NOP
0x3F22	0xBF00    NOP
0x3F24	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x3F26	0x4770    BX	LR
; end of _Delay_1ms
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 1013 :: 		
0x44A0	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1020 :: 		
0x44A2	0xB672    CPSID	i
;__Lib_System.c, 1022 :: 		
0x44A4	0x4897    LDR	R0, [PC, #604]
0x44A6	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1023 :: 		
0x44A8	0x4897    LDR	R0, [PC, #604]
0x44AA	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1024 :: 		
0x44AC	0x4897    LDR	R0, [PC, #604]
0x44AE	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1025 :: 		
0x44B0	0x4897    LDR	R0, [PC, #604]
0x44B2	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1026 :: 		
0x44B4	0x4897    LDR	R0, [PC, #604]
0x44B6	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1027 :: 		
0x44B8	0x4897    LDR	R0, [PC, #604]
0x44BA	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1028 :: 		
0x44BC	0x4897    LDR	R0, [PC, #604]
0x44BE	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1029 :: 		
0x44C0	0x4897    LDR	R0, [PC, #604]
0x44C2	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1030 :: 		
0x44C4	0x4897    LDR	R0, [PC, #604]
0x44C6	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1031 :: 		
0x44C8	0x4897    LDR	R0, [PC, #604]
0x44CA	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1032 :: 		
0x44CC	0x4897    LDR	R0, [PC, #604]
0x44CE	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1033 :: 		
0x44D0	0x4897    LDR	R0, [PC, #604]
0x44D2	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1034 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x44D4	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1035 :: 		
0x44D6	0x4898    LDR	R0, [PC, #608]
0x44D8	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1037 :: 		
0x44DA	0x4898    LDR	R0, [PC, #608]
0x44DC	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1039 :: 		
0x44DE	0x980D    LDR	R0, [SP, #52]
0x44E0	0xF0000007  AND	R0, R0, #7
0x44E4	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1042 :: 		
0x44E6	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x44EA	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1045 :: 		
0x44EC	0xF24C5020  MOVW	R0, #50464
0x44F0	0x4993    LDR	R1, [PC, #588]
0x44F2	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1047 :: 		
0x44F4	0xF64D1028  MOVW	R0, #55592
0x44F8	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1054 :: 		
0x44FA	0xF24011D2  MOVW	R1, #466
0x44FE	0x4891    LDR	R0, [PC, #580]
0x4500	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1055 :: 		
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1059 :: 		
0x4502	0x4891    LDR	R0, [PC, #580]
0x4504	0x7800    LDRB	R0, [R0, #0]
0x4506	0xF0000001  AND	R0, R0, #1
0x450A	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1061 :: 		
0x450C	0x488F    LDR	R0, [PC, #572]
0x450E	0x7800    LDRB	R0, [R0, #0]
0x4510	0xF0000008  AND	R0, R0, #8
0x4514	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC234
;__Lib_System.c, 1063 :: 		
0x4516	0x498D    LDR	R1, [PC, #564]
0x4518	0x7808    LDRB	R0, [R1, #0]
0x451A	0xF0400008  ORR	R0, R0, #8
0x451E	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1064 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1065 :: 		
0x4520	0xE021    B	L___Lib_System_InitialSetUpRCCRCC235
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1068 :: 		
0x4522	0x488B    LDR	R0, [PC, #556]
0x4524	0x6800    LDR	R0, [R0, #0]
0x4526	0xF0405100  ORR	R1, R0, #536870912
0x452A	0x4889    LDR	R0, [PC, #548]
0x452C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
0x452E	0x4889    LDR	R0, [PC, #548]
0x4530	0x6800    LDR	R0, [R0, #0]
0x4532	0xF4007080  AND	R0, R0, #256
0x4536	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1071 :: 		
0x4538	0x4886    LDR	R0, [PC, #536]
0x453A	0x6801    LDR	R1, [R0, #0]
0x453C	0xF46F5070  MVN	R0, #15360
0x4540	0xEA010000  AND	R0, R1, R0, LSL #0
0x4544	0xF4407140  ORR	R1, R0, #768
0x4548	0x4882    LDR	R0, [PC, #520]
0x454A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
0x454C	0x4881    LDR	R0, [PC, #516]
0x454E	0x6800    LDR	R0, [R0, #0]
0x4550	0xF4407180  ORR	R1, R0, #256
0x4554	0x487F    LDR	R0, [PC, #508]
0x4556	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1073 :: 		
0x4558	0x487E    LDR	R0, [PC, #504]
0x455A	0x6801    LDR	R1, [R0, #0]
0x455C	0xF46F7000  MVN	R0, #512
0x4560	0x4001    ANDS	R1, R0
0x4562	0x487C    LDR	R0, [PC, #496]
0x4564	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC236:
;__Lib_System.c, 1075 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1078 :: 		
0x4566	0x21AA    MOVS	R1, #170
0x4568	0x487B    LDR	R0, [PC, #492]
0x456A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x456C	0x980D    LDR	R0, [SP, #52]
0x456E	0xF0000010  AND	R0, R0, #16
0x4572	0xB960    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC237
;__Lib_System.c, 1082 :: 		
0x4574	0x4879    LDR	R0, [PC, #484]
0x4576	0x7801    LDRB	R1, [R0, #0]
0x4578	0xF06F0060  MVN	R0, #96
0x457C	0x4001    ANDS	R1, R0
0x457E	0x4877    LDR	R0, [PC, #476]
0x4580	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1084 :: 		
L___Lib_System_InitialSetUpRCCRCC238:
0x4582	0x4877    LDR	R0, [PC, #476]
0x4584	0x7800    LDRB	R0, [R0, #0]
0x4586	0x2801    CMP	R0, #1
0x4588	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC239
0x458A	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC238
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1085 :: 		
0x458C	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC240
L___Lib_System_InitialSetUpRCCRCC237:
0x458E	0x980D    LDR	R0, [SP, #52]
0x4590	0xF0000010  AND	R0, R0, #16
0x4594	0xB1C0    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1087 :: 		
0x4596	0x990E    LDR	R1, [SP, #56]
0x4598	0x4872    LDR	R0, [PC, #456]
0x459A	0x4281    CMP	R1, R0
0x459C	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC242
;__Lib_System.c, 1089 :: 		
0x459E	0x2160    MOVS	R1, #96
0x45A0	0x486E    LDR	R0, [PC, #440]
0x45A2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1091 :: 		
L___Lib_System_InitialSetUpRCCRCC243:
0x45A4	0x486E    LDR	R0, [PC, #440]
0x45A6	0x7800    LDRB	R0, [R0, #0]
0x45A8	0x2880    CMP	R0, #128
0x45AA	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC244
0x45AC	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC243
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1092 :: 		
0x45AE	0xE00B    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC242:
;__Lib_System.c, 1093 :: 		
0x45B0	0x486A    LDR	R0, [PC, #424]
0x45B2	0x7801    LDRB	R1, [R0, #0]
0x45B4	0xF06F0060  MVN	R0, #96
0x45B8	0x4001    ANDS	R1, R0
0x45BA	0x4868    LDR	R0, [PC, #416]
0x45BC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1094 :: 		
L___Lib_System_InitialSetUpRCCRCC246:
0x45BE	0x4868    LDR	R0, [PC, #416]
0x45C0	0x7800    LDRB	R0, [R0, #0]
0x45C2	0x2801    CMP	R0, #1
0x45C4	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC247
0x45C6	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC246
L___Lib_System_InitialSetUpRCCRCC247:
;__Lib_System.c, 1095 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
;__Lib_System.c, 1096 :: 		
L___Lib_System_InitialSetUpRCCRCC241:
L___Lib_System_InitialSetUpRCCRCC240:
;__Lib_System.c, 1098 :: 		
0x45C8	0x9904    LDR	R1, [SP, #16]
0x45CA	0x4867    LDR	R0, [PC, #412]
0x45CC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1100 :: 		
0x45CE	0x4867    LDR	R0, [PC, #412]
0x45D0	0x6801    LDR	R1, [R0, #0]
0x45D2	0xF46F2040  MVN	R0, #786432
0x45D6	0x4001    ANDS	R1, R0
0x45D8	0x9802    LDR	R0, [SP, #8]
0x45DA	0xF4002040  AND	R0, R0, #786432
0x45DE	0x4301    ORRS	R1, R0
0x45E0	0x4862    LDR	R0, [PC, #392]
0x45E2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1102 :: 		
0x45E4	0x4862    LDR	R0, [PC, #392]
0x45E6	0x6801    LDR	R1, [R0, #0]
0x45E8	0xF46F3040  MVN	R0, #196608
0x45EC	0x4001    ANDS	R1, R0
0x45EE	0x9803    LDR	R0, [SP, #12]
0x45F0	0xF4003040  AND	R0, R0, #196608
0x45F4	0x4301    ORRS	R1, R0
0x45F6	0x485E    LDR	R0, [PC, #376]
0x45F8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1104 :: 		
0x45FA	0x980F    LDR	R0, [SP, #60]
0x45FC	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2125
0x45FE	0x980F    LDR	R0, [SP, #60]
0x4600	0x2801    CMP	R0, #1
0x4602	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2124
0x4604	0x980F    LDR	R0, [SP, #60]
0x4606	0x2802    CMP	R0, #2
0x4608	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x460A	0xE061    B	L___Lib_System_InitialSetUpRCCRCC250
L___Lib_System_InitialSetUpRCCRCC2125:
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
;__Lib_System.c, 1106 :: 		
0x460C	0x9801    LDR	R0, [SP, #4]
0x460E	0xF0000080  AND	R0, R0, #128
0x4612	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x4614	0x9808    LDR	R0, [SP, #32]
0x4616	0xF0000040  AND	R0, R0, #64
0x461A	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x461C	0x980B    LDR	R0, [SP, #44]
0x461E	0xF0000003  AND	R0, R0, #3
0x4622	0x2800    CMP	R0, #0
0x4624	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2126
0x4626	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2120
L___Lib_System_InitialSetUpRCCRCC2127:
L___Lib_System_InitialSetUpRCCRCC2126:
0x4628	0xE015    B	L___Lib_System_InitialSetUpRCCRCC255
L___Lib_System_InitialSetUpRCCRCC2120:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1108 :: 		
0x462A	0x4852    LDR	R0, [PC, #328]
0x462C	0x6800    LDR	R0, [R0, #0]
0x462E	0xF4407100  ORR	R1, R0, #512
0x4632	0x4850    LDR	R0, [PC, #320]
0x4634	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1110 :: 		
0x4636	0x4850    LDR	R0, [PC, #320]
0x4638	0x6801    LDR	R1, [R0, #0]
0x463A	0x4850    LDR	R0, [PC, #320]
0x463C	0x4001    ANDS	R1, R0
0x463E	0x484E    LDR	R0, [PC, #312]
0x4640	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
0x4642	0x9806    LDR	R0, [SP, #24]
0x4644	0xF0000004  AND	R0, R0, #4
0x4648	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1114 :: 		
0x464A	0x484D    LDR	R0, [PC, #308]
0x464C	0x6801    LDR	R1, [R0, #0]
0x464E	0x484B    LDR	R0, [PC, #300]
0x4650	0x4001    ANDS	R1, R0
0x4652	0x484B    LDR	R0, [PC, #300]
0x4654	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1115 :: 		
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1116 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1117 :: 		
0x4656	0x990A    LDR	R1, [SP, #40]
0x4658	0x484A    LDR	R0, [PC, #296]
0x465A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x465C	0x9905    LDR	R1, [SP, #20]
0x465E	0x484A    LDR	R0, [PC, #296]
0x4660	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1120 :: 		
0x4662	0x9805    LDR	R0, [SP, #20]
0x4664	0xF0000004  AND	R0, R0, #4
0x4668	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC257
;__Lib_System.c, 1121 :: 		
L___Lib_System_InitialSetUpRCCRCC258:
0x466A	0x4848    LDR	R0, [PC, #288]
0x466C	0x7800    LDRB	R0, [R0, #0]
0x466E	0xF0000010  AND	R0, R0, #16
0x4672	0x2800    CMP	R0, #0
0x4674	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC259
;__Lib_System.c, 1122 :: 		
0x4676	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC258
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1123 :: 		
0x4678	0xE005    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC257:
;__Lib_System.c, 1124 :: 		
L___Lib_System_InitialSetUpRCCRCC261:
0x467A	0x4844    LDR	R0, [PC, #272]
0x467C	0x7800    LDRB	R0, [R0, #0]
0x467E	0xF0000010  AND	R0, R0, #16
0x4682	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1125 :: 		
0x4684	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC261
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1126 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
;__Lib_System.c, 1127 :: 		
0x4686	0x4842    LDR	R0, [PC, #264]
0x4688	0x7800    LDRB	R0, [R0, #0]
0x468A	0xF00001BF  AND	R1, R0, #191
0x468E	0xB2C9    UXTB	R1, R1
0x4690	0x9806    LDR	R0, [SP, #24]
0x4692	0xF00000FD  AND	R0, R0, #253
0x4696	0x4301    ORRS	R1, R0
0x4698	0x483D    LDR	R0, [PC, #244]
0x469A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x469C	0x9807    LDR	R0, [SP, #28]
0x469E	0xF00001E0  AND	R1, R0, #224
0x46A2	0x483C    LDR	R0, [PC, #240]
0x46A4	0x7800    LDRB	R0, [R0, #0]
0x46A6	0xF000001F  AND	R0, R0, #31
0x46AA	0x4301    ORRS	R1, R0
0x46AC	0x4839    LDR	R0, [PC, #228]
0x46AE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1129 :: 		
0x46B0	0x9901    LDR	R1, [SP, #4]
0x46B2	0x4839    LDR	R0, [PC, #228]
0x46B4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1130 :: 		
0x46B6	0x990B    LDR	R1, [SP, #44]
0x46B8	0x4838    LDR	R0, [PC, #224]
0x46BA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1131 :: 		
0x46BC	0x980F    LDR	R0, [SP, #60]
0x46BE	0x2802    CMP	R0, #2
0x46C0	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC263
;__Lib_System.c, 1133 :: 		
0x46C2	0x4833    LDR	R0, [PC, #204]
0x46C4	0x7800    LDRB	R0, [R0, #0]
0x46C6	0xF0400102  ORR	R1, R0, #2
0x46CA	0x4831    LDR	R0, [PC, #196]
0x46CC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1135 :: 		
0x46CE	0xE0B8    B	L___Lib_System_InitialSetUpRCCRCC264
L___Lib_System_InitialSetUpRCCRCC250:
;__Lib_System.c, 1137 :: 		
0x46D0	0x9801    LDR	R0, [SP, #4]
0x46D2	0xF0000080  AND	R0, R0, #128
0x46D6	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
0x46D8	0x980B    LDR	R0, [SP, #44]
0x46DA	0xF0000003  AND	R0, R0, #3
0x46DE	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x46E0	0xE065    B	L___Lib_System_InitialSetUpRCCRCC267
L___Lib_System_InitialSetUpRCCRCC2130:
L___Lib_System_InitialSetUpRCCRCC2129:
;__Lib_System.c, 1139 :: 		
0x46E2	0x4824    LDR	R0, [PC, #144]
0x46E4	0x6800    LDR	R0, [R0, #0]
0x46E6	0xF4407100  ORR	R1, R0, #512
0x46EA	0x4822    LDR	R0, [PC, #136]
0x46EC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1141 :: 		
0x46EE	0x4822    LDR	R0, [PC, #136]
0x46F0	0x6801    LDR	R1, [R0, #0]
0x46F2	0x4822    LDR	R0, [PC, #136]
0x46F4	0x4001    ANDS	R1, R0
0x46F6	0x4820    LDR	R0, [PC, #128]
0x46F8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1142 :: 		
0x46FA	0x9806    LDR	R0, [SP, #24]
0x46FC	0xF0000004  AND	R0, R0, #4
0x4700	0xF000B84E  B	#156
0x4704	0x00000000  	#0
0x4708	0x0000000C  	#786432
0x470C	0x00000001  	#65536
0x4710	0x00000114  	#18087936
0x4714	0x00220000  	#34
0x4718	0x00240000  	#36
0x471C	0x00000000  	#0
0x4720	0x00020000  	#2
0x4724	0x00460000  	#70
0x4728	0x00000000  	#0
0x472C	0x00000000  	#0
0x4730	0x00000000  	#0
0x4734	0x00000000  	#0
0x4738	0x00070000  	#7
0x473C	0xD4C00001  	#120000
0x4740	0x200E4005  	#1074077710
0x4744	0x20004005  	#1074077696
0x4748	0xF0004007  	#1074262016
0x474C	0xD0024007  	#1074253826
0x4750	0x803C4004  	SIM_SCGC6+0
0x4754	0xD0104003  	RTC_CR+0
0x4758	0xE0004007  	SMC_PMPROT+0
0x475C	0xE0014007  	SMC_PMCTRL+0
0x4760	0xE0034007  	SMC_PMSTAT+0
0x4764	0x38800001  	#80000
0x4768	0x80444004  	SIM_CLKDIV1+0
0x476C	0x70004004  	SIM_SOPT1+0
0x4770	0x80044004  	SIM_SOPT2+0
0x4774	0x80384004  	SIM_SCGC5+0
0x4778	0x90484004  	PORTA_PCR18+0
0x477C	0xF8FFFEFF  	#-16779009
0x4780	0x904C4004  	PORTA_PCR19+0
0x4784	0x40084006  	MCG_SC+0
0x4788	0x40004006  	MCG_C1+0
0x478C	0x40064006  	MCG_S+0
0x4790	0x40014006  	MCG_C2+0
0x4794	0x40034006  	MCG_C4+0
0x4798	0x50004006  	OSC_CR+0
0x479C	0x400C4006  	MCG_C7+0
0x47A0	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1145 :: 		
0x47A2	0x487A    LDR	R0, [PC, #488]
0x47A4	0x6801    LDR	R1, [R0, #0]
0x47A6	0x487A    LDR	R0, [PC, #488]
0x47A8	0x4001    ANDS	R1, R0
0x47AA	0x4878    LDR	R0, [PC, #480]
0x47AC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1147 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1148 :: 		
0x47AE	0x990A    LDR	R1, [SP, #40]
0x47B0	0x4878    LDR	R0, [PC, #480]
0x47B2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1149 :: 		
0x47B4	0x4878    LDR	R0, [PC, #480]
0x47B6	0x7800    LDRB	R0, [R0, #0]
0x47B8	0xF00001BF  AND	R1, R0, #191
0x47BC	0xB2C9    UXTB	R1, R1
0x47BE	0x9806    LDR	R0, [SP, #24]
0x47C0	0xF00000FD  AND	R0, R0, #253
0x47C4	0x4301    ORRS	R1, R0
0x47C6	0x4874    LDR	R0, [PC, #464]
0x47C8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1150 :: 		
0x47CA	0x9901    LDR	R1, [SP, #4]
0x47CC	0x4873    LDR	R0, [PC, #460]
0x47CE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x47D0	0x990B    LDR	R1, [SP, #44]
0x47D2	0x4873    LDR	R0, [PC, #460]
0x47D4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x47D6	0x980F    LDR	R0, [SP, #60]
0x47D8	0x2807    CMP	R0, #7
0x47DA	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC269
;__Lib_System.c, 1153 :: 		
0x47DC	0x9805    LDR	R0, [SP, #20]
0x47DE	0xF0400180  ORR	R1, R0, #128
0x47E2	0x4870    LDR	R0, [PC, #448]
0x47E4	0x7001    STRB	R1, [R0, #0]
0x47E6	0xE002    B	L___Lib_System_InitialSetUpRCCRCC270
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1155 :: 		
0x47E8	0x9905    LDR	R1, [SP, #20]
0x47EA	0x486E    LDR	R0, [PC, #440]
0x47EC	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC270:
;__Lib_System.c, 1157 :: 		
0x47EE	0x9806    LDR	R0, [SP, #24]
0x47F0	0xF0000004  AND	R0, R0, #4
0x47F4	0xB148    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2132
0x47F6	0x980B    LDR	R0, [SP, #44]
0x47F8	0xF0000003  AND	R0, R0, #3
0x47FC	0xB928    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
L___Lib_System_InitialSetUpRCCRCC2118:
;__Lib_System.c, 1158 :: 		
L___Lib_System_InitialSetUpRCCRCC274:
0x47FE	0x486A    LDR	R0, [PC, #424]
0x4800	0x7800    LDRB	R0, [R0, #0]
0x4802	0xF0000002  AND	R0, R0, #2
0x4806	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1159 :: 		
0x4808	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC274
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1157 :: 		
L___Lib_System_InitialSetUpRCCRCC2132:
L___Lib_System_InitialSetUpRCCRCC2131:
;__Lib_System.c, 1162 :: 		
0x480A	0x9805    LDR	R0, [SP, #20]
0x480C	0xF0000004  AND	R0, R0, #4
0x4810	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC276
;__Lib_System.c, 1163 :: 		
L___Lib_System_InitialSetUpRCCRCC277:
0x4812	0x4865    LDR	R0, [PC, #404]
0x4814	0x7800    LDRB	R0, [R0, #0]
0x4816	0xF0000010  AND	R0, R0, #16
0x481A	0x2800    CMP	R0, #0
0x481C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC278
;__Lib_System.c, 1164 :: 		
0x481E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC277
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1165 :: 		
0x4820	0xE005    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC276:
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC280:
0x4822	0x4861    LDR	R0, [PC, #388]
0x4824	0x7800    LDRB	R0, [R0, #0]
0x4826	0xF0000010  AND	R0, R0, #16
0x482A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1167 :: 		
0x482C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC280
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1168 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
;__Lib_System.c, 1169 :: 		
0x482E	0x9807    LDR	R0, [SP, #28]
0x4830	0xF00001E0  AND	R1, R0, #224
0x4834	0x485D    LDR	R0, [PC, #372]
0x4836	0x7800    LDRB	R0, [R0, #0]
0x4838	0xF000001F  AND	R0, R0, #31
0x483C	0x4301    ORRS	R1, R0
0x483E	0x485B    LDR	R0, [PC, #364]
0x4840	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC264:
;__Lib_System.c, 1174 :: 		
0x4842	0x9808    LDR	R0, [SP, #32]
0x4844	0xF00001BF  AND	R1, R0, #191
0x4848	0x4859    LDR	R0, [PC, #356]
0x484A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x484C	0x9809    LDR	R0, [SP, #36]
0x484E	0xF00001BF  AND	R1, R0, #191
0x4852	0x4858    LDR	R0, [PC, #352]
0x4854	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x4856	0x9808    LDR	R0, [SP, #32]
0x4858	0xF0000040  AND	R0, R0, #64
0x485C	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1178 :: 		
0x485E	0x4854    LDR	R0, [PC, #336]
0x4860	0x7800    LDRB	R0, [R0, #0]
0x4862	0xF0400140  ORR	R1, R0, #64
0x4866	0x4852    LDR	R0, [PC, #328]
0x4868	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1179 :: 		
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1182 :: 		
0x486A	0x980F    LDR	R0, [SP, #60]
0x486C	0x2805    CMP	R0, #5
0x486E	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC283
;__Lib_System.c, 1183 :: 		
0x4870	0x4849    LDR	R0, [PC, #292]
0x4872	0x7800    LDRB	R0, [R0, #0]
0x4874	0xF0400102  ORR	R1, R0, #2
0x4878	0x4847    LDR	R0, [PC, #284]
0x487A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1184 :: 		
0x487C	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC284
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1185 :: 		
0x487E	0x980F    LDR	R0, [SP, #60]
0x4880	0x2806    CMP	R0, #6
0x4882	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x4884	0x980F    LDR	R0, [SP, #60]
0x4886	0x2807    CMP	R0, #7
0x4888	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x488A	0xE014    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC2134:
L___Lib_System_InitialSetUpRCCRCC2133:
;__Lib_System.c, 1186 :: 		
0x488C	0x4849    LDR	R0, [PC, #292]
0x488E	0x7800    LDRB	R0, [R0, #0]
0x4890	0xF0400140  ORR	R1, R0, #64
0x4894	0x4847    LDR	R0, [PC, #284]
0x4896	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1187 :: 		
L___Lib_System_InitialSetUpRCCRCC288:
0x4898	0x4843    LDR	R0, [PC, #268]
0x489A	0x7800    LDRB	R0, [R0, #0]
0x489C	0xF0000040  AND	R0, R0, #64
0x48A0	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1188 :: 		
0x48A2	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC288
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1189 :: 		
0x48A4	0x980F    LDR	R0, [SP, #60]
0x48A6	0x2807    CMP	R0, #7
0x48A8	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC290
;__Lib_System.c, 1191 :: 		
0x48AA	0x483E    LDR	R0, [PC, #248]
0x48AC	0x7800    LDRB	R0, [R0, #0]
0x48AE	0xF000013F  AND	R1, R0, #63
0x48B2	0x483C    LDR	R0, [PC, #240]
0x48B4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC290:
;__Lib_System.c, 1193 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
L___Lib_System_InitialSetUpRCCRCC284:
;__Lib_System.c, 1195 :: 		
0x48B6	0x980F    LDR	R0, [SP, #60]
0x48B8	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2136
0x48BA	0x980F    LDR	R0, [SP, #60]
0x48BC	0x2803    CMP	R0, #3
0x48BE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2135
0x48C0	0xE02C    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC2136:
L___Lib_System_InitialSetUpRCCRCC2135:
;__Lib_System.c, 1197 :: 		
L___Lib_System_InitialSetUpRCCRCC294:
0x48C2	0x4839    LDR	R0, [PC, #228]
0x48C4	0x7800    LDRB	R0, [R0, #0]
0x48C6	0xF000000C  AND	R0, R0, #12
0x48CA	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC295
;__Lib_System.c, 1198 :: 		
0x48CC	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC294
L___Lib_System_InitialSetUpRCCRCC295:
;__Lib_System.c, 1200 :: 		
0x48CE	0x483A    LDR	R0, [PC, #232]
0x48D0	0x6800    LDR	R0, [R0, #0]
0x48D2	0xF0400101  ORR	R1, R0, #1
0x48D6	0x4838    LDR	R0, [PC, #224]
0x48D8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1201 :: 		
0x48DA	0xF04F0100  MOV	R1, #0
0x48DE	0x4837    LDR	R0, [PC, #220]
0x48E0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1202 :: 		
0x48E2	0xF04F0180  MOV	R1, #128
0x48E6	0x4836    LDR	R0, [PC, #216]
0x48E8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1203 :: 		
0x48EA	0xF04F0105  MOV	R1, #5
0x48EE	0x4835    LDR	R0, [PC, #212]
0x48F0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1204 :: 		
0x48F2	0xF04F0101  MOV	R1, #1
0x48F6	0x4832    LDR	R0, [PC, #200]
0x48F8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L___Lib_System_InitialSetUpRCCRCC296:
0x48FA	0x4831    LDR	R0, [PC, #196]
0x48FC	0x6800    LDR	R0, [R0, #0]
0x48FE	0xF0000080  AND	R0, R0, #128
0x4902	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC297
;__Lib_System.c, 1206 :: 		
0x4904	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC296
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1207 :: 		
0x4906	0x2100    MOVS	R1, #0
0x4908	0x482D    LDR	R0, [PC, #180]
0x490A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1208 :: 		
0x490C	0x482A    LDR	R0, [PC, #168]
0x490E	0x6801    LDR	R1, [R0, #0]
0x4910	0xF06F0001  MVN	R0, #1
0x4914	0x4001    ANDS	R1, R0
0x4916	0x4828    LDR	R0, [PC, #160]
0x4918	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1209 :: 		
0x491A	0xE02A    B	L___Lib_System_InitialSetUpRCCRCC298
L___Lib_System_InitialSetUpRCCRCC293:
;__Lib_System.c, 1210 :: 		
0x491C	0x980F    LDR	R0, [SP, #60]
0x491E	0x2801    CMP	R0, #1
0x4920	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x4922	0x980F    LDR	R0, [SP, #60]
0x4924	0x2802    CMP	R0, #2
0x4926	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x4928	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2138:
L___Lib_System_InitialSetUpRCCRCC2137:
;__Lib_System.c, 1211 :: 		
L___Lib_System_InitialSetUpRCCRCC2102:
0x492A	0x481F    LDR	R0, [PC, #124]
0x492C	0x7800    LDRB	R0, [R0, #0]
0x492E	0xF000000C  AND	R0, R0, #12
0x4932	0x2804    CMP	R0, #4
0x4934	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2103
;__Lib_System.c, 1212 :: 		
0x4936	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2102
L___Lib_System_InitialSetUpRCCRCC2103:
;__Lib_System.c, 1213 :: 		
0x4938	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC2104
L___Lib_System_InitialSetUpRCCRCC2101:
;__Lib_System.c, 1214 :: 		
0x493A	0x980F    LDR	R0, [SP, #60]
0x493C	0x2804    CMP	R0, #4
0x493E	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2141
0x4940	0x980F    LDR	R0, [SP, #60]
0x4942	0x2806    CMP	R0, #6
0x4944	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x4946	0x980F    LDR	R0, [SP, #60]
0x4948	0x2805    CMP	R0, #5
0x494A	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x494C	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2141:
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
;__Lib_System.c, 1215 :: 		
L___Lib_System_InitialSetUpRCCRCC2108:
0x494E	0x4816    LDR	R0, [PC, #88]
0x4950	0x7800    LDRB	R0, [R0, #0]
0x4952	0xF000000C  AND	R0, R0, #12
0x4956	0x2808    CMP	R0, #8
0x4958	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2109
;__Lib_System.c, 1216 :: 		
0x495A	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2108
L___Lib_System_InitialSetUpRCCRCC2109:
;__Lib_System.c, 1217 :: 		
0x495C	0xE009    B	L___Lib_System_InitialSetUpRCCRCC2110
L___Lib_System_InitialSetUpRCCRCC2107:
;__Lib_System.c, 1218 :: 		
0x495E	0x980F    LDR	R0, [SP, #60]
0x4960	0x2807    CMP	R0, #7
0x4962	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC2111
;__Lib_System.c, 1219 :: 		
L___Lib_System_InitialSetUpRCCRCC2112:
0x4964	0x4810    LDR	R0, [PC, #64]
0x4966	0x7800    LDRB	R0, [R0, #0]
0x4968	0xF000000C  AND	R0, R0, #12
0x496C	0x280C    CMP	R0, #12
0x496E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2113
;__Lib_System.c, 1220 :: 		
0x4970	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2112
L___Lib_System_InitialSetUpRCCRCC2113:
;__Lib_System.c, 1221 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2104:
L___Lib_System_InitialSetUpRCCRCC298:
;__Lib_System.c, 1231 :: 		
0x4972	0x4815    LDR	R0, [PC, #84]
0x4974	0x6801    LDR	R1, [R0, #0]
0x4976	0xF06F000F  MVN	R0, #15
0x497A	0x4001    ANDS	R1, R0
0x497C	0x980C    LDR	R0, [SP, #48]
0x497E	0xF000000F  AND	R0, R0, #15
0x4982	0x4301    ORRS	R1, R0
0x4984	0x4810    LDR	R0, [PC, #64]
0x4986	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1232 :: 		
L_end_InitialSetUpRCCRCC2:
0x4988	0xB010    ADD	SP, SP, #64
0x498A	0x4770    BX	LR
0x498C	0x904C4004  	PORTA_PCR19+0
0x4990	0xF8FFFEFF  	#-16779009
0x4994	0x40084006  	MCG_SC+0
0x4998	0x40014006  	MCG_C2+0
0x499C	0x50004006  	OSC_CR+0
0x49A0	0x400C4006  	MCG_C7+0
0x49A4	0x40004006  	MCG_C1+0
0x49A8	0x40064006  	MCG_S+0
0x49AC	0x40034006  	MCG_C4+0
0x49B0	0x40044006  	MCG_C5+0
0x49B4	0x40054006  	MCG_C6+0
0x49B8	0x80384004  	SIM_SCGC5+0
0x49BC	0x00084004  	LPTMR0_CMR+0
0x49C0	0x00004004  	LPTMR0_CSR+0
0x49C4	0x00044004  	LPTMR0_PSR+0
0x49C8	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 973 :: 		
0x4468	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 974 :: 		
0x446A	0x4902    LDR	R1, [PC, #8]
0x446C	0x4802    LDR	R0, [PC, #8]
0x446E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 975 :: 		
L_end_InitialSetUpFosc:
0x4470	0xB001    ADD	SP, SP, #4
0x4472	0x4770    BX	LR
0x4474	0xD4C00001  	#120000
0x4478	0x37781FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 553 :: 		
0x4434	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 554 :: 		
L___GenExcept28:
0x4436	0xE7FE    B	L___GenExcept28
;__Lib_System.c, 555 :: 		
L_end___GenExcept:
0x4438	0xB001    ADD	SP, SP, #4
0x443A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 586 :: 		
0x443C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 587 :: 		
0x443E	0xB672    CPSID	i
;__Lib_System.c, 588 :: 		
0x4440	0x4908    LDR	R1, [PC, #32]
0x4442	0x6808    LDR	R0, [R1, #0]
0x4444	0xF4400070  ORR	R0, R0, #15728640
0x4448	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 589 :: 		
0x444A	0xBF00    NOP
;__Lib_System.c, 590 :: 		
0x444C	0xBF00    NOP
;__Lib_System.c, 591 :: 		
0x444E	0xBF00    NOP
;__Lib_System.c, 592 :: 		
0x4450	0xBF00    NOP
;__Lib_System.c, 594 :: 		
0x4452	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System.c, 595 :: 		
0x4456	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System.c, 596 :: 		
0x445A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System.c, 597 :: 		
0x445E	0xB662    CPSIE	i
;__Lib_System.c, 598 :: 		
L_end___EnableFPU:
0x4460	0xB001    ADD	SP, SP, #4
0x4462	0x4770    BX	LR
0x4464	0xED88E000  	#3758157192
; end of ___EnableFPU
0x54D8	0xB500    PUSH	(R14)
0x54DA	0xF8DFB014  LDR	R11, [PC, #20]
0x54DE	0xF8DFA014  LDR	R10, [PC, #20]
0x54E2	0xF8DFC014  LDR	R12, [PC, #20]
0x54E6	0xF7FEFEC5  BL	17012
0x54EA	0xBD00    POP	(R15)
0x54EC	0x4770    BX	LR
0x54EE	0xBF00    NOP
0x54F0	0x00001FFF  	#536805376
0x54F4	0x00901FFF  	#536805520
0x54F8	0x51DC0000  	#20956
0x5558	0xB500    PUSH	(R14)
0x555A	0xF8DFB010  LDR	R11, [PC, #16]
0x555E	0xF8DFA010  LDR	R10, [PC, #16]
0x5562	0xF7FEFF49  BL	17400
0x5566	0xBD00    POP	(R15)
0x5568	0x4770    BX	LR
0x556A	0xBF00    NOP
0x556C	0x00001FFF  	#536805376
0x5570	0x44A81FFF  	#536822952
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__irgrid2_driver.c,0 :: ?ICSirgrid2_readData_readReg_L0 [1664]
0x49CC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+0
0x49D0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+4
0x49D4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+8
0x49D8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+12
0x49DC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+16
0x49E0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+20
0x49E4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+24
0x49E8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+28
0x49EC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+32
0x49F0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+36
0x49F4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+40
0x49F8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+44
0x49FC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+48
0x4A00	0x00000000 ;?ICSirgrid2_readData_readReg_L0+52
0x4A04	0x00000000 ;?ICSirgrid2_readData_readReg_L0+56
0x4A08	0x00000000 ;?ICSirgrid2_readData_readReg_L0+60
0x4A0C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+64
0x4A10	0x00000000 ;?ICSirgrid2_readData_readReg_L0+68
0x4A14	0x00000000 ;?ICSirgrid2_readData_readReg_L0+72
0x4A18	0x00000000 ;?ICSirgrid2_readData_readReg_L0+76
0x4A1C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+80
0x4A20	0x00000000 ;?ICSirgrid2_readData_readReg_L0+84
0x4A24	0x00000000 ;?ICSirgrid2_readData_readReg_L0+88
0x4A28	0x00000000 ;?ICSirgrid2_readData_readReg_L0+92
0x4A2C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+96
0x4A30	0x00000000 ;?ICSirgrid2_readData_readReg_L0+100
0x4A34	0x00000000 ;?ICSirgrid2_readData_readReg_L0+104
0x4A38	0x00000000 ;?ICSirgrid2_readData_readReg_L0+108
0x4A3C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+112
0x4A40	0x00000000 ;?ICSirgrid2_readData_readReg_L0+116
0x4A44	0x00000000 ;?ICSirgrid2_readData_readReg_L0+120
0x4A48	0x00000000 ;?ICSirgrid2_readData_readReg_L0+124
0x4A4C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+128
0x4A50	0x00000000 ;?ICSirgrid2_readData_readReg_L0+132
0x4A54	0x00000000 ;?ICSirgrid2_readData_readReg_L0+136
0x4A58	0x00000000 ;?ICSirgrid2_readData_readReg_L0+140
0x4A5C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+144
0x4A60	0x00000000 ;?ICSirgrid2_readData_readReg_L0+148
0x4A64	0x00000000 ;?ICSirgrid2_readData_readReg_L0+152
0x4A68	0x00000000 ;?ICSirgrid2_readData_readReg_L0+156
0x4A6C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+160
0x4A70	0x00000000 ;?ICSirgrid2_readData_readReg_L0+164
0x4A74	0x00000000 ;?ICSirgrid2_readData_readReg_L0+168
0x4A78	0x00000000 ;?ICSirgrid2_readData_readReg_L0+172
0x4A7C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+176
0x4A80	0x00000000 ;?ICSirgrid2_readData_readReg_L0+180
0x4A84	0x00000000 ;?ICSirgrid2_readData_readReg_L0+184
0x4A88	0x00000000 ;?ICSirgrid2_readData_readReg_L0+188
0x4A8C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+192
0x4A90	0x00000000 ;?ICSirgrid2_readData_readReg_L0+196
0x4A94	0x00000000 ;?ICSirgrid2_readData_readReg_L0+200
0x4A98	0x00000000 ;?ICSirgrid2_readData_readReg_L0+204
0x4A9C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+208
0x4AA0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+212
0x4AA4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+216
0x4AA8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+220
0x4AAC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+224
0x4AB0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+228
0x4AB4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+232
0x4AB8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+236
0x4ABC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+240
0x4AC0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+244
0x4AC4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+248
0x4AC8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+252
0x4ACC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+256
0x4AD0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+260
0x4AD4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+264
0x4AD8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+268
0x4ADC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+272
0x4AE0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+276
0x4AE4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+280
0x4AE8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+284
0x4AEC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+288
0x4AF0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+292
0x4AF4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+296
0x4AF8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+300
0x4AFC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+304
0x4B00	0x00000000 ;?ICSirgrid2_readData_readReg_L0+308
0x4B04	0x00000000 ;?ICSirgrid2_readData_readReg_L0+312
0x4B08	0x00000000 ;?ICSirgrid2_readData_readReg_L0+316
0x4B0C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+320
0x4B10	0x00000000 ;?ICSirgrid2_readData_readReg_L0+324
0x4B14	0x00000000 ;?ICSirgrid2_readData_readReg_L0+328
0x4B18	0x00000000 ;?ICSirgrid2_readData_readReg_L0+332
0x4B1C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+336
0x4B20	0x00000000 ;?ICSirgrid2_readData_readReg_L0+340
0x4B24	0x00000000 ;?ICSirgrid2_readData_readReg_L0+344
0x4B28	0x00000000 ;?ICSirgrid2_readData_readReg_L0+348
0x4B2C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+352
0x4B30	0x00000000 ;?ICSirgrid2_readData_readReg_L0+356
0x4B34	0x00000000 ;?ICSirgrid2_readData_readReg_L0+360
0x4B38	0x00000000 ;?ICSirgrid2_readData_readReg_L0+364
0x4B3C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+368
0x4B40	0x00000000 ;?ICSirgrid2_readData_readReg_L0+372
0x4B44	0x00000000 ;?ICSirgrid2_readData_readReg_L0+376
0x4B48	0x00000000 ;?ICSirgrid2_readData_readReg_L0+380
0x4B4C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+384
0x4B50	0x00000000 ;?ICSirgrid2_readData_readReg_L0+388
0x4B54	0x00000000 ;?ICSirgrid2_readData_readReg_L0+392
0x4B58	0x00000000 ;?ICSirgrid2_readData_readReg_L0+396
0x4B5C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+400
0x4B60	0x00000000 ;?ICSirgrid2_readData_readReg_L0+404
0x4B64	0x00000000 ;?ICSirgrid2_readData_readReg_L0+408
0x4B68	0x00000000 ;?ICSirgrid2_readData_readReg_L0+412
0x4B6C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+416
0x4B70	0x00000000 ;?ICSirgrid2_readData_readReg_L0+420
0x4B74	0x00000000 ;?ICSirgrid2_readData_readReg_L0+424
0x4B78	0x00000000 ;?ICSirgrid2_readData_readReg_L0+428
0x4B7C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+432
0x4B80	0x00000000 ;?ICSirgrid2_readData_readReg_L0+436
0x4B84	0x00000000 ;?ICSirgrid2_readData_readReg_L0+440
0x4B88	0x00000000 ;?ICSirgrid2_readData_readReg_L0+444
0x4B8C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+448
0x4B90	0x00000000 ;?ICSirgrid2_readData_readReg_L0+452
0x4B94	0x00000000 ;?ICSirgrid2_readData_readReg_L0+456
0x4B98	0x00000000 ;?ICSirgrid2_readData_readReg_L0+460
0x4B9C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+464
0x4BA0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+468
0x4BA4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+472
0x4BA8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+476
0x4BAC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+480
0x4BB0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+484
0x4BB4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+488
0x4BB8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+492
0x4BBC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+496
0x4BC0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+500
0x4BC4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+504
0x4BC8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+508
0x4BCC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+512
0x4BD0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+516
0x4BD4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+520
0x4BD8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+524
0x4BDC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+528
0x4BE0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+532
0x4BE4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+536
0x4BE8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+540
0x4BEC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+544
0x4BF0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+548
0x4BF4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+552
0x4BF8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+556
0x4BFC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+560
0x4C00	0x00000000 ;?ICSirgrid2_readData_readReg_L0+564
0x4C04	0x00000000 ;?ICSirgrid2_readData_readReg_L0+568
0x4C08	0x00000000 ;?ICSirgrid2_readData_readReg_L0+572
0x4C0C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+576
0x4C10	0x00000000 ;?ICSirgrid2_readData_readReg_L0+580
0x4C14	0x00000000 ;?ICSirgrid2_readData_readReg_L0+584
0x4C18	0x00000000 ;?ICSirgrid2_readData_readReg_L0+588
0x4C1C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+592
0x4C20	0x00000000 ;?ICSirgrid2_readData_readReg_L0+596
0x4C24	0x00000000 ;?ICSirgrid2_readData_readReg_L0+600
0x4C28	0x00000000 ;?ICSirgrid2_readData_readReg_L0+604
0x4C2C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+608
0x4C30	0x00000000 ;?ICSirgrid2_readData_readReg_L0+612
0x4C34	0x00000000 ;?ICSirgrid2_readData_readReg_L0+616
0x4C38	0x00000000 ;?ICSirgrid2_readData_readReg_L0+620
0x4C3C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+624
0x4C40	0x00000000 ;?ICSirgrid2_readData_readReg_L0+628
0x4C44	0x00000000 ;?ICSirgrid2_readData_readReg_L0+632
0x4C48	0x00000000 ;?ICSirgrid2_readData_readReg_L0+636
0x4C4C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+640
0x4C50	0x00000000 ;?ICSirgrid2_readData_readReg_L0+644
0x4C54	0x00000000 ;?ICSirgrid2_readData_readReg_L0+648
0x4C58	0x00000000 ;?ICSirgrid2_readData_readReg_L0+652
0x4C5C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+656
0x4C60	0x00000000 ;?ICSirgrid2_readData_readReg_L0+660
0x4C64	0x00000000 ;?ICSirgrid2_readData_readReg_L0+664
0x4C68	0x00000000 ;?ICSirgrid2_readData_readReg_L0+668
0x4C6C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+672
0x4C70	0x00000000 ;?ICSirgrid2_readData_readReg_L0+676
0x4C74	0x00000000 ;?ICSirgrid2_readData_readReg_L0+680
0x4C78	0x00000000 ;?ICSirgrid2_readData_readReg_L0+684
0x4C7C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+688
0x4C80	0x00000000 ;?ICSirgrid2_readData_readReg_L0+692
0x4C84	0x00000000 ;?ICSirgrid2_readData_readReg_L0+696
0x4C88	0x00000000 ;?ICSirgrid2_readData_readReg_L0+700
0x4C8C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+704
0x4C90	0x00000000 ;?ICSirgrid2_readData_readReg_L0+708
0x4C94	0x00000000 ;?ICSirgrid2_readData_readReg_L0+712
0x4C98	0x00000000 ;?ICSirgrid2_readData_readReg_L0+716
0x4C9C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+720
0x4CA0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+724
0x4CA4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+728
0x4CA8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+732
0x4CAC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+736
0x4CB0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+740
0x4CB4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+744
0x4CB8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+748
0x4CBC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+752
0x4CC0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+756
0x4CC4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+760
0x4CC8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+764
0x4CCC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+768
0x4CD0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+772
0x4CD4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+776
0x4CD8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+780
0x4CDC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+784
0x4CE0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+788
0x4CE4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+792
0x4CE8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+796
0x4CEC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+800
0x4CF0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+804
0x4CF4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+808
0x4CF8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+812
0x4CFC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+816
0x4D00	0x00000000 ;?ICSirgrid2_readData_readReg_L0+820
0x4D04	0x00000000 ;?ICSirgrid2_readData_readReg_L0+824
0x4D08	0x00000000 ;?ICSirgrid2_readData_readReg_L0+828
0x4D0C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+832
0x4D10	0x00000000 ;?ICSirgrid2_readData_readReg_L0+836
0x4D14	0x00000000 ;?ICSirgrid2_readData_readReg_L0+840
0x4D18	0x00000000 ;?ICSirgrid2_readData_readReg_L0+844
0x4D1C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+848
0x4D20	0x00000000 ;?ICSirgrid2_readData_readReg_L0+852
0x4D24	0x00000000 ;?ICSirgrid2_readData_readReg_L0+856
0x4D28	0x00000000 ;?ICSirgrid2_readData_readReg_L0+860
0x4D2C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+864
0x4D30	0x00000000 ;?ICSirgrid2_readData_readReg_L0+868
0x4D34	0x00000000 ;?ICSirgrid2_readData_readReg_L0+872
0x4D38	0x00000000 ;?ICSirgrid2_readData_readReg_L0+876
0x4D3C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+880
0x4D40	0x00000000 ;?ICSirgrid2_readData_readReg_L0+884
0x4D44	0x00000000 ;?ICSirgrid2_readData_readReg_L0+888
0x4D48	0x00000000 ;?ICSirgrid2_readData_readReg_L0+892
0x4D4C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+896
0x4D50	0x00000000 ;?ICSirgrid2_readData_readReg_L0+900
0x4D54	0x00000000 ;?ICSirgrid2_readData_readReg_L0+904
0x4D58	0x00000000 ;?ICSirgrid2_readData_readReg_L0+908
0x4D5C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+912
0x4D60	0x00000000 ;?ICSirgrid2_readData_readReg_L0+916
0x4D64	0x00000000 ;?ICSirgrid2_readData_readReg_L0+920
0x4D68	0x00000000 ;?ICSirgrid2_readData_readReg_L0+924
0x4D6C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+928
0x4D70	0x00000000 ;?ICSirgrid2_readData_readReg_L0+932
0x4D74	0x00000000 ;?ICSirgrid2_readData_readReg_L0+936
0x4D78	0x00000000 ;?ICSirgrid2_readData_readReg_L0+940
0x4D7C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+944
0x4D80	0x00000000 ;?ICSirgrid2_readData_readReg_L0+948
0x4D84	0x00000000 ;?ICSirgrid2_readData_readReg_L0+952
0x4D88	0x00000000 ;?ICSirgrid2_readData_readReg_L0+956
0x4D8C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+960
0x4D90	0x00000000 ;?ICSirgrid2_readData_readReg_L0+964
0x4D94	0x00000000 ;?ICSirgrid2_readData_readReg_L0+968
0x4D98	0x00000000 ;?ICSirgrid2_readData_readReg_L0+972
0x4D9C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+976
0x4DA0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+980
0x4DA4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+984
0x4DA8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+988
0x4DAC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+992
0x4DB0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+996
0x4DB4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1000
0x4DB8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1004
0x4DBC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1008
0x4DC0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1012
0x4DC4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1016
0x4DC8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1020
0x4DCC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1024
0x4DD0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1028
0x4DD4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1032
0x4DD8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1036
0x4DDC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1040
0x4DE0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1044
0x4DE4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1048
0x4DE8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1052
0x4DEC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1056
0x4DF0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1060
0x4DF4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1064
0x4DF8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1068
0x4DFC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1072
0x4E00	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1076
0x4E04	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1080
0x4E08	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1084
0x4E0C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1088
0x4E10	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1092
0x4E14	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1096
0x4E18	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1100
0x4E1C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1104
0x4E20	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1108
0x4E24	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1112
0x4E28	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1116
0x4E2C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1120
0x4E30	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1124
0x4E34	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1128
0x4E38	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1132
0x4E3C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1136
0x4E40	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1140
0x4E44	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1144
0x4E48	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1148
0x4E4C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1152
0x4E50	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1156
0x4E54	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1160
0x4E58	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1164
0x4E5C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1168
0x4E60	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1172
0x4E64	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1176
0x4E68	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1180
0x4E6C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1184
0x4E70	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1188
0x4E74	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1192
0x4E78	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1196
0x4E7C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1200
0x4E80	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1204
0x4E84	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1208
0x4E88	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1212
0x4E8C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1216
0x4E90	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1220
0x4E94	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1224
0x4E98	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1228
0x4E9C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1232
0x4EA0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1236
0x4EA4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1240
0x4EA8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1244
0x4EAC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1248
0x4EB0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1252
0x4EB4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1256
0x4EB8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1260
0x4EBC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1264
0x4EC0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1268
0x4EC4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1272
0x4EC8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1276
0x4ECC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1280
0x4ED0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1284
0x4ED4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1288
0x4ED8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1292
0x4EDC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1296
0x4EE0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1300
0x4EE4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1304
0x4EE8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1308
0x4EEC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1312
0x4EF0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1316
0x4EF4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1320
0x4EF8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1324
0x4EFC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1328
0x4F00	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1332
0x4F04	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1336
0x4F08	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1340
0x4F0C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1344
0x4F10	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1348
0x4F14	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1352
0x4F18	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1356
0x4F1C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1360
0x4F20	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1364
0x4F24	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1368
0x4F28	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1372
0x4F2C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1376
0x4F30	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1380
0x4F34	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1384
0x4F38	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1388
0x4F3C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1392
0x4F40	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1396
0x4F44	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1400
0x4F48	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1404
0x4F4C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1408
0x4F50	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1412
0x4F54	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1416
0x4F58	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1420
0x4F5C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1424
0x4F60	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1428
0x4F64	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1432
0x4F68	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1436
0x4F6C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1440
0x4F70	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1444
0x4F74	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1448
0x4F78	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1452
0x4F7C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1456
0x4F80	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1460
0x4F84	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1464
0x4F88	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1468
0x4F8C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1472
0x4F90	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1476
0x4F94	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1480
0x4F98	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1484
0x4F9C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1488
0x4FA0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1492
0x4FA4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1496
0x4FA8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1500
0x4FAC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1504
0x4FB0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1508
0x4FB4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1512
0x4FB8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1516
0x4FBC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1520
0x4FC0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1524
0x4FC4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1528
0x4FC8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1532
0x4FCC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1536
0x4FD0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1540
0x4FD4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1544
0x4FD8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1548
0x4FDC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1552
0x4FE0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1556
0x4FE4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1560
0x4FE8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1564
0x4FEC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1568
0x4FF0	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1572
0x4FF4	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1576
0x4FF8	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1580
0x4FFC	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1584
0x5000	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1588
0x5004	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1592
0x5008	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1596
0x500C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1600
0x5010	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1604
0x5014	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1608
0x5018	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1612
0x501C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1616
0x5020	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1620
0x5024	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1624
0x5028	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1628
0x502C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1632
0x5030	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1636
0x5034	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1640
0x5038	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1644
0x503C	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1648
0x5040	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1652
0x5044	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1656
0x5048	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1660
; end of ?ICSirgrid2_readData_readReg_L0
;__Lib_I2C_012.c,32 :: _divTable [400]
0x504C	0x00000000 ;_divTable+0
0x5050	0x00000014 ;_divTable+4
0x5054	0x00000001 ;_divTable+8
0x5058	0x00000016 ;_divTable+12
0x505C	0x00000002 ;_divTable+16
0x5060	0x00000018 ;_divTable+20
0x5064	0x00000003 ;_divTable+24
0x5068	0x0000001A ;_divTable+28
0x506C	0x00000004 ;_divTable+32
0x5070	0x0000001C ;_divTable+36
0x5074	0x00000005 ;_divTable+40
0x5078	0x0000001E ;_divTable+44
0x507C	0x00000009 ;_divTable+48
0x5080	0x00000020 ;_divTable+52
0x5084	0x00000006 ;_divTable+56
0x5088	0x00000022 ;_divTable+60
0x508C	0x0000000A ;_divTable+64
0x5090	0x00000024 ;_divTable+68
0x5094	0x00000007 ;_divTable+72
0x5098	0x00000028 ;_divTable+76
0x509C	0x0000000C ;_divTable+80
0x50A0	0x0000002C ;_divTable+84
0x50A4	0x00000010 ;_divTable+88
0x50A8	0x00000030 ;_divTable+92
0x50AC	0x00000011 ;_divTable+96
0x50B0	0x00000038 ;_divTable+100
0x50B4	0x00000012 ;_divTable+104
0x50B8	0x00000040 ;_divTable+108
0x50BC	0x0000000F ;_divTable+112
0x50C0	0x00000044 ;_divTable+116
0x50C4	0x00000013 ;_divTable+120
0x50C8	0x00000048 ;_divTable+124
0x50CC	0x00000014 ;_divTable+128
0x50D0	0x00000050 ;_divTable+132
0x50D4	0x00000015 ;_divTable+136
0x50D8	0x00000058 ;_divTable+140
0x50DC	0x00000019 ;_divTable+144
0x50E0	0x00000060 ;_divTable+148
0x50E4	0x00000016 ;_divTable+152
0x50E8	0x00000068 ;_divTable+156
0x50EC	0x0000001A ;_divTable+160
0x50F0	0x00000070 ;_divTable+164
0x50F4	0x00000017 ;_divTable+168
0x50F8	0x00000080 ;_divTable+172
0x50FC	0x0000001C ;_divTable+176
0x5100	0x00000090 ;_divTable+180
0x5104	0x0000001D ;_divTable+184
0x5108	0x000000A0 ;_divTable+188
0x510C	0x0000001E ;_divTable+192
0x5110	0x000000C0 ;_divTable+196
0x5114	0x00000022 ;_divTable+200
0x5118	0x000000E0 ;_divTable+204
0x511C	0x0000001F ;_divTable+208
0x5120	0x000000F0 ;_divTable+212
0x5124	0x00000023 ;_divTable+216
0x5128	0x00000100 ;_divTable+220
0x512C	0x00000024 ;_divTable+224
0x5130	0x00000120 ;_divTable+228
0x5134	0x00000025 ;_divTable+232
0x5138	0x00000140 ;_divTable+236
0x513C	0x00000026 ;_divTable+240
0x5140	0x00000180 ;_divTable+244
0x5144	0x0000002A ;_divTable+248
0x5148	0x000001C0 ;_divTable+252
0x514C	0x00000027 ;_divTable+256
0x5150	0x000001E0 ;_divTable+260
0x5154	0x0000002B ;_divTable+264
0x5158	0x00000200 ;_divTable+268
0x515C	0x0000002C ;_divTable+272
0x5160	0x00000240 ;_divTable+276
0x5164	0x0000002D ;_divTable+280
0x5168	0x00000280 ;_divTable+284
0x516C	0x0000002E ;_divTable+288
0x5170	0x00000300 ;_divTable+292
0x5174	0x00000032 ;_divTable+296
0x5178	0x00000380 ;_divTable+300
0x517C	0x0000002F ;_divTable+304
0x5180	0x000003C0 ;_divTable+308
0x5184	0x00000033 ;_divTable+312
0x5188	0x00000400 ;_divTable+316
0x518C	0x00000034 ;_divTable+320
0x5190	0x00000480 ;_divTable+324
0x5194	0x00000035 ;_divTable+328
0x5198	0x00000500 ;_divTable+332
0x519C	0x00000036 ;_divTable+336
0x51A0	0x00000600 ;_divTable+340
0x51A4	0x0000003A ;_divTable+344
0x51A8	0x00000700 ;_divTable+348
0x51AC	0x00000037 ;_divTable+352
0x51B0	0x00000780 ;_divTable+356
0x51B4	0x0000003B ;_divTable+360
0x51B8	0x00000800 ;_divTable+364
0x51BC	0x0000003C ;_divTable+368
0x51C0	0x00000900 ;_divTable+372
0x51C4	0x0000003D ;_divTable+376
0x51C8	0x00000A00 ;_divTable+380
0x51CC	0x0000003E ;_divTable+384
0x51D0	0x00000C00 ;_divTable+388
0x51D4	0x0000003F ;_divTable+392
0x51D8	0x00000F00 ;_divTable+396
; end of _divTable
;Click_IR_Grid2_KINETIS.c,0 :: ?ICS?lstr2_Click_IR_Grid2_KINETIS [26]
0x51DC	0x202D2D2D ;?ICS?lstr2_Click_IR_Grid2_KINETIS+0
0x51E0	0x72617453 ;?ICS?lstr2_Click_IR_Grid2_KINETIS+4
0x51E4	0x656D2074 ;?ICS?lstr2_Click_IR_Grid2_KINETIS+8
0x51E8	0x72757361 ;?ICS?lstr2_Click_IR_Grid2_KINETIS+12
0x51EC	0x6E656D65 ;?ICS?lstr2_Click_IR_Grid2_KINETIS+16
0x51F0	0x2D2D2074 ;?ICS?lstr2_Click_IR_Grid2_KINETIS+20
0x51F4	0x002D ;?ICS?lstr2_Click_IR_Grid2_KINETIS+24
; end of ?ICS?lstr2_Click_IR_Grid2_KINETIS
;Click_IR_Grid2_KINETIS.c,0 :: ?ICS?lstr1_Click_IR_Grid2_KINETIS [22]
0x51F6	0x2D2D2D20 ;?ICS?lstr1_Click_IR_Grid2_KINETIS+0
0x51FA	0x73795320 ;?ICS?lstr1_Click_IR_Grid2_KINETIS+4
0x51FE	0x206D6574 ;?ICS?lstr1_Click_IR_Grid2_KINETIS+8
0x5202	0x74696E49 ;?ICS?lstr1_Click_IR_Grid2_KINETIS+12
0x5206	0x2D2D2D20 ;?ICS?lstr1_Click_IR_Grid2_KINETIS+16
0x520A	0x0020 ;?ICS?lstr1_Click_IR_Grid2_KINETIS+20
; end of ?ICS?lstr1_Click_IR_Grid2_KINETIS
;Click_IR_Grid2_KINETIS.c,0 :: ?ICS_Ta [4]
0x520C	0x00000000 ;?ICS_Ta+0
; end of ?ICS_Ta
;,0 :: _initBlock_6 [64]
; Containing: ?ICS?lstr3_Click_IR_Grid2_KINETIS [23]
;             ?ICS?lstr4_Click_IR_Grid2_KINETIS [2]
;             ?ICS?lstr5_Click_IR_Grid2_KINETIS [39]
0x5210	0x69626D41 ;_initBlock_6+0 : ?ICS?lstr3_Click_IR_Grid2_KINETIS at 0x5210
0x5214	0x20746E65 ;_initBlock_6+4
0x5218	0x706D6574 ;_initBlock_6+8
0x521C	0x74617265 ;_initBlock_6+12
0x5220	0x3A657275 ;_initBlock_6+16
0x5224	0x20002020 ;_initBlock_6+20 : ?ICS?lstr4_Click_IR_Grid2_KINETIS at 0x5227
0x5228	0x2D2D2D00 ;_initBlock_6+24 : ?ICS?lstr5_Click_IR_Grid2_KINETIS at 0x5229
0x522C	0x78695020 ;_initBlock_6+28
0x5230	0x74206C65 ;_initBlock_6+32
0x5234	0x65706D65 ;_initBlock_6+36
0x5238	0x75746172 ;_initBlock_6+40
0x523C	0x6D206572 ;_initBlock_6+44
0x5240	0x69727461 ;_initBlock_6+48
0x5244	0x32332078 ;_initBlock_6+52
0x5248	0x20343278 ;_initBlock_6+56
0x524C	0x002D2D2D ;_initBlock_6+60
; end of _initBlock_6
;Click_IR_Grid2_KINETIS.c,0 :: ?ICS?lstr6_Click_IR_Grid2_KINETIS [2]
0x5250	0x007C ;?ICS?lstr6_Click_IR_Grid2_KINETIS+0
; end of ?ICS?lstr6_Click_IR_Grid2_KINETIS
;Click_IR_Grid2_KINETIS.c,0 :: ?ICS?lstr7_Click_IR_Grid2_KINETIS [2]
0x5252	0x0020 ;?ICS?lstr7_Click_IR_Grid2_KINETIS+0
; end of ?ICS?lstr7_Click_IR_Grid2_KINETIS
;Click_IR_Grid2_KINETIS.c,0 :: ?ICS?lstr8_Click_IR_Grid2_KINETIS [2]
0x5254	0x0020 ;?ICS?lstr8_Click_IR_Grid2_KINETIS+0
; end of ?ICS?lstr8_Click_IR_Grid2_KINETIS
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x5256	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x525A	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x525C	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C0_TIMEOUT [4]
0x5260	0x00000000 ;?ICS__Lib_I2C_012__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C0_TIMEOUT
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C1_TIMEOUT [4]
0x5264	0x00000000 ;?ICS__Lib_I2C_012__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C1_TIMEOUT
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C2_TIMEOUT [4]
0x5268	0x00000000 ;?ICS__Lib_I2C_012__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C2_TIMEOUT
;__Lib_GPIO_MK64_Defs.c,423 :: __GPIO_Module_UART0_PB16_17 [108]
0x526C	0x00000331 ;__GPIO_Module_UART0_PB16_17+0
0x5270	0x00000330 ;__GPIO_Module_UART0_PB16_17+4
0x5274	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+8
0x5278	0x00000000 ;__GPIO_Module_UART0_PB16_17+12
0x527C	0x00000000 ;__GPIO_Module_UART0_PB16_17+16
0x5280	0x00000000 ;__GPIO_Module_UART0_PB16_17+20
0x5284	0x00000000 ;__GPIO_Module_UART0_PB16_17+24
0x5288	0x00000000 ;__GPIO_Module_UART0_PB16_17+28
0x528C	0x00000000 ;__GPIO_Module_UART0_PB16_17+32
0x5290	0x00000000 ;__GPIO_Module_UART0_PB16_17+36
0x5294	0x00000000 ;__GPIO_Module_UART0_PB16_17+40
0x5298	0x00000000 ;__GPIO_Module_UART0_PB16_17+44
0x529C	0x00000000 ;__GPIO_Module_UART0_PB16_17+48
0x52A0	0x00080000 ;__GPIO_Module_UART0_PB16_17+52
0x52A4	0x00080000 ;__GPIO_Module_UART0_PB16_17+56
0x52A8	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+60
0x52AC	0x00000000 ;__GPIO_Module_UART0_PB16_17+64
0x52B0	0x00000000 ;__GPIO_Module_UART0_PB16_17+68
0x52B4	0x00000000 ;__GPIO_Module_UART0_PB16_17+72
0x52B8	0x00000000 ;__GPIO_Module_UART0_PB16_17+76
0x52BC	0x00000000 ;__GPIO_Module_UART0_PB16_17+80
0x52C0	0x00000000 ;__GPIO_Module_UART0_PB16_17+84
0x52C4	0x00000000 ;__GPIO_Module_UART0_PB16_17+88
0x52C8	0x00000000 ;__GPIO_Module_UART0_PB16_17+92
0x52CC	0x00000000 ;__GPIO_Module_UART0_PB16_17+96
0x52D0	0x00000000 ;__GPIO_Module_UART0_PB16_17+100
0x52D4	0x00000000 ;__GPIO_Module_UART0_PB16_17+104
; end of __GPIO_Module_UART0_PB16_17
;__Lib_GPIO_MK64_Defs.c,438 :: __GPIO_Module_UART2_PD3_2 [108]
0x52D8	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x52DC	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x52E0	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x52E4	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x52E8	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x52EC	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x52F0	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x52F4	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x52F8	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x52FC	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x5300	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x5304	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x5308	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x530C	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x5310	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x5314	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x5318	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x531C	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x5320	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x5324	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x5328	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x532C	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x5330	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x5334	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x5338	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x533C	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x5340	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;__Lib_GPIO_MK64_Defs.c,746 :: __GPIO_Module_I2C0_PD8_9 [108]
0x5344	0x00000268 ;__GPIO_Module_I2C0_PD8_9+0
0x5348	0x00000269 ;__GPIO_Module_I2C0_PD8_9+4
0x534C	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+8
0x5350	0x00000000 ;__GPIO_Module_I2C0_PD8_9+12
0x5354	0x00000000 ;__GPIO_Module_I2C0_PD8_9+16
0x5358	0x00000000 ;__GPIO_Module_I2C0_PD8_9+20
0x535C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+24
0x5360	0x00000000 ;__GPIO_Module_I2C0_PD8_9+28
0x5364	0x00000000 ;__GPIO_Module_I2C0_PD8_9+32
0x5368	0x00000000 ;__GPIO_Module_I2C0_PD8_9+36
0x536C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+40
0x5370	0x00000000 ;__GPIO_Module_I2C0_PD8_9+44
0x5374	0x00000000 ;__GPIO_Module_I2C0_PD8_9+48
0x5378	0x00080000 ;__GPIO_Module_I2C0_PD8_9+52
0x537C	0x00080000 ;__GPIO_Module_I2C0_PD8_9+56
0x5380	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+60
0x5384	0x00000000 ;__GPIO_Module_I2C0_PD8_9+64
0x5388	0x00000000 ;__GPIO_Module_I2C0_PD8_9+68
0x538C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+72
0x5390	0x00000000 ;__GPIO_Module_I2C0_PD8_9+76
0x5394	0x00000000 ;__GPIO_Module_I2C0_PD8_9+80
0x5398	0x00000000 ;__GPIO_Module_I2C0_PD8_9+84
0x539C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+88
0x53A0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+92
0x53A4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+96
0x53A8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+100
0x53AC	0x00000000 ;__GPIO_Module_I2C0_PD8_9+104
; end of __GPIO_Module_I2C0_PD8_9
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x53B0	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x53B4	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x53B8	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x53BC	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x53C0	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x53C4	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x53C8	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x53CC	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x53D0	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x53D4	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x53D8	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x53DC	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x53E0	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x53E4	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x53E8	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x53EC	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x53F0	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x53F4	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x53F8	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x53FC	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x5400	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x5404	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x5408	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x540C	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x5410	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x5414	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x5418	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;docking_station_HEXIWEAR.c,47 :: __MIKROBUS1_GPIO [96]
0x541C	0x0000059D ;__MIKROBUS1_GPIO+0
0x5420	0x000005A9 ;__MIKROBUS1_GPIO+4
0x5424	0x00000591 ;__MIKROBUS1_GPIO+8
0x5428	0x00000579 ;__MIKROBUS1_GPIO+12
0x542C	0x00000585 ;__MIKROBUS1_GPIO+16
0x5430	0x000005B5 ;__MIKROBUS1_GPIO+20
0x5434	0x000005E5 ;__MIKROBUS1_GPIO+24
0x5438	0x000005F1 ;__MIKROBUS1_GPIO+28
0x543C	0x000005D9 ;__MIKROBUS1_GPIO+32
0x5440	0x000005C1 ;__MIKROBUS1_GPIO+36
0x5444	0x000005CD ;__MIKROBUS1_GPIO+40
0x5448	0x00000519 ;__MIKROBUS1_GPIO+44
0x544C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x5450	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x5454	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x5458	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x545C	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x5460	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x5464	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x5468	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x546C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x5470	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x5474	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x5478	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__irgrid2_driver.c,176 :: __irgrid2_driver__exp_coeff_L0 [40]
0x547C	0x3F800000 ;__irgrid2_driver__exp_coeff_L0+0
0x5480	0x3F317218 ;__irgrid2_driver__exp_coeff_L0+4
0x5484	0x3E75FDF0 ;__irgrid2_driver__exp_coeff_L0+8
0x5488	0x3D635847 ;__irgrid2_driver__exp_coeff_L0+12
0x548C	0x3C1D9558 ;__irgrid2_driver__exp_coeff_L0+16
0x5490	0x3AAEC482 ;__irgrid2_driver__exp_coeff_L0+20
0x5494	0x392178A8 ;__irgrid2_driver__exp_coeff_L0+24
0x5498	0x378093EF ;__irgrid2_driver__exp_coeff_L0+28
0x549C	0x35A792A0 ;__irgrid2_driver__exp_coeff_L0+32
0x54A0	0x34155646 ;__irgrid2_driver__exp_coeff_L0+36
; end of __irgrid2_driver__exp_coeff_L0
;__irgrid2_driver.c,215 :: __irgrid2_driver__log_coeff_L0 [36]
0x54A4	0x2EDBE6FF ;__irgrid2_driver__log_coeff_L0+0
0x54A8	0x3F7FFFC4 ;__irgrid2_driver__log_coeff_L0+4
0x54AC	0xBEFFEF80 ;__irgrid2_driver__log_coeff_L0+8
0x54B0	0x3EA9E190 ;__irgrid2_driver__log_coeff_L0+12
0x54B4	0xBE7682EC ;__irgrid2_driver__log_coeff_L0+16
0x54B8	0x3E2BAD82 ;__irgrid2_driver__log_coeff_L0+20
0x54BC	0xBDC33C0E ;__irgrid2_driver__log_coeff_L0+24
0x54C0	0x3D13D187 ;__irgrid2_driver__log_coeff_L0+28
0x54C4	0xBBD37841 ;__irgrid2_driver__log_coeff_L0+32
; end of __irgrid2_driver__log_coeff_L0
;docking_station_HEXIWEAR.c,15 :: __MIKROBUS1_I2C [12]
0x54C8	0x000014E5 ;__MIKROBUS1_I2C+0
0x54CC	0x000011B1 ;__MIKROBUS1_I2C+4
0x54D0	0x0000118D ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_IR_Grid2_KINETIS.c,3 :: __IRGRID2_I2C_CFG [4]
0x54D4	0x00061A80 ;__IRGRID2_I2C_CFG+0
; end of __IRGRID2_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x0440      [22]    __Lib_I2C_012_I2Cx_Is_Idle
0x0458     [180]    __Lib_GPIO_GPIO_HAL_Config
0x050C      [12]    docking_station_HEXIWEAR__setRST_2
0x0518      [12]    docking_station_HEXIWEAR__setSDA_1
0x0524      [12]    docking_station_HEXIWEAR__setAN_2
0x0530      [12]    docking_station_HEXIWEAR__setCS_2
0x053C      [12]    docking_station_HEXIWEAR__setPWM_2
0x0548      [12]    docking_station_HEXIWEAR__setINT_2
0x0554      [12]    docking_station_HEXIWEAR__setMOSI_2
0x0560      [12]    docking_station_HEXIWEAR__setSCK_2
0x056C      [12]    docking_station_HEXIWEAR__setMISO_2
0x0578      [12]    docking_station_HEXIWEAR__setSCK_1
0x0584      [12]    docking_station_HEXIWEAR__setMISO_1
0x0590      [12]    docking_station_HEXIWEAR__setCS_1
0x059C      [12]    docking_station_HEXIWEAR__setAN_1
0x05A8      [12]    docking_station_HEXIWEAR__setRST_1
0x05B4      [12]    docking_station_HEXIWEAR__setMOSI_1
0x05C0      [12]    docking_station_HEXIWEAR__setTX_1
0x05CC      [12]    docking_station_HEXIWEAR__setSCL_1
0x05D8      [12]    docking_station_HEXIWEAR__setRX_1
0x05E4      [12]    docking_station_HEXIWEAR__setPWM_1
0x05F0      [12]    docking_station_HEXIWEAR__setINT_1
0x05FC      [12]    docking_station_HEXIWEAR__setTX_3
0x0608      [12]    docking_station_HEXIWEAR__setSCL_3
0x0614      [12]    docking_station_HEXIWEAR__setRX_3
0x0620      [12]    docking_station_HEXIWEAR__setPWM_3
0x062C      [12]    docking_station_HEXIWEAR__setINT_3
0x0638     [260]    __Lib_I2C_012_I2Cx_Stop
0x073C     [172]    __Lib_I2C_012_I2Cx_ReadByte
0x07E8     [200]    __Lib_I2C_012_I2Cx_WriteByte
0x08B0      [12]    docking_station_HEXIWEAR__setSDA_3
0x08BC     [152]    __Lib_I2C_012_I2Cx_Wait_For_Idle
0x0954      [12]    docking_station_HEXIWEAR__setSDA_2
0x0960      [12]    docking_station_HEXIWEAR__setAN_3
0x096C      [12]    docking_station_HEXIWEAR__setSCL_2
0x0978      [12]    docking_station_HEXIWEAR__setRX_2
0x0984      [12]    docking_station_HEXIWEAR__setTX_2
0x0990      [12]    docking_station_HEXIWEAR__setMISO_3
0x099C      [12]    docking_station_HEXIWEAR__setMOSI_3
0x09A8      [12]    docking_station_HEXIWEAR__setSCK_3
0x09B4      [12]    docking_station_HEXIWEAR__setRST_3
0x09C0      [12]    docking_station_HEXIWEAR__setCS_3
0x09CC      [18]    _GPIO_Config
0x09E0     [316]    __Lib_I2C_012_I2Cx_Start
0x0B1C     [240]    __Lib_I2C_012_I2Cx_Read
0x0C0C     [492]    __Lib_I2C_012_I2Cx_Write
0x0DF8      [14]    __Lib_UART_012345_UART_Hal_Tx_Idle
0x0E08      [14]    __Lib_UART_012345_UART_Hal_DataReady
0x0E18      [24]    __Lib_UART_012345_UART_Hal_Read
0x0E30      [42]    __irgrid2_driver__frexp
0x0E5C      [12]    _Get_Fosc_kHz
0x0E68      [64]    __irgrid2_driver__eval_poly
0x0EA8      [96]    __irgrid2_driver__ldexp
0x0F08      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x0F60     [126]    __irgrid2_driver__floor
0x0FE0      [24]    _UART1_Read
0x0FF8      [24]    _UART2_Read
0x1010      [24]    _UART2_Data_Ready
0x1028      [24]    _UART1_Data_Ready
0x1040      [24]    _UART1_Tx_Idle
0x1058      [24]    _I2C2_Start
0x1070      [24]    _I2C1_Start
0x1088     [128]    _SIM_GetClocksFrequency
0x1108      [24]    _UART0_Tx_Idle
0x1120      [24]    _UART0_Data_Ready
0x1138      [24]    _UART0_Read
0x1150      [24]    _UART2_Tx_Idle
0x1168      [36]    _I2C2_Write
0x118C      [36]    _I2C0_Read
0x11B0      [36]    _I2C0_Write
0x11D4      [36]    _I2C1_Write
0x11F8     [116]    __irgrid2_driver__log
0x126C     [244]    __irgrid2_driver__exp
0x1360      [36]    _I2C1_Read
0x1384      [36]    _I2C2_Read
0x13A8      [24]    _UART5_Tx_Idle
0x13C0      [24]    _UART3_Tx_Idle
0x13D8      [24]    _UART4_Read
0x13F0      [24]    _UART3_Read
0x1408      [24]    _UART3_Data_Ready
0x1420      [24]    _UART5_Read
0x1438      [24]    _UART5_Data_Ready
0x1450      [24]    _UART4_Data_Ready
0x1468      [24]    _UART4_Tx_Idle
0x1480      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x148C      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x14C4      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x14D4      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x14E4      [24]    _I2C0_Start
0x14FC     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x1570      [74]    _GPIO_Alternate_Function_Enable
0x15BC      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x15DC     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x1670      [44]    __irgrid2_driver_hal_i2cStart
0x169C     [166]    __irgrid2_driver__pow
0x1744      [72]    __irgrid2_driver_CheckAdjacentPixels
0x178C      [36]    __irgrid2_driver_hal_i2cRead
0x17B0      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x17D0      [40]    __irgrid2_driver_hal_i2cWrite
0x17F8      [24]    _Delay_10ms
0x1810     [416]    __Lib_I2C_012_I2Cx_Init_Advanced
0x19B0     [332]    __Lib_UART_012345_UART_AssignPtr
0x1AFC      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x1B5C      [34]    __irgrid2_driver_ExtractGainParameters
0x1B80      [28]    _UART5_Write
0x1B9C      [84]    __irgrid2_driver_ExtractTgcParameters
0x1BF0      [88]    __irgrid2_driver_ExtractKsTaParameters
0x1C48      [24]    __irgrid2_driver_ExtractResolutionParameters
0x1C60      [28]    __irgrid2_driver_CheckEEPROMValid
0x1C7C     [208]    _irgrid2_readData
0x1D4C      [72]    __irgrid2_driver_ExtractVDDParameters
0x1D94      [28]    _I2C0_Init_Advanced
0x1DB0     [256]    __irgrid2_driver_ExtractPTATParameters
0x1EB0     [378]    __irgrid2_driver_ExtractCILCParameters
0x202C     [700]    __irgrid2_driver_ExtractCPParameters
0x22E8     [486]    __irgrid2_driver_ExtractDeviatingPixels
0x24D0     [200]    _irgrid2_GetVdd
0x2598      [76]    _irgrid2_writeByte
0x25E4     [910]    __irgrid2_driver_ExtractAlphaParameters
0x2974     [380]    __irgrid2_driver_ExtractKsToParameters
0x2AF0     [740]    __irgrid2_driver_ExtractOffsetParameters
0x2DD4     [370]    __irgrid2_driver_ExtractKvPixelParameters
0x2F48     [546]    __irgrid2_driver_ExtractKtaPixelParameters
0x316C      [28]    _UART1_Write
0x3188      [28]    _UART2_Write
0x31A4      [28]    _UART3_Write
0x31C0      [28]    _UART0_Write
0x31DC      [60]    _UART2_Init
0x3218      [60]    _UART3_Init
0x3254      [60]    _UART0_Init
0x3290      [28]    _UART4_Write
0x32AC      [32]    docking_station_HEXIWEAR__i2cInit_1
0x32CC      [36]    docking_station_HEXIWEAR__log_init2
0x32F0      [70]    _irgrid2_setRefreshRate
0x3338      [32]    docking_station_HEXIWEAR__log_write
0x3358      [36]    docking_station_HEXIWEAR__log_initUart
0x337C      [36]    docking_station_HEXIWEAR__log_init3
0x33A0     [260]    _irgrid2_GetTa
0x34A4    [1976]    _irgrid2_CalculateTo
0x3C5C      [40]    _strcpy
0x3C84      [36]    docking_station_HEXIWEAR__log_init1
0x3CA8      [24]    _Delay_100ms
0x3CC0     [178]    _irgrid2_getFrameData
0x3D74     [150]    _irgrid2_ExtractParameters
0x3E0C      [28]    _irgrid2_readEEPROM
0x3E28      [40]    __irgrid2_driver_hal_i2cMap
0x3E50       [2]    __irgrid2_driver_hal_gpioMap
0x3E54      [32]    docking_station_HEXIWEAR__i2cInit_2
0x3E74      [32]    docking_station_HEXIWEAR__i2cInit_3
0x3E94     [124]    _irgrid2_getPixelTemperature
0x3F10      [24]    _Delay_1ms
0x3F28      [58]    _mikrobus_i2cInit
0x3F64     [492]    _FloatToStr
0x4150      [48]    _irgrid2_init
0x4180     [112]    _mikrobus_logWrite
0x41F0      [70]    _mikrobus_logInit
0x4238      [36]    _irgrid2_i2cDriverInit
0x425C      [24]    _Delay_80us
0x4274      [20]    ___CC2DW
0x4288      [76]    _systemInit
0x42D4      [52]    _applicationInit
0x4308     [240]    _applicationTask
0x43F8      [58]    ___FillZeros
0x4434       [8]    ___GenExcept
0x443C      [44]    ___EnableFPU
0x4468      [20]    __Lib_System_InitialSetUpFosc
0x447C      [36]    _main
0x44A0    [1324]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG___irgrid2_driver__eval_poly_x
0x0000       [4]    FARG___irgrid2_driver__floor_x
0x0000       [4]    FARG_irgrid2_CalculateTo_emissivity
0x0000       [4]    FARG___irgrid2_driver__frexp_value
0x0000       [4]    FARG___irgrid2_driver__ldexp_value
0x0000       [4]    FARG___irgrid2_driver__log_x
0x0000       [4]    FARG___irgrid2_driver__pow_x
0x0000       [4]    FARG___irgrid2_driver__exp_x
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0004       [4]    FARG___irgrid2_driver__pow_y
0x0004       [4]    FARG_irgrid2_CalculateTo_tr
0x1FFF0000      [26]    ?lstr2_Click_IR_Grid2_KINETIS
0x1FFF001A      [22]    ?lstr1_Click_IR_Grid2_KINETIS
0x1FFF0030       [4]    _Ta
0x1FFF0034      [23]    ?lstr3_Click_IR_Grid2_KINETIS
0x1FFF004B       [2]    ?lstr4_Click_IR_Grid2_KINETIS
0x1FFF004D      [39]    ?lstr5_Click_IR_Grid2_KINETIS
0x1FFF0074       [2]    ?lstr6_Click_IR_Grid2_KINETIS
0x1FFF0076       [2]    ?lstr7_Click_IR_Grid2_KINETIS
0x1FFF0078       [2]    ?lstr8_Click_IR_Grid2_KINETIS
0x1FFF007A       [4]    ?lstr1___Lib_Conversions
0x1FFF007E       [2]    ?lstr2___Lib_Conversions
0x1FFF0080       [4]    ?lstr3___Lib_Conversions
0x1FFF0084       [4]    __Lib_I2C_012__I2C0_TIMEOUT
0x1FFF0088       [4]    __Lib_I2C_012__I2C1_TIMEOUT
0x1FFF008C       [4]    __Lib_I2C_012__I2C2_TIMEOUT
0x1FFF0090    [3072]    _pixelTemp
0x1FFF0C90     [100]    _demoText
0x1FFF0CF4       [2]    _cnt
0x1FFF0CF6       [1]    __irgrid2_driver__slaveAddress
0x1FFF0CF8       [4]    _logger
0x1FFF0CFC       [4]    __irgrid2_driver_fp_i2cWrite
0x1FFF0D00   [10864]    __irgrid2_driver_mlx90640
0x1FFF3770       [4]    __irgrid2_driver_fp_i2cStart
0x1FFF3774       [4]    __irgrid2_driver_fp_i2cRead
0x1FFF3778       [4]    ___System_CLOCK_IN_KHZ
0x1FFF377C       [4]    _I2C0_Timeout_Ptr
0x1FFF3780       [4]    _I2C1_Timeout_Ptr
0x1FFF3784       [4]    _I2C2_Timeout_Ptr
0x1FFF3788       [4]    _I2C_Start_Ptr
0x1FFF378C       [4]    _I2C_Read_Ptr
0x1FFF3790       [4]    _I2C_Write_Ptr
0x1FFF3794       [4]    _UART_Wr_Ptr
0x1FFF3798       [4]    _UART_Rd_Ptr
0x1FFF379C       [4]    _UART_Rdy_Ptr
0x1FFF37A0       [4]    _UART_Tx_Idle_Ptr
0x1FFF37A4    [1664]    irgrid2_init_eeMLX90640_L0
0x1FFF3E24    [1668]    irgrid2_getPixelTemperature_mlx90640Frame_L0
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x49CC    [1664]    ?ICSirgrid2_readData_readReg_L0
0x504C     [400]    _divTable
0x51DC      [26]    ?ICS?lstr2_Click_IR_Grid2_KINETIS
0x51F6      [22]    ?ICS?lstr1_Click_IR_Grid2_KINETIS
0x520C       [4]    ?ICS_Ta
0x5210      [23]    ?ICS?lstr3_Click_IR_Grid2_KINETIS
0x5227       [2]    ?ICS?lstr4_Click_IR_Grid2_KINETIS
0x5229      [39]    ?ICS?lstr5_Click_IR_Grid2_KINETIS
0x5250       [2]    ?ICS?lstr6_Click_IR_Grid2_KINETIS
0x5252       [2]    ?ICS?lstr7_Click_IR_Grid2_KINETIS
0x5254       [2]    ?ICS?lstr8_Click_IR_Grid2_KINETIS
0x5256       [4]    ?ICS?lstr1___Lib_Conversions
0x525A       [2]    ?ICS?lstr2___Lib_Conversions
0x525C       [4]    ?ICS?lstr3___Lib_Conversions
0x5260       [4]    ?ICS__Lib_I2C_012__I2C0_TIMEOUT
0x5264       [4]    ?ICS__Lib_I2C_012__I2C1_TIMEOUT
0x5268       [4]    ?ICS__Lib_I2C_012__I2C2_TIMEOUT
0x526C     [108]    __GPIO_Module_UART0_PB16_17
0x52D8     [108]    __GPIO_Module_UART2_PD3_2
0x5344     [108]    __GPIO_Module_I2C0_PD8_9
0x53B0     [108]    __GPIO_Module_UART3_PC16_17
0x541C      [96]    __MIKROBUS1_GPIO
0x547C      [40]    __irgrid2_driver__exp_coeff_L0
0x54A4      [36]    __irgrid2_driver__log_coeff_L0
0x54C8      [12]    __MIKROBUS1_I2C
0x54D4       [4]    __IRGRID2_I2C_CFG
