{
  "primitive_components":[
      "CTS",
      "raccu",
      "sequencer",
      "noc",
      "regfile",
      "dpu",
      "config_swb",
      "swb",
      "shadow_reg",
      "bus_selector",
      "dimarch_data_in_out_reg",
      "dimarch_data_in",
      "instr_inp_out_reg",
      "seq_address_rb",
      "seq_address_cb",
      "rf_block",
      "data_selector",
      "dimarch_data_in_out",
      "dimarch_data_out",
      "instr_inp",
      "ext_v_input_bus_in",
      "rst_n",
      "sel_r_ext",
      "valid_bot",
      "immediate",
      "data_in_this",
      "seq_cond_status",
      "address_assign",
      "MTRF_cell",
      "SILEGO_cell",
      "others"
    ]
}
