Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar  3 00:40:38 2018
| Host         : JakePC running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| CKLD-1    | Warning  | Clock Net has non-BUF driver and too many loads | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 3          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-1#1 Warning
Clock Net has non-BUF driver and too many loads  
Clock net design_1_i/processing_system7_0/inst/FCLK_CLK0 is not driven by a Clock Buffer and has more than 512 loads. Driver(s): design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on rgb_out_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on rgb_out_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on rgb_out_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>


