module muddlib07__fulladder(a, b, c, cout, s); 
  input a; 
  input b; 
  input c; 
  output cout; 
  output s; 
  supply1 vdd; 
  supply0 gnd; 
  wire coutb, net_1, net_11, net_111, net_23, net_32, net_33, net_90, net_92;
  wire net_94, net_95, sb;
  tranif1 nmos_0(gnd, net_1, a); 
  tranif1 nmos_1(gnd, net_1, b); 
  tranif1 nmos_2(net_1, coutb, c); 
  tranif1 nmos_3(gnd, net_11, a); 
  tranif1 nmos_4(net_11, coutb, b); 
  tranif1 nmos_5(gnd, net_23, a); 
  tranif1 nmos_6(gnd, net_23, b); 
  tranif1 nmos_7(gnd, net_23, c); 
  tranif1 nmos_8(net_23, sb, coutb); 
  tranif1 nmos_9(gnd, net_33, a); 
  tranif1 nmos_10(net_33, net_32, b); 
  tranif1 nmos_11(net_32, sb, c); 
  tranif1 nmos_12(gnd, cout, coutb); 
  tranif1 nmos_13(gnd, s, sb); 
  tranif0 pmos_1(sb, net_92, c); 
  tranif0 pmos_2(net_92, net_90, b); 
  tranif0 pmos_3(net_90, vdd, a); 
  tranif0 pmos_4(sb, net_94, coutb); 
  tranif0 pmos_5(net_94, vdd, b); 
  tranif0 pmos_6(net_94, vdd, c); 
  tranif0 pmos_7(net_94, vdd, a); 
  tranif0 pmos_8(cout, vdd, coutb); 
  tranif0 pmos_9(net_95, vdd, a); 
  tranif0 pmos_10(coutb, net_95, b); 
  tranif0 pmos_11(net_111, vdd, a); 
  tranif0 pmos_12(net_111, vdd, b); 
  tranif0 pmos_13(coutb, net_111, c); 
  tranif0 pmos_14(s, vdd, sb); 
endmodule 