module gate_level_2(output out0, input in0, in1);
	nor(out0,in1,in0);
endmodule