read_verilog ../top.v
proc
rename -src middle mid_module
tee -o result.out dump
