############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "conv2D/conv2D_label1"
set_directive_pipeline "conv2D/conv2D_label2"
set_directive_pipeline "conv2D/conv2D_label3"
set_directive_pipeline "conv2D/conv2D_label4"
set_directive_pipeline "conv2D/conv2D_label1"
set_directive_pipeline "conv2D/conv2D_label2"
set_directive_pipeline "conv2D/conv2D_label3"
set_directive_pipeline "conv2D/conv2D_label8"
