-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "12/26/2022 02:48:57"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PC IS
    PORT (
	clk : IN std_logic;
	rst : IN std_logic;
	instruction_A : IN std_logic_vector(2 DOWNTO 0);
	RegWrite : IN std_logic;
	MemWrite : IN std_logic;
	beq_sw : IN std_logic_vector(3 DOWNTO 0);
	br : IN std_logic;
	prode_register_file : BUFFER std_logic_vector(31 DOWNTO 0);
	prode_data_memory : BUFFER std_logic_vector(31 DOWNTO 0);
	display_led_register : BUFFER std_logic_vector(13 DOWNTO 0);
	display_led_memory : BUFFER std_logic_vector(13 DOWNTO 0)
	);
END PC;

-- Design Ports Information
-- br	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[0]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[2]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[5]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[7]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[8]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[9]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[10]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[11]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[12]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[13]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[14]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[15]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[16]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[17]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[18]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[19]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[20]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[21]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[22]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[23]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[24]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[25]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[26]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[27]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[28]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[29]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[30]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_register_file[31]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[0]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[2]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[3]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[4]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[5]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[6]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[7]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[8]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[9]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[10]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[11]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[12]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[13]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[14]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[15]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[16]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[17]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[18]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[19]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[20]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[21]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[22]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[23]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[24]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[25]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[26]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[27]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[28]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[29]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[30]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prode_data_memory[31]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[7]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[8]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[10]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_register[13]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[7]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[8]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[9]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[10]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[11]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[12]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display_led_memory[13]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegWrite	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_A[0]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_A[2]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_A[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- beq_sw[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- beq_sw[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- beq_sw[3]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- beq_sw[0]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemWrite	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF PC IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_instruction_A : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_MemWrite : std_logic;
SIGNAL ww_beq_sw : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_br : std_logic;
SIGNAL ww_prode_register_file : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_prode_data_memory : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_display_led_register : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_display_led_memory : std_logic_vector(13 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \br~input_o\ : std_logic;
SIGNAL \prode_register_file[0]~output_o\ : std_logic;
SIGNAL \prode_register_file[1]~output_o\ : std_logic;
SIGNAL \prode_register_file[2]~output_o\ : std_logic;
SIGNAL \prode_register_file[3]~output_o\ : std_logic;
SIGNAL \prode_register_file[4]~output_o\ : std_logic;
SIGNAL \prode_register_file[5]~output_o\ : std_logic;
SIGNAL \prode_register_file[6]~output_o\ : std_logic;
SIGNAL \prode_register_file[7]~output_o\ : std_logic;
SIGNAL \prode_register_file[8]~output_o\ : std_logic;
SIGNAL \prode_register_file[9]~output_o\ : std_logic;
SIGNAL \prode_register_file[10]~output_o\ : std_logic;
SIGNAL \prode_register_file[11]~output_o\ : std_logic;
SIGNAL \prode_register_file[12]~output_o\ : std_logic;
SIGNAL \prode_register_file[13]~output_o\ : std_logic;
SIGNAL \prode_register_file[14]~output_o\ : std_logic;
SIGNAL \prode_register_file[15]~output_o\ : std_logic;
SIGNAL \prode_register_file[16]~output_o\ : std_logic;
SIGNAL \prode_register_file[17]~output_o\ : std_logic;
SIGNAL \prode_register_file[18]~output_o\ : std_logic;
SIGNAL \prode_register_file[19]~output_o\ : std_logic;
SIGNAL \prode_register_file[20]~output_o\ : std_logic;
SIGNAL \prode_register_file[21]~output_o\ : std_logic;
SIGNAL \prode_register_file[22]~output_o\ : std_logic;
SIGNAL \prode_register_file[23]~output_o\ : std_logic;
SIGNAL \prode_register_file[24]~output_o\ : std_logic;
SIGNAL \prode_register_file[25]~output_o\ : std_logic;
SIGNAL \prode_register_file[26]~output_o\ : std_logic;
SIGNAL \prode_register_file[27]~output_o\ : std_logic;
SIGNAL \prode_register_file[28]~output_o\ : std_logic;
SIGNAL \prode_register_file[29]~output_o\ : std_logic;
SIGNAL \prode_register_file[30]~output_o\ : std_logic;
SIGNAL \prode_register_file[31]~output_o\ : std_logic;
SIGNAL \prode_data_memory[0]~output_o\ : std_logic;
SIGNAL \prode_data_memory[1]~output_o\ : std_logic;
SIGNAL \prode_data_memory[2]~output_o\ : std_logic;
SIGNAL \prode_data_memory[3]~output_o\ : std_logic;
SIGNAL \prode_data_memory[4]~output_o\ : std_logic;
SIGNAL \prode_data_memory[5]~output_o\ : std_logic;
SIGNAL \prode_data_memory[6]~output_o\ : std_logic;
SIGNAL \prode_data_memory[7]~output_o\ : std_logic;
SIGNAL \prode_data_memory[8]~output_o\ : std_logic;
SIGNAL \prode_data_memory[9]~output_o\ : std_logic;
SIGNAL \prode_data_memory[10]~output_o\ : std_logic;
SIGNAL \prode_data_memory[11]~output_o\ : std_logic;
SIGNAL \prode_data_memory[12]~output_o\ : std_logic;
SIGNAL \prode_data_memory[13]~output_o\ : std_logic;
SIGNAL \prode_data_memory[14]~output_o\ : std_logic;
SIGNAL \prode_data_memory[15]~output_o\ : std_logic;
SIGNAL \prode_data_memory[16]~output_o\ : std_logic;
SIGNAL \prode_data_memory[17]~output_o\ : std_logic;
SIGNAL \prode_data_memory[18]~output_o\ : std_logic;
SIGNAL \prode_data_memory[19]~output_o\ : std_logic;
SIGNAL \prode_data_memory[20]~output_o\ : std_logic;
SIGNAL \prode_data_memory[21]~output_o\ : std_logic;
SIGNAL \prode_data_memory[22]~output_o\ : std_logic;
SIGNAL \prode_data_memory[23]~output_o\ : std_logic;
SIGNAL \prode_data_memory[24]~output_o\ : std_logic;
SIGNAL \prode_data_memory[25]~output_o\ : std_logic;
SIGNAL \prode_data_memory[26]~output_o\ : std_logic;
SIGNAL \prode_data_memory[27]~output_o\ : std_logic;
SIGNAL \prode_data_memory[28]~output_o\ : std_logic;
SIGNAL \prode_data_memory[29]~output_o\ : std_logic;
SIGNAL \prode_data_memory[30]~output_o\ : std_logic;
SIGNAL \prode_data_memory[31]~output_o\ : std_logic;
SIGNAL \display_led_register[0]~output_o\ : std_logic;
SIGNAL \display_led_register[1]~output_o\ : std_logic;
SIGNAL \display_led_register[2]~output_o\ : std_logic;
SIGNAL \display_led_register[3]~output_o\ : std_logic;
SIGNAL \display_led_register[4]~output_o\ : std_logic;
SIGNAL \display_led_register[5]~output_o\ : std_logic;
SIGNAL \display_led_register[6]~output_o\ : std_logic;
SIGNAL \display_led_register[7]~output_o\ : std_logic;
SIGNAL \display_led_register[8]~output_o\ : std_logic;
SIGNAL \display_led_register[9]~output_o\ : std_logic;
SIGNAL \display_led_register[10]~output_o\ : std_logic;
SIGNAL \display_led_register[11]~output_o\ : std_logic;
SIGNAL \display_led_register[12]~output_o\ : std_logic;
SIGNAL \display_led_register[13]~output_o\ : std_logic;
SIGNAL \display_led_memory[0]~output_o\ : std_logic;
SIGNAL \display_led_memory[1]~output_o\ : std_logic;
SIGNAL \display_led_memory[2]~output_o\ : std_logic;
SIGNAL \display_led_memory[3]~output_o\ : std_logic;
SIGNAL \display_led_memory[4]~output_o\ : std_logic;
SIGNAL \display_led_memory[5]~output_o\ : std_logic;
SIGNAL \display_led_memory[6]~output_o\ : std_logic;
SIGNAL \display_led_memory[7]~output_o\ : std_logic;
SIGNAL \display_led_memory[8]~output_o\ : std_logic;
SIGNAL \display_led_memory[9]~output_o\ : std_logic;
SIGNAL \display_led_memory[10]~output_o\ : std_logic;
SIGNAL \display_led_memory[11]~output_o\ : std_logic;
SIGNAL \display_led_memory[12]~output_o\ : std_logic;
SIGNAL \display_led_memory[13]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \beq_sw[0]~input_o\ : std_logic;
SIGNAL \beq_sw[1]~input_o\ : std_logic;
SIGNAL \beq_sw[3]~input_o\ : std_logic;
SIGNAL \beq_sw[2]~input_o\ : std_logic;
SIGNAL \inst_mem|internal_Addr[0]~0_combout\ : std_logic;
SIGNAL \instruction_A[0]~input_o\ : std_logic;
SIGNAL \instruction_A[1]~input_o\ : std_logic;
SIGNAL \instruction_A[2]~input_o\ : std_logic;
SIGNAL \inst_mem|Mux30~5_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \inst_mem|Mux3~2_combout\ : std_logic;
SIGNAL \t1|Selector27~0_combout\ : std_logic;
SIGNAL \inst_mem|Mux30~2_combout\ : std_logic;
SIGNAL \inst_mem|Mux15~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][1]~14_combout\ : std_logic;
SIGNAL \RegWrite~input_o\ : std_logic;
SIGNAL \inst_mem|Mux20~0_combout\ : std_logic;
SIGNAL \inst_mem|Mux14~2_combout\ : std_logic;
SIGNAL \r_f|Decoder0~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][0]~4_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][1]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][1]~13_combout\ : std_logic;
SIGNAL \r_f|Decoder0~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][0]~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][1]~q\ : std_logic;
SIGNAL \r_f|Decoder0~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][0]~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][1]~q\ : std_logic;
SIGNAL \r_f|Mux62~2_combout\ : std_logic;
SIGNAL \r_f|Mux62~3_combout\ : std_logic;
SIGNAL \r_f|Decoder0~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[9][0]~5_combout\ : std_logic;
SIGNAL \r_f|rf_regs[9][1]~q\ : std_logic;
SIGNAL \r_f|Decoder0~5_combout\ : std_logic;
SIGNAL \r_f|rf_regs[8][0]~7_combout\ : std_logic;
SIGNAL \r_f|rf_regs[8][1]~q\ : std_logic;
SIGNAL \r_f|Mux62~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][1]~15_combout\ : std_logic;
SIGNAL \r_f|Decoder0~4_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][0]~6_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][1]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][1]~16_combout\ : std_logic;
SIGNAL \r_f|Decoder0~6_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][0]~8_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][1]~q\ : std_logic;
SIGNAL \r_f|Mux62~1_combout\ : std_logic;
SIGNAL \r_f|Mux62~4_combout\ : std_logic;
SIGNAL \mem|RAM[14][1]~30_combout\ : std_logic;
SIGNAL \MemWrite~input_o\ : std_logic;
SIGNAL \t1|Selector29~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][2]~18_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][2]~q\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[2]~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][0]~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][0]~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][2]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][2]~17_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][2]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][2]~q\ : std_logic;
SIGNAL \r_f|Mux61~2_combout\ : std_logic;
SIGNAL \r_f|Mux61~3_combout\ : std_logic;
SIGNAL \r_f|Mux61~4_combout\ : std_logic;
SIGNAL \mem|RAM[30][2]~33_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][3]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][3]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][3]~q\ : std_logic;
SIGNAL \r_f|Mux60~0_combout\ : std_logic;
SIGNAL \r_f|Mux60~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][3]~22_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][3]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][3]~24_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][3]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][3]~21_combout\ : std_logic;
SIGNAL \r_f|rf_regs[9][3]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][3]~23_combout\ : std_logic;
SIGNAL \r_f|rf_regs[8][3]~q\ : std_logic;
SIGNAL \r_f|Mux60~2_combout\ : std_logic;
SIGNAL \r_f|Mux60~3_combout\ : std_logic;
SIGNAL \r_f|Mux60~4_combout\ : std_logic;
SIGNAL \mem|RAM[6][3]~feeder_combout\ : std_logic;
SIGNAL \inst_mem|Mux1~2_combout\ : std_logic;
SIGNAL \inst_mem|Mux30~4_combout\ : std_logic;
SIGNAL \t1|Selector28~0_combout\ : std_logic;
SIGNAL \mem|RAM[11][26]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~73_combout\ : std_logic;
SIGNAL \mem|Decoder0~52_combout\ : std_logic;
SIGNAL \mem|Decoder0~101_combout\ : std_logic;
SIGNAL \mem|Decoder0~77_combout\ : std_logic;
SIGNAL \mem|RAM[11][26]~q\ : std_logic;
SIGNAL \mem|Decoder0~94_combout\ : std_logic;
SIGNAL \mem|Decoder0~74_combout\ : std_logic;
SIGNAL \mem|RAM[10][26]~q\ : std_logic;
SIGNAL \t1|Selector31~0_combout\ : std_logic;
SIGNAL \mem|RAM[9][26]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~57_combout\ : std_logic;
SIGNAL \mem|Decoder0~96_combout\ : std_logic;
SIGNAL \mem|Decoder0~75_combout\ : std_logic;
SIGNAL \mem|RAM[9][26]~q\ : std_logic;
SIGNAL \mem|Decoder0~99_combout\ : std_logic;
SIGNAL \mem|Decoder0~76_combout\ : std_logic;
SIGNAL \mem|RAM[8][26]~q\ : std_logic;
SIGNAL \mem|Mux37~10_combout\ : std_logic;
SIGNAL \mem|Mux37~11_combout\ : std_logic;
SIGNAL \mem|RAM[13][26]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~59_combout\ : std_logic;
SIGNAL \mem|Decoder0~98_combout\ : std_logic;
SIGNAL \mem|Decoder0~90_combout\ : std_logic;
SIGNAL \mem|RAM[13][26]~q\ : std_logic;
SIGNAL \mem|Decoder0~102_combout\ : std_logic;
SIGNAL \mem|Decoder0~93_combout\ : std_logic;
SIGNAL \mem|RAM[15][26]~q\ : std_logic;
SIGNAL \mem|RAM[14][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][26]~q\ : std_logic;
SIGNAL \mem|Decoder0~100_combout\ : std_logic;
SIGNAL \mem|Decoder0~92_combout\ : std_logic;
SIGNAL \mem|RAM[12][26]~q\ : std_logic;
SIGNAL \mem|Mux37~17_combout\ : std_logic;
SIGNAL \mem|Mux37~18_combout\ : std_logic;
SIGNAL \mem|RAM[5][26]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][31]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][31]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][31]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][31]~q\ : std_logic;
SIGNAL \r_f|Mux32~2_combout\ : std_logic;
SIGNAL \r_f|Mux32~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][31]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][31]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][31]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][31]~q\ : std_logic;
SIGNAL \r_f|Mux32~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][31]~q\ : std_logic;
SIGNAL \r_f|Mux32~1_combout\ : std_logic;
SIGNAL \r_f|Mux32~4_combout\ : std_logic;
SIGNAL \mem|RAM[7][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][28]~q\ : std_logic;
SIGNAL \mem|RAM[15][28]~q\ : std_logic;
SIGNAL \mem|RAM[14][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][28]~q\ : std_logic;
SIGNAL \mem|RAM[12][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[12][28]~q\ : std_logic;
SIGNAL \mem|Mux35~17_combout\ : std_logic;
SIGNAL \mem|Mux35~18_combout\ : std_logic;
SIGNAL \mem|RAM[11][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][28]~q\ : std_logic;
SIGNAL \mem|RAM[10][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][28]~q\ : std_logic;
SIGNAL \mem|RAM[9][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][28]~q\ : std_logic;
SIGNAL \mem|RAM[8][28]~q\ : std_logic;
SIGNAL \mem|Mux35~10_combout\ : std_logic;
SIGNAL \mem|Mux35~11_combout\ : std_logic;
SIGNAL \mem|RAM[2][28]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~84_combout\ : std_logic;
SIGNAL \mem|Decoder0~85_combout\ : std_logic;
SIGNAL \mem|RAM[2][28]~q\ : std_logic;
SIGNAL \mem|RAM[1][28]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][22]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][22]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][22]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][22]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][22]~q\ : std_logic;
SIGNAL \r_f|Mux41~0_combout\ : std_logic;
SIGNAL \r_f|Mux41~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][22]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][22]~q\ : std_logic;
SIGNAL \r_f|Mux41~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][22]~q\ : std_logic;
SIGNAL \r_f|Mux41~3_combout\ : std_logic;
SIGNAL \r_f|Mux41~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][22]~q\ : std_logic;
SIGNAL \mem|RAM[13][22]~q\ : std_logic;
SIGNAL \mem|RAM[14][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][22]~q\ : std_logic;
SIGNAL \mem|RAM[12][22]~q\ : std_logic;
SIGNAL \mem|Mux41~17_combout\ : std_logic;
SIGNAL \mem|Mux41~18_combout\ : std_logic;
SIGNAL \mem|RAM[2][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][22]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][12]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][12]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][12]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][12]~q\ : std_logic;
SIGNAL \r_f|Mux51~0_combout\ : std_logic;
SIGNAL \r_f|Mux51~1_combout\ : std_logic;
SIGNAL \r_f|Mux51~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][12]~q\ : std_logic;
SIGNAL \mem|RAM[13][12]~q\ : std_logic;
SIGNAL \mem|RAM[14][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][12]~q\ : std_logic;
SIGNAL \mem|RAM[12][12]~q\ : std_logic;
SIGNAL \mem|Mux51~17_combout\ : std_logic;
SIGNAL \mem|Mux51~18_combout\ : std_logic;
SIGNAL \mem|RAM[11][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][12]~q\ : std_logic;
SIGNAL \mem|RAM[10][12]~q\ : std_logic;
SIGNAL \mem|RAM[9][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][12]~q\ : std_logic;
SIGNAL \mem|RAM[8][12]~q\ : std_logic;
SIGNAL \mem|Mux51~10_combout\ : std_logic;
SIGNAL \mem|Mux51~11_combout\ : std_logic;
SIGNAL \mem|RAM[1][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][12]~q\ : std_logic;
SIGNAL \mem|Decoder0~87_combout\ : std_logic;
SIGNAL \mem|Decoder0~88_combout\ : std_logic;
SIGNAL \mem|RAM[0][12]~q\ : std_logic;
SIGNAL \mem|Mux51~14_combout\ : std_logic;
SIGNAL \mem|RAM[2][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][12]~q\ : std_logic;
SIGNAL \mem|RAM[3][12]~q\ : std_logic;
SIGNAL \mem|Mux51~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][12]~q\ : std_logic;
SIGNAL \mem|RAM[7][12]~q\ : std_logic;
SIGNAL \mem|RAM[6][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][12]~q\ : std_logic;
SIGNAL \mem|Decoder0~81_combout\ : std_logic;
SIGNAL \mem|Decoder0~82_combout\ : std_logic;
SIGNAL \mem|RAM[4][12]~q\ : std_logic;
SIGNAL \mem|Mux51~12_combout\ : std_logic;
SIGNAL \mem|Mux51~13_combout\ : std_logic;
SIGNAL \mem|Mux51~16_combout\ : std_logic;
SIGNAL \mem|Mux51~19_combout\ : std_logic;
SIGNAL \mem|RAM[30][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][12]~q\ : std_logic;
SIGNAL \mem|Decoder0~49_combout\ : std_logic;
SIGNAL \mem|Decoder0~50_combout\ : std_logic;
SIGNAL \mem|RAM[22][12]~q\ : std_logic;
SIGNAL \mem|RAM[26][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~53_combout\ : std_logic;
SIGNAL \mem|RAM[26][12]~q\ : std_logic;
SIGNAL \mem|RAM[18][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~54_combout\ : std_logic;
SIGNAL \mem|Decoder0~55_combout\ : std_logic;
SIGNAL \mem|RAM[18][12]~q\ : std_logic;
SIGNAL \mem|Mux51~0_combout\ : std_logic;
SIGNAL \mem|Mux51~1_combout\ : std_logic;
SIGNAL \mem|RAM[27][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~69_combout\ : std_logic;
SIGNAL \mem|RAM[27][12]~q\ : std_logic;
SIGNAL \mem|Decoder0~72_combout\ : std_logic;
SIGNAL \mem|RAM[31][12]~q\ : std_logic;
SIGNAL \mem|RAM[23][12]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[9][13]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][13]~q\ : std_logic;
SIGNAL \r_f|Mux50~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][13]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][13]~q\ : std_logic;
SIGNAL \r_f|Mux50~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][13]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][13]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][13]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][13]~q\ : std_logic;
SIGNAL \r_f|Mux50~0_combout\ : std_logic;
SIGNAL \r_f|Mux50~1_combout\ : std_logic;
SIGNAL \r_f|Mux50~4_combout\ : std_logic;
SIGNAL \mem|RAM[7][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][13]~q\ : std_logic;
SIGNAL \mem|RAM[6][13]~q\ : std_logic;
SIGNAL \mem|RAM[4][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[4][13]~q\ : std_logic;
SIGNAL \mem|RAM[5][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][13]~q\ : std_logic;
SIGNAL \mem|Mux50~10_combout\ : std_logic;
SIGNAL \mem|Mux50~11_combout\ : std_logic;
SIGNAL \mem|RAM[15][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][13]~q\ : std_logic;
SIGNAL \mem|RAM[14][13]~q\ : std_logic;
SIGNAL \mem|RAM[12][13]~q\ : std_logic;
SIGNAL \mem|RAM[13][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][13]~q\ : std_logic;
SIGNAL \mem|Mux50~17_combout\ : std_logic;
SIGNAL \mem|Mux50~18_combout\ : std_logic;
SIGNAL \mem|RAM[9][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][13]~q\ : std_logic;
SIGNAL \mem|RAM[11][13]~q\ : std_logic;
SIGNAL \mem|RAM[10][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][13]~q\ : std_logic;
SIGNAL \mem|RAM[8][13]~q\ : std_logic;
SIGNAL \mem|Mux50~12_combout\ : std_logic;
SIGNAL \mem|Mux50~13_combout\ : std_logic;
SIGNAL \mem|RAM[1][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][13]~q\ : std_logic;
SIGNAL \mem|RAM[3][13]~q\ : std_logic;
SIGNAL \mem|RAM[2][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][13]~q\ : std_logic;
SIGNAL \mem|RAM[0][13]~q\ : std_logic;
SIGNAL \mem|Mux50~14_combout\ : std_logic;
SIGNAL \mem|Mux50~15_combout\ : std_logic;
SIGNAL \mem|Mux50~16_combout\ : std_logic;
SIGNAL \mem|Mux50~19_combout\ : std_logic;
SIGNAL \mem|RAM[29][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~62_combout\ : std_logic;
SIGNAL \mem|RAM[29][13]~q\ : std_logic;
SIGNAL \mem|Decoder0~97_combout\ : std_logic;
SIGNAL \mem|Decoder0~60_combout\ : std_logic;
SIGNAL \mem|RAM[21][13]~q\ : std_logic;
SIGNAL \mem|RAM[17][13]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][6]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][6]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][6]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][6]~q\ : std_logic;
SIGNAL \r_f|Mux57~2_combout\ : std_logic;
SIGNAL \r_f|Mux57~3_combout\ : std_logic;
SIGNAL \r_f|Mux57~4_combout\ : std_logic;
SIGNAL \mem|RAM[11][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][6]~q\ : std_logic;
SIGNAL \mem|RAM[10][6]~q\ : std_logic;
SIGNAL \mem|RAM[9][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][6]~q\ : std_logic;
SIGNAL \mem|RAM[8][6]~q\ : std_logic;
SIGNAL \mem|Mux57~10_combout\ : std_logic;
SIGNAL \mem|Mux57~11_combout\ : std_logic;
SIGNAL \mem|RAM[1][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][6]~q\ : std_logic;
SIGNAL \mem|RAM[0][6]~q\ : std_logic;
SIGNAL \mem|Mux57~14_combout\ : std_logic;
SIGNAL \mem|RAM[2][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][6]~q\ : std_logic;
SIGNAL \mem|RAM[3][6]~q\ : std_logic;
SIGNAL \mem|Mux57~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][6]~q\ : std_logic;
SIGNAL \mem|RAM[7][6]~q\ : std_logic;
SIGNAL \mem|RAM[6][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][6]~q\ : std_logic;
SIGNAL \mem|RAM[4][6]~q\ : std_logic;
SIGNAL \mem|Mux57~12_combout\ : std_logic;
SIGNAL \mem|Mux57~13_combout\ : std_logic;
SIGNAL \mem|Mux57~16_combout\ : std_logic;
SIGNAL \mem|RAM[15][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][6]~q\ : std_logic;
SIGNAL \mem|RAM[13][6]~q\ : std_logic;
SIGNAL \mem|RAM[14][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][6]~q\ : std_logic;
SIGNAL \mem|RAM[12][6]~q\ : std_logic;
SIGNAL \mem|Mux57~17_combout\ : std_logic;
SIGNAL \mem|Mux57~18_combout\ : std_logic;
SIGNAL \mem|Mux57~19_combout\ : std_logic;
SIGNAL \mem|RAM[30][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][6]~q\ : std_logic;
SIGNAL \mem|RAM[22][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][6]~q\ : std_logic;
SIGNAL \mem|RAM[26][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][6]~q\ : std_logic;
SIGNAL \mem|RAM[18][6]~q\ : std_logic;
SIGNAL \mem|Mux57~0_combout\ : std_logic;
SIGNAL \mem|Mux57~1_combout\ : std_logic;
SIGNAL \mem|RAM[27][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][6]~q\ : std_logic;
SIGNAL \mem|RAM[31][6]~q\ : std_logic;
SIGNAL \mem|Decoder0~71_RESYN34_RESYN52_BDD53\ : std_logic;
SIGNAL \mem|Decoder0~71_RESYN34_BDD35\ : std_logic;
SIGNAL \mem|Decoder0~71_combout\ : std_logic;
SIGNAL \mem|RAM[19][6]~q\ : std_logic;
SIGNAL \mem|RAM[23][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][6]~q\ : std_logic;
SIGNAL \mem|Mux57~7_combout\ : std_logic;
SIGNAL \mem|Mux57~8_combout\ : std_logic;
SIGNAL \mem|RAM[25][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~58_combout\ : std_logic;
SIGNAL \mem|RAM[25][6]~q\ : std_logic;
SIGNAL \mem|RAM[29][6]~q\ : std_logic;
SIGNAL \mem|RAM[21][6]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][6]~q\ : std_logic;
SIGNAL \mem|RAM[17][6]~q\ : std_logic;
SIGNAL \mem|Mux57~2_combout\ : std_logic;
SIGNAL \mem|Mux57~3_combout\ : std_logic;
SIGNAL \mem|Decoder0~63_combout\ : std_logic;
SIGNAL \mem|Decoder0~64_combout\ : std_logic;
SIGNAL \mem|RAM[20][6]~q\ : std_logic;
SIGNAL \mem|Decoder0~68_combout\ : std_logic;
SIGNAL \mem|RAM[28][6]~q\ : std_logic;
SIGNAL \mem|RAM[24][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~65_combout\ : std_logic;
SIGNAL \mem|RAM[24][6]~q\ : std_logic;
SIGNAL \mem|RAM[16][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~66_combout\ : std_logic;
SIGNAL \mem|Decoder0~67_combout\ : std_logic;
SIGNAL \mem|RAM[16][6]~q\ : std_logic;
SIGNAL \mem|Mux57~4_combout\ : std_logic;
SIGNAL \mem|Mux57~5_combout\ : std_logic;
SIGNAL \mem|Mux57~6_combout\ : std_logic;
SIGNAL \mem|Mux57~9_combout\ : std_logic;
SIGNAL \mem|Mux57~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[6]~6_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][6]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][6]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][6]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][6]~q\ : std_logic;
SIGNAL \r_f|Mux57~0_combout\ : std_logic;
SIGNAL \r_f|Mux57~1_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~8_RESYN22_BDD23\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~8_combout\ : std_logic;
SIGNAL \r_f|Mux25~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][5]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][5]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][5]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][5]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][5]~q\ : std_logic;
SIGNAL \r_f|Mux58~0_combout\ : std_logic;
SIGNAL \r_f|Mux58~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][5]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][5]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][5]~q\ : std_logic;
SIGNAL \r_f|Mux58~2_combout\ : std_logic;
SIGNAL \r_f|Mux58~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~7_RESYN20_BDD21\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~7_combout\ : std_logic;
SIGNAL \r_f|rf_regs[9][4]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][4]~q\ : std_logic;
SIGNAL \r_f|Mux59~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][4]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][4]~q\ : std_logic;
SIGNAL \r_f|Mux59~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][4]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][4]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][4]~q\ : std_logic;
SIGNAL \r_f|Mux59~2_combout\ : std_logic;
SIGNAL \r_f|Mux59~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~5_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~6_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~4_combout\ : std_logic;
SIGNAL \r_f|Mux29~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~1_RESYN16_BDD17\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~1_RESYN14_BDD15\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][0]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][0]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][0]~12_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][0]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][0]~q\ : std_logic;
SIGNAL \r_f|Mux63~0_combout\ : std_logic;
SIGNAL \r_f|Mux63~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][0]~10_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][0]~q\ : std_logic;
SIGNAL \r_f|rf_regs[1][0]~9_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][0]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][0]~q\ : std_logic;
SIGNAL \r_f|Mux63~2_combout\ : std_logic;
SIGNAL \r_f|Mux63~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~2_RESYN18_BDD19\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~2_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \r_f|Mux58~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][5]~q\ : std_logic;
SIGNAL \mem|RAM[14][5]~q\ : std_logic;
SIGNAL \mem|RAM[13][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][5]~q\ : std_logic;
SIGNAL \mem|RAM[12][5]~q\ : std_logic;
SIGNAL \mem|Mux58~17_combout\ : std_logic;
SIGNAL \mem|Mux58~18_combout\ : std_logic;
SIGNAL \mem|RAM[7][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][5]~q\ : std_logic;
SIGNAL \mem|RAM[6][5]~q\ : std_logic;
SIGNAL \mem|RAM[5][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][5]~q\ : std_logic;
SIGNAL \mem|RAM[4][5]~q\ : std_logic;
SIGNAL \mem|Mux58~10_combout\ : std_logic;
SIGNAL \mem|Mux58~11_combout\ : std_logic;
SIGNAL \mem|RAM[3][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[3][5]~q\ : std_logic;
SIGNAL \mem|RAM[1][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][5]~q\ : std_logic;
SIGNAL \mem|RAM[0][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[0][5]~q\ : std_logic;
SIGNAL \mem|RAM[2][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][5]~q\ : std_logic;
SIGNAL \mem|Mux58~14_combout\ : std_logic;
SIGNAL \mem|Mux58~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][5]~q\ : std_logic;
SIGNAL \mem|RAM[11][5]~q\ : std_logic;
SIGNAL \mem|RAM[10][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][5]~q\ : std_logic;
SIGNAL \mem|RAM[8][5]~q\ : std_logic;
SIGNAL \mem|Mux58~12_combout\ : std_logic;
SIGNAL \mem|Mux58~13_combout\ : std_logic;
SIGNAL \mem|Mux58~16_combout\ : std_logic;
SIGNAL \mem|Mux58~19_combout\ : std_logic;
SIGNAL \mem|RAM[29][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][5]~q\ : std_logic;
SIGNAL \mem|RAM[21][5]~q\ : std_logic;
SIGNAL \mem|RAM[25][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][5]~q\ : std_logic;
SIGNAL \mem|RAM[17][5]~q\ : std_logic;
SIGNAL \mem|Mux58~0_combout\ : std_logic;
SIGNAL \mem|Mux58~1_combout\ : std_logic;
SIGNAL \mem|RAM[23][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][5]~q\ : std_logic;
SIGNAL \mem|RAM[31][5]~q\ : std_logic;
SIGNAL \mem|RAM[27][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][5]~q\ : std_logic;
SIGNAL \mem|RAM[19][5]~q\ : std_logic;
SIGNAL \mem|Mux58~7_combout\ : std_logic;
SIGNAL \mem|Mux58~8_combout\ : std_logic;
SIGNAL \mem|RAM[22][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][5]~q\ : std_logic;
SIGNAL \mem|RAM[18][5]~q\ : std_logic;
SIGNAL \mem|Mux58~2_combout\ : std_logic;
SIGNAL \mem|RAM[30][5]~q\ : std_logic;
SIGNAL \mem|RAM[26][5]~q\ : std_logic;
SIGNAL \mem|Mux58~3_combout\ : std_logic;
SIGNAL \mem|RAM[24][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][5]~q\ : std_logic;
SIGNAL \mem|RAM[28][5]~q\ : std_logic;
SIGNAL \mem|RAM[20][5]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][5]~q\ : std_logic;
SIGNAL \mem|RAM[16][5]~q\ : std_logic;
SIGNAL \mem|Mux58~4_combout\ : std_logic;
SIGNAL \mem|Mux58~5_combout\ : std_logic;
SIGNAL \mem|Mux58~6_combout\ : std_logic;
SIGNAL \mem|Mux58~9_combout\ : std_logic;
SIGNAL \mem|Mux58~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[5]~5_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][5]~q\ : std_logic;
SIGNAL \r_f|Mux26~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][7]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][7]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][7]~q\ : std_logic;
SIGNAL \r_f|Mux56~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][7]~q\ : std_logic;
SIGNAL \r_f|Mux56~3_combout\ : std_logic;
SIGNAL \r_f|Mux56~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][7]~q\ : std_logic;
SIGNAL \mem|RAM[14][7]~q\ : std_logic;
SIGNAL \mem|RAM[13][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][7]~q\ : std_logic;
SIGNAL \mem|RAM[12][7]~q\ : std_logic;
SIGNAL \mem|Mux56~17_combout\ : std_logic;
SIGNAL \mem|Mux56~18_combout\ : std_logic;
SIGNAL \mem|RAM[5][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][7]~q\ : std_logic;
SIGNAL \mem|RAM[4][7]~q\ : std_logic;
SIGNAL \mem|Mux56~10_combout\ : std_logic;
SIGNAL \mem|RAM[7][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][7]~q\ : std_logic;
SIGNAL \mem|RAM[6][7]~q\ : std_logic;
SIGNAL \mem|Mux56~11_combout\ : std_logic;
SIGNAL \mem|RAM[1][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][7]~q\ : std_logic;
SIGNAL \mem|RAM[3][7]~q\ : std_logic;
SIGNAL \mem|RAM[2][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][7]~q\ : std_logic;
SIGNAL \mem|RAM[0][7]~q\ : std_logic;
SIGNAL \mem|Mux56~14_combout\ : std_logic;
SIGNAL \mem|Mux56~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][7]~q\ : std_logic;
SIGNAL \mem|RAM[11][7]~q\ : std_logic;
SIGNAL \mem|RAM[10][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][7]~q\ : std_logic;
SIGNAL \mem|RAM[8][7]~q\ : std_logic;
SIGNAL \mem|Mux56~12_combout\ : std_logic;
SIGNAL \mem|Mux56~13_combout\ : std_logic;
SIGNAL \mem|Mux56~16_combout\ : std_logic;
SIGNAL \mem|Mux56~19_combout\ : std_logic;
SIGNAL \mem|RAM[23][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][7]~q\ : std_logic;
SIGNAL \mem|RAM[31][7]~q\ : std_logic;
SIGNAL \mem|RAM[27][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][7]~q\ : std_logic;
SIGNAL \mem|RAM[19][7]~q\ : std_logic;
SIGNAL \mem|Mux56~7_combout\ : std_logic;
SIGNAL \mem|Mux56~8_combout\ : std_logic;
SIGNAL \mem|RAM[29][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][7]~q\ : std_logic;
SIGNAL \mem|RAM[21][7]~q\ : std_logic;
SIGNAL \mem|RAM[25][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][7]~q\ : std_logic;
SIGNAL \mem|RAM[17][7]~q\ : std_logic;
SIGNAL \mem|Mux56~0_combout\ : std_logic;
SIGNAL \mem|Mux56~1_combout\ : std_logic;
SIGNAL \mem|RAM[26][7]~q\ : std_logic;
SIGNAL \mem|RAM[30][7]~q\ : std_logic;
SIGNAL \mem|RAM[22][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][7]~q\ : std_logic;
SIGNAL \mem|RAM[18][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[18][7]~q\ : std_logic;
SIGNAL \mem|Mux56~2_combout\ : std_logic;
SIGNAL \mem|Mux56~3_combout\ : std_logic;
SIGNAL \mem|RAM[24][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][7]~q\ : std_logic;
SIGNAL \mem|RAM[28][7]~q\ : std_logic;
SIGNAL \mem|RAM[20][7]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][7]~q\ : std_logic;
SIGNAL \mem|RAM[16][7]~q\ : std_logic;
SIGNAL \mem|Mux56~4_combout\ : std_logic;
SIGNAL \mem|Mux56~5_combout\ : std_logic;
SIGNAL \mem|Mux56~6_combout\ : std_logic;
SIGNAL \mem|Mux56~9_combout\ : std_logic;
SIGNAL \mem|Mux56~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[7]~7_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][7]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][7]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][7]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][7]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][7]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][7]~q\ : std_logic;
SIGNAL \r_f|Mux56~0_combout\ : std_logic;
SIGNAL \r_f|Mux56~1_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~9_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~10_combout\ : std_logic;
SIGNAL \r_f|Mux24~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][8]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][8]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][8]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][8]~q\ : std_logic;
SIGNAL \r_f|Mux55~2_combout\ : std_logic;
SIGNAL \r_f|Mux55~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][8]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][8]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][8]~q\ : std_logic;
SIGNAL \r_f|Mux55~0_combout\ : std_logic;
SIGNAL \r_f|Mux55~1_combout\ : std_logic;
SIGNAL \r_f|Mux55~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][8]~q\ : std_logic;
SIGNAL \mem|RAM[13][8]~q\ : std_logic;
SIGNAL \mem|RAM[12][8]~q\ : std_logic;
SIGNAL \mem|RAM[14][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][8]~q\ : std_logic;
SIGNAL \mem|Mux55~17_combout\ : std_logic;
SIGNAL \mem|Mux55~18_combout\ : std_logic;
SIGNAL \mem|RAM[11][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][8]~q\ : std_logic;
SIGNAL \mem|RAM[10][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][8]~q\ : std_logic;
SIGNAL \mem|RAM[8][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[8][8]~q\ : std_logic;
SIGNAL \mem|RAM[9][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][8]~q\ : std_logic;
SIGNAL \mem|Mux55~10_combout\ : std_logic;
SIGNAL \mem|Mux55~11_combout\ : std_logic;
SIGNAL \mem|RAM[5][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][8]~q\ : std_logic;
SIGNAL \mem|RAM[7][8]~q\ : std_logic;
SIGNAL \mem|RAM[6][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][8]~q\ : std_logic;
SIGNAL \mem|RAM[4][8]~q\ : std_logic;
SIGNAL \mem|Mux55~12_combout\ : std_logic;
SIGNAL \mem|Mux55~13_combout\ : std_logic;
SIGNAL \mem|RAM[2][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][8]~q\ : std_logic;
SIGNAL \mem|RAM[3][8]~q\ : std_logic;
SIGNAL \mem|RAM[1][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][8]~q\ : std_logic;
SIGNAL \mem|RAM[0][8]~q\ : std_logic;
SIGNAL \mem|Mux55~14_combout\ : std_logic;
SIGNAL \mem|Mux55~15_combout\ : std_logic;
SIGNAL \mem|Mux55~16_combout\ : std_logic;
SIGNAL \mem|Mux55~19_combout\ : std_logic;
SIGNAL \mem|RAM[19][8]~q\ : std_logic;
SIGNAL \mem|RAM[23][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][8]~q\ : std_logic;
SIGNAL \mem|Mux55~7_combout\ : std_logic;
SIGNAL \mem|RAM[31][8]~q\ : std_logic;
SIGNAL \mem|RAM[27][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][8]~q\ : std_logic;
SIGNAL \mem|Mux55~8_combout\ : std_logic;
SIGNAL \mem|RAM[30][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][8]~q\ : std_logic;
SIGNAL \mem|RAM[22][8]~q\ : std_logic;
SIGNAL \mem|RAM[26][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][8]~q\ : std_logic;
SIGNAL \mem|RAM[18][8]~q\ : std_logic;
SIGNAL \mem|Mux55~0_combout\ : std_logic;
SIGNAL \mem|Mux55~1_combout\ : std_logic;
SIGNAL \mem|RAM[25][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][8]~q\ : std_logic;
SIGNAL \mem|RAM[29][8]~q\ : std_logic;
SIGNAL \mem|RAM[17][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[17][8]~q\ : std_logic;
SIGNAL \mem|RAM[21][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][8]~q\ : std_logic;
SIGNAL \mem|Mux55~2_combout\ : std_logic;
SIGNAL \mem|Mux55~3_combout\ : std_logic;
SIGNAL \mem|RAM[20][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][8]~q\ : std_logic;
SIGNAL \mem|RAM[28][8]~q\ : std_logic;
SIGNAL \mem|RAM[24][8]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][8]~q\ : std_logic;
SIGNAL \mem|RAM[16][8]~q\ : std_logic;
SIGNAL \mem|Mux55~4_combout\ : std_logic;
SIGNAL \mem|Mux55~5_combout\ : std_logic;
SIGNAL \mem|Mux55~6_combout\ : std_logic;
SIGNAL \mem|Mux55~9_combout\ : std_logic;
SIGNAL \mem|Mux55~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[8]~8_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][8]~q\ : std_logic;
SIGNAL \r_f|Mux23~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~11_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~12_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \mem|LessThan0~0_combout\ : std_logic;
SIGNAL \mem|Decoder0~61_RESYN30_RESYN48_BDD49\ : std_logic;
SIGNAL \mem|Decoder0~61_RESYN30_BDD31\ : std_logic;
SIGNAL \mem|Decoder0~61_combout\ : std_logic;
SIGNAL \mem|RAM[17][13]~q\ : std_logic;
SIGNAL \mem|RAM[25][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][13]~q\ : std_logic;
SIGNAL \mem|Mux50~0_combout\ : std_logic;
SIGNAL \mem|Mux50~1_combout\ : std_logic;
SIGNAL \mem|RAM[23][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][13]~q\ : std_logic;
SIGNAL \mem|RAM[31][13]~q\ : std_logic;
SIGNAL \mem|RAM[19][13]~q\ : std_logic;
SIGNAL \mem|RAM[27][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][13]~q\ : std_logic;
SIGNAL \mem|Mux50~7_combout\ : std_logic;
SIGNAL \mem|Mux50~8_combout\ : std_logic;
SIGNAL \mem|RAM[26][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][13]~q\ : std_logic;
SIGNAL \mem|RAM[30][13]~q\ : std_logic;
SIGNAL \mem|RAM[18][13]~q\ : std_logic;
SIGNAL \mem|RAM[22][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][13]~q\ : std_logic;
SIGNAL \mem|Mux50~2_combout\ : std_logic;
SIGNAL \mem|Mux50~3_combout\ : std_logic;
SIGNAL \mem|RAM[24][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][13]~q\ : std_logic;
SIGNAL \mem|RAM[28][13]~q\ : std_logic;
SIGNAL \mem|RAM[20][13]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][13]~q\ : std_logic;
SIGNAL \mem|RAM[16][13]~q\ : std_logic;
SIGNAL \mem|Mux50~4_combout\ : std_logic;
SIGNAL \mem|Mux50~5_combout\ : std_logic;
SIGNAL \mem|Mux50~6_combout\ : std_logic;
SIGNAL \mem|Mux50~9_combout\ : std_logic;
SIGNAL \mem|Mux50~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[13]~13_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][13]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][13]~q\ : std_logic;
SIGNAL \r_f|Mux18~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~20_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~21_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][12]~q\ : std_logic;
SIGNAL \r_f|Mux19~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~18_RESYN26_BDD27\ : std_logic;
SIGNAL \r_f|rf_regs[0][11]~q\ : std_logic;
SIGNAL \r_f|Mux20~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][10]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][10]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][10]~q\ : std_logic;
SIGNAL \r_f|Mux53~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][10]~q\ : std_logic;
SIGNAL \r_f|Mux53~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][10]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][10]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][10]~q\ : std_logic;
SIGNAL \r_f|Mux53~2_combout\ : std_logic;
SIGNAL \r_f|Mux53~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~15_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~16_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][9]~q\ : std_logic;
SIGNAL \r_f|rf_regs[1][9]~q\ : std_logic;
SIGNAL \r_f|Mux22~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][9]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][9]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][9]~q\ : std_logic;
SIGNAL \r_f|Mux54~0_combout\ : std_logic;
SIGNAL \r_f|Mux54~1_combout\ : std_logic;
SIGNAL \r_f|Mux54~4_combout\ : std_logic;
SIGNAL \mem|RAM[1][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][9]~q\ : std_logic;
SIGNAL \mem|RAM[3][9]~q\ : std_logic;
SIGNAL \mem|RAM[2][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][9]~q\ : std_logic;
SIGNAL \mem|RAM[0][9]~q\ : std_logic;
SIGNAL \mem|Mux54~14_combout\ : std_logic;
SIGNAL \mem|Mux54~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][9]~q\ : std_logic;
SIGNAL \mem|RAM[11][9]~q\ : std_logic;
SIGNAL \mem|RAM[10][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][9]~q\ : std_logic;
SIGNAL \mem|RAM[8][9]~q\ : std_logic;
SIGNAL \mem|Mux54~12_combout\ : std_logic;
SIGNAL \mem|Mux54~13_combout\ : std_logic;
SIGNAL \mem|Mux54~16_combout\ : std_logic;
SIGNAL \mem|RAM[15][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][9]~q\ : std_logic;
SIGNAL \mem|RAM[14][9]~q\ : std_logic;
SIGNAL \mem|RAM[12][9]~q\ : std_logic;
SIGNAL \mem|RAM[13][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][9]~q\ : std_logic;
SIGNAL \mem|Mux54~17_combout\ : std_logic;
SIGNAL \mem|Mux54~18_combout\ : std_logic;
SIGNAL \mem|RAM[7][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][9]~q\ : std_logic;
SIGNAL \mem|RAM[6][9]~q\ : std_logic;
SIGNAL \mem|RAM[5][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][9]~q\ : std_logic;
SIGNAL \mem|RAM[4][9]~q\ : std_logic;
SIGNAL \mem|Mux54~10_combout\ : std_logic;
SIGNAL \mem|Mux54~11_combout\ : std_logic;
SIGNAL \mem|Mux54~19_combout\ : std_logic;
SIGNAL \mem|RAM[21][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][9]~q\ : std_logic;
SIGNAL \mem|RAM[25][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][9]~q\ : std_logic;
SIGNAL \mem|RAM[17][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[17][9]~q\ : std_logic;
SIGNAL \mem|Mux54~0_combout\ : std_logic;
SIGNAL \mem|RAM[29][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][9]~q\ : std_logic;
SIGNAL \mem|Mux54~1_combout\ : std_logic;
SIGNAL \mem|RAM[27][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][9]~q\ : std_logic;
SIGNAL \mem|RAM[19][9]~q\ : std_logic;
SIGNAL \mem|Mux54~7_combout\ : std_logic;
SIGNAL \mem|RAM[31][9]~q\ : std_logic;
SIGNAL \mem|RAM[23][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][9]~q\ : std_logic;
SIGNAL \mem|Mux54~8_combout\ : std_logic;
SIGNAL \mem|RAM[26][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][9]~q\ : std_logic;
SIGNAL \mem|RAM[30][9]~q\ : std_logic;
SIGNAL \mem|RAM[18][9]~q\ : std_logic;
SIGNAL \mem|RAM[22][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][9]~q\ : std_logic;
SIGNAL \mem|Mux54~2_combout\ : std_logic;
SIGNAL \mem|Mux54~3_combout\ : std_logic;
SIGNAL \mem|RAM[24][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][9]~q\ : std_logic;
SIGNAL \mem|RAM[28][9]~q\ : std_logic;
SIGNAL \mem|RAM[20][9]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][9]~q\ : std_logic;
SIGNAL \mem|RAM[16][9]~q\ : std_logic;
SIGNAL \mem|Mux54~4_combout\ : std_logic;
SIGNAL \mem|Mux54~5_combout\ : std_logic;
SIGNAL \mem|Mux54~6_combout\ : std_logic;
SIGNAL \mem|Mux54~9_combout\ : std_logic;
SIGNAL \mem|Mux54~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[9]~9_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][9]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][9]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][9]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[8][9]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][9]~q\ : std_logic;
SIGNAL \r_f|Mux54~2_combout\ : std_logic;
SIGNAL \r_f|Mux54~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~13_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~14_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \r_f|Mux53~4_combout\ : std_logic;
SIGNAL \mem|RAM[11][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][10]~q\ : std_logic;
SIGNAL \mem|RAM[10][10]~q\ : std_logic;
SIGNAL \mem|RAM[9][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][10]~q\ : std_logic;
SIGNAL \mem|RAM[8][10]~q\ : std_logic;
SIGNAL \mem|Mux53~10_combout\ : std_logic;
SIGNAL \mem|Mux53~11_combout\ : std_logic;
SIGNAL \mem|RAM[15][10]~q\ : std_logic;
SIGNAL \mem|RAM[13][10]~q\ : std_logic;
SIGNAL \mem|RAM[12][10]~q\ : std_logic;
SIGNAL \mem|RAM[14][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][10]~q\ : std_logic;
SIGNAL \mem|Mux53~17_combout\ : std_logic;
SIGNAL \mem|Mux53~18_combout\ : std_logic;
SIGNAL \mem|RAM[2][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][10]~q\ : std_logic;
SIGNAL \mem|RAM[3][10]~q\ : std_logic;
SIGNAL \mem|RAM[1][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][10]~q\ : std_logic;
SIGNAL \mem|RAM[0][10]~q\ : std_logic;
SIGNAL \mem|Mux53~14_combout\ : std_logic;
SIGNAL \mem|Mux53~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][10]~q\ : std_logic;
SIGNAL \mem|RAM[7][10]~q\ : std_logic;
SIGNAL \mem|RAM[6][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][10]~q\ : std_logic;
SIGNAL \mem|RAM[4][10]~q\ : std_logic;
SIGNAL \mem|Mux53~12_combout\ : std_logic;
SIGNAL \mem|Mux53~13_combout\ : std_logic;
SIGNAL \mem|Mux53~16_combout\ : std_logic;
SIGNAL \mem|Mux53~19_combout\ : std_logic;
SIGNAL \mem|RAM[31][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[31][10]~q\ : std_logic;
SIGNAL \mem|RAM[27][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][10]~q\ : std_logic;
SIGNAL \mem|RAM[19][10]~q\ : std_logic;
SIGNAL \mem|RAM[23][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][10]~q\ : std_logic;
SIGNAL \mem|Mux53~7_combout\ : std_logic;
SIGNAL \mem|Mux53~8_combout\ : std_logic;
SIGNAL \mem|RAM[30][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][10]~q\ : std_logic;
SIGNAL \mem|RAM[22][10]~q\ : std_logic;
SIGNAL \mem|RAM[26][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][10]~q\ : std_logic;
SIGNAL \mem|RAM[18][10]~q\ : std_logic;
SIGNAL \mem|Mux53~0_combout\ : std_logic;
SIGNAL \mem|Mux53~1_combout\ : std_logic;
SIGNAL \mem|RAM[25][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][10]~q\ : std_logic;
SIGNAL \mem|RAM[29][10]~q\ : std_logic;
SIGNAL \mem|RAM[21][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][10]~q\ : std_logic;
SIGNAL \mem|RAM[17][10]~q\ : std_logic;
SIGNAL \mem|Mux53~2_combout\ : std_logic;
SIGNAL \mem|Mux53~3_combout\ : std_logic;
SIGNAL \mem|RAM[28][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[28][10]~q\ : std_logic;
SIGNAL \mem|RAM[20][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][10]~q\ : std_logic;
SIGNAL \mem|RAM[24][10]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][10]~q\ : std_logic;
SIGNAL \mem|RAM[16][10]~q\ : std_logic;
SIGNAL \mem|Mux53~4_combout\ : std_logic;
SIGNAL \mem|Mux53~5_combout\ : std_logic;
SIGNAL \mem|Mux53~6_combout\ : std_logic;
SIGNAL \mem|Mux53~9_combout\ : std_logic;
SIGNAL \mem|Mux53~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[10]~10_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][10]~q\ : std_logic;
SIGNAL \r_f|Mux21~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][11]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][11]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][11]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][11]~q\ : std_logic;
SIGNAL \r_f|Mux52~0_combout\ : std_logic;
SIGNAL \r_f|Mux52~1_combout\ : std_logic;
SIGNAL \r_f|Mux52~4_combout\ : std_logic;
SIGNAL \mem|RAM[23][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][11]~q\ : std_logic;
SIGNAL \mem|RAM[31][11]~q\ : std_logic;
SIGNAL \mem|RAM[27][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][11]~q\ : std_logic;
SIGNAL \mem|RAM[19][11]~q\ : std_logic;
SIGNAL \mem|Mux52~7_combout\ : std_logic;
SIGNAL \mem|Mux52~8_combout\ : std_logic;
SIGNAL \mem|RAM[21][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][11]~q\ : std_logic;
SIGNAL \mem|RAM[29][11]~q\ : std_logic;
SIGNAL \mem|RAM[25][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][11]~q\ : std_logic;
SIGNAL \mem|RAM[17][11]~q\ : std_logic;
SIGNAL \mem|Mux52~0_combout\ : std_logic;
SIGNAL \mem|Mux52~1_combout\ : std_logic;
SIGNAL \mem|RAM[26][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][11]~q\ : std_logic;
SIGNAL \mem|RAM[30][11]~q\ : std_logic;
SIGNAL \mem|RAM[22][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][11]~q\ : std_logic;
SIGNAL \mem|RAM[18][11]~q\ : std_logic;
SIGNAL \mem|Mux52~2_combout\ : std_logic;
SIGNAL \mem|Mux52~3_combout\ : std_logic;
SIGNAL \mem|RAM[24][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][11]~q\ : std_logic;
SIGNAL \mem|RAM[28][11]~q\ : std_logic;
SIGNAL \mem|RAM[20][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][11]~q\ : std_logic;
SIGNAL \mem|RAM[16][11]~q\ : std_logic;
SIGNAL \mem|Mux52~4_combout\ : std_logic;
SIGNAL \mem|Mux52~5_combout\ : std_logic;
SIGNAL \mem|Mux52~6_combout\ : std_logic;
SIGNAL \mem|Mux52~9_combout\ : std_logic;
SIGNAL \mem|RAM[1][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][11]~q\ : std_logic;
SIGNAL \mem|RAM[3][11]~q\ : std_logic;
SIGNAL \mem|RAM[2][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][11]~q\ : std_logic;
SIGNAL \mem|RAM[0][11]~q\ : std_logic;
SIGNAL \mem|Mux52~14_combout\ : std_logic;
SIGNAL \mem|Mux52~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][11]~q\ : std_logic;
SIGNAL \mem|RAM[11][11]~q\ : std_logic;
SIGNAL \mem|RAM[10][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][11]~q\ : std_logic;
SIGNAL \mem|RAM[8][11]~q\ : std_logic;
SIGNAL \mem|Mux52~12_combout\ : std_logic;
SIGNAL \mem|Mux52~13_combout\ : std_logic;
SIGNAL \mem|Mux52~16_combout\ : std_logic;
SIGNAL \mem|RAM[15][11]~q\ : std_logic;
SIGNAL \mem|RAM[14][11]~q\ : std_logic;
SIGNAL \mem|RAM[12][11]~q\ : std_logic;
SIGNAL \mem|RAM[13][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][11]~q\ : std_logic;
SIGNAL \mem|Mux52~17_combout\ : std_logic;
SIGNAL \mem|Mux52~18_combout\ : std_logic;
SIGNAL \mem|RAM[7][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][11]~q\ : std_logic;
SIGNAL \mem|RAM[6][11]~q\ : std_logic;
SIGNAL \mem|RAM[5][11]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][11]~q\ : std_logic;
SIGNAL \mem|RAM[4][11]~q\ : std_logic;
SIGNAL \mem|Mux52~10_combout\ : std_logic;
SIGNAL \mem|Mux52~11_combout\ : std_logic;
SIGNAL \mem|Mux52~19_combout\ : std_logic;
SIGNAL \mem|Mux52~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[11]~11_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][11]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][11]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][11]~q\ : std_logic;
SIGNAL \r_f|Mux52~2_combout\ : std_logic;
SIGNAL \r_f|Mux52~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~18_RESYN24_BDD25\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~18_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][14]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][14]~q\ : std_logic;
SIGNAL \r_f|Mux49~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][14]~q\ : std_logic;
SIGNAL \r_f|rf_regs[1][14]~q\ : std_logic;
SIGNAL \r_f|Mux49~3_combout\ : std_logic;
SIGNAL \r_f|Mux49~4_combout\ : std_logic;
SIGNAL \mem|RAM[27][14]~q\ : std_logic;
SIGNAL \mem|RAM[31][14]~q\ : std_logic;
SIGNAL \mem|RAM[23][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][14]~q\ : std_logic;
SIGNAL \mem|RAM[19][14]~q\ : std_logic;
SIGNAL \mem|Mux49~7_combout\ : std_logic;
SIGNAL \mem|Mux49~8_combout\ : std_logic;
SIGNAL \mem|RAM[25][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][14]~q\ : std_logic;
SIGNAL \mem|RAM[29][14]~q\ : std_logic;
SIGNAL \mem|RAM[21][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][14]~q\ : std_logic;
SIGNAL \mem|RAM[17][14]~q\ : std_logic;
SIGNAL \mem|Mux49~2_combout\ : std_logic;
SIGNAL \mem|Mux49~3_combout\ : std_logic;
SIGNAL \mem|RAM[20][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][14]~q\ : std_logic;
SIGNAL \mem|RAM[28][14]~q\ : std_logic;
SIGNAL \mem|RAM[24][14]~q\ : std_logic;
SIGNAL \mem|RAM[16][14]~q\ : std_logic;
SIGNAL \mem|Mux49~4_combout\ : std_logic;
SIGNAL \mem|Mux49~5_combout\ : std_logic;
SIGNAL \mem|Mux49~6_combout\ : std_logic;
SIGNAL \mem|RAM[30][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][14]~q\ : std_logic;
SIGNAL \mem|RAM[22][14]~q\ : std_logic;
SIGNAL \mem|RAM[26][14]~q\ : std_logic;
SIGNAL \mem|RAM[18][14]~q\ : std_logic;
SIGNAL \mem|Mux49~0_combout\ : std_logic;
SIGNAL \mem|Mux49~1_combout\ : std_logic;
SIGNAL \mem|Mux49~9_combout\ : std_logic;
SIGNAL \mem|RAM[11][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][14]~q\ : std_logic;
SIGNAL \mem|RAM[10][14]~q\ : std_logic;
SIGNAL \mem|RAM[9][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][14]~q\ : std_logic;
SIGNAL \mem|RAM[8][14]~q\ : std_logic;
SIGNAL \mem|Mux49~10_combout\ : std_logic;
SIGNAL \mem|Mux49~11_combout\ : std_logic;
SIGNAL \mem|RAM[15][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][14]~q\ : std_logic;
SIGNAL \mem|RAM[13][14]~q\ : std_logic;
SIGNAL \mem|RAM[12][14]~q\ : std_logic;
SIGNAL \mem|RAM[14][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][14]~q\ : std_logic;
SIGNAL \mem|Mux49~17_combout\ : std_logic;
SIGNAL \mem|Mux49~18_combout\ : std_logic;
SIGNAL \mem|RAM[2][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][14]~q\ : std_logic;
SIGNAL \mem|RAM[3][14]~q\ : std_logic;
SIGNAL \mem|RAM[1][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][14]~q\ : std_logic;
SIGNAL \mem|RAM[0][14]~q\ : std_logic;
SIGNAL \mem|Mux49~14_combout\ : std_logic;
SIGNAL \mem|Mux49~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][14]~q\ : std_logic;
SIGNAL \mem|RAM[7][14]~q\ : std_logic;
SIGNAL \mem|RAM[6][14]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][14]~q\ : std_logic;
SIGNAL \mem|RAM[4][14]~q\ : std_logic;
SIGNAL \mem|Mux49~12_combout\ : std_logic;
SIGNAL \mem|Mux49~13_combout\ : std_logic;
SIGNAL \mem|Mux49~16_combout\ : std_logic;
SIGNAL \mem|Mux49~19_combout\ : std_logic;
SIGNAL \mem|Mux49~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[14]~14_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][14]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][14]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][14]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][14]~q\ : std_logic;
SIGNAL \r_f|Mux49~0_combout\ : std_logic;
SIGNAL \r_f|Mux49~1_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~22_RESYN44_BDD45\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~22_combout\ : std_logic;
SIGNAL \r_f|Mux17~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][16]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][16]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][16]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][16]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][16]~q\ : std_logic;
SIGNAL \r_f|Mux47~0_combout\ : std_logic;
SIGNAL \r_f|Mux47~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][16]~q\ : std_logic;
SIGNAL \r_f|Mux47~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][16]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][16]~q\ : std_logic;
SIGNAL \r_f|Mux47~3_combout\ : std_logic;
SIGNAL \r_f|Mux47~4_combout\ : std_logic;
SIGNAL \mem|RAM[27][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][16]~q\ : std_logic;
SIGNAL \mem|RAM[31][16]~q\ : std_logic;
SIGNAL \mem|RAM[23][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][16]~q\ : std_logic;
SIGNAL \mem|RAM[19][16]~q\ : std_logic;
SIGNAL \mem|Mux47~7_combout\ : std_logic;
SIGNAL \mem|Mux47~8_combout\ : std_logic;
SIGNAL \mem|RAM[30][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][16]~q\ : std_logic;
SIGNAL \mem|RAM[22][16]~q\ : std_logic;
SIGNAL \mem|RAM[18][16]~q\ : std_logic;
SIGNAL \mem|RAM[26][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][16]~q\ : std_logic;
SIGNAL \mem|Mux47~0_combout\ : std_logic;
SIGNAL \mem|Mux47~1_combout\ : std_logic;
SIGNAL \mem|RAM[20][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][16]~q\ : std_logic;
SIGNAL \mem|RAM[28][16]~q\ : std_logic;
SIGNAL \mem|RAM[24][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][16]~q\ : std_logic;
SIGNAL \mem|RAM[16][16]~q\ : std_logic;
SIGNAL \mem|Mux47~4_combout\ : std_logic;
SIGNAL \mem|Mux47~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][16]~q\ : std_logic;
SIGNAL \mem|RAM[29][16]~q\ : std_logic;
SIGNAL \mem|RAM[21][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][16]~q\ : std_logic;
SIGNAL \mem|RAM[17][16]~q\ : std_logic;
SIGNAL \mem|Mux47~2_combout\ : std_logic;
SIGNAL \mem|Mux47~3_combout\ : std_logic;
SIGNAL \mem|Mux47~6_combout\ : std_logic;
SIGNAL \mem|Mux47~9_combout\ : std_logic;
SIGNAL \mem|RAM[11][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][16]~q\ : std_logic;
SIGNAL \mem|RAM[10][16]~q\ : std_logic;
SIGNAL \mem|RAM[9][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][16]~q\ : std_logic;
SIGNAL \mem|RAM[8][16]~q\ : std_logic;
SIGNAL \mem|Mux47~10_combout\ : std_logic;
SIGNAL \mem|Mux47~11_combout\ : std_logic;
SIGNAL \mem|RAM[15][16]~q\ : std_logic;
SIGNAL \mem|RAM[13][16]~q\ : std_logic;
SIGNAL \mem|RAM[12][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[12][16]~q\ : std_logic;
SIGNAL \mem|RAM[14][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][16]~q\ : std_logic;
SIGNAL \mem|Mux47~17_combout\ : std_logic;
SIGNAL \mem|Mux47~18_combout\ : std_logic;
SIGNAL \mem|RAM[3][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[3][16]~q\ : std_logic;
SIGNAL \mem|RAM[2][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][16]~q\ : std_logic;
SIGNAL \mem|RAM[1][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][16]~q\ : std_logic;
SIGNAL \mem|RAM[0][16]~q\ : std_logic;
SIGNAL \mem|Mux47~14_combout\ : std_logic;
SIGNAL \mem|Mux47~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][16]~q\ : std_logic;
SIGNAL \mem|RAM[7][16]~q\ : std_logic;
SIGNAL \mem|RAM[6][16]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][16]~q\ : std_logic;
SIGNAL \mem|RAM[4][16]~q\ : std_logic;
SIGNAL \mem|Mux47~12_combout\ : std_logic;
SIGNAL \mem|Mux47~13_combout\ : std_logic;
SIGNAL \mem|Mux47~16_combout\ : std_logic;
SIGNAL \mem|Mux47~19_combout\ : std_logic;
SIGNAL \mem|Mux47~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[16]~16_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][16]~q\ : std_logic;
SIGNAL \r_f|Mux15~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~24_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][15]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][15]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][15]~q\ : std_logic;
SIGNAL \r_f|Mux48~2_combout\ : std_logic;
SIGNAL \r_f|Mux48~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~23_RESYN46_BDD47\ : std_logic;
SIGNAL \r_f|rf_regs[15][15]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][15]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][15]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][15]~q\ : std_logic;
SIGNAL \r_f|Mux48~0_combout\ : std_logic;
SIGNAL \r_f|Mux48~1_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~23_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \r_f|Mux48~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][15]~q\ : std_logic;
SIGNAL \mem|RAM[14][15]~q\ : std_logic;
SIGNAL \mem|RAM[12][15]~q\ : std_logic;
SIGNAL \mem|RAM[13][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][15]~q\ : std_logic;
SIGNAL \mem|Mux48~17_combout\ : std_logic;
SIGNAL \mem|Mux48~18_combout\ : std_logic;
SIGNAL \mem|RAM[9][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][15]~q\ : std_logic;
SIGNAL \mem|RAM[11][15]~q\ : std_logic;
SIGNAL \mem|RAM[10][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][15]~q\ : std_logic;
SIGNAL \mem|RAM[8][15]~q\ : std_logic;
SIGNAL \mem|Mux48~12_combout\ : std_logic;
SIGNAL \mem|Mux48~13_combout\ : std_logic;
SIGNAL \mem|RAM[1][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][15]~q\ : std_logic;
SIGNAL \mem|RAM[3][15]~q\ : std_logic;
SIGNAL \mem|RAM[2][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][15]~q\ : std_logic;
SIGNAL \mem|RAM[0][15]~q\ : std_logic;
SIGNAL \mem|Mux48~14_combout\ : std_logic;
SIGNAL \mem|Mux48~15_combout\ : std_logic;
SIGNAL \mem|Mux48~16_combout\ : std_logic;
SIGNAL \mem|RAM[7][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][15]~q\ : std_logic;
SIGNAL \mem|RAM[6][15]~q\ : std_logic;
SIGNAL \mem|RAM[5][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][15]~q\ : std_logic;
SIGNAL \mem|RAM[4][15]~q\ : std_logic;
SIGNAL \mem|Mux48~10_combout\ : std_logic;
SIGNAL \mem|Mux48~11_combout\ : std_logic;
SIGNAL \mem|Mux48~19_combout\ : std_logic;
SIGNAL \mem|RAM[23][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][15]~q\ : std_logic;
SIGNAL \mem|RAM[31][15]~q\ : std_logic;
SIGNAL \mem|RAM[19][15]~q\ : std_logic;
SIGNAL \mem|RAM[27][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][15]~q\ : std_logic;
SIGNAL \mem|Mux48~7_combout\ : std_logic;
SIGNAL \mem|Mux48~8_combout\ : std_logic;
SIGNAL \mem|RAM[26][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][15]~q\ : std_logic;
SIGNAL \mem|RAM[30][15]~q\ : std_logic;
SIGNAL \mem|RAM[22][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][15]~q\ : std_logic;
SIGNAL \mem|RAM[18][15]~q\ : std_logic;
SIGNAL \mem|Mux48~2_combout\ : std_logic;
SIGNAL \mem|Mux48~3_combout\ : std_logic;
SIGNAL \mem|RAM[24][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][15]~q\ : std_logic;
SIGNAL \mem|RAM[28][15]~q\ : std_logic;
SIGNAL \mem|RAM[20][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][15]~q\ : std_logic;
SIGNAL \mem|RAM[16][15]~q\ : std_logic;
SIGNAL \mem|Mux48~4_combout\ : std_logic;
SIGNAL \mem|Mux48~5_combout\ : std_logic;
SIGNAL \mem|Mux48~6_combout\ : std_logic;
SIGNAL \mem|RAM[29][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][15]~q\ : std_logic;
SIGNAL \mem|RAM[21][15]~q\ : std_logic;
SIGNAL \mem|RAM[25][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][15]~q\ : std_logic;
SIGNAL \mem|RAM[17][15]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[17][15]~q\ : std_logic;
SIGNAL \mem|Mux48~0_combout\ : std_logic;
SIGNAL \mem|Mux48~1_combout\ : std_logic;
SIGNAL \mem|Mux48~9_combout\ : std_logic;
SIGNAL \mem|Mux48~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[15]~15_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][15]~q\ : std_logic;
SIGNAL \r_f|Mux16~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \mem|LessThan0~2_combout\ : std_logic;
SIGNAL \mem|Decoder0~70_RESYN32_RESYN50_BDD51\ : std_logic;
SIGNAL \mem|Decoder0~70_RESYN32_BDD33\ : std_logic;
SIGNAL \mem|Decoder0~70_combout\ : std_logic;
SIGNAL \mem|RAM[23][12]~q\ : std_logic;
SIGNAL \mem|RAM[19][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[19][12]~q\ : std_logic;
SIGNAL \mem|Mux51~7_combout\ : std_logic;
SIGNAL \mem|Mux51~8_combout\ : std_logic;
SIGNAL \mem|RAM[20][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][12]~q\ : std_logic;
SIGNAL \mem|RAM[28][12]~q\ : std_logic;
SIGNAL \mem|RAM[16][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[16][12]~q\ : std_logic;
SIGNAL \mem|RAM[24][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][12]~q\ : std_logic;
SIGNAL \mem|Mux51~4_combout\ : std_logic;
SIGNAL \mem|Mux51~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][12]~q\ : std_logic;
SIGNAL \mem|RAM[29][12]~q\ : std_logic;
SIGNAL \mem|RAM[21][12]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][12]~q\ : std_logic;
SIGNAL \mem|RAM[17][12]~q\ : std_logic;
SIGNAL \mem|Mux51~2_combout\ : std_logic;
SIGNAL \mem|Mux51~3_combout\ : std_logic;
SIGNAL \mem|Mux51~6_combout\ : std_logic;
SIGNAL \mem|Mux51~9_combout\ : std_logic;
SIGNAL \mem|Mux51~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[12]~12_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][12]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][12]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][12]~q\ : std_logic;
SIGNAL \r_f|Mux51~2_combout\ : std_logic;
SIGNAL \r_f|Mux51~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~19_RESYN28_BDD29\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~19_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \mem|LessThan0~1_combout\ : std_logic;
SIGNAL \mem|Decoder0~89_RESYN42_RESYN60_BDD61\ : std_logic;
SIGNAL \mem|Decoder0~89_RESYN42_BDD43\ : std_logic;
SIGNAL \mem|Decoder0~89_combout\ : std_logic;
SIGNAL \mem|RAM[3][22]~q\ : std_logic;
SIGNAL \mem|RAM[1][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][22]~q\ : std_logic;
SIGNAL \mem|RAM[0][22]~q\ : std_logic;
SIGNAL \mem|Mux41~14_combout\ : std_logic;
SIGNAL \mem|Mux41~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][22]~q\ : std_logic;
SIGNAL \mem|RAM[7][22]~q\ : std_logic;
SIGNAL \mem|RAM[6][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][22]~q\ : std_logic;
SIGNAL \mem|RAM[4][22]~q\ : std_logic;
SIGNAL \mem|Mux41~12_combout\ : std_logic;
SIGNAL \mem|Mux41~13_combout\ : std_logic;
SIGNAL \mem|Mux41~16_combout\ : std_logic;
SIGNAL \mem|RAM[9][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][22]~q\ : std_logic;
SIGNAL \mem|RAM[8][22]~q\ : std_logic;
SIGNAL \mem|Mux41~10_combout\ : std_logic;
SIGNAL \mem|RAM[11][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][22]~q\ : std_logic;
SIGNAL \mem|RAM[10][22]~q\ : std_logic;
SIGNAL \mem|Mux41~11_combout\ : std_logic;
SIGNAL \mem|Mux41~19_combout\ : std_logic;
SIGNAL \mem|RAM[31][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[31][22]~q\ : std_logic;
SIGNAL \mem|RAM[27][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][22]~q\ : std_logic;
SIGNAL \mem|RAM[23][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][22]~q\ : std_logic;
SIGNAL \mem|RAM[19][22]~q\ : std_logic;
SIGNAL \mem|Mux41~7_combout\ : std_logic;
SIGNAL \mem|Mux41~8_combout\ : std_logic;
SIGNAL \mem|RAM[22][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][22]~q\ : std_logic;
SIGNAL \mem|RAM[30][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][22]~q\ : std_logic;
SIGNAL \mem|RAM[26][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][22]~q\ : std_logic;
SIGNAL \mem|RAM[18][22]~q\ : std_logic;
SIGNAL \mem|Mux41~0_combout\ : std_logic;
SIGNAL \mem|Mux41~1_combout\ : std_logic;
SIGNAL \mem|RAM[20][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][22]~q\ : std_logic;
SIGNAL \mem|RAM[28][22]~q\ : std_logic;
SIGNAL \mem|RAM[24][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][22]~q\ : std_logic;
SIGNAL \mem|RAM[16][22]~q\ : std_logic;
SIGNAL \mem|Mux41~4_combout\ : std_logic;
SIGNAL \mem|Mux41~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][22]~q\ : std_logic;
SIGNAL \mem|RAM[29][22]~q\ : std_logic;
SIGNAL \mem|RAM[21][22]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][22]~q\ : std_logic;
SIGNAL \mem|RAM[17][22]~q\ : std_logic;
SIGNAL \mem|Mux41~2_combout\ : std_logic;
SIGNAL \mem|Mux41~3_combout\ : std_logic;
SIGNAL \mem|Mux41~6_combout\ : std_logic;
SIGNAL \mem|Mux41~9_combout\ : std_logic;
SIGNAL \mem|Mux41~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[22]~22_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][22]~q\ : std_logic;
SIGNAL \r_f|Mux9~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~35_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][21]~q\ : std_logic;
SIGNAL \r_f|rf_regs[1][21]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][21]~q\ : std_logic;
SIGNAL \r_f|Mux42~0_combout\ : std_logic;
SIGNAL \r_f|Mux42~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[8][21]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][21]~q\ : std_logic;
SIGNAL \r_f|Mux42~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][21]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][21]~q\ : std_logic;
SIGNAL \r_f|Mux42~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~33_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~34_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][20]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][20]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][20]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][20]~q\ : std_logic;
SIGNAL \r_f|Mux43~2_combout\ : std_logic;
SIGNAL \r_f|Mux43~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~31_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][20]~q\ : std_logic;
SIGNAL \r_f|Mux43~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][20]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][20]~q\ : std_logic;
SIGNAL \r_f|Mux43~1_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~32_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][19]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][19]~q\ : std_logic;
SIGNAL \r_f|Mux12~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][18]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][18]~q\ : std_logic;
SIGNAL \r_f|Mux45~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][18]~q\ : std_logic;
SIGNAL \r_f|Mux45~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~27_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][18]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][18]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][18]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][18]~q\ : std_logic;
SIGNAL \r_f|Mux45~0_combout\ : std_logic;
SIGNAL \r_f|Mux45~1_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~28_combout\ : std_logic;
SIGNAL \r_f|rf_regs[8][17]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][17]~q\ : std_logic;
SIGNAL \r_f|Mux46~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][17]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][17]~q\ : std_logic;
SIGNAL \r_f|Mux46~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][17]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][17]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][17]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][17]~q\ : std_logic;
SIGNAL \r_f|Mux46~3_RESYN0_BDD1\ : std_logic;
SIGNAL \r_f|Mux46~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~25_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~26_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \r_f|Mux46~4_combout\ : std_logic;
SIGNAL \mem|RAM[13][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][17]~q\ : std_logic;
SIGNAL \mem|RAM[12][17]~q\ : std_logic;
SIGNAL \mem|Mux46~17_combout\ : std_logic;
SIGNAL \mem|RAM[15][17]~q\ : std_logic;
SIGNAL \mem|RAM[14][17]~q\ : std_logic;
SIGNAL \mem|Mux46~18_combout\ : std_logic;
SIGNAL \mem|RAM[7][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][17]~q\ : std_logic;
SIGNAL \mem|RAM[5][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][17]~q\ : std_logic;
SIGNAL \mem|RAM[4][17]~q\ : std_logic;
SIGNAL \mem|Mux46~10_combout\ : std_logic;
SIGNAL \mem|RAM[6][17]~q\ : std_logic;
SIGNAL \mem|Mux46~11_combout\ : std_logic;
SIGNAL \mem|RAM[2][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][17]~q\ : std_logic;
SIGNAL \mem|RAM[0][17]~q\ : std_logic;
SIGNAL \mem|Mux46~14_combout\ : std_logic;
SIGNAL \mem|RAM[1][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][17]~q\ : std_logic;
SIGNAL \mem|RAM[3][17]~q\ : std_logic;
SIGNAL \mem|Mux46~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][17]~q\ : std_logic;
SIGNAL \mem|RAM[11][17]~q\ : std_logic;
SIGNAL \mem|RAM[10][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][17]~q\ : std_logic;
SIGNAL \mem|RAM[8][17]~q\ : std_logic;
SIGNAL \mem|Mux46~12_combout\ : std_logic;
SIGNAL \mem|Mux46~13_combout\ : std_logic;
SIGNAL \mem|Mux46~16_combout\ : std_logic;
SIGNAL \mem|Mux46~19_combout\ : std_logic;
SIGNAL \mem|RAM[23][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][17]~q\ : std_logic;
SIGNAL \mem|RAM[31][17]~q\ : std_logic;
SIGNAL \mem|RAM[19][17]~q\ : std_logic;
SIGNAL \mem|RAM[27][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][17]~q\ : std_logic;
SIGNAL \mem|Mux46~7_combout\ : std_logic;
SIGNAL \mem|Mux46~8_combout\ : std_logic;
SIGNAL \mem|RAM[21][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][17]~q\ : std_logic;
SIGNAL \mem|RAM[29][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][17]~q\ : std_logic;
SIGNAL \mem|RAM[25][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][17]~q\ : std_logic;
SIGNAL \mem|RAM[17][17]~q\ : std_logic;
SIGNAL \mem|Mux46~0_combout\ : std_logic;
SIGNAL \mem|Mux46~1_combout\ : std_logic;
SIGNAL \mem|RAM[24][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][17]~q\ : std_logic;
SIGNAL \mem|RAM[20][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][17]~q\ : std_logic;
SIGNAL \mem|RAM[16][17]~q\ : std_logic;
SIGNAL \mem|Mux46~4_combout\ : std_logic;
SIGNAL \mem|RAM[28][17]~q\ : std_logic;
SIGNAL \mem|Mux46~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][17]~q\ : std_logic;
SIGNAL \mem|RAM[30][17]~q\ : std_logic;
SIGNAL \mem|RAM[22][17]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][17]~q\ : std_logic;
SIGNAL \mem|RAM[18][17]~q\ : std_logic;
SIGNAL \mem|Mux46~2_combout\ : std_logic;
SIGNAL \mem|Mux46~3_combout\ : std_logic;
SIGNAL \mem|Mux46~6_combout\ : std_logic;
SIGNAL \mem|Mux46~9_combout\ : std_logic;
SIGNAL \mem|Mux46~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[17]~17_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][17]~q\ : std_logic;
SIGNAL \r_f|Mux14~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \r_f|Mux45~4_combout\ : std_logic;
SIGNAL \mem|RAM[11][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][18]~q\ : std_logic;
SIGNAL \mem|RAM[10][18]~q\ : std_logic;
SIGNAL \mem|RAM[9][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][18]~q\ : std_logic;
SIGNAL \mem|RAM[8][18]~q\ : std_logic;
SIGNAL \mem|Mux45~10_combout\ : std_logic;
SIGNAL \mem|Mux45~11_combout\ : std_logic;
SIGNAL \mem|RAM[2][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][18]~q\ : std_logic;
SIGNAL \mem|RAM[3][18]~q\ : std_logic;
SIGNAL \mem|RAM[1][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][18]~q\ : std_logic;
SIGNAL \mem|RAM[0][18]~q\ : std_logic;
SIGNAL \mem|Mux45~14_combout\ : std_logic;
SIGNAL \mem|Mux45~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][18]~q\ : std_logic;
SIGNAL \mem|RAM[7][18]~q\ : std_logic;
SIGNAL \mem|RAM[6][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][18]~q\ : std_logic;
SIGNAL \mem|RAM[4][18]~q\ : std_logic;
SIGNAL \mem|Mux45~12_combout\ : std_logic;
SIGNAL \mem|Mux45~13_combout\ : std_logic;
SIGNAL \mem|Mux45~16_combout\ : std_logic;
SIGNAL \mem|RAM[15][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][18]~q\ : std_logic;
SIGNAL \mem|RAM[13][18]~q\ : std_logic;
SIGNAL \mem|RAM[12][18]~q\ : std_logic;
SIGNAL \mem|RAM[14][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][18]~q\ : std_logic;
SIGNAL \mem|Mux45~17_combout\ : std_logic;
SIGNAL \mem|Mux45~18_combout\ : std_logic;
SIGNAL \mem|Mux45~19_combout\ : std_logic;
SIGNAL \mem|RAM[27][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][18]~q\ : std_logic;
SIGNAL \mem|RAM[31][18]~q\ : std_logic;
SIGNAL \mem|RAM[23][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][18]~q\ : std_logic;
SIGNAL \mem|RAM[19][18]~q\ : std_logic;
SIGNAL \mem|Mux45~7_combout\ : std_logic;
SIGNAL \mem|Mux45~8_combout\ : std_logic;
SIGNAL \mem|RAM[30][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][18]~q\ : std_logic;
SIGNAL \mem|RAM[22][18]~q\ : std_logic;
SIGNAL \mem|RAM[26][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][18]~q\ : std_logic;
SIGNAL \mem|RAM[18][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[18][18]~q\ : std_logic;
SIGNAL \mem|Mux45~0_combout\ : std_logic;
SIGNAL \mem|Mux45~1_combout\ : std_logic;
SIGNAL \mem|RAM[20][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][18]~q\ : std_logic;
SIGNAL \mem|RAM[28][18]~q\ : std_logic;
SIGNAL \mem|RAM[24][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][18]~q\ : std_logic;
SIGNAL \mem|RAM[16][18]~q\ : std_logic;
SIGNAL \mem|Mux45~4_combout\ : std_logic;
SIGNAL \mem|Mux45~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][18]~q\ : std_logic;
SIGNAL \mem|RAM[29][18]~q\ : std_logic;
SIGNAL \mem|RAM[17][18]~q\ : std_logic;
SIGNAL \mem|RAM[21][18]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][18]~q\ : std_logic;
SIGNAL \mem|Mux45~2_combout\ : std_logic;
SIGNAL \mem|Mux45~3_combout\ : std_logic;
SIGNAL \mem|Mux45~6_combout\ : std_logic;
SIGNAL \mem|Mux45~9_combout\ : std_logic;
SIGNAL \mem|Mux45~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[18]~18_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][18]~q\ : std_logic;
SIGNAL \r_f|Mux13~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][19]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][19]~q\ : std_logic;
SIGNAL \r_f|Mux44~2_combout\ : std_logic;
SIGNAL \r_f|Mux44~3_combout\ : std_logic;
SIGNAL \r_f|Mux44~4_combout\ : std_logic;
SIGNAL \mem|RAM[5][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][19]~q\ : std_logic;
SIGNAL \mem|RAM[4][19]~q\ : std_logic;
SIGNAL \mem|Mux44~10_combout\ : std_logic;
SIGNAL \mem|RAM[7][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][19]~q\ : std_logic;
SIGNAL \mem|RAM[6][19]~q\ : std_logic;
SIGNAL \mem|Mux44~11_combout\ : std_logic;
SIGNAL \mem|RAM[15][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][19]~q\ : std_logic;
SIGNAL \mem|RAM[14][19]~q\ : std_logic;
SIGNAL \mem|RAM[13][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][19]~q\ : std_logic;
SIGNAL \mem|RAM[12][19]~q\ : std_logic;
SIGNAL \mem|Mux44~17_combout\ : std_logic;
SIGNAL \mem|Mux44~18_combout\ : std_logic;
SIGNAL \mem|RAM[1][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][19]~q\ : std_logic;
SIGNAL \mem|RAM[3][19]~q\ : std_logic;
SIGNAL \mem|RAM[2][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][19]~q\ : std_logic;
SIGNAL \mem|RAM[0][19]~q\ : std_logic;
SIGNAL \mem|Mux44~14_combout\ : std_logic;
SIGNAL \mem|Mux44~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][19]~q\ : std_logic;
SIGNAL \mem|RAM[11][19]~q\ : std_logic;
SIGNAL \mem|RAM[10][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][19]~q\ : std_logic;
SIGNAL \mem|RAM[8][19]~q\ : std_logic;
SIGNAL \mem|Mux44~12_combout\ : std_logic;
SIGNAL \mem|Mux44~13_combout\ : std_logic;
SIGNAL \mem|Mux44~16_combout\ : std_logic;
SIGNAL \mem|Mux44~19_combout\ : std_logic;
SIGNAL \mem|RAM[23][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][19]~q\ : std_logic;
SIGNAL \mem|RAM[31][19]~q\ : std_logic;
SIGNAL \mem|RAM[27][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][19]~q\ : std_logic;
SIGNAL \mem|RAM[19][19]~q\ : std_logic;
SIGNAL \mem|Mux44~7_combout\ : std_logic;
SIGNAL \mem|Mux44~8_combout\ : std_logic;
SIGNAL \mem|RAM[29][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][19]~q\ : std_logic;
SIGNAL \mem|RAM[21][19]~q\ : std_logic;
SIGNAL \mem|RAM[25][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][19]~q\ : std_logic;
SIGNAL \mem|RAM[17][19]~q\ : std_logic;
SIGNAL \mem|Mux44~0_combout\ : std_logic;
SIGNAL \mem|Mux44~1_combout\ : std_logic;
SIGNAL \mem|RAM[24][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][19]~q\ : std_logic;
SIGNAL \mem|RAM[28][19]~q\ : std_logic;
SIGNAL \mem|RAM[20][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][19]~q\ : std_logic;
SIGNAL \mem|RAM[16][19]~q\ : std_logic;
SIGNAL \mem|Mux44~4_combout\ : std_logic;
SIGNAL \mem|Mux44~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][19]~q\ : std_logic;
SIGNAL \mem|RAM[30][19]~q\ : std_logic;
SIGNAL \mem|RAM[22][19]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][19]~q\ : std_logic;
SIGNAL \mem|RAM[18][19]~q\ : std_logic;
SIGNAL \mem|Mux44~2_combout\ : std_logic;
SIGNAL \mem|Mux44~3_combout\ : std_logic;
SIGNAL \mem|Mux44~6_combout\ : std_logic;
SIGNAL \mem|Mux44~9_combout\ : std_logic;
SIGNAL \mem|Mux44~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[19]~19_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][19]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][19]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][19]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][19]~q\ : std_logic;
SIGNAL \r_f|Mux44~0_combout\ : std_logic;
SIGNAL \r_f|Mux44~1_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~29_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~30_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \r_f|Mux43~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][20]~q\ : std_logic;
SIGNAL \mem|RAM[13][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][20]~q\ : std_logic;
SIGNAL \mem|RAM[14][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][20]~q\ : std_logic;
SIGNAL \mem|RAM[12][20]~q\ : std_logic;
SIGNAL \mem|Mux43~17_combout\ : std_logic;
SIGNAL \mem|Mux43~18_combout\ : std_logic;
SIGNAL \mem|RAM[11][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][20]~q\ : std_logic;
SIGNAL \mem|RAM[10][20]~q\ : std_logic;
SIGNAL \mem|RAM[9][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][20]~q\ : std_logic;
SIGNAL \mem|RAM[8][20]~q\ : std_logic;
SIGNAL \mem|Mux43~10_combout\ : std_logic;
SIGNAL \mem|Mux43~11_combout\ : std_logic;
SIGNAL \mem|RAM[2][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][20]~q\ : std_logic;
SIGNAL \mem|RAM[1][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][20]~q\ : std_logic;
SIGNAL \mem|RAM[0][20]~q\ : std_logic;
SIGNAL \mem|Mux43~14_combout\ : std_logic;
SIGNAL \mem|RAM[3][20]~q\ : std_logic;
SIGNAL \mem|Mux43~15_combout\ : std_logic;
SIGNAL \mem|RAM[7][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][20]~q\ : std_logic;
SIGNAL \mem|RAM[5][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][20]~q\ : std_logic;
SIGNAL \mem|RAM[6][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][20]~q\ : std_logic;
SIGNAL \mem|RAM[4][20]~q\ : std_logic;
SIGNAL \mem|Mux43~12_combout\ : std_logic;
SIGNAL \mem|Mux43~13_combout\ : std_logic;
SIGNAL \mem|Mux43~16_combout\ : std_logic;
SIGNAL \mem|Mux43~19_combout\ : std_logic;
SIGNAL \mem|RAM[27][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][20]~q\ : std_logic;
SIGNAL \mem|RAM[31][20]~q\ : std_logic;
SIGNAL \mem|RAM[23][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][20]~q\ : std_logic;
SIGNAL \mem|RAM[19][20]~q\ : std_logic;
SIGNAL \mem|Mux43~7_combout\ : std_logic;
SIGNAL \mem|Mux43~8_combout\ : std_logic;
SIGNAL \mem|RAM[30][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][20]~q\ : std_logic;
SIGNAL \mem|RAM[22][20]~q\ : std_logic;
SIGNAL \mem|RAM[26][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][20]~q\ : std_logic;
SIGNAL \mem|RAM[18][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[18][20]~q\ : std_logic;
SIGNAL \mem|Mux43~0_combout\ : std_logic;
SIGNAL \mem|Mux43~1_combout\ : std_logic;
SIGNAL \mem|RAM[20][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][20]~q\ : std_logic;
SIGNAL \mem|RAM[28][20]~q\ : std_logic;
SIGNAL \mem|RAM[24][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][20]~q\ : std_logic;
SIGNAL \mem|RAM[16][20]~q\ : std_logic;
SIGNAL \mem|Mux43~4_combout\ : std_logic;
SIGNAL \mem|Mux43~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][20]~q\ : std_logic;
SIGNAL \mem|RAM[29][20]~q\ : std_logic;
SIGNAL \mem|RAM[21][20]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][20]~q\ : std_logic;
SIGNAL \mem|RAM[17][20]~q\ : std_logic;
SIGNAL \mem|Mux43~2_combout\ : std_logic;
SIGNAL \mem|Mux43~3_combout\ : std_logic;
SIGNAL \mem|Mux43~6_combout\ : std_logic;
SIGNAL \mem|Mux43~9_combout\ : std_logic;
SIGNAL \mem|Mux43~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[20]~20_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][20]~q\ : std_logic;
SIGNAL \r_f|Mux11~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \r_f|Mux42~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][21]~q\ : std_logic;
SIGNAL \mem|RAM[14][21]~q\ : std_logic;
SIGNAL \mem|RAM[13][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][21]~q\ : std_logic;
SIGNAL \mem|RAM[12][21]~q\ : std_logic;
SIGNAL \mem|Mux42~17_combout\ : std_logic;
SIGNAL \mem|Mux42~18_combout\ : std_logic;
SIGNAL \mem|RAM[7][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][21]~q\ : std_logic;
SIGNAL \mem|RAM[6][21]~q\ : std_logic;
SIGNAL \mem|RAM[5][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][21]~q\ : std_logic;
SIGNAL \mem|RAM[4][21]~q\ : std_logic;
SIGNAL \mem|Mux42~10_combout\ : std_logic;
SIGNAL \mem|Mux42~11_combout\ : std_logic;
SIGNAL \mem|RAM[1][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][21]~q\ : std_logic;
SIGNAL \mem|RAM[3][21]~q\ : std_logic;
SIGNAL \mem|RAM[2][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][21]~q\ : std_logic;
SIGNAL \mem|RAM[0][21]~q\ : std_logic;
SIGNAL \mem|Mux42~14_combout\ : std_logic;
SIGNAL \mem|Mux42~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][21]~q\ : std_logic;
SIGNAL \mem|RAM[11][21]~q\ : std_logic;
SIGNAL \mem|RAM[10][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][21]~q\ : std_logic;
SIGNAL \mem|RAM[8][21]~q\ : std_logic;
SIGNAL \mem|Mux42~12_combout\ : std_logic;
SIGNAL \mem|Mux42~13_combout\ : std_logic;
SIGNAL \mem|Mux42~16_combout\ : std_logic;
SIGNAL \mem|Mux42~19_combout\ : std_logic;
SIGNAL \mem|RAM[23][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][21]~q\ : std_logic;
SIGNAL \mem|RAM[31][21]~q\ : std_logic;
SIGNAL \mem|RAM[27][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][21]~q\ : std_logic;
SIGNAL \mem|RAM[19][21]~q\ : std_logic;
SIGNAL \mem|Mux42~7_combout\ : std_logic;
SIGNAL \mem|Mux42~8_combout\ : std_logic;
SIGNAL \mem|RAM[24][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][21]~q\ : std_logic;
SIGNAL \mem|RAM[28][21]~q\ : std_logic;
SIGNAL \mem|RAM[20][21]~q\ : std_logic;
SIGNAL \mem|RAM[16][21]~q\ : std_logic;
SIGNAL \mem|Mux42~4_combout\ : std_logic;
SIGNAL \mem|Mux42~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][21]~q\ : std_logic;
SIGNAL \mem|RAM[30][21]~q\ : std_logic;
SIGNAL \mem|RAM[22][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][21]~q\ : std_logic;
SIGNAL \mem|RAM[18][21]~q\ : std_logic;
SIGNAL \mem|Mux42~2_combout\ : std_logic;
SIGNAL \mem|Mux42~3_combout\ : std_logic;
SIGNAL \mem|Mux42~6_combout\ : std_logic;
SIGNAL \mem|RAM[29][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][21]~q\ : std_logic;
SIGNAL \mem|RAM[21][21]~q\ : std_logic;
SIGNAL \mem|RAM[17][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[17][21]~q\ : std_logic;
SIGNAL \mem|RAM[25][21]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][21]~q\ : std_logic;
SIGNAL \mem|Mux42~0_combout\ : std_logic;
SIGNAL \mem|Mux42~1_combout\ : std_logic;
SIGNAL \mem|Mux42~9_combout\ : std_logic;
SIGNAL \mem|Mux42~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[21]~21_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][21]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][21]~q\ : std_logic;
SIGNAL \r_f|Mux10~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \mem|Decoder0~86_RESYN40_RESYN58_BDD59\ : std_logic;
SIGNAL \mem|Decoder0~86_RESYN40_BDD41\ : std_logic;
SIGNAL \mem|Decoder0~86_combout\ : std_logic;
SIGNAL \mem|RAM[1][28]~q\ : std_logic;
SIGNAL \mem|RAM[0][28]~q\ : std_logic;
SIGNAL \mem|Mux35~14_combout\ : std_logic;
SIGNAL \mem|RAM[3][28]~q\ : std_logic;
SIGNAL \mem|Mux35~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][28]~q\ : std_logic;
SIGNAL \mem|RAM[7][28]~q\ : std_logic;
SIGNAL \mem|RAM[6][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][28]~q\ : std_logic;
SIGNAL \mem|RAM[4][28]~q\ : std_logic;
SIGNAL \mem|Mux35~12_combout\ : std_logic;
SIGNAL \mem|Mux35~13_combout\ : std_logic;
SIGNAL \mem|Mux35~16_combout\ : std_logic;
SIGNAL \mem|Mux35~19_combout\ : std_logic;
SIGNAL \mem|RAM[30][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][28]~q\ : std_logic;
SIGNAL \mem|RAM[22][28]~q\ : std_logic;
SIGNAL \mem|RAM[26][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][28]~q\ : std_logic;
SIGNAL \mem|RAM[18][28]~q\ : std_logic;
SIGNAL \mem|Mux35~0_combout\ : std_logic;
SIGNAL \mem|Mux35~1_combout\ : std_logic;
SIGNAL \mem|RAM[19][28]~q\ : std_logic;
SIGNAL \mem|RAM[23][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][28]~q\ : std_logic;
SIGNAL \mem|Mux35~7_combout\ : std_logic;
SIGNAL \mem|RAM[31][28]~q\ : std_logic;
SIGNAL \mem|RAM[27][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][28]~q\ : std_logic;
SIGNAL \mem|Mux35~8_combout\ : std_logic;
SIGNAL \mem|RAM[20][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][28]~q\ : std_logic;
SIGNAL \mem|RAM[28][28]~q\ : std_logic;
SIGNAL \mem|RAM[24][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][28]~q\ : std_logic;
SIGNAL \mem|RAM[16][28]~q\ : std_logic;
SIGNAL \mem|Mux35~4_combout\ : std_logic;
SIGNAL \mem|Mux35~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][28]~q\ : std_logic;
SIGNAL \mem|RAM[29][28]~q\ : std_logic;
SIGNAL \mem|RAM[21][28]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][28]~q\ : std_logic;
SIGNAL \mem|RAM[17][28]~q\ : std_logic;
SIGNAL \mem|Mux35~2_combout\ : std_logic;
SIGNAL \mem|Mux35~3_combout\ : std_logic;
SIGNAL \mem|Mux35~6_combout\ : std_logic;
SIGNAL \mem|Mux35~9_combout\ : std_logic;
SIGNAL \mem|Mux35~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[28]~28_combout\ : std_logic;
SIGNAL \r_f|rf_regs[8][28]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][28]~q\ : std_logic;
SIGNAL \r_f|Mux35~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][28]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][28]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][28]~q\ : std_logic;
SIGNAL \r_f|Mux35~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][28]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][28]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][28]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][28]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][28]~q\ : std_logic;
SIGNAL \r_f|Mux35~2_combout\ : std_logic;
SIGNAL \r_f|Mux35~3_combout\ : std_logic;
SIGNAL \r_f|Mux35~4_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~41_combout\ : std_logic;
SIGNAL \r_f|Mux3~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][27]~q\ : std_logic;
SIGNAL \r_f|Mux4~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][26]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][26]~q\ : std_logic;
SIGNAL \r_f|Mux5~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][25]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][25]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][25]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][25]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][25]~q\ : std_logic;
SIGNAL \r_f|Mux38~0_combout\ : std_logic;
SIGNAL \r_f|Mux38~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][25]~q\ : std_logic;
SIGNAL \r_f|Mux38~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][25]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][25]~q\ : std_logic;
SIGNAL \r_f|rf_regs[1][25]~q\ : std_logic;
SIGNAL \r_f|Mux38~3_combout\ : std_logic;
SIGNAL \r_f|Mux38~4_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~38_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][24]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][24]~q\ : std_logic;
SIGNAL \r_f|Mux39~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][24]~q\ : std_logic;
SIGNAL \r_f|Mux39~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][24]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][24]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][24]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][24]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][24]~q\ : std_logic;
SIGNAL \r_f|Mux39~0_combout\ : std_logic;
SIGNAL \r_f|Mux39~1_combout\ : std_logic;
SIGNAL \r_f|Mux39~4_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~37_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][23]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][23]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][23]~q\ : std_logic;
SIGNAL \r_f|Mux40~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][23]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][23]~q\ : std_logic;
SIGNAL \r_f|Mux40~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][23]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][23]~q\ : std_logic;
SIGNAL \r_f|Mux40~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][23]~q\ : std_logic;
SIGNAL \r_f|Mux40~3_combout\ : std_logic;
SIGNAL \r_f|Mux40~4_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~36_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \mem|RAM[23][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][23]~q\ : std_logic;
SIGNAL \mem|RAM[31][23]~q\ : std_logic;
SIGNAL \mem|RAM[27][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][23]~q\ : std_logic;
SIGNAL \mem|RAM[19][23]~q\ : std_logic;
SIGNAL \mem|Mux40~7_combout\ : std_logic;
SIGNAL \mem|Mux40~8_combout\ : std_logic;
SIGNAL \mem|RAM[29][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][23]~q\ : std_logic;
SIGNAL \mem|RAM[21][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][23]~q\ : std_logic;
SIGNAL \mem|RAM[25][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][23]~q\ : std_logic;
SIGNAL \mem|RAM[17][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[17][23]~q\ : std_logic;
SIGNAL \mem|Mux40~0_combout\ : std_logic;
SIGNAL \mem|Mux40~1_combout\ : std_logic;
SIGNAL \mem|RAM[24][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][23]~q\ : std_logic;
SIGNAL \mem|RAM[28][23]~q\ : std_logic;
SIGNAL \mem|RAM[20][23]~q\ : std_logic;
SIGNAL \mem|RAM[16][23]~q\ : std_logic;
SIGNAL \mem|Mux40~4_combout\ : std_logic;
SIGNAL \mem|Mux40~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][23]~q\ : std_logic;
SIGNAL \mem|RAM[30][23]~q\ : std_logic;
SIGNAL \mem|RAM[22][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][23]~q\ : std_logic;
SIGNAL \mem|RAM[18][23]~q\ : std_logic;
SIGNAL \mem|Mux40~2_combout\ : std_logic;
SIGNAL \mem|Mux40~3_combout\ : std_logic;
SIGNAL \mem|Mux40~6_combout\ : std_logic;
SIGNAL \mem|Mux40~9_combout\ : std_logic;
SIGNAL \mem|RAM[7][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][23]~q\ : std_logic;
SIGNAL \mem|RAM[6][23]~q\ : std_logic;
SIGNAL \mem|RAM[5][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][23]~q\ : std_logic;
SIGNAL \mem|RAM[4][23]~q\ : std_logic;
SIGNAL \mem|Mux40~10_combout\ : std_logic;
SIGNAL \mem|Mux40~11_combout\ : std_logic;
SIGNAL \mem|RAM[15][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][23]~q\ : std_logic;
SIGNAL \mem|RAM[14][23]~q\ : std_logic;
SIGNAL \mem|RAM[13][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][23]~q\ : std_logic;
SIGNAL \mem|RAM[12][23]~q\ : std_logic;
SIGNAL \mem|Mux40~17_combout\ : std_logic;
SIGNAL \mem|Mux40~18_combout\ : std_logic;
SIGNAL \mem|RAM[1][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][23]~q\ : std_logic;
SIGNAL \mem|RAM[3][23]~q\ : std_logic;
SIGNAL \mem|RAM[2][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][23]~q\ : std_logic;
SIGNAL \mem|RAM[0][23]~q\ : std_logic;
SIGNAL \mem|Mux40~14_combout\ : std_logic;
SIGNAL \mem|Mux40~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][23]~q\ : std_logic;
SIGNAL \mem|RAM[11][23]~q\ : std_logic;
SIGNAL \mem|RAM[10][23]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][23]~q\ : std_logic;
SIGNAL \mem|RAM[8][23]~q\ : std_logic;
SIGNAL \mem|Mux40~12_combout\ : std_logic;
SIGNAL \mem|Mux40~13_combout\ : std_logic;
SIGNAL \mem|Mux40~16_combout\ : std_logic;
SIGNAL \mem|Mux40~19_combout\ : std_logic;
SIGNAL \mem|Mux40~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[23]~23_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][23]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][23]~q\ : std_logic;
SIGNAL \r_f|Mux8~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \mem|RAM[15][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][24]~q\ : std_logic;
SIGNAL \mem|RAM[13][24]~q\ : std_logic;
SIGNAL \mem|RAM[14][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][24]~q\ : std_logic;
SIGNAL \mem|RAM[12][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[12][24]~q\ : std_logic;
SIGNAL \mem|Mux39~17_combout\ : std_logic;
SIGNAL \mem|Mux39~18_combout\ : std_logic;
SIGNAL \mem|RAM[2][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][24]~q\ : std_logic;
SIGNAL \mem|RAM[3][24]~q\ : std_logic;
SIGNAL \mem|RAM[1][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][24]~q\ : std_logic;
SIGNAL \mem|RAM[0][24]~q\ : std_logic;
SIGNAL \mem|Mux39~14_combout\ : std_logic;
SIGNAL \mem|Mux39~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][24]~q\ : std_logic;
SIGNAL \mem|RAM[7][24]~q\ : std_logic;
SIGNAL \mem|RAM[6][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][24]~q\ : std_logic;
SIGNAL \mem|RAM[4][24]~q\ : std_logic;
SIGNAL \mem|Mux39~12_combout\ : std_logic;
SIGNAL \mem|Mux39~13_combout\ : std_logic;
SIGNAL \mem|Mux39~16_combout\ : std_logic;
SIGNAL \mem|RAM[9][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][24]~q\ : std_logic;
SIGNAL \mem|RAM[8][24]~q\ : std_logic;
SIGNAL \mem|Mux39~10_combout\ : std_logic;
SIGNAL \mem|RAM[11][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][24]~q\ : std_logic;
SIGNAL \mem|RAM[10][24]~q\ : std_logic;
SIGNAL \mem|Mux39~11_combout\ : std_logic;
SIGNAL \mem|Mux39~19_combout\ : std_logic;
SIGNAL \mem|RAM[27][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][24]~q\ : std_logic;
SIGNAL \mem|RAM[31][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[31][24]~q\ : std_logic;
SIGNAL \mem|RAM[23][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][24]~q\ : std_logic;
SIGNAL \mem|RAM[19][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[19][24]~q\ : std_logic;
SIGNAL \mem|Mux39~7_combout\ : std_logic;
SIGNAL \mem|Mux39~8_combout\ : std_logic;
SIGNAL \mem|RAM[30][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][24]~q\ : std_logic;
SIGNAL \mem|RAM[22][24]~q\ : std_logic;
SIGNAL \mem|RAM[18][24]~q\ : std_logic;
SIGNAL \mem|RAM[26][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][24]~q\ : std_logic;
SIGNAL \mem|Mux39~0_combout\ : std_logic;
SIGNAL \mem|Mux39~1_combout\ : std_logic;
SIGNAL \mem|RAM[20][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][24]~q\ : std_logic;
SIGNAL \mem|RAM[28][24]~q\ : std_logic;
SIGNAL \mem|RAM[24][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][24]~q\ : std_logic;
SIGNAL \mem|RAM[16][24]~q\ : std_logic;
SIGNAL \mem|Mux39~4_combout\ : std_logic;
SIGNAL \mem|Mux39~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][24]~q\ : std_logic;
SIGNAL \mem|RAM[29][24]~q\ : std_logic;
SIGNAL \mem|RAM[21][24]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][24]~q\ : std_logic;
SIGNAL \mem|RAM[17][24]~q\ : std_logic;
SIGNAL \mem|Mux39~2_combout\ : std_logic;
SIGNAL \mem|Mux39~3_combout\ : std_logic;
SIGNAL \mem|Mux39~6_combout\ : std_logic;
SIGNAL \mem|Mux39~9_combout\ : std_logic;
SIGNAL \mem|Mux39~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[24]~24_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][24]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][24]~q\ : std_logic;
SIGNAL \r_f|Mux7~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \mem|RAM[23][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][25]~q\ : std_logic;
SIGNAL \mem|RAM[31][25]~q\ : std_logic;
SIGNAL \mem|RAM[27][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][25]~q\ : std_logic;
SIGNAL \mem|RAM[19][25]~q\ : std_logic;
SIGNAL \mem|Mux38~7_combout\ : std_logic;
SIGNAL \mem|Mux38~8_combout\ : std_logic;
SIGNAL \mem|RAM[29][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][25]~q\ : std_logic;
SIGNAL \mem|RAM[21][25]~q\ : std_logic;
SIGNAL \mem|RAM[17][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[17][25]~q\ : std_logic;
SIGNAL \mem|RAM[25][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][25]~q\ : std_logic;
SIGNAL \mem|Mux38~0_combout\ : std_logic;
SIGNAL \mem|Mux38~1_combout\ : std_logic;
SIGNAL \mem|RAM[24][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][25]~q\ : std_logic;
SIGNAL \mem|RAM[28][25]~q\ : std_logic;
SIGNAL \mem|RAM[20][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][25]~q\ : std_logic;
SIGNAL \mem|RAM[16][25]~q\ : std_logic;
SIGNAL \mem|Mux38~4_combout\ : std_logic;
SIGNAL \mem|Mux38~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][25]~q\ : std_logic;
SIGNAL \mem|RAM[30][25]~q\ : std_logic;
SIGNAL \mem|RAM[22][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][25]~q\ : std_logic;
SIGNAL \mem|RAM[18][25]~q\ : std_logic;
SIGNAL \mem|Mux38~2_combout\ : std_logic;
SIGNAL \mem|Mux38~3_combout\ : std_logic;
SIGNAL \mem|Mux38~6_combout\ : std_logic;
SIGNAL \mem|Mux38~9_combout\ : std_logic;
SIGNAL \mem|RAM[7][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][25]~q\ : std_logic;
SIGNAL \mem|RAM[6][25]~q\ : std_logic;
SIGNAL \mem|RAM[4][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[4][25]~q\ : std_logic;
SIGNAL \mem|RAM[5][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][25]~q\ : std_logic;
SIGNAL \mem|Mux38~10_combout\ : std_logic;
SIGNAL \mem|Mux38~11_combout\ : std_logic;
SIGNAL \mem|RAM[12][25]~q\ : std_logic;
SIGNAL \mem|RAM[13][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][25]~q\ : std_logic;
SIGNAL \mem|Mux38~17_combout\ : std_logic;
SIGNAL \mem|RAM[15][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][25]~q\ : std_logic;
SIGNAL \mem|RAM[14][25]~q\ : std_logic;
SIGNAL \mem|Mux38~18_combout\ : std_logic;
SIGNAL \mem|RAM[1][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][25]~q\ : std_logic;
SIGNAL \mem|RAM[3][25]~q\ : std_logic;
SIGNAL \mem|RAM[2][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][25]~q\ : std_logic;
SIGNAL \mem|RAM[0][25]~q\ : std_logic;
SIGNAL \mem|Mux38~14_combout\ : std_logic;
SIGNAL \mem|Mux38~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][25]~q\ : std_logic;
SIGNAL \mem|RAM[11][25]~q\ : std_logic;
SIGNAL \mem|RAM[10][25]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][25]~q\ : std_logic;
SIGNAL \mem|RAM[8][25]~q\ : std_logic;
SIGNAL \mem|Mux38~12_combout\ : std_logic;
SIGNAL \mem|Mux38~13_combout\ : std_logic;
SIGNAL \mem|Mux38~16_combout\ : std_logic;
SIGNAL \mem|Mux38~19_combout\ : std_logic;
SIGNAL \mem|Mux38~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[25]~25_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][25]~q\ : std_logic;
SIGNAL \r_f|Mux6~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \mem|RAM[7][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][27]~q\ : std_logic;
SIGNAL \mem|RAM[6][27]~q\ : std_logic;
SIGNAL \mem|RAM[4][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[4][27]~q\ : std_logic;
SIGNAL \mem|RAM[5][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][27]~q\ : std_logic;
SIGNAL \mem|Mux36~10_combout\ : std_logic;
SIGNAL \mem|Mux36~11_combout\ : std_logic;
SIGNAL \mem|RAM[15][27]~q\ : std_logic;
SIGNAL \mem|RAM[14][27]~q\ : std_logic;
SIGNAL \mem|RAM[13][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][27]~q\ : std_logic;
SIGNAL \mem|RAM[12][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[12][27]~q\ : std_logic;
SIGNAL \mem|Mux36~17_combout\ : std_logic;
SIGNAL \mem|Mux36~18_combout\ : std_logic;
SIGNAL \mem|RAM[1][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][27]~q\ : std_logic;
SIGNAL \mem|RAM[3][27]~q\ : std_logic;
SIGNAL \mem|RAM[0][27]~q\ : std_logic;
SIGNAL \mem|RAM[2][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][27]~q\ : std_logic;
SIGNAL \mem|Mux36~14_combout\ : std_logic;
SIGNAL \mem|Mux36~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][27]~q\ : std_logic;
SIGNAL \mem|RAM[11][27]~q\ : std_logic;
SIGNAL \mem|RAM[10][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][27]~q\ : std_logic;
SIGNAL \mem|RAM[8][27]~q\ : std_logic;
SIGNAL \mem|Mux36~12_combout\ : std_logic;
SIGNAL \mem|Mux36~13_combout\ : std_logic;
SIGNAL \mem|Mux36~16_combout\ : std_logic;
SIGNAL \mem|Mux36~19_combout\ : std_logic;
SIGNAL \mem|RAM[23][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][27]~q\ : std_logic;
SIGNAL \mem|RAM[31][27]~q\ : std_logic;
SIGNAL \mem|RAM[19][27]~q\ : std_logic;
SIGNAL \mem|RAM[27][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][27]~q\ : std_logic;
SIGNAL \mem|Mux36~7_combout\ : std_logic;
SIGNAL \mem|Mux36~8_combout\ : std_logic;
SIGNAL \mem|RAM[28][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[28][27]~q\ : std_logic;
SIGNAL \mem|RAM[24][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][27]~q\ : std_logic;
SIGNAL \mem|RAM[20][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][27]~q\ : std_logic;
SIGNAL \mem|RAM[16][27]~q\ : std_logic;
SIGNAL \mem|Mux36~4_combout\ : std_logic;
SIGNAL \mem|Mux36~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][27]~q\ : std_logic;
SIGNAL \mem|RAM[30][27]~q\ : std_logic;
SIGNAL \mem|RAM[22][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][27]~q\ : std_logic;
SIGNAL \mem|RAM[18][27]~q\ : std_logic;
SIGNAL \mem|Mux36~2_combout\ : std_logic;
SIGNAL \mem|Mux36~3_combout\ : std_logic;
SIGNAL \mem|Mux36~6_combout\ : std_logic;
SIGNAL \mem|RAM[29][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][27]~q\ : std_logic;
SIGNAL \mem|RAM[21][27]~q\ : std_logic;
SIGNAL \mem|RAM[25][27]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][27]~q\ : std_logic;
SIGNAL \mem|RAM[17][27]~q\ : std_logic;
SIGNAL \mem|Mux36~0_combout\ : std_logic;
SIGNAL \mem|Mux36~1_combout\ : std_logic;
SIGNAL \mem|Mux36~9_combout\ : std_logic;
SIGNAL \mem|Mux36~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[27]~27_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][27]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][27]~q\ : std_logic;
SIGNAL \r_f|Mux36~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][27]~q\ : std_logic;
SIGNAL \r_f|Mux36~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][27]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][27]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][27]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][27]~q\ : std_logic;
SIGNAL \r_f|Mux36~0_combout\ : std_logic;
SIGNAL \r_f|Mux36~1_combout\ : std_logic;
SIGNAL \r_f|Mux36~4_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~40_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][30]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][30]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][30]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][30]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[8][30]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][30]~q\ : std_logic;
SIGNAL \r_f|Mux33~0_combout\ : std_logic;
SIGNAL \r_f|Mux33~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[6][30]~q\ : std_logic;
SIGNAL \r_f|rf_regs[0][30]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][30]~q\ : std_logic;
SIGNAL \r_f|Mux33~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][30]~q\ : std_logic;
SIGNAL \r_f|Mux33~3_combout\ : std_logic;
SIGNAL \r_f|Mux33~4_combout\ : std_logic;
SIGNAL \mem|RAM[15][30]~q\ : std_logic;
SIGNAL \mem|RAM[13][30]~q\ : std_logic;
SIGNAL \mem|RAM[14][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][30]~q\ : std_logic;
SIGNAL \mem|RAM[12][30]~q\ : std_logic;
SIGNAL \mem|Mux33~17_combout\ : std_logic;
SIGNAL \mem|Mux33~18_combout\ : std_logic;
SIGNAL \mem|RAM[11][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][30]~q\ : std_logic;
SIGNAL \mem|RAM[10][30]~q\ : std_logic;
SIGNAL \mem|RAM[9][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][30]~q\ : std_logic;
SIGNAL \mem|RAM[8][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[8][30]~q\ : std_logic;
SIGNAL \mem|Mux33~10_combout\ : std_logic;
SIGNAL \mem|Mux33~11_combout\ : std_logic;
SIGNAL \mem|RAM[5][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][30]~q\ : std_logic;
SIGNAL \mem|RAM[7][30]~q\ : std_logic;
SIGNAL \mem|RAM[6][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][30]~q\ : std_logic;
SIGNAL \mem|RAM[4][30]~q\ : std_logic;
SIGNAL \mem|Mux33~12_combout\ : std_logic;
SIGNAL \mem|Mux33~13_combout\ : std_logic;
SIGNAL \mem|RAM[1][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][30]~q\ : std_logic;
SIGNAL \mem|RAM[0][30]~q\ : std_logic;
SIGNAL \mem|Mux33~14_combout\ : std_logic;
SIGNAL \mem|RAM[2][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][30]~q\ : std_logic;
SIGNAL \mem|RAM[3][30]~q\ : std_logic;
SIGNAL \mem|Mux33~15_combout\ : std_logic;
SIGNAL \mem|Mux33~16_combout\ : std_logic;
SIGNAL \mem|Mux33~19_combout\ : std_logic;
SIGNAL \mem|RAM[30][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][30]~q\ : std_logic;
SIGNAL \mem|RAM[22][30]~q\ : std_logic;
SIGNAL \mem|RAM[26][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][30]~q\ : std_logic;
SIGNAL \mem|RAM[18][30]~q\ : std_logic;
SIGNAL \mem|Mux33~0_combout\ : std_logic;
SIGNAL \mem|Mux33~1_combout\ : std_logic;
SIGNAL \mem|RAM[27][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][30]~q\ : std_logic;
SIGNAL \mem|RAM[31][30]~q\ : std_logic;
SIGNAL \mem|RAM[23][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][30]~q\ : std_logic;
SIGNAL \mem|RAM[19][30]~q\ : std_logic;
SIGNAL \mem|Mux33~7_combout\ : std_logic;
SIGNAL \mem|Mux33~8_combout\ : std_logic;
SIGNAL \mem|RAM[20][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][30]~q\ : std_logic;
SIGNAL \mem|RAM[28][30]~q\ : std_logic;
SIGNAL \mem|RAM[16][30]~q\ : std_logic;
SIGNAL \mem|RAM[24][30]~q\ : std_logic;
SIGNAL \mem|Mux33~4_combout\ : std_logic;
SIGNAL \mem|Mux33~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][30]~q\ : std_logic;
SIGNAL \mem|RAM[29][30]~q\ : std_logic;
SIGNAL \mem|RAM[21][30]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][30]~q\ : std_logic;
SIGNAL \mem|RAM[17][30]~q\ : std_logic;
SIGNAL \mem|Mux33~2_combout\ : std_logic;
SIGNAL \mem|Mux33~3_combout\ : std_logic;
SIGNAL \mem|Mux33~6_combout\ : std_logic;
SIGNAL \mem|Mux33~9_combout\ : std_logic;
SIGNAL \mem|Mux33~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[30]~30_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][30]~q\ : std_logic;
SIGNAL \r_f|Mux1~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~43_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][29]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][29]~q\ : std_logic;
SIGNAL \r_f|rf_regs[7][29]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][29]~q\ : std_logic;
SIGNAL \r_f|Mux34~2_combout\ : std_logic;
SIGNAL \r_f|Mux34~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][29]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][29]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][29]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][29]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][29]~q\ : std_logic;
SIGNAL \r_f|Mux34~0_combout\ : std_logic;
SIGNAL \r_f|Mux34~1_combout\ : std_logic;
SIGNAL \r_f|Mux34~4_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~42_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \mem|RAM[14][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][29]~q\ : std_logic;
SIGNAL \mem|RAM[15][29]~q\ : std_logic;
SIGNAL \mem|RAM[12][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[12][29]~q\ : std_logic;
SIGNAL \mem|RAM[13][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][29]~q\ : std_logic;
SIGNAL \mem|Mux34~17_combout\ : std_logic;
SIGNAL \mem|Mux34~18_combout\ : std_logic;
SIGNAL \mem|RAM[7][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[7][29]~q\ : std_logic;
SIGNAL \mem|RAM[6][29]~q\ : std_logic;
SIGNAL \mem|RAM[5][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][29]~q\ : std_logic;
SIGNAL \mem|RAM[4][29]~q\ : std_logic;
SIGNAL \mem|Mux34~10_combout\ : std_logic;
SIGNAL \mem|Mux34~11_combout\ : std_logic;
SIGNAL \mem|RAM[1][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][29]~q\ : std_logic;
SIGNAL \mem|RAM[3][29]~q\ : std_logic;
SIGNAL \mem|RAM[0][29]~q\ : std_logic;
SIGNAL \mem|RAM[2][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][29]~q\ : std_logic;
SIGNAL \mem|Mux34~14_combout\ : std_logic;
SIGNAL \mem|Mux34~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][29]~q\ : std_logic;
SIGNAL \mem|RAM[11][29]~q\ : std_logic;
SIGNAL \mem|RAM[10][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][29]~q\ : std_logic;
SIGNAL \mem|RAM[8][29]~q\ : std_logic;
SIGNAL \mem|Mux34~12_combout\ : std_logic;
SIGNAL \mem|Mux34~13_combout\ : std_logic;
SIGNAL \mem|Mux34~16_combout\ : std_logic;
SIGNAL \mem|Mux34~19_combout\ : std_logic;
SIGNAL \mem|RAM[20][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][29]~q\ : std_logic;
SIGNAL \mem|RAM[16][29]~q\ : std_logic;
SIGNAL \mem|Mux34~4_combout\ : std_logic;
SIGNAL \mem|RAM[24][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][29]~q\ : std_logic;
SIGNAL \mem|RAM[28][29]~q\ : std_logic;
SIGNAL \mem|Mux34~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][29]~q\ : std_logic;
SIGNAL \mem|RAM[30][29]~q\ : std_logic;
SIGNAL \mem|RAM[18][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[18][29]~q\ : std_logic;
SIGNAL \mem|RAM[22][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][29]~q\ : std_logic;
SIGNAL \mem|Mux34~2_combout\ : std_logic;
SIGNAL \mem|Mux34~3_combout\ : std_logic;
SIGNAL \mem|Mux34~6_combout\ : std_logic;
SIGNAL \mem|RAM[23][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][29]~q\ : std_logic;
SIGNAL \mem|RAM[31][29]~q\ : std_logic;
SIGNAL \mem|RAM[27][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][29]~q\ : std_logic;
SIGNAL \mem|RAM[19][29]~q\ : std_logic;
SIGNAL \mem|Mux34~7_combout\ : std_logic;
SIGNAL \mem|Mux34~8_combout\ : std_logic;
SIGNAL \mem|RAM[29][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][29]~q\ : std_logic;
SIGNAL \mem|RAM[21][29]~q\ : std_logic;
SIGNAL \mem|RAM[25][29]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][29]~q\ : std_logic;
SIGNAL \mem|RAM[17][29]~q\ : std_logic;
SIGNAL \mem|Mux34~0_combout\ : std_logic;
SIGNAL \mem|Mux34~1_combout\ : std_logic;
SIGNAL \mem|Mux34~9_combout\ : std_logic;
SIGNAL \mem|Mux34~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[29]~29_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][29]~q\ : std_logic;
SIGNAL \r_f|Mux2~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \mem|LessThan0~3_combout\ : std_logic;
SIGNAL \mem|LessThan0~8_RESYN6_BDD7\ : std_logic;
SIGNAL \mem|Decoder0~83_RESYN38_RESYN56_BDD57\ : std_logic;
SIGNAL \mem|Decoder0~83_RESYN38_BDD39\ : std_logic;
SIGNAL \mem|Decoder0~83_combout\ : std_logic;
SIGNAL \mem|RAM[7][31]~q\ : std_logic;
SIGNAL \mem|RAM[6][31]~q\ : std_logic;
SIGNAL \mem|RAM[5][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][31]~q\ : std_logic;
SIGNAL \mem|RAM[4][31]~q\ : std_logic;
SIGNAL \mem|Mux32~10_combout\ : std_logic;
SIGNAL \mem|Mux32~11_combout\ : std_logic;
SIGNAL \mem|RAM[1][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][31]~q\ : std_logic;
SIGNAL \mem|RAM[3][31]~q\ : std_logic;
SIGNAL \mem|RAM[2][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][31]~q\ : std_logic;
SIGNAL \mem|RAM[0][31]~q\ : std_logic;
SIGNAL \mem|Mux32~14_combout\ : std_logic;
SIGNAL \mem|Mux32~15_combout\ : std_logic;
SIGNAL \mem|RAM[9][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][31]~q\ : std_logic;
SIGNAL \mem|RAM[11][31]~q\ : std_logic;
SIGNAL \mem|RAM[10][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][31]~q\ : std_logic;
SIGNAL \mem|RAM[8][31]~q\ : std_logic;
SIGNAL \mem|Mux32~12_combout\ : std_logic;
SIGNAL \mem|Mux32~13_combout\ : std_logic;
SIGNAL \mem|Mux32~16_combout\ : std_logic;
SIGNAL \mem|RAM[15][31]~q\ : std_logic;
SIGNAL \mem|RAM[14][31]~q\ : std_logic;
SIGNAL \mem|RAM[13][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[13][31]~q\ : std_logic;
SIGNAL \mem|RAM[12][31]~q\ : std_logic;
SIGNAL \mem|Mux32~17_combout\ : std_logic;
SIGNAL \mem|Mux32~18_combout\ : std_logic;
SIGNAL \mem|Mux32~19_combout\ : std_logic;
SIGNAL \mem|RAM[23][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][31]~q\ : std_logic;
SIGNAL \mem|RAM[31][31]~q\ : std_logic;
SIGNAL \mem|RAM[27][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][31]~q\ : std_logic;
SIGNAL \mem|RAM[19][31]~q\ : std_logic;
SIGNAL \mem|Mux32~7_combout\ : std_logic;
SIGNAL \mem|Mux32~8_combout\ : std_logic;
SIGNAL \mem|RAM[29][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[29][31]~q\ : std_logic;
SIGNAL \mem|RAM[21][31]~q\ : std_logic;
SIGNAL \mem|RAM[25][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][31]~q\ : std_logic;
SIGNAL \mem|RAM[17][31]~q\ : std_logic;
SIGNAL \mem|Mux32~0_combout\ : std_logic;
SIGNAL \mem|Mux32~1_combout\ : std_logic;
SIGNAL \mem|RAM[24][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][31]~q\ : std_logic;
SIGNAL \mem|RAM[28][31]~q\ : std_logic;
SIGNAL \mem|RAM[20][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][31]~q\ : std_logic;
SIGNAL \mem|RAM[16][31]~q\ : std_logic;
SIGNAL \mem|Mux32~4_combout\ : std_logic;
SIGNAL \mem|Mux32~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][31]~q\ : std_logic;
SIGNAL \mem|RAM[30][31]~q\ : std_logic;
SIGNAL \mem|RAM[22][31]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][31]~q\ : std_logic;
SIGNAL \mem|RAM[18][31]~q\ : std_logic;
SIGNAL \mem|Mux32~2_combout\ : std_logic;
SIGNAL \mem|Mux32~3_combout\ : std_logic;
SIGNAL \mem|Mux32~6_combout\ : std_logic;
SIGNAL \mem|Mux32~9_combout\ : std_logic;
SIGNAL \mem|Mux32~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[31]~31_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][31]~q\ : std_logic;
SIGNAL \r_f|Mux0~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~44_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \mem|LessThan0~8_RESYN8_BDD9\ : std_logic;
SIGNAL \mem|Decoder0~78_RESYN36_RESYN54_BDD55\ : std_logic;
SIGNAL \mem|Decoder0~78_RESYN36_BDD37\ : std_logic;
SIGNAL \mem|Decoder0~78_combout\ : std_logic;
SIGNAL \mem|RAM[5][26]~q\ : std_logic;
SIGNAL \mem|RAM[7][26]~q\ : std_logic;
SIGNAL \mem|RAM[6][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][26]~q\ : std_logic;
SIGNAL \mem|RAM[4][26]~q\ : std_logic;
SIGNAL \mem|Mux37~12_combout\ : std_logic;
SIGNAL \mem|Mux37~13_combout\ : std_logic;
SIGNAL \mem|RAM[2][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][26]~q\ : std_logic;
SIGNAL \mem|RAM[3][26]~q\ : std_logic;
SIGNAL \mem|RAM[1][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][26]~q\ : std_logic;
SIGNAL \mem|RAM[0][26]~q\ : std_logic;
SIGNAL \mem|Mux37~14_combout\ : std_logic;
SIGNAL \mem|Mux37~15_combout\ : std_logic;
SIGNAL \mem|Mux37~16_combout\ : std_logic;
SIGNAL \mem|Mux37~19_combout\ : std_logic;
SIGNAL \mem|RAM[30][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[30][26]~q\ : std_logic;
SIGNAL \mem|RAM[22][26]~q\ : std_logic;
SIGNAL \mem|RAM[26][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][26]~q\ : std_logic;
SIGNAL \mem|RAM[18][26]~q\ : std_logic;
SIGNAL \mem|Mux37~0_combout\ : std_logic;
SIGNAL \mem|Mux37~1_combout\ : std_logic;
SIGNAL \mem|RAM[23][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[23][26]~q\ : std_logic;
SIGNAL \mem|RAM[19][26]~q\ : std_logic;
SIGNAL \mem|Mux37~7_combout\ : std_logic;
SIGNAL \mem|RAM[27][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[27][26]~q\ : std_logic;
SIGNAL \mem|RAM[31][26]~q\ : std_logic;
SIGNAL \mem|Mux37~8_combout\ : std_logic;
SIGNAL \mem|RAM[20][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][26]~q\ : std_logic;
SIGNAL \mem|RAM[28][26]~q\ : std_logic;
SIGNAL \mem|RAM[24][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][26]~q\ : std_logic;
SIGNAL \mem|RAM[16][26]~q\ : std_logic;
SIGNAL \mem|Mux37~4_combout\ : std_logic;
SIGNAL \mem|Mux37~5_combout\ : std_logic;
SIGNAL \mem|RAM[25][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][26]~q\ : std_logic;
SIGNAL \mem|RAM[29][26]~q\ : std_logic;
SIGNAL \mem|RAM[21][26]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][26]~q\ : std_logic;
SIGNAL \mem|RAM[17][26]~q\ : std_logic;
SIGNAL \mem|Mux37~2_combout\ : std_logic;
SIGNAL \mem|Mux37~3_combout\ : std_logic;
SIGNAL \mem|Mux37~6_combout\ : std_logic;
SIGNAL \mem|Mux37~9_combout\ : std_logic;
SIGNAL \mem|Mux37~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[26]~26_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][26]~q\ : std_logic;
SIGNAL \r_f|rf_regs[15][26]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][26]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][26]~q\ : std_logic;
SIGNAL \r_f|Mux37~0_combout\ : std_logic;
SIGNAL \r_f|Mux37~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[7][26]~q\ : std_logic;
SIGNAL \r_f|rf_regs[6][26]~q\ : std_logic;
SIGNAL \r_f|Mux37~2_combout\ : std_logic;
SIGNAL \r_f|Mux37~3_combout\ : std_logic;
SIGNAL \r_f|Mux37~4_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~39_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \mem|LessThan0~8_RESYN4_BDD5\ : std_logic;
SIGNAL \mem|LessThan0~8_RESYN2_BDD3\ : std_logic;
SIGNAL \mem|LessThan0~8_combout\ : std_logic;
SIGNAL \mem|Decoder0~79_combout\ : std_logic;
SIGNAL \mem|Decoder0~80_combout\ : std_logic;
SIGNAL \mem|RAM[6][3]~q\ : std_logic;
SIGNAL \mem|RAM[7][3]~q\ : std_logic;
SIGNAL \mem|RAM[5][3]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][3]~q\ : std_logic;
SIGNAL \mem|RAM[4][3]~q\ : std_logic;
SIGNAL \mem|Mux60~10_combout\ : std_logic;
SIGNAL \mem|Mux60~11_combout\ : std_logic;
SIGNAL \mem|RAM[14][3]~60_combout\ : std_logic;
SIGNAL \mem|RAM[14][3]~q\ : std_logic;
SIGNAL \mem|RAM[15][3]~63_combout\ : std_logic;
SIGNAL \mem|RAM[15][3]~q\ : std_logic;
SIGNAL \mem|RAM[13][3]~61_combout\ : std_logic;
SIGNAL \mem|RAM[13][3]~q\ : std_logic;
SIGNAL \mem|RAM[12][3]~62_combout\ : std_logic;
SIGNAL \mem|RAM[12][3]~q\ : std_logic;
SIGNAL \mem|Mux60~17_combout\ : std_logic;
SIGNAL \mem|Mux60~18_combout\ : std_logic;
SIGNAL \mem|RAM[11][3]~59_combout\ : std_logic;
SIGNAL \mem|RAM[11][3]~q\ : std_logic;
SIGNAL \mem|RAM[9][3]~56_combout\ : std_logic;
SIGNAL \mem|RAM[9][3]~q\ : std_logic;
SIGNAL \mem|RAM[10][3]~57_combout\ : std_logic;
SIGNAL \mem|RAM[10][3]~q\ : std_logic;
SIGNAL \mem|RAM[8][3]~58_combout\ : std_logic;
SIGNAL \mem|RAM[8][3]~q\ : std_logic;
SIGNAL \mem|Mux60~12_combout\ : std_logic;
SIGNAL \mem|Mux60~13_combout\ : std_logic;
SIGNAL \mem|RAM[1][3]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][3]~q\ : std_logic;
SIGNAL \mem|RAM[3][3]~q\ : std_logic;
SIGNAL \mem|RAM[2][3]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][3]~q\ : std_logic;
SIGNAL \mem|RAM[0][3]~q\ : std_logic;
SIGNAL \mem|Mux60~14_combout\ : std_logic;
SIGNAL \mem|Mux60~15_combout\ : std_logic;
SIGNAL \mem|Mux60~16_combout\ : std_logic;
SIGNAL \mem|Mux60~19_combout\ : std_logic;
SIGNAL \mem|RAM[29][3]~49_combout\ : std_logic;
SIGNAL \mem|RAM[29][3]~q\ : std_logic;
SIGNAL \mem|RAM[21][3]~q\ : std_logic;
SIGNAL \mem|RAM[25][3]~48_combout\ : std_logic;
SIGNAL \mem|RAM[25][3]~q\ : std_logic;
SIGNAL \mem|RAM[17][3]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[17][3]~q\ : std_logic;
SIGNAL \mem|Mux60~0_combout\ : std_logic;
SIGNAL \mem|Mux60~1_combout\ : std_logic;
SIGNAL \mem|RAM[26][3]~50_combout\ : std_logic;
SIGNAL \mem|RAM[26][3]~q\ : std_logic;
SIGNAL \mem|RAM[30][3]~51_combout\ : std_logic;
SIGNAL \mem|RAM[30][3]~q\ : std_logic;
SIGNAL \mem|RAM[22][3]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][3]~q\ : std_logic;
SIGNAL \mem|RAM[18][3]~q\ : std_logic;
SIGNAL \mem|Mux60~2_combout\ : std_logic;
SIGNAL \mem|Mux60~3_combout\ : std_logic;
SIGNAL \mem|RAM[28][3]~53_combout\ : std_logic;
SIGNAL \mem|RAM[28][3]~q\ : std_logic;
SIGNAL \mem|RAM[24][3]~52_combout\ : std_logic;
SIGNAL \mem|RAM[24][3]~q\ : std_logic;
SIGNAL \mem|RAM[20][3]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][3]~q\ : std_logic;
SIGNAL \mem|RAM[16][3]~q\ : std_logic;
SIGNAL \mem|Mux60~4_combout\ : std_logic;
SIGNAL \mem|Mux60~5_combout\ : std_logic;
SIGNAL \mem|Mux60~6_combout\ : std_logic;
SIGNAL \mem|RAM[31][3]~55_combout\ : std_logic;
SIGNAL \mem|RAM[31][3]~q\ : std_logic;
SIGNAL \mem|RAM[23][3]~q\ : std_logic;
SIGNAL \mem|RAM[27][3]~54_combout\ : std_logic;
SIGNAL \mem|RAM[27][3]~q\ : std_logic;
SIGNAL \mem|RAM[19][3]~q\ : std_logic;
SIGNAL \mem|Mux60~7_combout\ : std_logic;
SIGNAL \mem|Mux60~8_combout\ : std_logic;
SIGNAL \mem|Mux60~9_combout\ : std_logic;
SIGNAL \mem|Mux60~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[3]~3_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][3]~q\ : std_logic;
SIGNAL \r_f|Mux28~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \mem|Decoder0~51_combout\ : std_logic;
SIGNAL \mem|Decoder0~56_combout\ : std_logic;
SIGNAL \mem|RAM[30][2]~q\ : std_logic;
SIGNAL \mem|RAM[22][2]~32_combout\ : std_logic;
SIGNAL \mem|RAM[22][2]~q\ : std_logic;
SIGNAL \mem|RAM[26][2]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][2]~q\ : std_logic;
SIGNAL \mem|RAM[18][2]~q\ : std_logic;
SIGNAL \mem|Mux61~0_combout\ : std_logic;
SIGNAL \mem|Mux61~1_combout\ : std_logic;
SIGNAL \mem|RAM[31][2]~39_combout\ : std_logic;
SIGNAL \mem|RAM[31][2]~q\ : std_logic;
SIGNAL \mem|RAM[27][2]~q\ : std_logic;
SIGNAL \mem|RAM[19][2]~q\ : std_logic;
SIGNAL \mem|RAM[23][2]~38_combout\ : std_logic;
SIGNAL \mem|RAM[23][2]~q\ : std_logic;
SIGNAL \mem|Mux61~7_combout\ : std_logic;
SIGNAL \mem|Mux61~8_combout\ : std_logic;
SIGNAL \mem|RAM[28][2]~37_combout\ : std_logic;
SIGNAL \mem|RAM[28][2]~q\ : std_logic;
SIGNAL \mem|RAM[20][2]~36_combout\ : std_logic;
SIGNAL \mem|RAM[20][2]~q\ : std_logic;
SIGNAL \mem|RAM[16][2]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[16][2]~q\ : std_logic;
SIGNAL \mem|RAM[24][2]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][2]~q\ : std_logic;
SIGNAL \mem|Mux61~4_combout\ : std_logic;
SIGNAL \mem|Mux61~5_combout\ : std_logic;
SIGNAL \mem|RAM[29][2]~35_combout\ : std_logic;
SIGNAL \mem|RAM[29][2]~q\ : std_logic;
SIGNAL \mem|RAM[25][2]~q\ : std_logic;
SIGNAL \mem|RAM[21][2]~34_combout\ : std_logic;
SIGNAL \mem|RAM[21][2]~q\ : std_logic;
SIGNAL \mem|RAM[17][2]~q\ : std_logic;
SIGNAL \mem|Mux61~2_combout\ : std_logic;
SIGNAL \mem|Mux61~3_combout\ : std_logic;
SIGNAL \mem|Mux61~6_combout\ : std_logic;
SIGNAL \mem|Mux61~9_combout\ : std_logic;
SIGNAL \mem|RAM[15][2]~47_combout\ : std_logic;
SIGNAL \mem|RAM[15][2]~q\ : std_logic;
SIGNAL \mem|RAM[13][2]~44_combout\ : std_logic;
SIGNAL \mem|RAM[13][2]~q\ : std_logic;
SIGNAL \mem|RAM[12][2]~46_combout\ : std_logic;
SIGNAL \mem|RAM[12][2]~q\ : std_logic;
SIGNAL \mem|RAM[14][2]~45_combout\ : std_logic;
SIGNAL \mem|RAM[14][2]~q\ : std_logic;
SIGNAL \mem|Mux61~17_combout\ : std_logic;
SIGNAL \mem|Mux61~18_combout\ : std_logic;
SIGNAL \mem|RAM[10][2]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][2]~q\ : std_logic;
SIGNAL \mem|RAM[11][2]~q\ : std_logic;
SIGNAL \mem|RAM[9][2]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][2]~q\ : std_logic;
SIGNAL \mem|RAM[8][2]~q\ : std_logic;
SIGNAL \mem|Mux61~10_combout\ : std_logic;
SIGNAL \mem|Mux61~11_combout\ : std_logic;
SIGNAL \mem|RAM[7][2]~43_combout\ : std_logic;
SIGNAL \mem|RAM[7][2]~q\ : std_logic;
SIGNAL \mem|RAM[5][2]~40_combout\ : std_logic;
SIGNAL \mem|RAM[5][2]~q\ : std_logic;
SIGNAL \mem|RAM[4][2]~42_combout\ : std_logic;
SIGNAL \mem|RAM[4][2]~q\ : std_logic;
SIGNAL \mem|RAM[6][2]~41_combout\ : std_logic;
SIGNAL \mem|RAM[6][2]~q\ : std_logic;
SIGNAL \mem|Mux61~12_combout\ : std_logic;
SIGNAL \mem|Mux61~13_combout\ : std_logic;
SIGNAL \mem|RAM[3][2]~q\ : std_logic;
SIGNAL \mem|RAM[2][2]~q\ : std_logic;
SIGNAL \mem|RAM[1][2]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][2]~q\ : std_logic;
SIGNAL \mem|RAM[0][2]~q\ : std_logic;
SIGNAL \mem|Mux61~14_combout\ : std_logic;
SIGNAL \mem|Mux61~15_combout\ : std_logic;
SIGNAL \mem|Mux61~16_combout\ : std_logic;
SIGNAL \mem|Mux61~19_combout\ : std_logic;
SIGNAL \mem|Mux61~20_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][2]~20_combout\ : std_logic;
SIGNAL \r_f|rf_regs[15][2]~q\ : std_logic;
SIGNAL \r_f|rf_regs[14][2]~19_combout\ : std_logic;
SIGNAL \r_f|rf_regs[14][2]~q\ : std_logic;
SIGNAL \r_f|rf_regs[9][2]~q\ : std_logic;
SIGNAL \r_f|rf_regs[8][2]~q\ : std_logic;
SIGNAL \r_f|Mux61~0_combout\ : std_logic;
SIGNAL \r_f|Mux61~1_combout\ : std_logic;
SIGNAL \inst_mem|Mux30~3_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~0_RESYN12_BDD13\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~0_RESYN10_BDD11\ : std_logic;
SIGNAL \t1|Add0|auto_generated|_~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \mem|Decoder0~48_combout\ : std_logic;
SIGNAL \mem|Decoder0~95_combout\ : std_logic;
SIGNAL \mem|Decoder0~91_combout\ : std_logic;
SIGNAL \mem|RAM[14][1]~q\ : std_logic;
SIGNAL \mem|RAM[15][1]~31_combout\ : std_logic;
SIGNAL \mem|RAM[15][1]~q\ : std_logic;
SIGNAL \mem|RAM[12][1]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[12][1]~q\ : std_logic;
SIGNAL \mem|RAM[13][1]~q\ : std_logic;
SIGNAL \mem|Mux62~17_combout\ : std_logic;
SIGNAL \mem|Mux62~18_combout\ : std_logic;
SIGNAL \mem|RAM[6][1]~24_combout\ : std_logic;
SIGNAL \mem|RAM[6][1]~q\ : std_logic;
SIGNAL \mem|RAM[7][1]~25_combout\ : std_logic;
SIGNAL \mem|RAM[7][1]~q\ : std_logic;
SIGNAL \mem|RAM[4][1]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[4][1]~q\ : std_logic;
SIGNAL \mem|RAM[5][1]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][1]~q\ : std_logic;
SIGNAL \mem|Mux62~10_combout\ : std_logic;
SIGNAL \mem|Mux62~11_combout\ : std_logic;
SIGNAL \mem|RAM[11][1]~27_combout\ : std_logic;
SIGNAL \mem|RAM[11][1]~q\ : std_logic;
SIGNAL \mem|RAM[9][1]~q\ : std_logic;
SIGNAL \mem|RAM[10][1]~26_combout\ : std_logic;
SIGNAL \mem|RAM[10][1]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][1]~q\ : std_logic;
SIGNAL \mem|RAM[8][1]~q\ : std_logic;
SIGNAL \mem|Mux62~12_combout\ : std_logic;
SIGNAL \mem|Mux62~13_combout\ : std_logic;
SIGNAL \mem|RAM[3][1]~29_combout\ : std_logic;
SIGNAL \mem|RAM[3][1]~q\ : std_logic;
SIGNAL \mem|RAM[1][1]~q\ : std_logic;
SIGNAL \mem|RAM[2][1]~28_combout\ : std_logic;
SIGNAL \mem|RAM[2][1]~q\ : std_logic;
SIGNAL \mem|RAM[0][1]~q\ : std_logic;
SIGNAL \mem|Mux62~14_combout\ : std_logic;
SIGNAL \mem|Mux62~15_combout\ : std_logic;
SIGNAL \mem|Mux62~16_combout\ : std_logic;
SIGNAL \mem|Mux62~19_combout\ : std_logic;
SIGNAL \mem|RAM[24][1]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][1]~q\ : std_logic;
SIGNAL \mem|RAM[28][1]~q\ : std_logic;
SIGNAL \mem|RAM[20][1]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][1]~q\ : std_logic;
SIGNAL \mem|RAM[16][1]~q\ : std_logic;
SIGNAL \mem|Mux62~4_combout\ : std_logic;
SIGNAL \mem|Mux62~5_combout\ : std_logic;
SIGNAL \mem|RAM[26][1]~16_combout\ : std_logic;
SIGNAL \mem|RAM[26][1]~q\ : std_logic;
SIGNAL \mem|RAM[30][1]~19_combout\ : std_logic;
SIGNAL \mem|RAM[30][1]~q\ : std_logic;
SIGNAL \mem|RAM[22][1]~17_combout\ : std_logic;
SIGNAL \mem|RAM[22][1]~q\ : std_logic;
SIGNAL \mem|RAM[18][1]~18_combout\ : std_logic;
SIGNAL \mem|RAM[18][1]~q\ : std_logic;
SIGNAL \mem|Mux62~2_combout\ : std_logic;
SIGNAL \mem|Mux62~3_combout\ : std_logic;
SIGNAL \mem|Mux62~6_combout\ : std_logic;
SIGNAL \mem|RAM[21][1]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[21][1]~q\ : std_logic;
SIGNAL \mem|RAM[29][1]~q\ : std_logic;
SIGNAL \mem|RAM[25][1]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[25][1]~q\ : std_logic;
SIGNAL \mem|RAM[17][1]~q\ : std_logic;
SIGNAL \mem|Mux62~0_combout\ : std_logic;
SIGNAL \mem|Mux62~1_combout\ : std_logic;
SIGNAL \mem|RAM[31][1]~23_combout\ : std_logic;
SIGNAL \mem|RAM[31][1]~q\ : std_logic;
SIGNAL \mem|RAM[23][1]~20_combout\ : std_logic;
SIGNAL \mem|RAM[23][1]~q\ : std_logic;
SIGNAL \mem|RAM[27][1]~21_combout\ : std_logic;
SIGNAL \mem|RAM[27][1]~q\ : std_logic;
SIGNAL \mem|RAM[19][1]~22_combout\ : std_logic;
SIGNAL \mem|RAM[19][1]~q\ : std_logic;
SIGNAL \mem|Mux62~7_combout\ : std_logic;
SIGNAL \mem|Mux62~8_combout\ : std_logic;
SIGNAL \mem|Mux62~9_combout\ : std_logic;
SIGNAL \mem|Mux62~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[1]~1_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][1]~feeder_combout\ : std_logic;
SIGNAL \r_f|rf_regs[1][1]~q\ : std_logic;
SIGNAL \r_f|Mux30~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \t1|Selector30~0_combout\ : std_logic;
SIGNAL \r_f|Mux59~4_combout\ : std_logic;
SIGNAL \mem|RAM[30][4]~67_combout\ : std_logic;
SIGNAL \mem|RAM[30][4]~q\ : std_logic;
SIGNAL \mem|RAM[22][4]~64_combout\ : std_logic;
SIGNAL \mem|RAM[22][4]~q\ : std_logic;
SIGNAL \mem|RAM[18][4]~66_combout\ : std_logic;
SIGNAL \mem|RAM[18][4]~q\ : std_logic;
SIGNAL \mem|RAM[26][4]~65_combout\ : std_logic;
SIGNAL \mem|RAM[26][4]~q\ : std_logic;
SIGNAL \mem|Mux59~0_combout\ : std_logic;
SIGNAL \mem|Mux59~1_combout\ : std_logic;
SIGNAL \mem|RAM[27][4]~76_combout\ : std_logic;
SIGNAL \mem|RAM[27][4]~q\ : std_logic;
SIGNAL \mem|RAM[23][4]~77_combout\ : std_logic;
SIGNAL \mem|RAM[23][4]~q\ : std_logic;
SIGNAL \mem|RAM[19][4]~78_combout\ : std_logic;
SIGNAL \mem|RAM[19][4]~q\ : std_logic;
SIGNAL \mem|Mux59~7_combout\ : std_logic;
SIGNAL \mem|RAM[31][4]~79_combout\ : std_logic;
SIGNAL \mem|RAM[31][4]~q\ : std_logic;
SIGNAL \mem|Mux59~8_combout\ : std_logic;
SIGNAL \mem|RAM[25][4]~68_combout\ : std_logic;
SIGNAL \mem|RAM[25][4]~q\ : std_logic;
SIGNAL \mem|RAM[29][4]~71_combout\ : std_logic;
SIGNAL \mem|RAM[29][4]~q\ : std_logic;
SIGNAL \mem|RAM[17][4]~70_combout\ : std_logic;
SIGNAL \mem|RAM[17][4]~q\ : std_logic;
SIGNAL \mem|RAM[21][4]~69_combout\ : std_logic;
SIGNAL \mem|RAM[21][4]~q\ : std_logic;
SIGNAL \mem|Mux59~2_combout\ : std_logic;
SIGNAL \mem|Mux59~3_combout\ : std_logic;
SIGNAL \mem|RAM[28][4]~75_combout\ : std_logic;
SIGNAL \mem|RAM[28][4]~q\ : std_logic;
SIGNAL \mem|RAM[20][4]~72_combout\ : std_logic;
SIGNAL \mem|RAM[20][4]~q\ : std_logic;
SIGNAL \mem|RAM[16][4]~74_combout\ : std_logic;
SIGNAL \mem|RAM[16][4]~q\ : std_logic;
SIGNAL \mem|RAM[24][4]~73_combout\ : std_logic;
SIGNAL \mem|RAM[24][4]~q\ : std_logic;
SIGNAL \mem|Mux59~4_combout\ : std_logic;
SIGNAL \mem|Mux59~5_combout\ : std_logic;
SIGNAL \mem|Mux59~6_combout\ : std_logic;
SIGNAL \mem|Mux59~9_combout\ : std_logic;
SIGNAL \mem|RAM[15][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[15][4]~q\ : std_logic;
SIGNAL \mem|RAM[13][4]~q\ : std_logic;
SIGNAL \mem|RAM[14][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[14][4]~q\ : std_logic;
SIGNAL \mem|RAM[12][4]~q\ : std_logic;
SIGNAL \mem|Mux59~17_combout\ : std_logic;
SIGNAL \mem|Mux59~18_combout\ : std_logic;
SIGNAL \mem|RAM[11][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[11][4]~q\ : std_logic;
SIGNAL \mem|RAM[10][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[10][4]~q\ : std_logic;
SIGNAL \mem|RAM[9][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[9][4]~q\ : std_logic;
SIGNAL \mem|RAM[8][4]~q\ : std_logic;
SIGNAL \mem|Mux59~10_combout\ : std_logic;
SIGNAL \mem|Mux59~11_combout\ : std_logic;
SIGNAL \mem|RAM[2][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[2][4]~q\ : std_logic;
SIGNAL \mem|RAM[3][4]~q\ : std_logic;
SIGNAL \mem|RAM[1][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[1][4]~q\ : std_logic;
SIGNAL \mem|RAM[0][4]~q\ : std_logic;
SIGNAL \mem|Mux59~14_combout\ : std_logic;
SIGNAL \mem|Mux59~15_combout\ : std_logic;
SIGNAL \mem|RAM[5][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[5][4]~q\ : std_logic;
SIGNAL \mem|RAM[7][4]~q\ : std_logic;
SIGNAL \mem|RAM[6][4]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][4]~q\ : std_logic;
SIGNAL \mem|RAM[4][4]~q\ : std_logic;
SIGNAL \mem|Mux59~12_combout\ : std_logic;
SIGNAL \mem|Mux59~13_combout\ : std_logic;
SIGNAL \mem|Mux59~16_combout\ : std_logic;
SIGNAL \mem|Mux59~19_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[4]~4_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][4]~q\ : std_logic;
SIGNAL \r_f|Mux27~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \r_f|Mux63~4_combout\ : std_logic;
SIGNAL \mem|RAM[11][0]~9_combout\ : std_logic;
SIGNAL \mem|RAM[11][0]~q\ : std_logic;
SIGNAL \mem|RAM[10][0]~q\ : std_logic;
SIGNAL \mem|RAM[9][0]~8_combout\ : std_logic;
SIGNAL \mem|RAM[9][0]~q\ : std_logic;
SIGNAL \mem|RAM[8][0]~q\ : std_logic;
SIGNAL \mem|Mux63~10_combout\ : std_logic;
SIGNAL \mem|Mux63~11_combout\ : std_logic;
SIGNAL \mem|RAM[13][0]~14_combout\ : std_logic;
SIGNAL \mem|RAM[13][0]~q\ : std_logic;
SIGNAL \mem|RAM[15][0]~15_combout\ : std_logic;
SIGNAL \mem|RAM[15][0]~q\ : std_logic;
SIGNAL \mem|RAM[12][0]~q\ : std_logic;
SIGNAL \mem|RAM[14][0]~q\ : std_logic;
SIGNAL \mem|Mux63~17_combout\ : std_logic;
SIGNAL \mem|Mux63~18_combout\ : std_logic;
SIGNAL \mem|RAM[1][0]~12_combout\ : std_logic;
SIGNAL \mem|RAM[1][0]~q\ : std_logic;
SIGNAL \mem|RAM[0][0]~q\ : std_logic;
SIGNAL \mem|Mux63~14_combout\ : std_logic;
SIGNAL \mem|RAM[3][0]~13_combout\ : std_logic;
SIGNAL \mem|RAM[3][0]~q\ : std_logic;
SIGNAL \mem|RAM[2][0]~q\ : std_logic;
SIGNAL \mem|Mux63~15_combout\ : std_logic;
SIGNAL \mem|RAM[7][0]~11_combout\ : std_logic;
SIGNAL \mem|RAM[7][0]~q\ : std_logic;
SIGNAL \mem|RAM[5][0]~10_combout\ : std_logic;
SIGNAL \mem|RAM[5][0]~q\ : std_logic;
SIGNAL \mem|RAM[6][0]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[6][0]~q\ : std_logic;
SIGNAL \mem|RAM[4][0]~q\ : std_logic;
SIGNAL \mem|Mux63~12_combout\ : std_logic;
SIGNAL \mem|Mux63~13_combout\ : std_logic;
SIGNAL \mem|Mux63~16_combout\ : std_logic;
SIGNAL \mem|Mux63~19_combout\ : std_logic;
SIGNAL \mem|RAM[31][0]~7_combout\ : std_logic;
SIGNAL \mem|RAM[31][0]~q\ : std_logic;
SIGNAL \mem|RAM[27][0]~4_combout\ : std_logic;
SIGNAL \mem|RAM[27][0]~q\ : std_logic;
SIGNAL \mem|RAM[19][0]~6_combout\ : std_logic;
SIGNAL \mem|RAM[19][0]~q\ : std_logic;
SIGNAL \mem|RAM[23][0]~5_combout\ : std_logic;
SIGNAL \mem|RAM[23][0]~q\ : std_logic;
SIGNAL \mem|Mux63~7_combout\ : std_logic;
SIGNAL \mem|Mux63~8_combout\ : std_logic;
SIGNAL \mem|RAM[26][0]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[26][0]~q\ : std_logic;
SIGNAL \mem|RAM[18][0]~q\ : std_logic;
SIGNAL \mem|Mux63~0_combout\ : std_logic;
SIGNAL \mem|RAM[22][0]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[22][0]~q\ : std_logic;
SIGNAL \mem|RAM[30][0]~q\ : std_logic;
SIGNAL \mem|Mux63~1_combout\ : std_logic;
SIGNAL \mem|RAM[29][0]~3_combout\ : std_logic;
SIGNAL \mem|RAM[29][0]~q\ : std_logic;
SIGNAL \mem|RAM[25][0]~0_combout\ : std_logic;
SIGNAL \mem|RAM[25][0]~q\ : std_logic;
SIGNAL \mem|RAM[17][0]~2_combout\ : std_logic;
SIGNAL \mem|RAM[17][0]~q\ : std_logic;
SIGNAL \mem|RAM[21][0]~1_combout\ : std_logic;
SIGNAL \mem|RAM[21][0]~q\ : std_logic;
SIGNAL \mem|Mux63~2_combout\ : std_logic;
SIGNAL \mem|Mux63~3_combout\ : std_logic;
SIGNAL \mem|RAM[20][0]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[20][0]~q\ : std_logic;
SIGNAL \mem|RAM[28][0]~q\ : std_logic;
SIGNAL \mem|RAM[24][0]~feeder_combout\ : std_logic;
SIGNAL \mem|RAM[24][0]~q\ : std_logic;
SIGNAL \mem|RAM[16][0]~q\ : std_logic;
SIGNAL \mem|Mux63~4_combout\ : std_logic;
SIGNAL \mem|Mux63~5_combout\ : std_logic;
SIGNAL \mem|Mux63~6_combout\ : std_logic;
SIGNAL \mem|Mux63~9_combout\ : std_logic;
SIGNAL \mem|Mux63~20_combout\ : std_logic;
SIGNAL \mux_mem|MemtoReg_out[0]~0_combout\ : std_logic;
SIGNAL \r_f|rf_regs[0][0]~q\ : std_logic;
SIGNAL \r_f|Mux31~0_combout\ : std_logic;
SIGNAL \t1|Add0|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \r_f|rf_regs[9][0]~11_combout\ : std_logic;
SIGNAL \r_f|rf_regs[9][0]~q\ : std_logic;
SIGNAL \mux_reg|RegDst_out[1]~0_combout\ : std_logic;
SIGNAL \mux_reg|RegDst_out[0]~1_combout\ : std_logic;
SIGNAL \r_f|Mux95~2_combout\ : std_logic;
SIGNAL \r_f|Mux95~3_combout\ : std_logic;
SIGNAL \r_f|Mux95~0_combout\ : std_logic;
SIGNAL \r_f|Mux95~1_combout\ : std_logic;
SIGNAL \r_f|Mux95~4_combout\ : std_logic;
SIGNAL \r_f|Mux94~2_combout\ : std_logic;
SIGNAL \r_f|Mux94~3_combout\ : std_logic;
SIGNAL \r_f|Mux94~0_combout\ : std_logic;
SIGNAL \r_f|Mux94~1_combout\ : std_logic;
SIGNAL \r_f|Mux94~4_combout\ : std_logic;
SIGNAL \r_f|Mux93~2_combout\ : std_logic;
SIGNAL \r_f|Mux93~3_combout\ : std_logic;
SIGNAL \r_f|Mux93~0_combout\ : std_logic;
SIGNAL \r_f|Mux93~1_combout\ : std_logic;
SIGNAL \r_f|Mux93~4_combout\ : std_logic;
SIGNAL \r_f|Mux92~2_combout\ : std_logic;
SIGNAL \r_f|Mux92~3_combout\ : std_logic;
SIGNAL \r_f|Mux92~0_combout\ : std_logic;
SIGNAL \r_f|Mux92~1_combout\ : std_logic;
SIGNAL \r_f|Mux92~4_combout\ : std_logic;
SIGNAL \r_f|Mux91~2_combout\ : std_logic;
SIGNAL \r_f|Mux91~3_combout\ : std_logic;
SIGNAL \r_f|Mux91~0_combout\ : std_logic;
SIGNAL \r_f|Mux91~1_combout\ : std_logic;
SIGNAL \r_f|Mux91~4_combout\ : std_logic;
SIGNAL \r_f|Mux90~2_combout\ : std_logic;
SIGNAL \r_f|Mux90~3_combout\ : std_logic;
SIGNAL \r_f|Mux90~0_combout\ : std_logic;
SIGNAL \r_f|Mux90~1_combout\ : std_logic;
SIGNAL \r_f|Mux90~4_combout\ : std_logic;
SIGNAL \r_f|Mux89~2_combout\ : std_logic;
SIGNAL \r_f|Mux89~3_combout\ : std_logic;
SIGNAL \r_f|Mux89~0_combout\ : std_logic;
SIGNAL \r_f|Mux89~1_combout\ : std_logic;
SIGNAL \r_f|Mux89~4_combout\ : std_logic;
SIGNAL \r_f|Mux88~2_combout\ : std_logic;
SIGNAL \r_f|Mux88~3_combout\ : std_logic;
SIGNAL \r_f|Mux88~0_combout\ : std_logic;
SIGNAL \r_f|Mux88~1_combout\ : std_logic;
SIGNAL \r_f|Mux88~4_combout\ : std_logic;
SIGNAL \r_f|Mux87~2_combout\ : std_logic;
SIGNAL \r_f|Mux87~3_combout\ : std_logic;
SIGNAL \r_f|Mux87~0_combout\ : std_logic;
SIGNAL \r_f|Mux87~1_combout\ : std_logic;
SIGNAL \r_f|Mux87~4_combout\ : std_logic;
SIGNAL \r_f|Mux86~2_combout\ : std_logic;
SIGNAL \r_f|Mux86~3_combout\ : std_logic;
SIGNAL \r_f|Mux86~0_combout\ : std_logic;
SIGNAL \r_f|Mux86~1_combout\ : std_logic;
SIGNAL \r_f|Mux86~4_combout\ : std_logic;
SIGNAL \r_f|Mux85~0_combout\ : std_logic;
SIGNAL \r_f|Mux85~1_combout\ : std_logic;
SIGNAL \r_f|Mux85~2_combout\ : std_logic;
SIGNAL \r_f|Mux85~3_combout\ : std_logic;
SIGNAL \r_f|Mux85~4_combout\ : std_logic;
SIGNAL \r_f|Mux84~0_combout\ : std_logic;
SIGNAL \r_f|Mux84~1_combout\ : std_logic;
SIGNAL \r_f|Mux84~2_combout\ : std_logic;
SIGNAL \r_f|Mux84~3_combout\ : std_logic;
SIGNAL \r_f|Mux84~4_combout\ : std_logic;
SIGNAL \r_f|Mux83~2_combout\ : std_logic;
SIGNAL \r_f|Mux83~3_combout\ : std_logic;
SIGNAL \r_f|Mux83~0_combout\ : std_logic;
SIGNAL \r_f|Mux83~1_combout\ : std_logic;
SIGNAL \r_f|Mux83~4_combout\ : std_logic;
SIGNAL \r_f|Mux82~0_combout\ : std_logic;
SIGNAL \r_f|Mux82~1_combout\ : std_logic;
SIGNAL \r_f|Mux82~2_combout\ : std_logic;
SIGNAL \r_f|Mux82~3_combout\ : std_logic;
SIGNAL \r_f|Mux82~4_combout\ : std_logic;
SIGNAL \r_f|Mux81~0_combout\ : std_logic;
SIGNAL \r_f|Mux81~1_combout\ : std_logic;
SIGNAL \r_f|Mux81~2_combout\ : std_logic;
SIGNAL \r_f|Mux81~3_combout\ : std_logic;
SIGNAL \r_f|Mux81~4_combout\ : std_logic;
SIGNAL \r_f|Mux80~2_combout\ : std_logic;
SIGNAL \r_f|Mux80~3_combout\ : std_logic;
SIGNAL \r_f|Mux80~0_combout\ : std_logic;
SIGNAL \r_f|Mux80~1_combout\ : std_logic;
SIGNAL \r_f|Mux80~4_combout\ : std_logic;
SIGNAL \r_f|Mux79~0_combout\ : std_logic;
SIGNAL \r_f|Mux79~1_combout\ : std_logic;
SIGNAL \r_f|Mux79~2_combout\ : std_logic;
SIGNAL \r_f|Mux79~3_combout\ : std_logic;
SIGNAL \r_f|Mux79~4_combout\ : std_logic;
SIGNAL \r_f|Mux78~0_combout\ : std_logic;
SIGNAL \r_f|Mux78~1_combout\ : std_logic;
SIGNAL \r_f|Mux78~2_combout\ : std_logic;
SIGNAL \r_f|Mux78~3_combout\ : std_logic;
SIGNAL \r_f|Mux78~4_combout\ : std_logic;
SIGNAL \r_f|Mux77~2_combout\ : std_logic;
SIGNAL \r_f|Mux77~3_combout\ : std_logic;
SIGNAL \r_f|Mux77~0_combout\ : std_logic;
SIGNAL \r_f|Mux77~1_combout\ : std_logic;
SIGNAL \r_f|Mux77~4_combout\ : std_logic;
SIGNAL \r_f|Mux76~2_combout\ : std_logic;
SIGNAL \r_f|Mux76~3_combout\ : std_logic;
SIGNAL \r_f|Mux76~0_combout\ : std_logic;
SIGNAL \r_f|Mux76~1_combout\ : std_logic;
SIGNAL \r_f|Mux76~4_combout\ : std_logic;
SIGNAL \r_f|Mux75~0_combout\ : std_logic;
SIGNAL \r_f|Mux75~1_combout\ : std_logic;
SIGNAL \r_f|Mux75~2_combout\ : std_logic;
SIGNAL \r_f|Mux75~3_combout\ : std_logic;
SIGNAL \r_f|Mux75~4_combout\ : std_logic;
SIGNAL \r_f|Mux74~0_combout\ : std_logic;
SIGNAL \r_f|Mux74~1_combout\ : std_logic;
SIGNAL \r_f|Mux74~2_combout\ : std_logic;
SIGNAL \r_f|Mux74~3_combout\ : std_logic;
SIGNAL \r_f|Mux74~4_combout\ : std_logic;
SIGNAL \r_f|Mux73~2_combout\ : std_logic;
SIGNAL \r_f|Mux73~3_combout\ : std_logic;
SIGNAL \r_f|Mux73~0_combout\ : std_logic;
SIGNAL \r_f|Mux73~1_combout\ : std_logic;
SIGNAL \r_f|Mux73~4_combout\ : std_logic;
SIGNAL \r_f|Mux72~0_combout\ : std_logic;
SIGNAL \r_f|Mux72~1_combout\ : std_logic;
SIGNAL \r_f|Mux72~2_combout\ : std_logic;
SIGNAL \r_f|Mux72~3_combout\ : std_logic;
SIGNAL \r_f|Mux72~4_combout\ : std_logic;
SIGNAL \r_f|Mux71~2_combout\ : std_logic;
SIGNAL \r_f|Mux71~3_combout\ : std_logic;
SIGNAL \r_f|Mux71~0_combout\ : std_logic;
SIGNAL \r_f|Mux71~1_combout\ : std_logic;
SIGNAL \r_f|Mux71~4_combout\ : std_logic;
SIGNAL \r_f|Mux70~2_combout\ : std_logic;
SIGNAL \r_f|Mux70~3_combout\ : std_logic;
SIGNAL \r_f|Mux70~0_combout\ : std_logic;
SIGNAL \r_f|Mux70~1_combout\ : std_logic;
SIGNAL \r_f|Mux70~4_combout\ : std_logic;
SIGNAL \r_f|Mux69~2_combout\ : std_logic;
SIGNAL \r_f|Mux69~3_combout\ : std_logic;
SIGNAL \r_f|Mux69~0_combout\ : std_logic;
SIGNAL \r_f|Mux69~1_combout\ : std_logic;
SIGNAL \r_f|Mux69~4_combout\ : std_logic;
SIGNAL \r_f|Mux68~0_combout\ : std_logic;
SIGNAL \r_f|Mux68~1_combout\ : std_logic;
SIGNAL \r_f|Mux68~2_combout\ : std_logic;
SIGNAL \r_f|Mux68~3_combout\ : std_logic;
SIGNAL \r_f|Mux68~4_combout\ : std_logic;
SIGNAL \r_f|Mux67~2_combout\ : std_logic;
SIGNAL \r_f|Mux67~3_combout\ : std_logic;
SIGNAL \r_f|Mux67~0_combout\ : std_logic;
SIGNAL \r_f|Mux67~1_combout\ : std_logic;
SIGNAL \r_f|Mux67~4_combout\ : std_logic;
SIGNAL \r_f|Mux66~2_combout\ : std_logic;
SIGNAL \r_f|Mux66~3_combout\ : std_logic;
SIGNAL \r_f|Mux66~0_combout\ : std_logic;
SIGNAL \r_f|Mux66~1_combout\ : std_logic;
SIGNAL \r_f|Mux66~4_combout\ : std_logic;
SIGNAL \r_f|Mux65~2_combout\ : std_logic;
SIGNAL \r_f|Mux65~3_combout\ : std_logic;
SIGNAL \r_f|Mux65~0_combout\ : std_logic;
SIGNAL \r_f|Mux65~1_combout\ : std_logic;
SIGNAL \r_f|Mux65~4_combout\ : std_logic;
SIGNAL \r_f|Mux64~2_combout\ : std_logic;
SIGNAL \r_f|Mux64~3_combout\ : std_logic;
SIGNAL \r_f|Mux64~0_combout\ : std_logic;
SIGNAL \r_f|Mux64~1_combout\ : std_logic;
SIGNAL \r_f|Mux64~4_combout\ : std_logic;
SIGNAL \mem|Mux59~20_combout\ : std_logic;
SIGNAL \mux_reg|RegDst_out[3]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[18]~82_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[18]~83_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[17]~84_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[17]~85_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[16]~86_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[16]~87_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[23]~91_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[23]~90_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~93_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[21]~94_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[21]~95_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[28]~98_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[28]~274_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~100_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[26]~102_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[26]~101_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[33]~275_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[33]~105_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[31]~109_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[38]~276_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~114_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[36]~116_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[36]~115_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[43]~277_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[43]~119_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~121_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[41]~122_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[41]~123_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[48]~278_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[48]~126_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~128_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[46]~129_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[53]~279_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~135_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[51]~137_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[58]~280_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[58]~140_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~142_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[56]~144_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[56]~143_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[63]~281_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~149_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[61]~150_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[61]~151_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[68]~282_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[68]~154_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~156_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[66]~157_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[66]~158_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[73]~161_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[73]~283_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~163_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[71]~165_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[71]~164_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[78]~168_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[78]~284_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~170_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[76]~171_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[76]~172_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[83]~175_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[83]~285_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~177_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[81]~178_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[81]~179_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[88]~182_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[88]~286_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~184_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[86]~185_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[86]~186_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[93]~287_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[93]~189_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~191_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~193_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[98]~288_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[98]~196_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~197_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[96]~198_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[96]~199_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~206_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[103]~202_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[103]~290_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~204_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~210_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[106]~211_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[106]~212_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[108]~209_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[108]~291_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[113]~215_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[113]~293_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~217_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~219_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[118]~294_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[118]~222_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~223_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[116]~225_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[116]~224_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[123]~296_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[123]~228_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~230_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[121]~231_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[121]~232_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[128]~297_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[128]~235_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~237_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[126]~238_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[126]~239_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[133]~298_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[133]~242_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~243_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[131]~244_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[131]~245_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[138]~248_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[138]~299_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~249_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[136]~250_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[136]~251_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[143]~254_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[143]~300_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~255_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[141]~256_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[141]~257_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[148]~260_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[148]~301_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~262_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[146]~264_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[146]~263_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~265_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~266_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Equal32~1_combout\ : std_logic;
SIGNAL \display_reg|Equal32~0_combout\ : std_logic;
SIGNAL \display_reg|Equal32~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[153]~267_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[153]~302_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[152]~269_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[152]~268_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[151]~271_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[151]~270_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[150]~273_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|StageOut[150]~272_combout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Equal32~4_combout\ : std_logic;
SIGNAL \display_reg|Equal32~3_combout\ : std_logic;
SIGNAL \display_reg|Equal32~5_combout\ : std_logic;
SIGNAL \display_reg|Equal32~7_combout\ : std_logic;
SIGNAL \display_reg|Equal32~6_combout\ : std_logic;
SIGNAL \display_reg|Equal32~8_combout\ : std_logic;
SIGNAL \display_reg|Equal41~0_combout\ : std_logic;
SIGNAL \display_reg|Equal43~0_combout\ : std_logic;
SIGNAL \display_reg|Equal32~9_combout\ : std_logic;
SIGNAL \display_reg|Equal38~0_combout\ : std_logic;
SIGNAL \display_reg|Equal36~3_combout\ : std_logic;
SIGNAL \display_reg|Equal32~10_combout\ : std_logic;
SIGNAL \display_reg|Equal33~0_combout\ : std_logic;
SIGNAL \display_reg|Equal41~1_combout\ : std_logic;
SIGNAL \display_reg|two_segments[5]~5_combout\ : std_logic;
SIGNAL \display_reg|Equal36~2_combout\ : std_logic;
SIGNAL \display_reg|Equal47~0_combout\ : std_logic;
SIGNAL \display_reg|Equal42~0_combout\ : std_logic;
SIGNAL \display_reg|Equal46~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor2~1_combout\ : std_logic;
SIGNAL \display_reg|WideNor2~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor2~2_combout\ : std_logic;
SIGNAL \display_reg|WideNor2~4_combout\ : std_logic;
SIGNAL \display_reg|WideNor2~5_combout\ : std_logic;
SIGNAL \display_reg|Equal42~1_combout\ : std_logic;
SIGNAL \display_reg|Equal44~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor2~3_combout\ : std_logic;
SIGNAL \display_reg|WideNor2~6_combout\ : std_logic;
SIGNAL \display_reg|two_segments[5]~4_combout\ : std_logic;
SIGNAL \display_reg|two_segments[5]~6_combout\ : std_logic;
SIGNAL \display_reg|two_segments[0]~7_combout\ : std_logic;
SIGNAL \display_reg|Equal34~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor2~7_combout\ : std_logic;
SIGNAL \display_reg|two_segments[1]~8_combout\ : std_logic;
SIGNAL \display_reg|two_segments[2]~9_combout\ : std_logic;
SIGNAL \display_reg|two_segments[2]~10_combout\ : std_logic;
SIGNAL \display_reg|two_segments[4]~11_combout\ : std_logic;
SIGNAL \display_reg|two_segments[3]~12_combout\ : std_logic;
SIGNAL \display_reg|two_segments[4]~13_combout\ : std_logic;
SIGNAL \display_reg|two_segments[5]~14_combout\ : std_logic;
SIGNAL \display_reg|two_segments[5]~15_combout\ : std_logic;
SIGNAL \display_reg|two_segments[6]~16_combout\ : std_logic;
SIGNAL \display_reg|two_segments[6]~17_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[0]~1_cout\ : std_logic;
SIGNAL \display_reg|data_in_complement[1]~3\ : std_logic;
SIGNAL \display_reg|data_in_complement[2]~5\ : std_logic;
SIGNAL \display_reg|data_in_complement[3]~7\ : std_logic;
SIGNAL \display_reg|data_in_complement[4]~9\ : std_logic;
SIGNAL \display_reg|data_in_complement[5]~11\ : std_logic;
SIGNAL \display_reg|data_in_complement[6]~13\ : std_logic;
SIGNAL \display_reg|data_in_complement[7]~15\ : std_logic;
SIGNAL \display_reg|data_in_complement[8]~17\ : std_logic;
SIGNAL \display_reg|data_in_complement[9]~19\ : std_logic;
SIGNAL \display_reg|data_in_complement[10]~21\ : std_logic;
SIGNAL \display_reg|data_in_complement[11]~23\ : std_logic;
SIGNAL \display_reg|data_in_complement[12]~25\ : std_logic;
SIGNAL \display_reg|data_in_complement[13]~27\ : std_logic;
SIGNAL \display_reg|data_in_complement[14]~29\ : std_logic;
SIGNAL \display_reg|data_in_complement[15]~31\ : std_logic;
SIGNAL \display_reg|data_in_complement[16]~33\ : std_logic;
SIGNAL \display_reg|data_in_complement[17]~35\ : std_logic;
SIGNAL \display_reg|data_in_complement[18]~37\ : std_logic;
SIGNAL \display_reg|data_in_complement[19]~39\ : std_logic;
SIGNAL \display_reg|data_in_complement[20]~41\ : std_logic;
SIGNAL \display_reg|data_in_complement[21]~43\ : std_logic;
SIGNAL \display_reg|data_in_complement[22]~45\ : std_logic;
SIGNAL \display_reg|data_in_complement[23]~47\ : std_logic;
SIGNAL \display_reg|data_in_complement[24]~49\ : std_logic;
SIGNAL \display_reg|data_in_complement[25]~51\ : std_logic;
SIGNAL \display_reg|data_in_complement[26]~53\ : std_logic;
SIGNAL \display_reg|data_in_complement[27]~55\ : std_logic;
SIGNAL \display_reg|data_in_complement[28]~57\ : std_logic;
SIGNAL \display_reg|data_in_complement[29]~59\ : std_logic;
SIGNAL \display_reg|data_in_complement[30]~61\ : std_logic;
SIGNAL \display_reg|data_in_complement[31]~62_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[30]~60_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[29]~58_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[18]~100_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[18]~101_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[17]~102_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[16]~105_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[16]~104_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[28]~56_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[27]~54_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[23]~108_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[23]~109_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~111_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[21]~112_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[21]~113_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[28]~292_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[28]~116_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~118_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[26]~119_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[26]~52_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~125_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[31]~126_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[31]~127_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[25]~50_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[33]~293_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[33]~123_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[38]~130_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[38]~294_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~132_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[36]~133_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[36]~134_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[24]~48_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[43]~295_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[43]~137_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~139_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[41]~141_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[41]~140_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[23]~46_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[48]~296_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[48]~144_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~146_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[46]~147_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[46]~148_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[22]~44_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[53]~151_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[53]~297_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~153_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[51]~154_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[21]~42_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[58]~298_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[58]~158_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~160_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[56]~161_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[20]~40_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[63]~165_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[63]~299_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~167_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[61]~169_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[61]~168_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[19]~38_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[68]~172_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[68]~300_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~174_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[66]~176_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[66]~175_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[18]~36_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[73]~179_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[73]~301_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~181_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[71]~182_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[71]~183_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[17]~34_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[78]~302_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~188_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[76]~189_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[16]~32_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[83]~303_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[83]~193_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~195_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[81]~196_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[81]~197_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[15]~30_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[88]~304_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[88]~200_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~202_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[86]~204_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[86]~203_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[14]~28_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[93]~305_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[93]~207_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~208_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[91]~209_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[91]~210_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[13]~26_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[98]~306_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[98]~213_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~214_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[96]~215_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[96]~216_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[12]~24_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[103]~307_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[103]~219_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~221_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[101]~223_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[101]~222_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[11]~22_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[108]~308_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[108]~226_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~228_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[106]~230_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[106]~229_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[10]~20_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[113]~309_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[113]~233_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~235_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[111]~236_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[111]~237_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[9]~18_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[118]~240_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[118]~310_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~241_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[116]~243_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[116]~242_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[8]~16_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[123]~311_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[123]~246_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~248_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[121]~249_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[121]~250_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[7]~14_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[128]~312_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[128]~253_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~254_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[126]~255_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[126]~256_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[6]~12_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[133]~259_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[133]~313_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[131]~263_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[5]~10_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[138]~266_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[138]~314_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~268_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[136]~270_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[136]~269_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[4]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[141]~276_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[141]~275_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[3]~6_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[148]~279_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[148]~316_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~280_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[146]~282_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[146]~281_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[2]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~284_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~283_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[153]~285_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[153]~317_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[152]~286_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[152]~287_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[151]~288_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[151]~289_combout\ : std_logic;
SIGNAL \display_reg|data_in_complement[1]~2_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[150]~290_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|StageOut[150]~291_combout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ : std_logic;
SIGNAL \display_reg|Add3~1\ : std_logic;
SIGNAL \display_reg|Add3~3\ : std_logic;
SIGNAL \display_reg|Add3~5\ : std_logic;
SIGNAL \display_reg|Add3~7\ : std_logic;
SIGNAL \display_reg|Add3~9\ : std_logic;
SIGNAL \display_reg|Add3~11\ : std_logic;
SIGNAL \display_reg|Add3~13\ : std_logic;
SIGNAL \display_reg|Add3~15\ : std_logic;
SIGNAL \display_reg|Add3~17\ : std_logic;
SIGNAL \display_reg|Add3~19\ : std_logic;
SIGNAL \display_reg|Add3~21\ : std_logic;
SIGNAL \display_reg|Add3~23\ : std_logic;
SIGNAL \display_reg|Add3~25\ : std_logic;
SIGNAL \display_reg|Add3~27\ : std_logic;
SIGNAL \display_reg|Add3~29\ : std_logic;
SIGNAL \display_reg|Add3~31\ : std_logic;
SIGNAL \display_reg|Add3~33\ : std_logic;
SIGNAL \display_reg|Add3~35\ : std_logic;
SIGNAL \display_reg|Add3~37\ : std_logic;
SIGNAL \display_reg|Add3~39\ : std_logic;
SIGNAL \display_reg|Add3~41\ : std_logic;
SIGNAL \display_reg|Add3~42_combout\ : std_logic;
SIGNAL \display_reg|Add3~40_combout\ : std_logic;
SIGNAL \display_reg|Add3~38_combout\ : std_logic;
SIGNAL \display_reg|Add3~36_combout\ : std_logic;
SIGNAL \display_reg|Add3~34_combout\ : std_logic;
SIGNAL \display_reg|Add3~32_combout\ : std_logic;
SIGNAL \display_reg|Add3~30_combout\ : std_logic;
SIGNAL \display_reg|Add3~28_combout\ : std_logic;
SIGNAL \display_reg|Add3~26_combout\ : std_logic;
SIGNAL \display_reg|Add3~24_combout\ : std_logic;
SIGNAL \display_reg|Add3~22_combout\ : std_logic;
SIGNAL \display_reg|Add3~20_combout\ : std_logic;
SIGNAL \display_reg|Add3~18_combout\ : std_logic;
SIGNAL \display_reg|Add3~16_combout\ : std_logic;
SIGNAL \display_reg|Add3~14_combout\ : std_logic;
SIGNAL \display_reg|Add3~12_combout\ : std_logic;
SIGNAL \display_reg|Add3~10_combout\ : std_logic;
SIGNAL \display_reg|Add3~8_combout\ : std_logic;
SIGNAL \display_reg|Add3~6_combout\ : std_logic;
SIGNAL \display_reg|Add3~4_combout\ : std_logic;
SIGNAL \display_reg|Add3~2_combout\ : std_logic;
SIGNAL \display_reg|Add3~0_combout\ : std_logic;
SIGNAL \display_reg|Add4~1\ : std_logic;
SIGNAL \display_reg|Add4~3\ : std_logic;
SIGNAL \display_reg|Add4~5\ : std_logic;
SIGNAL \display_reg|Add4~7\ : std_logic;
SIGNAL \display_reg|Add4~9\ : std_logic;
SIGNAL \display_reg|Add4~11\ : std_logic;
SIGNAL \display_reg|Add4~13\ : std_logic;
SIGNAL \display_reg|Add4~15\ : std_logic;
SIGNAL \display_reg|Add4~17\ : std_logic;
SIGNAL \display_reg|Add4~19\ : std_logic;
SIGNAL \display_reg|Add4~21\ : std_logic;
SIGNAL \display_reg|Add4~23\ : std_logic;
SIGNAL \display_reg|Add4~25\ : std_logic;
SIGNAL \display_reg|Add4~27\ : std_logic;
SIGNAL \display_reg|Add4~29\ : std_logic;
SIGNAL \display_reg|Add4~31\ : std_logic;
SIGNAL \display_reg|Add4~33\ : std_logic;
SIGNAL \display_reg|Add4~35\ : std_logic;
SIGNAL \display_reg|Add4~37\ : std_logic;
SIGNAL \display_reg|Add4~39\ : std_logic;
SIGNAL \display_reg|Add4~41\ : std_logic;
SIGNAL \display_reg|Add4~43\ : std_logic;
SIGNAL \display_reg|Add4~45\ : std_logic;
SIGNAL \display_reg|Add4~46_combout\ : std_logic;
SIGNAL \display_reg|Add3~43\ : std_logic;
SIGNAL \display_reg|Add3~45\ : std_logic;
SIGNAL \display_reg|Add3~47\ : std_logic;
SIGNAL \display_reg|Add3~48_combout\ : std_logic;
SIGNAL \display_reg|Add3~46_combout\ : std_logic;
SIGNAL \display_reg|Add3~44_combout\ : std_logic;
SIGNAL \display_reg|Add4~47\ : std_logic;
SIGNAL \display_reg|Add4~49\ : std_logic;
SIGNAL \display_reg|Add4~51\ : std_logic;
SIGNAL \display_reg|Add4~52_combout\ : std_logic;
SIGNAL \display_reg|Add4~48_combout\ : std_logic;
SIGNAL \display_reg|Add4~50_combout\ : std_logic;
SIGNAL \display_reg|Equal0~8_combout\ : std_logic;
SIGNAL \display_reg|Add3~49\ : std_logic;
SIGNAL \display_reg|Add3~51\ : std_logic;
SIGNAL \display_reg|Add3~52_combout\ : std_logic;
SIGNAL \display_reg|Add3~50_combout\ : std_logic;
SIGNAL \display_reg|Add4~53\ : std_logic;
SIGNAL \display_reg|Add4~55\ : std_logic;
SIGNAL \display_reg|Add4~56_combout\ : std_logic;
SIGNAL \display_reg|Add4~54_combout\ : std_logic;
SIGNAL \display_reg|Add3~53\ : std_logic;
SIGNAL \display_reg|Add3~54_combout\ : std_logic;
SIGNAL \display_reg|Add4~57\ : std_logic;
SIGNAL \display_reg|Add4~58_combout\ : std_logic;
SIGNAL \display_reg|Add3~55\ : std_logic;
SIGNAL \display_reg|Add3~56_combout\ : std_logic;
SIGNAL \display_reg|Add4~59\ : std_logic;
SIGNAL \display_reg|Add4~60_combout\ : std_logic;
SIGNAL \display_reg|Equal0~7_combout\ : std_logic;
SIGNAL \display_reg|Add4~44_combout\ : std_logic;
SIGNAL \display_reg|Add4~42_combout\ : std_logic;
SIGNAL \display_reg|Add4~40_combout\ : std_logic;
SIGNAL \display_reg|Add4~38_combout\ : std_logic;
SIGNAL \display_reg|Equal0~6_combout\ : std_logic;
SIGNAL \display_reg|Equal0~9_combout\ : std_logic;
SIGNAL \display_reg|Add4~28_combout\ : std_logic;
SIGNAL \display_reg|Add4~26_combout\ : std_logic;
SIGNAL \display_reg|Add4~24_combout\ : std_logic;
SIGNAL \display_reg|Add4~22_combout\ : std_logic;
SIGNAL \display_reg|Equal0~3_combout\ : std_logic;
SIGNAL \display_reg|Add4~36_combout\ : std_logic;
SIGNAL \display_reg|Add4~34_combout\ : std_logic;
SIGNAL \display_reg|Add4~30_combout\ : std_logic;
SIGNAL \display_reg|Add4~32_combout\ : std_logic;
SIGNAL \display_reg|Equal0~4_combout\ : std_logic;
SIGNAL \display_reg|Equal0~5_combout\ : std_logic;
SIGNAL \display_reg|Add4~0_combout\ : std_logic;
SIGNAL \display_reg|Add4~14_combout\ : std_logic;
SIGNAL \display_reg|Add4~16_combout\ : std_logic;
SIGNAL \display_reg|Equal0~1_combout\ : std_logic;
SIGNAL \display_reg|Add4~20_combout\ : std_logic;
SIGNAL \display_reg|Add4~8_combout\ : std_logic;
SIGNAL \display_reg|Add4~12_combout\ : std_logic;
SIGNAL \display_reg|Add4~6_combout\ : std_logic;
SIGNAL \display_reg|Add4~10_combout\ : std_logic;
SIGNAL \display_reg|Equal0~0_combout\ : std_logic;
SIGNAL \display_reg|Add4~18_combout\ : std_logic;
SIGNAL \display_reg|Equal0~2_combout\ : std_logic;
SIGNAL \display_reg|Equal0~10_combout\ : std_logic;
SIGNAL \display_reg|Equal1~0_combout\ : std_logic;
SIGNAL \display_reg|Equal2~0_combout\ : std_logic;
SIGNAL \display_reg|Add4~2_combout\ : std_logic;
SIGNAL \display_reg|Add4~4_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~2_combout\ : std_logic;
SIGNAL \display_reg|Equal12~0_combout\ : std_logic;
SIGNAL \display_reg|two_segments[9]~23_combout\ : std_logic;
SIGNAL \display_reg|Equal4~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~3_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~4_combout\ : std_logic;
SIGNAL \display_reg|Equal3~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~5_combout\ : std_logic;
SIGNAL \display_reg|Equal10~0_combout\ : std_logic;
SIGNAL \display_reg|Equal0~11_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~6_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~1_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~7_combout\ : std_logic;
SIGNAL \display_reg|two_segments[7]~21_combout\ : std_logic;
SIGNAL \display_reg|two_segments[7]~22_combout\ : std_logic;
SIGNAL \display_reg|Add1~1\ : std_logic;
SIGNAL \display_reg|Add1~3\ : std_logic;
SIGNAL \display_reg|Add1~5\ : std_logic;
SIGNAL \display_reg|Add1~7\ : std_logic;
SIGNAL \display_reg|Add1~9\ : std_logic;
SIGNAL \display_reg|Add1~11\ : std_logic;
SIGNAL \display_reg|Add1~13\ : std_logic;
SIGNAL \display_reg|Add1~15\ : std_logic;
SIGNAL \display_reg|Add1~17\ : std_logic;
SIGNAL \display_reg|Add1~19\ : std_logic;
SIGNAL \display_reg|Add1~21\ : std_logic;
SIGNAL \display_reg|Add1~23\ : std_logic;
SIGNAL \display_reg|Add1~25\ : std_logic;
SIGNAL \display_reg|Add1~27\ : std_logic;
SIGNAL \display_reg|Add1~29\ : std_logic;
SIGNAL \display_reg|Add1~31\ : std_logic;
SIGNAL \display_reg|Add1~33\ : std_logic;
SIGNAL \display_reg|Add1~35\ : std_logic;
SIGNAL \display_reg|Add1~36_combout\ : std_logic;
SIGNAL \display_reg|Add1~34_combout\ : std_logic;
SIGNAL \display_reg|Add1~32_combout\ : std_logic;
SIGNAL \display_reg|Add1~30_combout\ : std_logic;
SIGNAL \display_reg|Add1~28_combout\ : std_logic;
SIGNAL \display_reg|Add1~26_combout\ : std_logic;
SIGNAL \display_reg|Add1~24_combout\ : std_logic;
SIGNAL \display_reg|Add1~22_combout\ : std_logic;
SIGNAL \display_reg|Add1~20_combout\ : std_logic;
SIGNAL \display_reg|Add1~18_combout\ : std_logic;
SIGNAL \display_reg|Add1~16_combout\ : std_logic;
SIGNAL \display_reg|Add1~14_combout\ : std_logic;
SIGNAL \display_reg|Add1~12_combout\ : std_logic;
SIGNAL \display_reg|Add1~10_combout\ : std_logic;
SIGNAL \display_reg|Add1~8_combout\ : std_logic;
SIGNAL \display_reg|Add1~6_combout\ : std_logic;
SIGNAL \display_reg|Add1~4_combout\ : std_logic;
SIGNAL \display_reg|Add1~2_combout\ : std_logic;
SIGNAL \display_reg|Add1~0_combout\ : std_logic;
SIGNAL \display_reg|digits[0][1]~1\ : std_logic;
SIGNAL \display_reg|digits[0][2]~3\ : std_logic;
SIGNAL \display_reg|digits[0][3]~5\ : std_logic;
SIGNAL \display_reg|digits[0][4]~7\ : std_logic;
SIGNAL \display_reg|digits[0][5]~9\ : std_logic;
SIGNAL \display_reg|digits[0][6]~11\ : std_logic;
SIGNAL \display_reg|digits[0][7]~13\ : std_logic;
SIGNAL \display_reg|digits[0][8]~15\ : std_logic;
SIGNAL \display_reg|digits[0][9]~17\ : std_logic;
SIGNAL \display_reg|digits[0][10]~19\ : std_logic;
SIGNAL \display_reg|digits[0][11]~21\ : std_logic;
SIGNAL \display_reg|digits[0][12]~23\ : std_logic;
SIGNAL \display_reg|digits[0][13]~25\ : std_logic;
SIGNAL \display_reg|digits[0][14]~27\ : std_logic;
SIGNAL \display_reg|digits[0][15]~29\ : std_logic;
SIGNAL \display_reg|digits[0][16]~31\ : std_logic;
SIGNAL \display_reg|digits[0][17]~33\ : std_logic;
SIGNAL \display_reg|digits[0][18]~35\ : std_logic;
SIGNAL \display_reg|digits[0][19]~37\ : std_logic;
SIGNAL \display_reg|digits[0][20]~39\ : std_logic;
SIGNAL \display_reg|digits[0][21]~40_combout\ : std_logic;
SIGNAL \display_reg|Add1~37\ : std_logic;
SIGNAL \display_reg|Add1~38_combout\ : std_logic;
SIGNAL \display_reg|digits[0][21]~41\ : std_logic;
SIGNAL \display_reg|digits[0][22]~42_combout\ : std_logic;
SIGNAL \display_reg|digits[0][20]~38_combout\ : std_logic;
SIGNAL \display_reg|Add1~39\ : std_logic;
SIGNAL \display_reg|Add1~40_combout\ : std_logic;
SIGNAL \display_reg|digits[0][22]~43\ : std_logic;
SIGNAL \display_reg|digits[0][23]~44_combout\ : std_logic;
SIGNAL \display_reg|Equal16~6_combout\ : std_logic;
SIGNAL \display_reg|digits[0][19]~36_combout\ : std_logic;
SIGNAL \display_reg|digits[0][16]~30_combout\ : std_logic;
SIGNAL \display_reg|digits[0][17]~32_combout\ : std_logic;
SIGNAL \display_reg|Equal16~4_combout\ : std_logic;
SIGNAL \display_reg|digits[0][13]~24_combout\ : std_logic;
SIGNAL \display_reg|digits[0][14]~26_combout\ : std_logic;
SIGNAL \display_reg|digits[0][15]~28_combout\ : std_logic;
SIGNAL \display_reg|digits[0][12]~22_combout\ : std_logic;
SIGNAL \display_reg|Equal16~3_combout\ : std_logic;
SIGNAL \display_reg|digits[0][18]~34_combout\ : std_logic;
SIGNAL \display_reg|Equal16~5_combout\ : std_logic;
SIGNAL \display_reg|digits[0][10]~18_combout\ : std_logic;
SIGNAL \display_reg|digits[0][11]~20_combout\ : std_logic;
SIGNAL \display_reg|digits[0][5]~8_combout\ : std_logic;
SIGNAL \display_reg|digits[0][4]~6_combout\ : std_logic;
SIGNAL \display_reg|digits[0][7]~12_combout\ : std_logic;
SIGNAL \display_reg|digits[0][6]~10_combout\ : std_logic;
SIGNAL \display_reg|Equal16~0_combout\ : std_logic;
SIGNAL \display_reg|digits[0][9]~16_combout\ : std_logic;
SIGNAL \display_reg|digits[0][8]~14_combout\ : std_logic;
SIGNAL \display_reg|Equal16~1_combout\ : std_logic;
SIGNAL \display_reg|Equal16~2_combout\ : std_logic;
SIGNAL \display_reg|Add1~41\ : std_logic;
SIGNAL \display_reg|Add1~43\ : std_logic;
SIGNAL \display_reg|Add1~44_combout\ : std_logic;
SIGNAL \display_reg|Add1~42_combout\ : std_logic;
SIGNAL \display_reg|digits[0][23]~45\ : std_logic;
SIGNAL \display_reg|digits[0][24]~47\ : std_logic;
SIGNAL \display_reg|digits[0][25]~48_combout\ : std_logic;
SIGNAL \display_reg|digits[0][24]~46_combout\ : std_logic;
SIGNAL \display_reg|Equal16~7_combout\ : std_logic;
SIGNAL \display_reg|Add1~45\ : std_logic;
SIGNAL \display_reg|Add1~47\ : std_logic;
SIGNAL \display_reg|Add1~49\ : std_logic;
SIGNAL \display_reg|Add1~50_combout\ : std_logic;
SIGNAL \display_reg|Add1~48_combout\ : std_logic;
SIGNAL \display_reg|Add1~46_combout\ : std_logic;
SIGNAL \display_reg|digits[0][25]~49\ : std_logic;
SIGNAL \display_reg|digits[0][26]~51\ : std_logic;
SIGNAL \display_reg|digits[0][27]~53\ : std_logic;
SIGNAL \display_reg|digits[0][28]~54_combout\ : std_logic;
SIGNAL \display_reg|Add1~51\ : std_logic;
SIGNAL \display_reg|Add1~53\ : std_logic;
SIGNAL \display_reg|Add1~54_combout\ : std_logic;
SIGNAL \display_reg|Add1~52_combout\ : std_logic;
SIGNAL \display_reg|digits[0][28]~55\ : std_logic;
SIGNAL \display_reg|digits[0][29]~57\ : std_logic;
SIGNAL \display_reg|digits[0][30]~58_combout\ : std_logic;
SIGNAL \display_reg|Add1~55\ : std_logic;
SIGNAL \display_reg|Add1~56_combout\ : std_logic;
SIGNAL \display_reg|digits[0][30]~59\ : std_logic;
SIGNAL \display_reg|digits[0][31]~60_combout\ : std_logic;
SIGNAL \display_reg|digits[0][29]~56_combout\ : std_logic;
SIGNAL \display_reg|Equal16~8_combout\ : std_logic;
SIGNAL \display_reg|digits[0][26]~50_combout\ : std_logic;
SIGNAL \display_reg|digits[0][27]~52_combout\ : std_logic;
SIGNAL \display_reg|Equal16~9_combout\ : std_logic;
SIGNAL \display_reg|Equal16~10_combout\ : std_logic;
SIGNAL \display_reg|Equal19~0_combout\ : std_logic;
SIGNAL \display_reg|digits[0][2]~2_combout\ : std_logic;
SIGNAL \display_reg|digits[0][3]~4_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~4_combout\ : std_logic;
SIGNAL \display_reg|Equal18~0_combout\ : std_logic;
SIGNAL \display_reg|Equal19~1_combout\ : std_logic;
SIGNAL \display_reg|Equal17~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~7_combout\ : std_logic;
SIGNAL \display_reg|Equal20~0_combout\ : std_logic;
SIGNAL \display_reg|Equal16~11_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~8_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~9_combout\ : std_logic;
SIGNAL \display_reg|digits[0][1]~0_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~12_combout\ : std_logic;
SIGNAL \display_reg|Equal28~0_combout\ : std_logic;
SIGNAL \display_reg|two_segments[9]~19_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~5_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~13_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~6_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~10_combout\ : std_logic;
SIGNAL \display_reg|two_segments[7]~18_combout\ : std_logic;
SIGNAL \display_reg|two_segments[7]~20_combout\ : std_logic;
SIGNAL \display_reg|two_segments[7]~24_combout\ : std_logic;
SIGNAL \display_reg|two_segments[8]~25_combout\ : std_logic;
SIGNAL \display_reg|two_segments[8]~26_combout\ : std_logic;
SIGNAL \display_reg|Equal16~12_combout\ : std_logic;
SIGNAL \display_reg|two_segments[9]~28_combout\ : std_logic;
SIGNAL \display_reg|Equal0~12_combout\ : std_logic;
SIGNAL \display_reg|two_segments[9]~27_combout\ : std_logic;
SIGNAL \display_reg|two_segments[9]~29_combout\ : std_logic;
SIGNAL \display_reg|two_segments[10]~31_combout\ : std_logic;
SIGNAL \display_reg|Equal15~0_combout\ : std_logic;
SIGNAL \display_reg|two_segments[10]~30_combout\ : std_logic;
SIGNAL \display_reg|two_segments[10]~32_combout\ : std_logic;
SIGNAL \display_reg|two_segments[11]~35_combout\ : std_logic;
SIGNAL \display_reg|two_segments[11]~36_combout\ : std_logic;
SIGNAL \display_reg|two_segments[11]~33_combout\ : std_logic;
SIGNAL \display_reg|two_segments[11]~34_combout\ : std_logic;
SIGNAL \display_reg|two_segments[11]~37_combout\ : std_logic;
SIGNAL \display_reg|two_segments[12]~44_combout\ : std_logic;
SIGNAL \display_reg|WideNor0~8_combout\ : std_logic;
SIGNAL \display_reg|two_segments[12]~40_combout\ : std_logic;
SIGNAL \display_reg|WideNor1~11_combout\ : std_logic;
SIGNAL \display_reg|two_segments[12]~38_combout\ : std_logic;
SIGNAL \display_reg|two_segments[12]~39_combout\ : std_logic;
SIGNAL \display_reg|two_segments[12]~41_combout\ : std_logic;
SIGNAL \display_reg|two_segments[13]~42_combout\ : std_logic;
SIGNAL \display_reg|Equal16~13_combout\ : std_logic;
SIGNAL \display_reg|two_segments[13]~43_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~94_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~95_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~96_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~97_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~98_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~99_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~102_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~103_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~105_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~106_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~107_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~283_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~112_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~114_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~113_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~119_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~121_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~284_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~124_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~285_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~126_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~131_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~286_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~140_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~142_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~287_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~145_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~288_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~147_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~148_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~149_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~152_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~289_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~154_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~156_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~155_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~159_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~290_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~161_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~163_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~162_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~166_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~291_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~168_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~169_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~170_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~292_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~173_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~175_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~177_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~176_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~180_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~293_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~182_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~184_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~294_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~187_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~188_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~189_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~190_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~296_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~193_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~194_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~195_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~196_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~297_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~202_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~201_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~208_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~209_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~298_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~205_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~207_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~214_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~216_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~215_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~212_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~299_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~219_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~300_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~220_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~222_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~301_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~225_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~226_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~227_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~228_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~231_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~303_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~233_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~235_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~238_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~304_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~239_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~240_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~241_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~247_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~248_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~306_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~244_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~246_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~251_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~307_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~253_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~255_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~308_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~258_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~259_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~261_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~310_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~270_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~312_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~272_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~273_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~274_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~275_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~276_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~313_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~277_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~278_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~317_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~280_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~279_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~282_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~281_combout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~3_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~2_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~4_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~1_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~9_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~6_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~5_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~7_combout\ : std_logic;
SIGNAL \disaply_mem|Equal41~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal44~1_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~3_combout\ : std_logic;
SIGNAL \disaply_mem|Equal42~1_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~8_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~4_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~11_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~5_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~6_combout\ : std_logic;
SIGNAL \disaply_mem|Equal36~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal46~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal47~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal47~1_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[2]~57_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~1_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal42~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal43~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal38~0_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~2_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[5]~58_combout\ : std_logic;
SIGNAL \disaply_mem|Equal32~10_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[0]~56_combout\ : std_logic;
SIGNAL \disaply_mem|Equal33~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[5]~59_combout\ : std_logic;
SIGNAL \disaply_mem|Equal44~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[0]~60_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~7_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[1]~61_combout\ : std_logic;
SIGNAL \disaply_mem|Equal34~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[2]~62_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[4]~63_combout\ : std_logic;
SIGNAL \disaply_mem|Equal42~2_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[3]~64_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[4]~65_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[5]~66_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[5]~67_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[6]~68_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor2~8_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[6]~69_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~0_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][1]~1\ : std_logic;
SIGNAL \disaply_mem|digits[0][2]~3\ : std_logic;
SIGNAL \disaply_mem|digits[0][3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~1\ : std_logic;
SIGNAL \disaply_mem|Add1~3\ : std_logic;
SIGNAL \disaply_mem|Add1~5\ : std_logic;
SIGNAL \disaply_mem|Add1~7\ : std_logic;
SIGNAL \disaply_mem|Add1~9\ : std_logic;
SIGNAL \disaply_mem|Add1~11\ : std_logic;
SIGNAL \disaply_mem|Add1~13\ : std_logic;
SIGNAL \disaply_mem|Add1~15\ : std_logic;
SIGNAL \disaply_mem|Add1~17\ : std_logic;
SIGNAL \disaply_mem|Add1~19\ : std_logic;
SIGNAL \disaply_mem|Add1~21\ : std_logic;
SIGNAL \disaply_mem|Add1~23\ : std_logic;
SIGNAL \disaply_mem|Add1~25\ : std_logic;
SIGNAL \disaply_mem|Add1~27\ : std_logic;
SIGNAL \disaply_mem|Add1~29\ : std_logic;
SIGNAL \disaply_mem|Add1~31\ : std_logic;
SIGNAL \disaply_mem|Add1~33\ : std_logic;
SIGNAL \disaply_mem|Add1~35\ : std_logic;
SIGNAL \disaply_mem|Add1~37\ : std_logic;
SIGNAL \disaply_mem|Add1~39\ : std_logic;
SIGNAL \disaply_mem|Add1~41\ : std_logic;
SIGNAL \disaply_mem|Add1~43\ : std_logic;
SIGNAL \disaply_mem|Add1~45\ : std_logic;
SIGNAL \disaply_mem|Add1~47\ : std_logic;
SIGNAL \disaply_mem|Add1~48_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~46_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~44_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~42_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~40_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~38_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~36_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~34_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~32_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~30_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~28_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~26_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~24_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~22_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~20_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~18_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~16_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~14_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~12_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~10_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~8_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~6_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~4_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~2_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][3]~5\ : std_logic;
SIGNAL \disaply_mem|digits[0][4]~7\ : std_logic;
SIGNAL \disaply_mem|digits[0][5]~9\ : std_logic;
SIGNAL \disaply_mem|digits[0][6]~11\ : std_logic;
SIGNAL \disaply_mem|digits[0][7]~13\ : std_logic;
SIGNAL \disaply_mem|digits[0][8]~15\ : std_logic;
SIGNAL \disaply_mem|digits[0][9]~17\ : std_logic;
SIGNAL \disaply_mem|digits[0][10]~19\ : std_logic;
SIGNAL \disaply_mem|digits[0][11]~21\ : std_logic;
SIGNAL \disaply_mem|digits[0][12]~23\ : std_logic;
SIGNAL \disaply_mem|digits[0][13]~25\ : std_logic;
SIGNAL \disaply_mem|digits[0][14]~27\ : std_logic;
SIGNAL \disaply_mem|digits[0][15]~29\ : std_logic;
SIGNAL \disaply_mem|digits[0][16]~31\ : std_logic;
SIGNAL \disaply_mem|digits[0][17]~33\ : std_logic;
SIGNAL \disaply_mem|digits[0][18]~35\ : std_logic;
SIGNAL \disaply_mem|digits[0][19]~37\ : std_logic;
SIGNAL \disaply_mem|digits[0][20]~39\ : std_logic;
SIGNAL \disaply_mem|digits[0][21]~41\ : std_logic;
SIGNAL \disaply_mem|digits[0][22]~43\ : std_logic;
SIGNAL \disaply_mem|digits[0][23]~45\ : std_logic;
SIGNAL \disaply_mem|digits[0][24]~47\ : std_logic;
SIGNAL \disaply_mem|digits[0][25]~49\ : std_logic;
SIGNAL \disaply_mem|digits[0][26]~51\ : std_logic;
SIGNAL \disaply_mem|digits[0][27]~52_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][25]~48_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][26]~50_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][24]~46_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~6_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~49\ : std_logic;
SIGNAL \disaply_mem|Add1~50_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][27]~53\ : std_logic;
SIGNAL \disaply_mem|digits[0][28]~54_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~51\ : std_logic;
SIGNAL \disaply_mem|Add1~53\ : std_logic;
SIGNAL \disaply_mem|Add1~54_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~52_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][28]~55\ : std_logic;
SIGNAL \disaply_mem|digits[0][29]~57\ : std_logic;
SIGNAL \disaply_mem|digits[0][30]~58_combout\ : std_logic;
SIGNAL \disaply_mem|Add1~55\ : std_logic;
SIGNAL \disaply_mem|Add1~56_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][30]~59\ : std_logic;
SIGNAL \disaply_mem|digits[0][31]~60_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][29]~56_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~7_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][6]~10_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][4]~6_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][7]~12_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~0_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][11]~20_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][9]~16_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][10]~18_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][8]~14_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~1_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][13]~24_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][14]~26_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][15]~28_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][12]~22_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~2_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][18]~34_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][17]~32_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][16]~30_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][19]~36_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~3_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~4_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][22]~42_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][23]~44_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][20]~38_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][21]~40_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~5_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~8_combout\ : std_logic;
SIGNAL \disaply_mem|digits[0][1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~13_combout\ : std_logic;
SIGNAL \disaply_mem|Equal17~0_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~14_combout\ : std_logic;
SIGNAL \disaply_mem|Equal19~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal26~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal20~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal19~1_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~7_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~10_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~8_combout\ : std_logic;
SIGNAL \disaply_mem|Equal28~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[9]~73_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~6_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~9_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~12_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~10_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~9_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[7]~72_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[7]~74_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[0]~1_cout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[1]~3\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[2]~5\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[3]~7\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[4]~9\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[5]~11\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[6]~13\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[7]~15\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[8]~17\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[9]~19\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[10]~21\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[11]~23\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[12]~25\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[13]~27\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[14]~29\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[15]~31\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[16]~33\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[17]~35\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[18]~37\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[19]~39\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[20]~41\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[21]~43\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[22]~45\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[23]~47\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[24]~49\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[25]~51\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[26]~53\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[27]~55\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[28]~57\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[29]~59\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[30]~60_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[29]~58_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[30]~61\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[31]~62_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~151_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~150_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~153_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~152_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[28]~56_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~149_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~148_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~157_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~156_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~159_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~161_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~160_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[27]~54_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~334_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~164_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~166_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~168_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~167_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[26]~52_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~335_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~171_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~173_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~174_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~175_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[25]~50_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~336_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~178_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~180_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~181_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~182_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[24]~48_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~185_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~337_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~187_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~189_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~188_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[23]~46_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~192_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~338_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~194_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~196_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~195_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[22]~44_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~199_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~339_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~201_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~203_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~202_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[21]~42_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~340_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~206_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~208_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~210_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~209_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[20]~40_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~213_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~341_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~214_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~215_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~216_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[19]~38_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~219_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~342_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~221_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~223_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~222_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[18]~36_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~343_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~226_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~228_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~230_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~229_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[17]~34_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~344_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~233_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~235_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~236_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~237_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[16]~32_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~240_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~345_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~241_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~242_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~243_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[15]~30_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~346_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~246_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~247_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~248_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~249_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[14]~28_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~347_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~252_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~253_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~254_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~255_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[13]~26_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~348_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~258_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~260_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~262_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~261_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[12]~24_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~265_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~349_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~266_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~267_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~268_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[11]~22_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~350_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~271_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~272_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~273_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~274_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[10]~20_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~351_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~277_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~279_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~281_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~280_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[9]~18_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~352_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~284_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~286_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~288_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~287_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[8]~16_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~353_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~291_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~292_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~294_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~293_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[7]~14_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~297_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~354_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~298_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~299_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~300_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[6]~12_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~303_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~355_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~304_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~306_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~305_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[5]~10_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~309_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~356_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~310_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~311_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~312_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[4]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~357_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~316_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~317_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~318_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[3]~6_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~321_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~358_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~322_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~324_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~323_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[2]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~325_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~326_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~327_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~359_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~329_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~328_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~331_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~330_combout\ : std_logic;
SIGNAL \disaply_mem|data_in_complement[1]~2_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~332_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~333_combout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~1\ : std_logic;
SIGNAL \disaply_mem|Add3~3\ : std_logic;
SIGNAL \disaply_mem|Add3~5\ : std_logic;
SIGNAL \disaply_mem|Add3~7\ : std_logic;
SIGNAL \disaply_mem|Add3~9\ : std_logic;
SIGNAL \disaply_mem|Add3~11\ : std_logic;
SIGNAL \disaply_mem|Add3~13\ : std_logic;
SIGNAL \disaply_mem|Add3~15\ : std_logic;
SIGNAL \disaply_mem|Add3~17\ : std_logic;
SIGNAL \disaply_mem|Add3~19\ : std_logic;
SIGNAL \disaply_mem|Add3~21\ : std_logic;
SIGNAL \disaply_mem|Add3~23\ : std_logic;
SIGNAL \disaply_mem|Add3~25\ : std_logic;
SIGNAL \disaply_mem|Add3~27\ : std_logic;
SIGNAL \disaply_mem|Add3~29\ : std_logic;
SIGNAL \disaply_mem|Add3~31\ : std_logic;
SIGNAL \disaply_mem|Add3~33\ : std_logic;
SIGNAL \disaply_mem|Add3~35\ : std_logic;
SIGNAL \disaply_mem|Add3~37\ : std_logic;
SIGNAL \disaply_mem|Add3~39\ : std_logic;
SIGNAL \disaply_mem|Add3~41\ : std_logic;
SIGNAL \disaply_mem|Add3~43\ : std_logic;
SIGNAL \disaply_mem|Add3~45\ : std_logic;
SIGNAL \disaply_mem|Add3~47\ : std_logic;
SIGNAL \disaply_mem|Add3~49\ : std_logic;
SIGNAL \disaply_mem|Add3~51\ : std_logic;
SIGNAL \disaply_mem|Add3~52_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~50_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~48_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~46_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~44_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~42_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~40_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~38_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~36_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~34_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~32_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~30_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~28_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~26_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~24_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~22_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~20_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~18_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~16_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~14_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~12_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~10_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~8_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~6_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~4_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~2_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~0_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~1\ : std_logic;
SIGNAL \disaply_mem|Add4~3\ : std_logic;
SIGNAL \disaply_mem|Add4~5\ : std_logic;
SIGNAL \disaply_mem|Add4~7\ : std_logic;
SIGNAL \disaply_mem|Add4~9\ : std_logic;
SIGNAL \disaply_mem|Add4~11\ : std_logic;
SIGNAL \disaply_mem|Add4~13\ : std_logic;
SIGNAL \disaply_mem|Add4~15\ : std_logic;
SIGNAL \disaply_mem|Add4~17\ : std_logic;
SIGNAL \disaply_mem|Add4~19\ : std_logic;
SIGNAL \disaply_mem|Add4~21\ : std_logic;
SIGNAL \disaply_mem|Add4~23\ : std_logic;
SIGNAL \disaply_mem|Add4~25\ : std_logic;
SIGNAL \disaply_mem|Add4~27\ : std_logic;
SIGNAL \disaply_mem|Add4~29\ : std_logic;
SIGNAL \disaply_mem|Add4~31\ : std_logic;
SIGNAL \disaply_mem|Add4~33\ : std_logic;
SIGNAL \disaply_mem|Add4~35\ : std_logic;
SIGNAL \disaply_mem|Add4~37\ : std_logic;
SIGNAL \disaply_mem|Add4~39\ : std_logic;
SIGNAL \disaply_mem|Add4~41\ : std_logic;
SIGNAL \disaply_mem|Add4~43\ : std_logic;
SIGNAL \disaply_mem|Add4~45\ : std_logic;
SIGNAL \disaply_mem|Add4~47\ : std_logic;
SIGNAL \disaply_mem|Add4~49\ : std_logic;
SIGNAL \disaply_mem|Add4~51\ : std_logic;
SIGNAL \disaply_mem|Add4~53\ : std_logic;
SIGNAL \disaply_mem|Add4~55\ : std_logic;
SIGNAL \disaply_mem|Add4~56_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~53\ : std_logic;
SIGNAL \disaply_mem|Add3~54_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~57\ : std_logic;
SIGNAL \disaply_mem|Add4~58_combout\ : std_logic;
SIGNAL \disaply_mem|Add3~55\ : std_logic;
SIGNAL \disaply_mem|Add3~56_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~59\ : std_logic;
SIGNAL \disaply_mem|Add4~60_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~54_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~7_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~48_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~52_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~50_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~46_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~6_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~10_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~6_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~8_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~12_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~0_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~34_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~36_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~30_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~32_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~3_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~28_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~22_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~24_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~26_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~2_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~20_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~16_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~18_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~14_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~1_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~4_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~40_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~42_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~38_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~44_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~5_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~8_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~0_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~2_combout\ : std_logic;
SIGNAL \disaply_mem|Add4~4_combout\ : std_logic;
SIGNAL \disaply_mem|Equal12~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal12~1_combout\ : std_logic;
SIGNAL \disaply_mem|Equal2~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal8~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal11~0_combout\ : std_logic;
SIGNAL \disaply_mem|Equal4~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[7]~75_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[7]~76_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~9_combout\ : std_logic;
SIGNAL \disaply_mem|Equal1~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[7]~70_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[7]~71_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[7]~77_combout\ : std_logic;
SIGNAL \disaply_mem|Equal2~1_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[8]~102_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[8]~78_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[8]~79_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[8]~80_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~11_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[9]~83_combout\ : std_logic;
SIGNAL \disaply_mem|Equal0~10_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[9]~81_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[9]~82_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[9]~84_combout\ : std_logic;
SIGNAL \disaply_mem|Equal7~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[10]~87_combout\ : std_logic;
SIGNAL \disaply_mem|Equal9~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[10]~88_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[7]~85_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[10]~105_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[10]~86_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[10]~89_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[10]~90_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[10]~91_combout\ : std_logic;
SIGNAL \disaply_mem|Equal3~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[11]~92_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[11]~93_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[11]~94_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[11]~95_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[11]~96_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[12]~103_combout\ : std_logic;
SIGNAL \disaply_mem|WideNor1~11_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[12]~98_combout\ : std_logic;
SIGNAL \disaply_mem|Equal13~0_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[12]~106_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[12]~97_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[12]~99_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[13]~104_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[13]~100_combout\ : std_logic;
SIGNAL \disaply_mem|Equal16~12_combout\ : std_logic;
SIGNAL \disaply_mem|two_segments[13]~101_combout\ : std_logic;
SIGNAL \inst_mem|RD\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_clk <= clk;
ww_rst <= rst;
ww_instruction_A <= instruction_A;
ww_RegWrite <= RegWrite;
ww_MemWrite <= MemWrite;
ww_beq_sw <= beq_sw;
ww_br <= br;
prode_register_file <= ww_prode_register_file;
prode_data_memory <= ww_prode_data_memory;
display_led_register <= ww_display_led_register;
display_led_memory <= ww_display_led_memory;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

-- Location: IOOBUF_X83_Y73_N16
\prode_register_file[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux95~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[0]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\prode_register_file[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux94~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[1]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\prode_register_file[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux93~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[2]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\prode_register_file[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux92~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[3]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\prode_register_file[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux91~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[4]~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\prode_register_file[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux90~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[5]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\prode_register_file[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux89~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[6]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\prode_register_file[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux88~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[7]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\prode_register_file[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux87~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[8]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\prode_register_file[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux86~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[9]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\prode_register_file[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux85~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[10]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\prode_register_file[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux84~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[11]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\prode_register_file[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux83~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\prode_register_file[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux82~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[13]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\prode_register_file[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux81~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[14]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\prode_register_file[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux80~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[15]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\prode_register_file[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux79~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[16]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\prode_register_file[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux78~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[17]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\prode_register_file[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux77~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[18]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\prode_register_file[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux76~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[19]~output_o\);

-- Location: IOOBUF_X115_Y28_N2
\prode_register_file[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux75~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[20]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\prode_register_file[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux74~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[21]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\prode_register_file[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux73~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[22]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\prode_register_file[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux72~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[23]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\prode_register_file[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux71~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[24]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\prode_register_file[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux70~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[25]~output_o\);

-- Location: IOOBUF_X115_Y31_N2
\prode_register_file[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux69~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[26]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\prode_register_file[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux68~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[27]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\prode_register_file[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux67~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[28]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\prode_register_file[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux66~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[29]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\prode_register_file[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux65~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[30]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\prode_register_file[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_f|Mux64~4_combout\,
	devoe => ww_devoe,
	o => \prode_register_file[31]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\prode_data_memory[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux63~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\prode_data_memory[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux62~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[1]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\prode_data_memory[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux61~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[2]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\prode_data_memory[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux60~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[3]~output_o\);

-- Location: IOOBUF_X115_Y49_N2
\prode_data_memory[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux59~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[4]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\prode_data_memory[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux58~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[5]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\prode_data_memory[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux57~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[6]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\prode_data_memory[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux56~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[7]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\prode_data_memory[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux55~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[8]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\prode_data_memory[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux54~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[9]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\prode_data_memory[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux53~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[10]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\prode_data_memory[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux52~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[11]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\prode_data_memory[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux51~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[12]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\prode_data_memory[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux50~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[13]~output_o\);

-- Location: IOOBUF_X115_Y49_N9
\prode_data_memory[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux49~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[14]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\prode_data_memory[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux48~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[15]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\prode_data_memory[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux47~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[16]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\prode_data_memory[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux46~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[17]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\prode_data_memory[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux45~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[18]~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\prode_data_memory[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux44~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[19]~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\prode_data_memory[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux43~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[20]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\prode_data_memory[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux42~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[21]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\prode_data_memory[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux41~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[22]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\prode_data_memory[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux40~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[23]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\prode_data_memory[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux39~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[24]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\prode_data_memory[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux38~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[25]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\prode_data_memory[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux37~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[26]~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\prode_data_memory[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux36~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[27]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\prode_data_memory[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux35~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[28]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\prode_data_memory[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux34~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[29]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\prode_data_memory[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux33~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[30]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\prode_data_memory[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mem|Mux32~20_combout\,
	devoe => ww_devoe,
	o => \prode_data_memory[31]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\display_led_register[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[0]~7_combout\,
	devoe => ww_devoe,
	o => \display_led_register[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\display_led_register[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[1]~8_combout\,
	devoe => ww_devoe,
	o => \display_led_register[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\display_led_register[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[2]~10_combout\,
	devoe => ww_devoe,
	o => \display_led_register[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\display_led_register[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[3]~12_combout\,
	devoe => ww_devoe,
	o => \display_led_register[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\display_led_register[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[4]~13_combout\,
	devoe => ww_devoe,
	o => \display_led_register[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\display_led_register[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[5]~15_combout\,
	devoe => ww_devoe,
	o => \display_led_register[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\display_led_register[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[6]~17_combout\,
	devoe => ww_devoe,
	o => \display_led_register[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\display_led_register[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[7]~24_combout\,
	devoe => ww_devoe,
	o => \display_led_register[7]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\display_led_register[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[8]~26_combout\,
	devoe => ww_devoe,
	o => \display_led_register[8]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\display_led_register[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[9]~29_combout\,
	devoe => ww_devoe,
	o => \display_led_register[9]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\display_led_register[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[10]~32_combout\,
	devoe => ww_devoe,
	o => \display_led_register[10]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\display_led_register[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[11]~37_combout\,
	devoe => ww_devoe,
	o => \display_led_register[11]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\display_led_register[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[12]~41_combout\,
	devoe => ww_devoe,
	o => \display_led_register[12]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\display_led_register[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \display_reg|two_segments[13]~43_combout\,
	devoe => ww_devoe,
	o => \display_led_register[13]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\display_led_memory[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[0]~60_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\display_led_memory[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[1]~61_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\display_led_memory[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[2]~62_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\display_led_memory[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[3]~64_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\display_led_memory[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[4]~65_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\display_led_memory[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[5]~67_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\display_led_memory[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[6]~69_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\display_led_memory[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[7]~77_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[7]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\display_led_memory[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[8]~80_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[8]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\display_led_memory[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[9]~84_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[9]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\display_led_memory[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[10]~91_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[10]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\display_led_memory[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[11]~96_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[11]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\display_led_memory[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[12]~99_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[12]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\display_led_memory[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disaply_mem|two_segments[13]~101_combout\,
	devoe => ww_devoe,
	o => \display_led_memory[13]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y10_N8
\beq_sw[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_beq_sw(0),
	o => \beq_sw[0]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\beq_sw[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_beq_sw(1),
	o => \beq_sw[1]~input_o\);

-- Location: IOIBUF_X115_Y14_N8
\beq_sw[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_beq_sw(3),
	o => \beq_sw[3]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\beq_sw[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_beq_sw(2),
	o => \beq_sw[2]~input_o\);

-- Location: LCCOMB_X114_Y13_N22
\inst_mem|internal_Addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|internal_Addr[0]~0_combout\ = (!\beq_sw[0]~input_o\ & (\beq_sw[1]~input_o\ & (!\beq_sw[3]~input_o\ & !\beq_sw[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \beq_sw[0]~input_o\,
	datab => \beq_sw[1]~input_o\,
	datac => \beq_sw[3]~input_o\,
	datad => \beq_sw[2]~input_o\,
	combout => \inst_mem|internal_Addr[0]~0_combout\);

-- Location: IOIBUF_X115_Y5_N15
\instruction_A[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_instruction_A(0),
	o => \instruction_A[0]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\instruction_A[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_instruction_A(1),
	o => \instruction_A[1]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\instruction_A[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_instruction_A(2),
	o => \instruction_A[2]~input_o\);

-- Location: LCCOMB_X84_Y45_N4
\inst_mem|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux30~5_combout\ = (\instruction_A[0]~input_o\ & (!\instruction_A[1]~input_o\ & ((\inst_mem|internal_Addr[0]~0_combout\) # (!\instruction_A[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|internal_Addr[0]~0_combout\,
	datab => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux30~5_combout\);

-- Location: IOIBUF_X115_Y17_N1
\rst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: FF_X84_Y45_N5
\inst_mem|RD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst_mem|Mux30~5_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(1));

-- Location: LCCOMB_X84_Y45_N6
\inst_mem|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux3~2_combout\ = (\instruction_A[0]~input_o\ & (((\inst_mem|internal_Addr[0]~0_combout\ & !\instruction_A[1]~input_o\)) # (!\instruction_A[2]~input_o\))) # (!\instruction_A[0]~input_o\ & ((\instruction_A[1]~input_o\ $ 
-- (\instruction_A[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|internal_Addr[0]~0_combout\,
	datab => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux3~2_combout\);

-- Location: FF_X84_Y45_N7
\inst_mem|RD[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst_mem|Mux3~2_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(28));

-- Location: LCCOMB_X88_Y43_N30
\t1|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Selector27~0_combout\ = (\inst_mem|RD\(28) & \t1|Add0|auto_generated|result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datad => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	combout => \t1|Selector27~0_combout\);

-- Location: LCCOMB_X84_Y45_N0
\inst_mem|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux30~2_combout\ = (\instruction_A[0]~input_o\ & (\instruction_A[1]~input_o\ & !\instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datab => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux30~2_combout\);

-- Location: FF_X87_Y45_N3
\inst_mem|RD[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst_mem|Mux30~2_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(19));

-- Location: LCCOMB_X84_Y45_N26
\inst_mem|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux15~2_combout\ = (\instruction_A[2]~input_o\ & (!\instruction_A[1]~input_o\ & ((\inst_mem|internal_Addr[0]~0_combout\) # (!\instruction_A[0]~input_o\)))) # (!\instruction_A[2]~input_o\ & (((\instruction_A[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|internal_Addr[0]~0_combout\,
	datab => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux15~2_combout\);

-- Location: FF_X86_Y45_N27
\inst_mem|RD[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst_mem|Mux15~2_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(16));

-- Location: LCCOMB_X83_Y45_N4
\r_f|rf_regs[7][1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[7][1]~14_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux62~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[2]~4_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \mem|Mux62~20_combout\,
	datad => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	combout => \r_f|rf_regs[7][1]~14_combout\);

-- Location: IOIBUF_X115_Y14_N1
\RegWrite~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegWrite,
	o => \RegWrite~input_o\);

-- Location: LCCOMB_X84_Y45_N10
\inst_mem|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux20~0_combout\ = (\instruction_A[0]~input_o\ & (\instruction_A[1]~input_o\ & !\instruction_A[2]~input_o\)) # (!\instruction_A[0]~input_o\ & (!\instruction_A[1]~input_o\ & \instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux20~0_combout\);

-- Location: FF_X84_Y45_N11
\inst_mem|RD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst_mem|Mux20~0_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(11));

-- Location: LCCOMB_X84_Y45_N16
\inst_mem|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux14~2_combout\ = (\instruction_A[0]~input_o\ & (!\instruction_A[1]~input_o\ & ((\inst_mem|internal_Addr[0]~0_combout\) # (!\instruction_A[2]~input_o\)))) # (!\instruction_A[0]~input_o\ & ((\instruction_A[1]~input_o\ $ 
-- (\instruction_A[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|internal_Addr[0]~0_combout\,
	datab => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux14~2_combout\);

-- Location: FF_X86_Y45_N21
\inst_mem|RD[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst_mem|Mux14~2_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(17));

-- Location: LCCOMB_X82_Y41_N18
\r_f|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Decoder0~2_combout\ = (!\inst_mem|RD\(11) & (!\inst_mem|RD\(19) & (\inst_mem|RD\(17) & \inst_mem|RD\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Decoder0~2_combout\);

-- Location: LCCOMB_X82_Y41_N28
\r_f|rf_regs[7][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[7][0]~4_combout\ = (\RegWrite~input_o\ & \r_f|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegWrite~input_o\,
	datad => \r_f|Decoder0~2_combout\,
	combout => \r_f|rf_regs[7][0]~4_combout\);

-- Location: FF_X83_Y45_N5
\r_f|rf_regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[7][1]~14_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][1]~q\);

-- Location: LCCOMB_X82_Y45_N12
\r_f|rf_regs[6][1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[6][1]~13_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux62~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[2]~4_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	datad => \mem|Mux62~20_combout\,
	combout => \r_f|rf_regs[6][1]~13_combout\);

-- Location: LCCOMB_X82_Y41_N12
\r_f|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Decoder0~0_combout\ = (!\inst_mem|RD\(11) & (!\inst_mem|RD\(19) & (\inst_mem|RD\(17) & !\inst_mem|RD\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Decoder0~0_combout\);

-- Location: LCCOMB_X82_Y41_N4
\r_f|rf_regs[6][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[6][0]~0_combout\ = (\RegWrite~input_o\ & \r_f|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegWrite~input_o\,
	datad => \r_f|Decoder0~0_combout\,
	combout => \r_f|rf_regs[6][0]~0_combout\);

-- Location: FF_X82_Y45_N13
\r_f|rf_regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[6][1]~13_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][1]~q\);

-- Location: LCCOMB_X83_Y41_N6
\r_f|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Decoder0~1_combout\ = (!\inst_mem|RD\(11) & (!\inst_mem|RD\(19) & (!\inst_mem|RD\(17) & !\inst_mem|RD\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Decoder0~1_combout\);

-- Location: LCCOMB_X82_Y41_N24
\r_f|rf_regs[0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[0][0]~3_combout\ = (\RegWrite~input_o\ & \r_f|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegWrite~input_o\,
	datad => \r_f|Decoder0~1_combout\,
	combout => \r_f|rf_regs[0][0]~3_combout\);

-- Location: FF_X82_Y45_N25
\r_f|rf_regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[1]~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][1]~q\);

-- Location: LCCOMB_X82_Y45_N14
\r_f|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux62~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (!\r_f|rf_regs[6][1]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][1]~q\,
	datab => \r_f|rf_regs[0][1]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux62~2_combout\);

-- Location: LCCOMB_X83_Y45_N14
\r_f|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux62~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux62~2_combout\ & ((!\r_f|rf_regs[7][1]~q\))) # (!\r_f|Mux62~2_combout\ & (\r_f|rf_regs[1][1]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[1][1]~q\,
	datac => \r_f|rf_regs[7][1]~q\,
	datad => \r_f|Mux62~2_combout\,
	combout => \r_f|Mux62~3_combout\);

-- Location: LCCOMB_X82_Y41_N0
\r_f|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Decoder0~3_combout\ = (!\inst_mem|RD\(11) & (\inst_mem|RD\(19) & (!\inst_mem|RD\(17) & \inst_mem|RD\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Decoder0~3_combout\);

-- Location: LCCOMB_X82_Y41_N2
\r_f|rf_regs[9][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[9][0]~5_combout\ = (\RegWrite~input_o\ & \r_f|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegWrite~input_o\,
	datad => \r_f|Decoder0~3_combout\,
	combout => \r_f|rf_regs[9][0]~5_combout\);

-- Location: FF_X86_Y45_N31
\r_f|rf_regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[1]~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][1]~q\);

-- Location: LCCOMB_X82_Y41_N22
\r_f|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Decoder0~5_combout\ = (!\inst_mem|RD\(11) & (\inst_mem|RD\(19) & (!\inst_mem|RD\(17) & !\inst_mem|RD\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Decoder0~5_combout\);

-- Location: LCCOMB_X82_Y41_N26
\r_f|rf_regs[8][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[8][0]~7_combout\ = (\r_f|Decoder0~5_combout\ & \RegWrite~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Decoder0~5_combout\,
	datad => \RegWrite~input_o\,
	combout => \r_f|rf_regs[8][0]~7_combout\);

-- Location: FF_X81_Y45_N1
\r_f|rf_regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[1]~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][1]~q\);

-- Location: LCCOMB_X86_Y45_N30
\r_f|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux62~0_combout\ = (\inst_mem|RD\(16) & ((\inst_mem|RD\(17)) # ((\r_f|rf_regs[9][1]~q\)))) # (!\inst_mem|RD\(16) & (!\inst_mem|RD\(17) & ((\r_f|rf_regs[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[9][1]~q\,
	datad => \r_f|rf_regs[8][1]~q\,
	combout => \r_f|Mux62~0_combout\);

-- Location: LCCOMB_X85_Y45_N24
\r_f|rf_regs[14][1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][1]~15_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux62~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[2]~4_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux62~20_combout\,
	combout => \r_f|rf_regs[14][1]~15_combout\);

-- Location: LCCOMB_X86_Y41_N20
\r_f|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Decoder0~4_combout\ = (\inst_mem|RD\(19) & (!\inst_mem|RD\(11) & (!\inst_mem|RD\(16) & \inst_mem|RD\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(11),
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Decoder0~4_combout\);

-- Location: LCCOMB_X86_Y41_N6
\r_f|rf_regs[14][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][0]~6_combout\ = (\r_f|Decoder0~4_combout\ & \RegWrite~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Decoder0~4_combout\,
	datad => \RegWrite~input_o\,
	combout => \r_f|rf_regs[14][0]~6_combout\);

-- Location: FF_X85_Y45_N25
\r_f|rf_regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][1]~15_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][1]~q\);

-- Location: LCCOMB_X81_Y45_N20
\r_f|rf_regs[15][1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[15][1]~16_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux62~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[2]~4_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux62~20_combout\,
	combout => \r_f|rf_regs[15][1]~16_combout\);

-- Location: LCCOMB_X82_Y41_N6
\r_f|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Decoder0~6_combout\ = (!\inst_mem|RD\(11) & (\inst_mem|RD\(19) & (\inst_mem|RD\(17) & \inst_mem|RD\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Decoder0~6_combout\);

-- Location: LCCOMB_X82_Y41_N16
\r_f|rf_regs[15][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[15][0]~8_combout\ = (\RegWrite~input_o\ & \r_f|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegWrite~input_o\,
	datad => \r_f|Decoder0~6_combout\,
	combout => \r_f|rf_regs[15][0]~8_combout\);

-- Location: FF_X81_Y45_N21
\r_f|rf_regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[15][1]~16_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][1]~q\);

-- Location: LCCOMB_X86_Y45_N12
\r_f|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux62~1_combout\ = (\r_f|Mux62~0_combout\ & (((!\r_f|rf_regs[15][1]~q\) # (!\inst_mem|RD\(17))))) # (!\r_f|Mux62~0_combout\ & (!\r_f|rf_regs[14][1]~q\ & (\inst_mem|RD\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux62~0_combout\,
	datab => \r_f|rf_regs[14][1]~q\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[15][1]~q\,
	combout => \r_f|Mux62~1_combout\);

-- Location: LCCOMB_X87_Y41_N0
\r_f|Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux62~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux62~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux62~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux62~3_combout\,
	datab => \inst_mem|RD\(19),
	datad => \r_f|Mux62~1_combout\,
	combout => \r_f|Mux62~4_combout\);

-- Location: LCCOMB_X91_Y41_N18
\mem|RAM[14][1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][1]~30_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[14][1]~30_combout\);

-- Location: IOIBUF_X115_Y15_N8
\MemWrite~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemWrite,
	o => \MemWrite~input_o\);

-- Location: LCCOMB_X86_Y45_N26
\t1|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Selector29~0_combout\ = (\inst_mem|RD\(28) & \t1|Add0|auto_generated|result_int[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(28),
	datad => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	combout => \t1|Selector29~0_combout\);

-- Location: LCCOMB_X86_Y46_N0
\r_f|rf_regs[7][2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[7][2]~18_combout\ = (\inst_mem|RD\(1) & (!\mem|Mux61~20_combout\)) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[3]~6_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux61~20_combout\,
	datab => \inst_mem|RD\(1),
	datac => \inst_mem|RD\(28),
	datad => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	combout => \r_f|rf_regs[7][2]~18_combout\);

-- Location: FF_X86_Y46_N1
\r_f|rf_regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[7][2]~18_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][2]~q\);

-- Location: LCCOMB_X90_Y42_N2
\mux_mem|MemtoReg_out[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[2]~2_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux61~20_combout\)))) # (!\inst_mem|RD\(1) & (\t1|Add0|auto_generated|result_int[3]~6_combout\ & (\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	datab => \inst_mem|RD\(28),
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux61~20_combout\,
	combout => \mux_mem|MemtoReg_out[2]~2_combout\);

-- Location: LCCOMB_X82_Y41_N8
\r_f|rf_regs[1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][0]~1_combout\ = (\inst_mem|RD\(16) & (!\inst_mem|RD\(17) & !\inst_mem|RD\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(16),
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(19),
	combout => \r_f|rf_regs[1][0]~1_combout\);

-- Location: LCCOMB_X82_Y41_N14
\r_f|rf_regs[1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][0]~2_combout\ = (\RegWrite~input_o\ & ((\inst_mem|RD\(11)) # (\r_f|rf_regs[1][0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|rf_regs[1][0]~1_combout\,
	datad => \RegWrite~input_o\,
	combout => \r_f|rf_regs[1][0]~2_combout\);

-- Location: FF_X86_Y46_N31
\r_f|rf_regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[2]~2_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][2]~q\);

-- Location: LCCOMB_X82_Y45_N6
\r_f|rf_regs[6][2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[6][2]~17_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux61~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\inst_mem|RD\(28))) # (!\t1|Add0|auto_generated|result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	datac => \mem|Mux61~20_combout\,
	datad => \inst_mem|RD\(28),
	combout => \r_f|rf_regs[6][2]~17_combout\);

-- Location: FF_X82_Y45_N7
\r_f|rf_regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[6][2]~17_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][2]~q\);

-- Location: FF_X82_Y45_N21
\r_f|rf_regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[2]~2_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][2]~q\);

-- Location: LCCOMB_X82_Y45_N0
\r_f|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux61~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (!\r_f|rf_regs[6][2]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][2]~q\,
	datab => \r_f|rf_regs[0][2]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux61~2_combout\);

-- Location: LCCOMB_X86_Y46_N30
\r_f|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux61~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux61~2_combout\ & (!\r_f|rf_regs[7][2]~q\)) # (!\r_f|Mux61~2_combout\ & ((\r_f|rf_regs[1][2]~q\))))) # (!\inst_mem|RD\(16) & (((\r_f|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[7][2]~q\,
	datac => \r_f|rf_regs[1][2]~q\,
	datad => \r_f|Mux61~2_combout\,
	combout => \r_f|Mux61~3_combout\);

-- Location: LCCOMB_X85_Y46_N10
\r_f|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux61~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux61~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux61~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux61~3_combout\,
	datad => \r_f|Mux61~1_combout\,
	combout => \r_f|Mux61~4_combout\);

-- Location: LCCOMB_X89_Y44_N20
\mem|RAM[30][2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][2]~33_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[30][2]~33_combout\);

-- Location: FF_X86_Y46_N3
\r_f|rf_regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[3]~3_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][3]~q\);

-- Location: FF_X85_Y46_N15
\r_f|rf_regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[3]~3_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][3]~q\);

-- Location: FF_X85_Y46_N29
\r_f|rf_regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[3]~3_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][3]~q\);

-- Location: LCCOMB_X85_Y46_N22
\r_f|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux60~0_combout\ = (\inst_mem|RD\(17) & ((\r_f|rf_regs[6][3]~q\) # ((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (((\r_f|rf_regs[0][3]~q\ & !\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][3]~q\,
	datab => \r_f|rf_regs[0][3]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux60~0_combout\);

-- Location: LCCOMB_X86_Y46_N2
\r_f|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux60~1_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux60~0_combout\ & ((\r_f|rf_regs[7][3]~q\))) # (!\r_f|Mux60~0_combout\ & (\r_f|rf_regs[1][3]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[1][3]~q\,
	datac => \r_f|rf_regs[7][3]~q\,
	datad => \r_f|Mux60~0_combout\,
	combout => \r_f|Mux60~1_combout\);

-- Location: LCCOMB_X86_Y43_N4
\r_f|rf_regs[14][3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][3]~22_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux60~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[4]~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	datad => \mem|Mux60~20_combout\,
	combout => \r_f|rf_regs[14][3]~22_combout\);

-- Location: FF_X86_Y43_N5
\r_f|rf_regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][3]~22_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][3]~q\);

-- Location: LCCOMB_X84_Y43_N2
\r_f|rf_regs[15][3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[15][3]~24_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux60~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\inst_mem|RD\(28))) # (!\t1|Add0|auto_generated|result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	datab => \inst_mem|RD\(28),
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux60~20_combout\,
	combout => \r_f|rf_regs[15][3]~24_combout\);

-- Location: FF_X84_Y43_N3
\r_f|rf_regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[15][3]~24_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][3]~q\);

-- Location: LCCOMB_X86_Y45_N14
\r_f|rf_regs[9][3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[9][3]~21_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux60~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\inst_mem|RD\(28))) # (!\t1|Add0|auto_generated|result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux60~20_combout\,
	combout => \r_f|rf_regs[9][3]~21_combout\);

-- Location: FF_X86_Y45_N15
\r_f|rf_regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[9][3]~21_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][3]~q\);

-- Location: LCCOMB_X81_Y45_N18
\r_f|rf_regs[8][3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[8][3]~23_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux60~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[4]~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux60~20_combout\,
	combout => \r_f|rf_regs[8][3]~23_combout\);

-- Location: FF_X81_Y45_N19
\r_f|rf_regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[8][3]~23_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][3]~q\);

-- Location: LCCOMB_X86_Y45_N28
\r_f|Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux60~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))) # (!\r_f|rf_regs[9][3]~q\))) # (!\inst_mem|RD\(16) & (((!\inst_mem|RD\(17) & !\r_f|rf_regs[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[9][3]~q\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[8][3]~q\,
	combout => \r_f|Mux60~2_combout\);

-- Location: LCCOMB_X86_Y45_N6
\r_f|Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux60~3_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux60~2_combout\ & ((!\r_f|rf_regs[15][3]~q\))) # (!\r_f|Mux60~2_combout\ & (!\r_f|rf_regs[14][3]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][3]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[15][3]~q\,
	datad => \r_f|Mux60~2_combout\,
	combout => \r_f|Mux60~3_combout\);

-- Location: LCCOMB_X92_Y45_N10
\r_f|Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux60~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux60~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux60~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux60~1_combout\,
	datab => \inst_mem|RD\(19),
	datad => \r_f|Mux60~3_combout\,
	combout => \r_f|Mux60~4_combout\);

-- Location: LCCOMB_X97_Y43_N2
\mem|RAM[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][3]~feeder_combout\ = \r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[6][3]~feeder_combout\);

-- Location: LCCOMB_X84_Y45_N12
\inst_mem|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux1~2_combout\ = (\instruction_A[0]~input_o\ & (!\instruction_A[1]~input_o\ & ((\inst_mem|internal_Addr[0]~0_combout\) # (!\instruction_A[2]~input_o\)))) # (!\instruction_A[0]~input_o\ & (((\instruction_A[1]~input_o\ & 
-- !\instruction_A[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|internal_Addr[0]~0_combout\,
	datab => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux1~2_combout\);

-- Location: FF_X87_Y45_N11
\inst_mem|RD[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst_mem|Mux1~2_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(30));

-- Location: LCCOMB_X84_Y45_N28
\inst_mem|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux30~4_combout\ = (!\instruction_A[0]~input_o\ & (!\instruction_A[1]~input_o\ & \instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datab => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux30~4_combout\);

-- Location: FF_X87_Y45_N7
\inst_mem|RD[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst_mem|Mux30~4_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(29));

-- Location: LCCOMB_X86_Y45_N20
\t1|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Selector28~0_combout\ = (\inst_mem|RD\(28) & \t1|Add0|auto_generated|result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(28),
	datad => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	combout => \t1|Selector28~0_combout\);

-- Location: LCCOMB_X92_Y47_N6
\mem|RAM[11][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[11][26]~feeder_combout\);

-- Location: LCCOMB_X86_Y43_N12
\mem|Decoder0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~73_combout\ = (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\t1|Add0|auto_generated|result_int[4]~8_combout\ & \inst_mem|RD\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	datad => \inst_mem|RD\(28),
	combout => \mem|Decoder0~73_combout\);

-- Location: LCCOMB_X88_Y47_N16
\mem|Decoder0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~52_combout\ = (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[2]~4_combout\ & !\t1|Add0|auto_generated|result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	datad => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	combout => \mem|Decoder0~52_combout\);

-- Location: LCCOMB_X88_Y47_N0
\mem|Decoder0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~101_combout\ = (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[1]~2_combout\ & (\MemWrite~input_o\ & \mem|Decoder0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \MemWrite~input_o\,
	datad => \mem|Decoder0~52_combout\,
	combout => \mem|Decoder0~101_combout\);

-- Location: LCCOMB_X88_Y47_N4
\mem|Decoder0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~77_combout\ = (\mem|Decoder0~73_combout\ & (\mem|Decoder0~101_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~73_combout\,
	datab => \mem|Decoder0~101_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~77_combout\);

-- Location: FF_X92_Y47_N7
\mem|RAM[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][26]~q\);

-- Location: LCCOMB_X88_Y47_N20
\mem|Decoder0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~94_combout\ = (\MemWrite~input_o\ & (\mem|Decoder0~52_combout\ & ((!\t1|Add0|auto_generated|result_int[1]~2_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \MemWrite~input_o\,
	datad => \mem|Decoder0~52_combout\,
	combout => \mem|Decoder0~94_combout\);

-- Location: LCCOMB_X88_Y47_N18
\mem|Decoder0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~74_combout\ = (\mem|Decoder0~73_combout\ & (\mem|Decoder0~94_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~73_combout\,
	datab => \mem|Decoder0~94_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~74_combout\);

-- Location: FF_X92_Y47_N15
\mem|RAM[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][26]~q\);

-- Location: LCCOMB_X90_Y45_N18
\t1|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Selector31~0_combout\ = (\inst_mem|RD\(28) & \t1|Add0|auto_generated|result_int[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datad => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	combout => \t1|Selector31~0_combout\);

-- Location: LCCOMB_X87_Y50_N24
\mem|RAM[9][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[9][26]~feeder_combout\);

-- Location: LCCOMB_X86_Y46_N20
\mem|Decoder0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~57_combout\ = ((!\t1|Add0|auto_generated|result_int[2]~4_combout\ & !\t1|Add0|auto_generated|result_int[3]~6_combout\)) # (!\inst_mem|RD\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	datad => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	combout => \mem|Decoder0~57_combout\);

-- Location: LCCOMB_X86_Y46_N18
\mem|Decoder0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~96_combout\ = (\t1|Add0|auto_generated|result_int[1]~2_combout\ & (\MemWrite~input_o\ & (\mem|Decoder0~57_combout\ & \inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \MemWrite~input_o\,
	datac => \mem|Decoder0~57_combout\,
	datad => \inst_mem|RD\(28),
	combout => \mem|Decoder0~96_combout\);

-- Location: LCCOMB_X88_Y46_N6
\mem|Decoder0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~75_combout\ = (\mem|Decoder0~96_combout\ & (\mem|Decoder0~73_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~96_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|LessThan0~8_combout\,
	datad => \mem|Decoder0~73_combout\,
	combout => \mem|Decoder0~75_combout\);

-- Location: FF_X87_Y50_N25
\mem|RAM[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][26]~q\);

-- Location: LCCOMB_X86_Y46_N26
\mem|Decoder0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~99_combout\ = (\MemWrite~input_o\ & (\mem|Decoder0~57_combout\ & ((!\inst_mem|RD\(28)) # (!\t1|Add0|auto_generated|result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \MemWrite~input_o\,
	datac => \mem|Decoder0~57_combout\,
	datad => \inst_mem|RD\(28),
	combout => \mem|Decoder0~99_combout\);

-- Location: LCCOMB_X90_Y47_N20
\mem|Decoder0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~76_combout\ = (\mem|Decoder0~73_combout\ & (\mem|Decoder0~99_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \mem|Decoder0~73_combout\,
	datac => \mem|Decoder0~99_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~76_combout\);

-- Location: FF_X91_Y47_N13
\mem|RAM[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][26]~q\);

-- Location: LCCOMB_X91_Y47_N12
\mem|Mux37~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][26]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][26]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][26]~q\,
	datac => \mem|RAM[8][26]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux37~10_combout\);

-- Location: LCCOMB_X92_Y47_N14
\mem|Mux37~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux37~10_combout\ & (\mem|RAM[11][26]~q\)) # (!\mem|Mux37~10_combout\ & ((\mem|RAM[10][26]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][26]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][26]~q\,
	datad => \mem|Mux37~10_combout\,
	combout => \mem|Mux37~11_combout\);

-- Location: LCCOMB_X92_Y43_N26
\mem|RAM[13][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[13][26]~feeder_combout\);

-- Location: LCCOMB_X86_Y43_N30
\mem|Decoder0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~59_combout\ = (\inst_mem|RD\(28) & (!\t1|Add0|auto_generated|result_int[2]~4_combout\ & \t1|Add0|auto_generated|result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	datad => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	combout => \mem|Decoder0~59_combout\);

-- Location: LCCOMB_X86_Y43_N8
\mem|Decoder0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~98_combout\ = (\t1|Add0|auto_generated|result_int[1]~2_combout\ & (\inst_mem|RD\(28) & (\MemWrite~input_o\ & \mem|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \inst_mem|RD\(28),
	datac => \MemWrite~input_o\,
	datad => \mem|Decoder0~59_combout\,
	combout => \mem|Decoder0~98_combout\);

-- Location: LCCOMB_X86_Y43_N0
\mem|Decoder0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~90_combout\ = (\mem|Decoder0~73_combout\ & (\mem|Decoder0~98_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~73_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Decoder0~98_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~90_combout\);

-- Location: FF_X92_Y43_N27
\mem|RAM[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][26]~q\);

-- Location: LCCOMB_X88_Y43_N0
\mem|Decoder0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~102_combout\ = (\t1|Add0|auto_generated|result_int[1]~2_combout\ & (\inst_mem|RD\(28) & (\MemWrite~input_o\ & \mem|Decoder0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \inst_mem|RD\(28),
	datac => \MemWrite~input_o\,
	datad => \mem|Decoder0~48_combout\,
	combout => \mem|Decoder0~102_combout\);

-- Location: LCCOMB_X88_Y43_N14
\mem|Decoder0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~93_combout\ = (\mem|Decoder0~73_combout\ & (\mem|Decoder0~102_combout\ & ((!\inst_mem|RD\(28)) # (!\mem|LessThan0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~73_combout\,
	datab => \mem|Decoder0~102_combout\,
	datac => \mem|LessThan0~8_combout\,
	datad => \inst_mem|RD\(28),
	combout => \mem|Decoder0~93_combout\);

-- Location: FF_X88_Y40_N1
\mem|RAM[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][26]~q\);

-- Location: LCCOMB_X97_Y43_N24
\mem|RAM[14][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[14][26]~feeder_combout\);

-- Location: FF_X97_Y43_N25
\mem|RAM[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][26]~q\);

-- Location: LCCOMB_X86_Y43_N18
\mem|Decoder0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~100_combout\ = (\MemWrite~input_o\ & (\mem|Decoder0~59_combout\ & ((!\inst_mem|RD\(28)) # (!\t1|Add0|auto_generated|result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \inst_mem|RD\(28),
	datac => \MemWrite~input_o\,
	datad => \mem|Decoder0~59_combout\,
	combout => \mem|Decoder0~100_combout\);

-- Location: LCCOMB_X86_Y43_N28
\mem|Decoder0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~92_combout\ = (\mem|Decoder0~73_combout\ & (\mem|Decoder0~100_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~73_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Decoder0~100_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~92_combout\);

-- Location: FF_X96_Y45_N27
\mem|RAM[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][26]~q\);

-- Location: LCCOMB_X96_Y45_N26
\mem|Mux37~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[14][26]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[12][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[14][26]~q\,
	datac => \mem|RAM[12][26]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux37~17_combout\);

-- Location: LCCOMB_X91_Y41_N12
\mem|Mux37~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux37~17_combout\ & ((\mem|RAM[15][26]~q\))) # (!\mem|Mux37~17_combout\ & (\mem|RAM[13][26]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux37~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[13][26]~q\,
	datac => \mem|RAM[15][26]~q\,
	datad => \mem|Mux37~17_combout\,
	combout => \mem|Mux37~18_combout\);

-- Location: LCCOMB_X96_Y45_N12
\mem|RAM[5][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[5][26]~feeder_combout\);

-- Location: LCCOMB_X89_Y40_N26
\r_f|rf_regs[1][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][31]~feeder_combout\ = \mux_mem|MemtoReg_out[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[31]~31_combout\,
	combout => \r_f|rf_regs[1][31]~feeder_combout\);

-- Location: FF_X89_Y40_N27
\r_f|rf_regs[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][31]~q\);

-- Location: FF_X88_Y40_N27
\r_f|rf_regs[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[31]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][31]~q\);

-- Location: FF_X87_Y40_N1
\r_f|rf_regs[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[31]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][31]~q\);

-- Location: LCCOMB_X87_Y40_N10
\r_f|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux32~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & ((\r_f|rf_regs[6][31]~q\))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][31]~q\,
	datab => \r_f|rf_regs[6][31]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux32~2_combout\);

-- Location: LCCOMB_X88_Y40_N26
\r_f|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux32~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux32~2_combout\ & ((\r_f|rf_regs[7][31]~q\))) # (!\r_f|Mux32~2_combout\ & (\r_f|rf_regs[1][31]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[1][31]~q\,
	datac => \r_f|rf_regs[7][31]~q\,
	datad => \r_f|Mux32~2_combout\,
	combout => \r_f|Mux32~3_combout\);

-- Location: LCCOMB_X89_Y40_N20
\r_f|rf_regs[14][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][31]~feeder_combout\ = \mux_mem|MemtoReg_out[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[31]~31_combout\,
	combout => \r_f|rf_regs[14][31]~feeder_combout\);

-- Location: FF_X89_Y40_N21
\r_f|rf_regs[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][31]~q\);

-- Location: FF_X86_Y40_N21
\r_f|rf_regs[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[31]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][31]~q\);

-- Location: FF_X86_Y39_N1
\r_f|rf_regs[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[31]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][31]~q\);

-- Location: LCCOMB_X86_Y40_N22
\r_f|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux32~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][31]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[8][31]~q\,
	datac => \inst_mem|RD\(16),
	datad => \r_f|rf_regs[9][31]~q\,
	combout => \r_f|Mux32~0_combout\);

-- Location: FF_X86_Y40_N29
\r_f|rf_regs[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[31]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][31]~q\);

-- Location: LCCOMB_X86_Y40_N2
\r_f|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux32~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux32~0_combout\ & ((\r_f|rf_regs[15][31]~q\))) # (!\r_f|Mux32~0_combout\ & (\r_f|rf_regs[14][31]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][31]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|Mux32~0_combout\,
	datad => \r_f|rf_regs[15][31]~q\,
	combout => \r_f|Mux32~1_combout\);

-- Location: LCCOMB_X88_Y42_N4
\r_f|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux32~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux32~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux32~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux32~3_combout\,
	datab => \r_f|Mux32~1_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux32~4_combout\);

-- Location: LCCOMB_X95_Y43_N22
\mem|RAM[7][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[7][31]~feeder_combout\);

-- Location: LCCOMB_X92_Y43_N20
\mem|RAM[13][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[13][28]~feeder_combout\);

-- Location: FF_X92_Y43_N21
\mem|RAM[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][28]~q\);

-- Location: FF_X88_Y40_N21
\mem|RAM[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][28]~q\);

-- Location: LCCOMB_X91_Y40_N30
\mem|RAM[14][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[14][28]~feeder_combout\);

-- Location: FF_X91_Y40_N31
\mem|RAM[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][28]~q\);

-- Location: LCCOMB_X92_Y43_N0
\mem|RAM[12][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[12][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[12][28]~feeder_combout\);

-- Location: FF_X92_Y43_N1
\mem|RAM[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[12][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][28]~q\);

-- Location: LCCOMB_X91_Y40_N18
\mem|Mux35~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[14][28]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[12][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[14][28]~q\,
	datab => \mem|RAM[12][28]~q\,
	datac => \t1|Selector31~0_combout\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux35~17_combout\);

-- Location: LCCOMB_X91_Y40_N2
\mem|Mux35~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux35~17_combout\ & ((\mem|RAM[15][28]~q\))) # (!\mem|Mux35~17_combout\ & (\mem|RAM[13][28]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[13][28]~q\,
	datab => \mem|RAM[15][28]~q\,
	datac => \t1|Selector31~0_combout\,
	datad => \mem|Mux35~17_combout\,
	combout => \mem|Mux35~18_combout\);

-- Location: LCCOMB_X91_Y49_N28
\mem|RAM[11][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[11][28]~feeder_combout\);

-- Location: FF_X91_Y49_N29
\mem|RAM[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][28]~q\);

-- Location: LCCOMB_X92_Y47_N28
\mem|RAM[10][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[10][28]~feeder_combout\);

-- Location: FF_X92_Y47_N29
\mem|RAM[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][28]~q\);

-- Location: LCCOMB_X95_Y46_N0
\mem|RAM[9][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[9][28]~feeder_combout\);

-- Location: FF_X95_Y46_N1
\mem|RAM[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][28]~q\);

-- Location: FF_X91_Y49_N27
\mem|RAM[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][28]~q\);

-- Location: LCCOMB_X91_Y49_N26
\mem|Mux35~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][28]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][28]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][28]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][28]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux35~10_combout\);

-- Location: LCCOMB_X91_Y40_N8
\mem|Mux35~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux35~10_combout\ & (\mem|RAM[11][28]~q\)) # (!\mem|Mux35~10_combout\ & ((\mem|RAM[10][28]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux35~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][28]~q\,
	datab => \mem|RAM[10][28]~q\,
	datac => \t1|Selector30~0_combout\,
	datad => \mem|Mux35~10_combout\,
	combout => \mem|Mux35~11_combout\);

-- Location: LCCOMB_X90_Y48_N6
\mem|RAM[2][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[2][28]~feeder_combout\);

-- Location: LCCOMB_X88_Y47_N10
\mem|Decoder0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~84_combout\ = (!\t1|Selector27~0_combout\ & (\MemWrite~input_o\ & (!\t1|Selector28~0_combout\ & \mem|Decoder0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \MemWrite~input_o\,
	datac => \t1|Selector28~0_combout\,
	datad => \mem|Decoder0~52_combout\,
	combout => \mem|Decoder0~84_combout\);

-- Location: LCCOMB_X88_Y47_N24
\mem|Decoder0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~85_combout\ = (\mem|Decoder0~84_combout\ & (((!\t1|Add0|auto_generated|result_int[1]~2_combout\ & !\mem|LessThan0~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~84_combout\,
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~85_combout\);

-- Location: FF_X90_Y48_N7
\mem|RAM[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][28]~q\);

-- Location: LCCOMB_X94_Y44_N22
\mem|RAM[1][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[1][28]~feeder_combout\);

-- Location: FF_X84_Y41_N15
\r_f|rf_regs[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[22]~22_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][22]~q\);

-- Location: LCCOMB_X86_Y41_N22
\r_f|rf_regs[14][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][22]~feeder_combout\ = \mux_mem|MemtoReg_out[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_mem|MemtoReg_out[22]~22_combout\,
	combout => \r_f|rf_regs[14][22]~feeder_combout\);

-- Location: FF_X86_Y41_N23
\r_f|rf_regs[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][22]~q\);

-- Location: FF_X85_Y41_N5
\r_f|rf_regs[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[22]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][22]~q\);

-- Location: FF_X85_Y41_N7
\r_f|rf_regs[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[22]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][22]~q\);

-- Location: LCCOMB_X85_Y41_N22
\r_f|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux41~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][22]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[8][22]~q\,
	datac => \inst_mem|RD\(16),
	datad => \r_f|rf_regs[9][22]~q\,
	combout => \r_f|Mux41~0_combout\);

-- Location: LCCOMB_X86_Y41_N14
\r_f|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux41~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux41~0_combout\ & (\r_f|rf_regs[15][22]~q\)) # (!\r_f|Mux41~0_combout\ & ((\r_f|rf_regs[14][22]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][22]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][22]~q\,
	datad => \r_f|Mux41~0_combout\,
	combout => \r_f|Mux41~1_combout\);

-- Location: FF_X86_Y41_N7
\r_f|rf_regs[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[22]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][22]~q\);

-- Location: FF_X83_Y41_N3
\r_f|rf_regs[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[22]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][22]~q\);

-- Location: LCCOMB_X87_Y41_N8
\r_f|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux41~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][22]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][22]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[0][22]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux41~2_combout\);

-- Location: FF_X87_Y41_N17
\r_f|rf_regs[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[22]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][22]~q\);

-- Location: LCCOMB_X86_Y41_N28
\r_f|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux41~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux41~2_combout\ & (\r_f|rf_regs[7][22]~q\)) # (!\r_f|Mux41~2_combout\ & ((\r_f|rf_regs[1][22]~q\))))) # (!\inst_mem|RD\(16) & (((\r_f|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][22]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|Mux41~2_combout\,
	datad => \r_f|rf_regs[1][22]~q\,
	combout => \r_f|Mux41~3_combout\);

-- Location: LCCOMB_X86_Y41_N2
\r_f|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux41~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux41~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux41~1_combout\,
	datad => \r_f|Mux41~3_combout\,
	combout => \r_f|Mux41~4_combout\);

-- Location: LCCOMB_X88_Y42_N22
\mem|RAM[15][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[15][22]~feeder_combout\);

-- Location: FF_X88_Y42_N23
\mem|RAM[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][22]~q\);

-- Location: FF_X92_Y45_N25
\mem|RAM[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][22]~q\);

-- Location: LCCOMB_X97_Y43_N6
\mem|RAM[14][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[14][22]~feeder_combout\);

-- Location: FF_X97_Y43_N7
\mem|RAM[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][22]~q\);

-- Location: FF_X92_Y45_N21
\mem|RAM[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][22]~q\);

-- Location: LCCOMB_X92_Y45_N20
\mem|Mux41~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[14][22]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[12][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[14][22]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][22]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux41~17_combout\);

-- Location: LCCOMB_X92_Y45_N24
\mem|Mux41~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux41~17_combout\ & (\mem|RAM[15][22]~q\)) # (!\mem|Mux41~17_combout\ & ((\mem|RAM[13][22]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][22]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][22]~q\,
	datad => \mem|Mux41~17_combout\,
	combout => \mem|Mux41~18_combout\);

-- Location: LCCOMB_X92_Y44_N14
\mem|RAM[2][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[2][22]~feeder_combout\);

-- Location: FF_X92_Y44_N15
\mem|RAM[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][22]~q\);

-- Location: FF_X84_Y46_N27
\r_f|rf_regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[12]~12_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][12]~q\);

-- Location: FF_X83_Y44_N3
\r_f|rf_regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[12]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][12]~q\);

-- Location: FF_X84_Y40_N13
\r_f|rf_regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[12]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][12]~q\);

-- Location: FF_X84_Y40_N25
\r_f|rf_regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[12]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][12]~q\);

-- Location: LCCOMB_X84_Y40_N28
\r_f|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux51~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][12]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][12]~q\,
	datab => \r_f|rf_regs[8][12]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux51~0_combout\);

-- Location: LCCOMB_X83_Y44_N2
\r_f|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux51~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux51~0_combout\ & (\r_f|rf_regs[15][12]~q\)) # (!\r_f|Mux51~0_combout\ & ((\r_f|rf_regs[14][12]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[15][12]~q\,
	datac => \r_f|rf_regs[14][12]~q\,
	datad => \r_f|Mux51~0_combout\,
	combout => \r_f|Mux51~1_combout\);

-- Location: LCCOMB_X88_Y43_N24
\r_f|Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux51~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux51~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux51~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux51~1_combout\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux51~3_combout\,
	combout => \r_f|Mux51~4_combout\);

-- Location: FF_X88_Y43_N25
\mem|RAM[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][12]~q\);

-- Location: FF_X92_Y43_N13
\mem|RAM[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][12]~q\);

-- Location: LCCOMB_X91_Y43_N24
\mem|RAM[14][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[14][12]~feeder_combout\);

-- Location: FF_X91_Y43_N25
\mem|RAM[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][12]~q\);

-- Location: FF_X92_Y43_N17
\mem|RAM[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][12]~q\);

-- Location: LCCOMB_X92_Y43_N16
\mem|Mux51~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[14][12]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[12][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[14][12]~q\,
	datac => \mem|RAM[12][12]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux51~17_combout\);

-- Location: LCCOMB_X92_Y43_N12
\mem|Mux51~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux51~17_combout\ & (\mem|RAM[15][12]~q\)) # (!\mem|Mux51~17_combout\ & ((\mem|RAM[13][12]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[15][12]~q\,
	datac => \mem|RAM[13][12]~q\,
	datad => \mem|Mux51~17_combout\,
	combout => \mem|Mux51~18_combout\);

-- Location: LCCOMB_X90_Y47_N8
\mem|RAM[11][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[11][12]~feeder_combout\);

-- Location: FF_X90_Y47_N9
\mem|RAM[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][12]~q\);

-- Location: FF_X92_Y47_N21
\mem|RAM[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][12]~q\);

-- Location: LCCOMB_X92_Y48_N6
\mem|RAM[9][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[9][12]~feeder_combout\);

-- Location: FF_X92_Y48_N7
\mem|RAM[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][12]~q\);

-- Location: FF_X91_Y47_N9
\mem|RAM[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][12]~q\);

-- Location: LCCOMB_X91_Y47_N8
\mem|Mux51~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][12]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][12]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][12]~q\,
	datac => \mem|RAM[8][12]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux51~10_combout\);

-- Location: LCCOMB_X92_Y47_N20
\mem|Mux51~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux51~10_combout\ & (\mem|RAM[11][12]~q\)) # (!\mem|Mux51~10_combout\ & ((\mem|RAM[10][12]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][12]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][12]~q\,
	datad => \mem|Mux51~10_combout\,
	combout => \mem|Mux51~11_combout\);

-- Location: LCCOMB_X95_Y44_N16
\mem|RAM[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[1][12]~feeder_combout\);

-- Location: FF_X95_Y44_N17
\mem|RAM[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][12]~q\);

-- Location: LCCOMB_X91_Y46_N4
\mem|Decoder0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~87_combout\ = (\MemWrite~input_o\ & (\mem|Decoder0~57_combout\ & (!\t1|Selector27~0_combout\ & !\t1|Selector28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemWrite~input_o\,
	datab => \mem|Decoder0~57_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Decoder0~87_combout\);

-- Location: LCCOMB_X91_Y46_N30
\mem|Decoder0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~88_combout\ = (\mem|Decoder0~87_combout\ & (((!\t1|Add0|auto_generated|result_int[1]~2_combout\ & !\mem|LessThan0~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \mem|Decoder0~87_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~88_combout\);

-- Location: FF_X91_Y46_N15
\mem|RAM[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][12]~q\);

-- Location: LCCOMB_X91_Y46_N14
\mem|Mux51~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][12]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][12]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][12]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][12]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux51~14_combout\);

-- Location: LCCOMB_X92_Y46_N2
\mem|RAM[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[2][12]~feeder_combout\);

-- Location: FF_X92_Y46_N3
\mem|RAM[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][12]~q\);

-- Location: FF_X92_Y46_N5
\mem|RAM[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][12]~q\);

-- Location: LCCOMB_X92_Y46_N4
\mem|Mux51~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~15_combout\ = (\mem|Mux51~14_combout\ & (((\mem|RAM[3][12]~q\) # (!\t1|Selector30~0_combout\)))) # (!\mem|Mux51~14_combout\ & (\mem|RAM[2][12]~q\ & ((\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux51~14_combout\,
	datab => \mem|RAM[2][12]~q\,
	datac => \mem|RAM[3][12]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux51~15_combout\);

-- Location: LCCOMB_X96_Y45_N0
\mem|RAM[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[5][12]~feeder_combout\);

-- Location: FF_X96_Y45_N1
\mem|RAM[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][12]~q\);

-- Location: FF_X94_Y45_N1
\mem|RAM[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][12]~q\);

-- Location: LCCOMB_X94_Y43_N24
\mem|RAM[6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[6][12]~feeder_combout\);

-- Location: FF_X94_Y43_N25
\mem|RAM[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][12]~q\);

-- Location: LCCOMB_X86_Y43_N22
\mem|Decoder0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~81_combout\ = (\mem|Decoder0~59_combout\ & (!\t1|Selector28~0_combout\ & (!\t1|Selector27~0_combout\ & \MemWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~59_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \MemWrite~input_o\,
	combout => \mem|Decoder0~81_combout\);

-- Location: LCCOMB_X86_Y43_N10
\mem|Decoder0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~82_combout\ = (\mem|Decoder0~81_combout\ & (((!\t1|Add0|auto_generated|result_int[1]~2_combout\ & !\mem|LessThan0~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Decoder0~81_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~82_combout\);

-- Location: FF_X94_Y45_N29
\mem|RAM[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][12]~q\);

-- Location: LCCOMB_X94_Y45_N28
\mem|Mux51~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][12]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][12]~q\,
	datac => \mem|RAM[4][12]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux51~12_combout\);

-- Location: LCCOMB_X94_Y45_N0
\mem|Mux51~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux51~12_combout\ & ((\mem|RAM[7][12]~q\))) # (!\mem|Mux51~12_combout\ & (\mem|RAM[5][12]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][12]~q\,
	datac => \mem|RAM[7][12]~q\,
	datad => \mem|Mux51~12_combout\,
	combout => \mem|Mux51~13_combout\);

-- Location: LCCOMB_X84_Y46_N16
\mem|Mux51~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~16_combout\ = (\t1|Selector28~0_combout\ & (\t1|Selector29~0_combout\)) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & ((\mem|Mux51~13_combout\))) # (!\t1|Selector29~0_combout\ & (\mem|Mux51~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux51~15_combout\,
	datad => \mem|Mux51~13_combout\,
	combout => \mem|Mux51~16_combout\);

-- Location: LCCOMB_X84_Y46_N4
\mem|Mux51~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux51~16_combout\ & (\mem|Mux51~18_combout\)) # (!\mem|Mux51~16_combout\ & ((\mem|Mux51~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux51~18_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux51~11_combout\,
	datad => \mem|Mux51~16_combout\,
	combout => \mem|Mux51~19_combout\);

-- Location: LCCOMB_X88_Y49_N18
\mem|RAM[30][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[30][12]~feeder_combout\);

-- Location: FF_X88_Y49_N19
\mem|RAM[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][12]~q\);

-- Location: LCCOMB_X88_Y43_N10
\mem|Decoder0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~49_combout\ = (\MemWrite~input_o\ & (!\t1|Selector28~0_combout\ & (\t1|Selector27~0_combout\ & \mem|Decoder0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemWrite~input_o\,
	datab => \t1|Selector28~0_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|Decoder0~48_combout\,
	combout => \mem|Decoder0~49_combout\);

-- Location: LCCOMB_X88_Y43_N16
\mem|Decoder0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~50_combout\ = (\mem|Decoder0~49_combout\ & (((!\mem|LessThan0~8_combout\ & !\t1|Add0|auto_generated|result_int[1]~2_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~49_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|LessThan0~8_combout\,
	datad => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	combout => \mem|Decoder0~50_combout\);

-- Location: FF_X84_Y49_N27
\mem|RAM[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][12]~q\);

-- Location: LCCOMB_X84_Y49_N6
\mem|RAM[26][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[26][12]~feeder_combout\);

-- Location: LCCOMB_X88_Y47_N8
\mem|Decoder0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~53_combout\ = (\mem|Decoder0~51_combout\ & (\mem|Decoder0~94_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \mem|Decoder0~51_combout\,
	datac => \mem|Decoder0~94_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~53_combout\);

-- Location: FF_X84_Y49_N7
\mem|RAM[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][12]~q\);

-- Location: LCCOMB_X85_Y49_N26
\mem|RAM[18][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[18][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[18][12]~feeder_combout\);

-- Location: LCCOMB_X88_Y47_N6
\mem|Decoder0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~54_combout\ = (\t1|Selector27~0_combout\ & (\MemWrite~input_o\ & (!\t1|Selector28~0_combout\ & \mem|Decoder0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \MemWrite~input_o\,
	datac => \t1|Selector28~0_combout\,
	datad => \mem|Decoder0~52_combout\,
	combout => \mem|Decoder0~54_combout\);

-- Location: LCCOMB_X88_Y47_N22
\mem|Decoder0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~55_combout\ = (\mem|Decoder0~54_combout\ & (((!\t1|Add0|auto_generated|result_int[1]~2_combout\ & !\mem|LessThan0~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~54_combout\,
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~55_combout\);

-- Location: FF_X85_Y49_N27
\mem|RAM[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[18][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][12]~q\);

-- Location: LCCOMB_X84_Y49_N0
\mem|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][12]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][12]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \t1|Selector28~0_combout\,
	datad => \mem|RAM[18][12]~q\,
	combout => \mem|Mux51~0_combout\);

-- Location: LCCOMB_X84_Y49_N26
\mem|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux51~0_combout\ & (\mem|RAM[30][12]~q\)) # (!\mem|Mux51~0_combout\ & ((\mem|RAM[22][12]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[30][12]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[22][12]~q\,
	datad => \mem|Mux51~0_combout\,
	combout => \mem|Mux51~1_combout\);

-- Location: LCCOMB_X88_Y48_N16
\mem|RAM[27][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[27][12]~feeder_combout\);

-- Location: LCCOMB_X88_Y48_N30
\mem|Decoder0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~69_combout\ = (\mem|Decoder0~101_combout\ & (\mem|Decoder0~51_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \mem|Decoder0~101_combout\,
	datac => \mem|Decoder0~51_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~69_combout\);

-- Location: FF_X88_Y48_N17
\mem|RAM[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][12]~q\);

-- Location: LCCOMB_X88_Y44_N8
\mem|Decoder0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~72_combout\ = (\mem|Decoder0~102_combout\ & (\mem|Decoder0~51_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \mem|Decoder0~102_combout\,
	datac => \mem|Decoder0~51_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~72_combout\);

-- Location: FF_X84_Y47_N15
\mem|RAM[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][12]~q\);

-- Location: LCCOMB_X81_Y47_N16
\mem|RAM[23][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[23][12]~feeder_combout\);

-- Location: FF_X84_Y44_N27
\r_f|rf_regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[13]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][13]~q\);

-- Location: FF_X84_Y44_N9
\r_f|rf_regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[13]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][13]~q\);

-- Location: LCCOMB_X83_Y44_N30
\r_f|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux50~2_combout\ = (\inst_mem|RD\(16) & ((\r_f|rf_regs[9][13]~q\) # ((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & (((\r_f|rf_regs[8][13]~q\ & !\inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][13]~q\,
	datab => \r_f|rf_regs[8][13]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux50~2_combout\);

-- Location: FF_X83_Y46_N15
\r_f|rf_regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[13]~13_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][13]~q\);

-- Location: FF_X83_Y44_N15
\r_f|rf_regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[13]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][13]~q\);

-- Location: LCCOMB_X83_Y44_N14
\r_f|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux50~3_combout\ = (\r_f|Mux50~2_combout\ & ((\r_f|rf_regs[15][13]~q\) # ((!\inst_mem|RD\(17))))) # (!\r_f|Mux50~2_combout\ & (((\r_f|rf_regs[14][13]~q\ & \inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux50~2_combout\,
	datab => \r_f|rf_regs[15][13]~q\,
	datac => \r_f|rf_regs[14][13]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux50~3_combout\);

-- Location: FF_X83_Y45_N27
\r_f|rf_regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[13]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][13]~q\);

-- Location: LCCOMB_X83_Y42_N8
\r_f|rf_regs[6][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[6][13]~feeder_combout\ = \mux_mem|MemtoReg_out[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_mem|MemtoReg_out[13]~13_combout\,
	combout => \r_f|rf_regs[6][13]~feeder_combout\);

-- Location: FF_X83_Y42_N9
\r_f|rf_regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[6][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][13]~q\);

-- Location: FF_X83_Y44_N11
\r_f|rf_regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[13]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][13]~q\);

-- Location: LCCOMB_X83_Y44_N10
\r_f|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux50~0_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][13]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][13]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[0][13]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux50~0_combout\);

-- Location: LCCOMB_X83_Y44_N22
\r_f|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux50~1_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux50~0_combout\ & (\r_f|rf_regs[7][13]~q\)) # (!\r_f|Mux50~0_combout\ & ((\r_f|rf_regs[1][13]~q\))))) # (!\inst_mem|RD\(16) & (((\r_f|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][13]~q\,
	datab => \r_f|rf_regs[1][13]~q\,
	datac => \inst_mem|RD\(16),
	datad => \r_f|Mux50~0_combout\,
	combout => \r_f|Mux50~1_combout\);

-- Location: LCCOMB_X82_Y41_N20
\r_f|Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux50~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux50~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux50~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux50~3_combout\,
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux50~1_combout\,
	combout => \r_f|Mux50~4_combout\);

-- Location: LCCOMB_X95_Y43_N12
\mem|RAM[7][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[7][13]~feeder_combout\);

-- Location: FF_X95_Y43_N13
\mem|RAM[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][13]~q\);

-- Location: FF_X91_Y43_N13
\mem|RAM[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][13]~q\);

-- Location: LCCOMB_X95_Y45_N18
\mem|RAM[4][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[4][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[4][13]~feeder_combout\);

-- Location: FF_X95_Y45_N19
\mem|RAM[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[4][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][13]~q\);

-- Location: LCCOMB_X96_Y43_N8
\mem|RAM[5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[5][13]~feeder_combout\);

-- Location: FF_X96_Y43_N9
\mem|RAM[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][13]~q\);

-- Location: LCCOMB_X92_Y45_N18
\mem|Mux50~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~10_combout\ = (\t1|Selector31~0_combout\ & (((\mem|RAM[5][13]~q\) # (\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[4][13]~q\ & ((!\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[4][13]~q\,
	datab => \mem|RAM[5][13]~q\,
	datac => \t1|Selector31~0_combout\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux50~10_combout\);

-- Location: LCCOMB_X91_Y43_N12
\mem|Mux50~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux50~10_combout\ & (\mem|RAM[7][13]~q\)) # (!\mem|Mux50~10_combout\ & ((\mem|RAM[6][13]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[7][13]~q\,
	datac => \mem|RAM[6][13]~q\,
	datad => \mem|Mux50~10_combout\,
	combout => \mem|Mux50~11_combout\);

-- Location: LCCOMB_X88_Y41_N30
\mem|RAM[15][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[15][13]~feeder_combout\);

-- Location: FF_X88_Y41_N31
\mem|RAM[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][13]~q\);

-- Location: FF_X91_Y43_N15
\mem|RAM[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][13]~q\);

-- Location: FF_X90_Y43_N13
\mem|RAM[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][13]~q\);

-- Location: LCCOMB_X90_Y43_N6
\mem|RAM[13][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[13][13]~feeder_combout\);

-- Location: FF_X90_Y43_N7
\mem|RAM[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][13]~q\);

-- Location: LCCOMB_X90_Y43_N12
\mem|Mux50~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~17_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|RAM[13][13]~q\))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[12][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][13]~q\,
	datad => \mem|RAM[13][13]~q\,
	combout => \mem|Mux50~17_combout\);

-- Location: LCCOMB_X91_Y43_N14
\mem|Mux50~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux50~17_combout\ & (\mem|RAM[15][13]~q\)) # (!\mem|Mux50~17_combout\ & ((\mem|RAM[14][13]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][13]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[14][13]~q\,
	datad => \mem|Mux50~17_combout\,
	combout => \mem|Mux50~18_combout\);

-- Location: LCCOMB_X89_Y46_N10
\mem|RAM[9][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[9][13]~feeder_combout\);

-- Location: FF_X89_Y46_N11
\mem|RAM[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][13]~q\);

-- Location: FF_X90_Y47_N31
\mem|RAM[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][13]~q\);

-- Location: LCCOMB_X94_Y47_N20
\mem|RAM[10][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[10][13]~feeder_combout\);

-- Location: FF_X94_Y47_N21
\mem|RAM[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][13]~q\);

-- Location: FF_X90_Y47_N17
\mem|RAM[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][13]~q\);

-- Location: LCCOMB_X90_Y47_N16
\mem|Mux50~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][13]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[10][13]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][13]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux50~12_combout\);

-- Location: LCCOMB_X90_Y47_N30
\mem|Mux50~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux50~12_combout\ & ((\mem|RAM[11][13]~q\))) # (!\mem|Mux50~12_combout\ & (\mem|RAM[9][13]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][13]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][13]~q\,
	datad => \mem|Mux50~12_combout\,
	combout => \mem|Mux50~13_combout\);

-- Location: LCCOMB_X95_Y44_N30
\mem|RAM[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[1][13]~feeder_combout\);

-- Location: FF_X95_Y44_N31
\mem|RAM[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][13]~q\);

-- Location: FF_X91_Y45_N17
\mem|RAM[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][13]~q\);

-- Location: LCCOMB_X92_Y49_N30
\mem|RAM[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[2][13]~feeder_combout\);

-- Location: FF_X92_Y49_N31
\mem|RAM[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][13]~q\);

-- Location: FF_X91_Y45_N21
\mem|RAM[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][13]~q\);

-- Location: LCCOMB_X91_Y45_N20
\mem|Mux50~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][13]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][13]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][13]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux50~14_combout\);

-- Location: LCCOMB_X91_Y45_N16
\mem|Mux50~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux50~14_combout\ & ((\mem|RAM[3][13]~q\))) # (!\mem|Mux50~14_combout\ & (\mem|RAM[1][13]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][13]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[3][13]~q\,
	datad => \mem|Mux50~14_combout\,
	combout => \mem|Mux50~15_combout\);

-- Location: LCCOMB_X90_Y46_N16
\mem|Mux50~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~16_combout\ = (\t1|Selector29~0_combout\ & (\t1|Selector28~0_combout\)) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|Mux50~13_combout\)) # (!\t1|Selector28~0_combout\ & ((\mem|Mux50~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux50~13_combout\,
	datad => \mem|Mux50~15_combout\,
	combout => \mem|Mux50~16_combout\);

-- Location: LCCOMB_X90_Y46_N24
\mem|Mux50~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux50~16_combout\ & ((\mem|Mux50~18_combout\))) # (!\mem|Mux50~16_combout\ & (\mem|Mux50~11_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|Mux50~11_combout\,
	datac => \mem|Mux50~18_combout\,
	datad => \mem|Mux50~16_combout\,
	combout => \mem|Mux50~19_combout\);

-- Location: LCCOMB_X82_Y47_N18
\mem|RAM[29][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[29][13]~feeder_combout\);

-- Location: LCCOMB_X83_Y47_N0
\mem|Decoder0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~62_combout\ = (\mem|Decoder0~98_combout\ & (\mem|Decoder0~51_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \mem|Decoder0~98_combout\,
	datac => \mem|Decoder0~51_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~62_combout\);

-- Location: FF_X82_Y47_N19
\mem|RAM[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][13]~q\);

-- Location: LCCOMB_X86_Y43_N14
\mem|Decoder0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~97_combout\ = (\MemWrite~input_o\ & (\inst_mem|RD\(28) & (!\t1|Add0|auto_generated|result_int[4]~8_combout\ & \t1|Add0|auto_generated|result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemWrite~input_o\,
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	datad => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	combout => \mem|Decoder0~97_combout\);

-- Location: LCCOMB_X86_Y43_N20
\mem|Decoder0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~60_combout\ = (\mem|Decoder0~97_combout\ & (\mem|Decoder0~59_combout\ & (\t1|Selector27~0_combout\ & !\mem|LessThan0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~97_combout\,
	datab => \mem|Decoder0~59_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~60_combout\);

-- Location: FF_X86_Y48_N25
\mem|RAM[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][13]~q\);

-- Location: LCCOMB_X85_Y48_N28
\mem|RAM[17][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[17][13]~feeder_combout\);

-- Location: FF_X84_Y45_N1
\r_f|rf_regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[6]~6_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][6]~q\);

-- Location: FF_X86_Y42_N19
\r_f|rf_regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[6]~6_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][6]~q\);

-- Location: FF_X83_Y42_N31
\r_f|rf_regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[6]~6_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][6]~q\);

-- Location: FF_X83_Y42_N19
\r_f|rf_regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[6]~6_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][6]~q\);

-- Location: LCCOMB_X83_Y42_N22
\r_f|Mux57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux57~2_combout\ = (\inst_mem|RD\(17) & ((\r_f|rf_regs[6][6]~q\) # ((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (((\r_f|rf_regs[0][6]~q\ & !\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][6]~q\,
	datab => \r_f|rf_regs[0][6]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux57~2_combout\);

-- Location: LCCOMB_X86_Y42_N18
\r_f|Mux57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux57~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux57~2_combout\ & ((\r_f|rf_regs[7][6]~q\))) # (!\r_f|Mux57~2_combout\ & (\r_f|rf_regs[1][6]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][6]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[7][6]~q\,
	datad => \r_f|Mux57~2_combout\,
	combout => \r_f|Mux57~3_combout\);

-- Location: LCCOMB_X86_Y42_N26
\r_f|Mux57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux57~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux57~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux57~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux57~1_combout\,
	datad => \r_f|Mux57~3_combout\,
	combout => \r_f|Mux57~4_combout\);

-- Location: LCCOMB_X91_Y49_N24
\mem|RAM[11][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[11][6]~feeder_combout\);

-- Location: FF_X91_Y49_N25
\mem|RAM[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][6]~q\);

-- Location: FF_X90_Y49_N27
\mem|RAM[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][6]~q\);

-- Location: LCCOMB_X88_Y46_N20
\mem|RAM[9][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[9][6]~feeder_combout\);

-- Location: FF_X88_Y46_N21
\mem|RAM[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][6]~q\);

-- Location: FF_X91_Y49_N23
\mem|RAM[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][6]~q\);

-- Location: LCCOMB_X91_Y49_N22
\mem|Mux57~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][6]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][6]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][6]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][6]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux57~10_combout\);

-- Location: LCCOMB_X90_Y49_N26
\mem|Mux57~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux57~10_combout\ & (\mem|RAM[11][6]~q\)) # (!\mem|Mux57~10_combout\ & ((\mem|RAM[10][6]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[11][6]~q\,
	datac => \mem|RAM[10][6]~q\,
	datad => \mem|Mux57~10_combout\,
	combout => \mem|Mux57~11_combout\);

-- Location: LCCOMB_X94_Y44_N10
\mem|RAM[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[1][6]~feeder_combout\);

-- Location: FF_X94_Y44_N11
\mem|RAM[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][6]~q\);

-- Location: FF_X91_Y46_N17
\mem|RAM[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][6]~q\);

-- Location: LCCOMB_X91_Y46_N16
\mem|Mux57~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][6]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][6]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][6]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][6]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux57~14_combout\);

-- Location: LCCOMB_X92_Y46_N20
\mem|RAM[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[2][6]~feeder_combout\);

-- Location: FF_X92_Y46_N21
\mem|RAM[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][6]~q\);

-- Location: FF_X92_Y46_N29
\mem|RAM[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][6]~q\);

-- Location: LCCOMB_X92_Y46_N28
\mem|Mux57~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~15_combout\ = (\mem|Mux57~14_combout\ & (((\mem|RAM[3][6]~q\) # (!\t1|Selector30~0_combout\)))) # (!\mem|Mux57~14_combout\ & (\mem|RAM[2][6]~q\ & ((\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux57~14_combout\,
	datab => \mem|RAM[2][6]~q\,
	datac => \mem|RAM[3][6]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux57~15_combout\);

-- Location: LCCOMB_X96_Y43_N24
\mem|RAM[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[5][6]~feeder_combout\);

-- Location: FF_X96_Y43_N25
\mem|RAM[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][6]~q\);

-- Location: FF_X95_Y45_N9
\mem|RAM[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][6]~q\);

-- Location: LCCOMB_X97_Y43_N26
\mem|RAM[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[6][6]~feeder_combout\);

-- Location: FF_X97_Y43_N27
\mem|RAM[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][6]~q\);

-- Location: FF_X95_Y45_N29
\mem|RAM[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][6]~q\);

-- Location: LCCOMB_X95_Y45_N28
\mem|Mux57~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][6]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][6]~q\,
	datac => \mem|RAM[4][6]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux57~12_combout\);

-- Location: LCCOMB_X95_Y45_N8
\mem|Mux57~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux57~12_combout\ & ((\mem|RAM[7][6]~q\))) # (!\mem|Mux57~12_combout\ & (\mem|RAM[5][6]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][6]~q\,
	datac => \mem|RAM[7][6]~q\,
	datad => \mem|Mux57~12_combout\,
	combout => \mem|Mux57~13_combout\);

-- Location: LCCOMB_X87_Y46_N4
\mem|Mux57~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~16_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & ((\mem|Mux57~13_combout\))) # (!\t1|Selector29~0_combout\ & (\mem|Mux57~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux57~15_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux57~13_combout\,
	combout => \mem|Mux57~16_combout\);

-- Location: LCCOMB_X88_Y42_N2
\mem|RAM[15][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[15][6]~feeder_combout\);

-- Location: FF_X88_Y42_N3
\mem|RAM[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][6]~q\);

-- Location: FF_X92_Y43_N11
\mem|RAM[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][6]~q\);

-- Location: LCCOMB_X97_Y43_N4
\mem|RAM[14][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[14][6]~feeder_combout\);

-- Location: FF_X97_Y43_N5
\mem|RAM[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][6]~q\);

-- Location: FF_X92_Y43_N19
\mem|RAM[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][6]~q\);

-- Location: LCCOMB_X92_Y43_N18
\mem|Mux57~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[14][6]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[14][6]~q\,
	datac => \mem|RAM[12][6]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux57~17_combout\);

-- Location: LCCOMB_X92_Y43_N10
\mem|Mux57~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux57~17_combout\ & (\mem|RAM[15][6]~q\)) # (!\mem|Mux57~17_combout\ & ((\mem|RAM[13][6]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[15][6]~q\,
	datac => \mem|RAM[13][6]~q\,
	datad => \mem|Mux57~17_combout\,
	combout => \mem|Mux57~18_combout\);

-- Location: LCCOMB_X87_Y46_N8
\mem|Mux57~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux57~16_combout\ & ((\mem|Mux57~18_combout\))) # (!\mem|Mux57~16_combout\ & (\mem|Mux57~11_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux57~11_combout\,
	datac => \mem|Mux57~16_combout\,
	datad => \mem|Mux57~18_combout\,
	combout => \mem|Mux57~19_combout\);

-- Location: LCCOMB_X89_Y44_N22
\mem|RAM[30][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[30][6]~feeder_combout\);

-- Location: FF_X89_Y44_N23
\mem|RAM[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][6]~q\);

-- Location: LCCOMB_X89_Y47_N28
\mem|RAM[22][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[22][6]~feeder_combout\);

-- Location: FF_X89_Y47_N29
\mem|RAM[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][6]~q\);

-- Location: LCCOMB_X89_Y45_N22
\mem|RAM[26][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[26][6]~feeder_combout\);

-- Location: FF_X89_Y45_N23
\mem|RAM[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][6]~q\);

-- Location: FF_X89_Y45_N17
\mem|RAM[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][6]~q\);

-- Location: LCCOMB_X89_Y45_N16
\mem|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][6]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][6]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][6]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux57~0_combout\);

-- Location: LCCOMB_X89_Y45_N0
\mem|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux57~0_combout\ & (\mem|RAM[30][6]~q\)) # (!\mem|Mux57~0_combout\ & ((\mem|RAM[22][6]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][6]~q\,
	datac => \mem|RAM[22][6]~q\,
	datad => \mem|Mux57~0_combout\,
	combout => \mem|Mux57~1_combout\);

-- Location: LCCOMB_X89_Y49_N8
\mem|RAM[27][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[27][6]~feeder_combout\);

-- Location: FF_X89_Y49_N9
\mem|RAM[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][6]~q\);

-- Location: FF_X86_Y48_N27
\mem|RAM[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][6]~q\);

-- Location: LCCOMB_X87_Y47_N26
\mem|Decoder0~71_RESYN34_RESYN52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~71_RESYN34_RESYN52_BDD53\ = (!\mem|LessThan0~0_combout\ & (\mem|Decoder0~97_combout\ & (\t1|Selector27~0_combout\ & \mem|Decoder0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~0_combout\,
	datab => \mem|Decoder0~97_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|Decoder0~52_combout\,
	combout => \mem|Decoder0~71_RESYN34_RESYN52_BDD53\);

-- Location: LCCOMB_X87_Y47_N10
\mem|Decoder0~71_RESYN34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~71_RESYN34_BDD35\ = (\mem|Decoder0~71_RESYN34_RESYN52_BDD53\ & (!\mem|LessThan0~2_combout\ & (!\t1|Add0|auto_generated|result_int[23]~46_combout\ & !\mem|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~71_RESYN34_RESYN52_BDD53\,
	datab => \mem|LessThan0~2_combout\,
	datac => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datad => \mem|LessThan0~1_combout\,
	combout => \mem|Decoder0~71_RESYN34_BDD35\);

-- Location: LCCOMB_X87_Y47_N12
\mem|Decoder0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~71_combout\ = (\mem|Decoder0~71_RESYN34_BDD35\ & (!\mem|LessThan0~8_RESYN4_BDD5\ & (!\mem|LessThan0~8_RESYN6_BDD7\ & !\mem|LessThan0~8_RESYN8_BDD9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~71_RESYN34_BDD35\,
	datab => \mem|LessThan0~8_RESYN4_BDD5\,
	datac => \mem|LessThan0~8_RESYN6_BDD7\,
	datad => \mem|LessThan0~8_RESYN8_BDD9\,
	combout => \mem|Decoder0~71_combout\);

-- Location: FF_X87_Y47_N25
\mem|RAM[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][6]~q\);

-- Location: LCCOMB_X87_Y50_N6
\mem|RAM[23][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[23][6]~feeder_combout\);

-- Location: FF_X87_Y50_N7
\mem|RAM[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][6]~q\);

-- Location: LCCOMB_X87_Y47_N24
\mem|Mux57~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~7_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|RAM[23][6]~q\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|RAM[19][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][6]~q\,
	datad => \mem|RAM[23][6]~q\,
	combout => \mem|Mux57~7_combout\);

-- Location: LCCOMB_X86_Y48_N26
\mem|Mux57~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux57~7_combout\ & ((\mem|RAM[31][6]~q\))) # (!\mem|Mux57~7_combout\ & (\mem|RAM[27][6]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][6]~q\,
	datac => \mem|RAM[31][6]~q\,
	datad => \mem|Mux57~7_combout\,
	combout => \mem|Mux57~8_combout\);

-- Location: LCCOMB_X82_Y48_N24
\mem|RAM[25][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[25][6]~feeder_combout\);

-- Location: LCCOMB_X86_Y46_N22
\mem|Decoder0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~58_combout\ = (\mem|Decoder0~51_combout\ & (\mem|Decoder0~96_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~51_combout\,
	datab => \mem|Decoder0~96_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~58_combout\);

-- Location: FF_X82_Y48_N25
\mem|RAM[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][6]~q\);

-- Location: FF_X83_Y48_N31
\mem|RAM[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][6]~q\);

-- Location: LCCOMB_X82_Y44_N24
\mem|RAM[21][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[21][6]~feeder_combout\);

-- Location: FF_X82_Y44_N25
\mem|RAM[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][6]~q\);

-- Location: FF_X83_Y48_N17
\mem|RAM[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][6]~q\);

-- Location: LCCOMB_X83_Y48_N16
\mem|Mux57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][6]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][6]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][6]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][6]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux57~2_combout\);

-- Location: LCCOMB_X83_Y48_N30
\mem|Mux57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux57~2_combout\ & ((\mem|RAM[29][6]~q\))) # (!\mem|Mux57~2_combout\ & (\mem|RAM[25][6]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[25][6]~q\,
	datac => \mem|RAM[29][6]~q\,
	datad => \mem|Mux57~2_combout\,
	combout => \mem|Mux57~3_combout\);

-- Location: LCCOMB_X82_Y43_N30
\mem|Decoder0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~63_combout\ = (\t1|Selector27~0_combout\ & (\MemWrite~input_o\ & (\mem|Decoder0~59_combout\ & !\t1|Selector28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \MemWrite~input_o\,
	datac => \mem|Decoder0~59_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Decoder0~63_combout\);

-- Location: LCCOMB_X82_Y43_N22
\mem|Decoder0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~64_combout\ = (\mem|Decoder0~63_combout\ & (((!\t1|Add0|auto_generated|result_int[1]~2_combout\ & !\mem|LessThan0~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Decoder0~63_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~64_combout\);

-- Location: FF_X82_Y43_N9
\mem|RAM[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][6]~q\);

-- Location: LCCOMB_X89_Y43_N30
\mem|Decoder0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~68_combout\ = (\mem|Decoder0~100_combout\ & (\mem|Decoder0~51_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~100_combout\,
	datab => \mem|Decoder0~51_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~68_combout\);

-- Location: FF_X82_Y43_N17
\mem|RAM[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][6]~q\);

-- Location: LCCOMB_X82_Y46_N22
\mem|RAM[24][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[24][6]~feeder_combout\);

-- Location: LCCOMB_X86_Y46_N4
\mem|Decoder0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~65_combout\ = (\mem|Decoder0~51_combout\ & (\mem|Decoder0~99_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~51_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Decoder0~99_combout\,
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~65_combout\);

-- Location: FF_X82_Y46_N23
\mem|RAM[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][6]~q\);

-- Location: LCCOMB_X82_Y46_N14
\mem|RAM[16][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[16][6]~feeder_combout\ = \r_f|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux57~4_combout\,
	combout => \mem|RAM[16][6]~feeder_combout\);

-- Location: LCCOMB_X85_Y43_N4
\mem|Decoder0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~66_combout\ = (!\t1|Selector28~0_combout\ & (\MemWrite~input_o\ & (\t1|Selector27~0_combout\ & \mem|Decoder0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \MemWrite~input_o\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|Decoder0~57_combout\,
	combout => \mem|Decoder0~66_combout\);

-- Location: LCCOMB_X85_Y43_N22
\mem|Decoder0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~67_combout\ = (\mem|Decoder0~66_combout\ & (((!\t1|Add0|auto_generated|result_int[1]~2_combout\ & !\mem|LessThan0~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \mem|Decoder0~66_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|LessThan0~8_combout\,
	combout => \mem|Decoder0~67_combout\);

-- Location: FF_X82_Y46_N15
\mem|RAM[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[16][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][6]~q\);

-- Location: LCCOMB_X81_Y45_N4
\mem|Mux57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][6]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][6]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \t1|Selector28~0_combout\,
	datad => \mem|RAM[16][6]~q\,
	combout => \mem|Mux57~4_combout\);

-- Location: LCCOMB_X82_Y43_N16
\mem|Mux57~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux57~4_combout\ & ((\mem|RAM[28][6]~q\))) # (!\mem|Mux57~4_combout\ & (\mem|RAM[20][6]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][6]~q\,
	datac => \mem|RAM[28][6]~q\,
	datad => \mem|Mux57~4_combout\,
	combout => \mem|Mux57~5_combout\);

-- Location: LCCOMB_X87_Y46_N24
\mem|Mux57~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~6_combout\ = (\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\) # ((\mem|Mux57~3_combout\)))) # (!\t1|Selector31~0_combout\ & (!\t1|Selector30~0_combout\ & ((\mem|Mux57~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux57~3_combout\,
	datad => \mem|Mux57~5_combout\,
	combout => \mem|Mux57~6_combout\);

-- Location: LCCOMB_X87_Y46_N10
\mem|Mux57~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux57~6_combout\ & ((\mem|Mux57~8_combout\))) # (!\mem|Mux57~6_combout\ & (\mem|Mux57~1_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux57~1_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux57~8_combout\,
	datad => \mem|Mux57~6_combout\,
	combout => \mem|Mux57~9_combout\);

-- Location: LCCOMB_X87_Y46_N2
\mem|Mux57~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux57~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux57~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux57~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux57~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux57~19_combout\,
	datad => \mem|Mux57~9_combout\,
	combout => \mem|Mux57~20_combout\);

-- Location: LCCOMB_X87_Y46_N14
\mux_mem|MemtoReg_out[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[6]~6_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux57~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[7]~14_combout\,
	datad => \mem|Mux57~20_combout\,
	combout => \mux_mem|MemtoReg_out[6]~6_combout\);

-- Location: FF_X87_Y46_N1
\r_f|rf_regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[6]~6_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][6]~q\);

-- Location: FF_X87_Y46_N27
\r_f|rf_regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[6]~6_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][6]~q\);

-- Location: FF_X84_Y44_N13
\r_f|rf_regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[6]~6_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][6]~q\);

-- Location: FF_X84_Y44_N19
\r_f|rf_regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[6]~6_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][6]~q\);

-- Location: LCCOMB_X84_Y44_N18
\r_f|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux57~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][6]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][6]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[8][6]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux57~0_combout\);

-- Location: LCCOMB_X87_Y46_N26
\r_f|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux57~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux57~0_combout\ & (\r_f|rf_regs[15][6]~q\)) # (!\r_f|Mux57~0_combout\ & ((\r_f|rf_regs[14][6]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][6]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][6]~q\,
	datad => \r_f|Mux57~0_combout\,
	combout => \r_f|Mux57~1_combout\);

-- Location: LCCOMB_X87_Y46_N18
\t1|Add0|auto_generated|_~8_RESYN22\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~8_RESYN22_BDD23\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux57~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux57~3_combout\,
	combout => \t1|Add0|auto_generated|_~8_RESYN22_BDD23\);

-- Location: LCCOMB_X87_Y46_N30
\t1|Add0|auto_generated|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~8_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~8_RESYN22_BDD23\ & ((\r_f|Mux57~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(29),
	datac => \r_f|Mux57~1_combout\,
	datad => \t1|Add0|auto_generated|_~8_RESYN22_BDD23\,
	combout => \t1|Add0|auto_generated|_~8_combout\);

-- Location: LCCOMB_X84_Y45_N24
\r_f|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux25~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][6]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|rf_regs[1][6]~q\,
	datac => \r_f|rf_regs[0][6]~q\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux25~0_combout\);

-- Location: LCCOMB_X85_Y45_N6
\r_f|rf_regs[14][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][5]~feeder_combout\ = \mux_mem|MemtoReg_out[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[5]~5_combout\,
	combout => \r_f|rf_regs[14][5]~feeder_combout\);

-- Location: FF_X85_Y45_N7
\r_f|rf_regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][5]~q\);

-- Location: FF_X85_Y45_N9
\r_f|rf_regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[5]~5_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][5]~q\);

-- Location: FF_X84_Y44_N23
\r_f|rf_regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[5]~5_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][5]~q\);

-- Location: FF_X84_Y44_N1
\r_f|rf_regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[5]~5_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][5]~q\);

-- Location: LCCOMB_X84_Y44_N0
\r_f|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux58~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][5]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][5]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[8][5]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux58~0_combout\);

-- Location: LCCOMB_X85_Y45_N14
\r_f|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux58~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux58~0_combout\ & ((\r_f|rf_regs[15][5]~q\))) # (!\r_f|Mux58~0_combout\ & (\r_f|rf_regs[14][5]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][5]~q\,
	datab => \r_f|rf_regs[15][5]~q\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|Mux58~0_combout\,
	combout => \r_f|Mux58~1_combout\);

-- Location: FF_X84_Y42_N11
\r_f|rf_regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[5]~5_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][5]~q\);

-- Location: FF_X85_Y42_N3
\r_f|rf_regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[5]~5_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][5]~q\);

-- Location: FF_X84_Y42_N9
\r_f|rf_regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[5]~5_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][5]~q\);

-- Location: LCCOMB_X84_Y42_N16
\r_f|Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux58~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][5]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][5]~q\,
	datab => \r_f|rf_regs[0][5]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux58~2_combout\);

-- Location: LCCOMB_X84_Y42_N10
\r_f|Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux58~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux58~2_combout\ & ((\r_f|rf_regs[7][5]~q\))) # (!\r_f|Mux58~2_combout\ & (\r_f|rf_regs[1][5]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][5]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[7][5]~q\,
	datad => \r_f|Mux58~2_combout\,
	combout => \r_f|Mux58~3_combout\);

-- Location: LCCOMB_X85_Y45_N12
\t1|Add0|auto_generated|_~7_RESYN20\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~7_RESYN20_BDD21\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux58~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux58~3_combout\,
	combout => \t1|Add0|auto_generated|_~7_RESYN20_BDD21\);

-- Location: LCCOMB_X85_Y45_N16
\t1|Add0|auto_generated|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~7_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~7_RESYN20_BDD21\ & ((\r_f|Mux58~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux58~1_combout\,
	datad => \t1|Add0|auto_generated|_~7_RESYN20_BDD21\,
	combout => \t1|Add0|auto_generated|_~7_combout\);

-- Location: FF_X82_Y42_N29
\r_f|rf_regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[4]~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][4]~q\);

-- Location: FF_X86_Y43_N27
\r_f|rf_regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[4]~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][4]~q\);

-- Location: LCCOMB_X86_Y43_N26
\r_f|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux59~0_combout\ = (\inst_mem|RD\(16) & ((\r_f|rf_regs[9][4]~q\) # ((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & (((\r_f|rf_regs[8][4]~q\ & !\inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][4]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[8][4]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux59~0_combout\);

-- Location: FF_X86_Y43_N7
\r_f|rf_regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[4]~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][4]~q\);

-- Location: FF_X84_Y46_N15
\r_f|rf_regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[4]~4_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][4]~q\);

-- Location: LCCOMB_X86_Y43_N6
\r_f|Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux59~1_combout\ = (\r_f|Mux59~0_combout\ & (((\r_f|rf_regs[15][4]~q\)) # (!\inst_mem|RD\(17)))) # (!\r_f|Mux59~0_combout\ & (\inst_mem|RD\(17) & (\r_f|rf_regs[14][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux59~0_combout\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][4]~q\,
	datad => \r_f|rf_regs[15][4]~q\,
	combout => \r_f|Mux59~1_combout\);

-- Location: FF_X84_Y45_N19
\r_f|rf_regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[4]~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][4]~q\);

-- Location: FF_X84_Y42_N1
\r_f|rf_regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[4]~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][4]~q\);

-- Location: FF_X85_Y42_N5
\r_f|rf_regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[4]~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][4]~q\);

-- Location: LCCOMB_X84_Y42_N6
\r_f|Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux59~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][4]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][4]~q\,
	datab => \r_f|rf_regs[0][4]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux59~2_combout\);

-- Location: LCCOMB_X84_Y42_N0
\r_f|Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux59~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux59~2_combout\ & ((\r_f|rf_regs[7][4]~q\))) # (!\r_f|Mux59~2_combout\ & (\r_f|rf_regs[1][4]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][4]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[7][4]~q\,
	datad => \r_f|Mux59~2_combout\,
	combout => \r_f|Mux59~3_combout\);

-- Location: LCCOMB_X86_Y43_N24
\t1|Add0|auto_generated|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~5_combout\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux59~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux59~3_combout\,
	combout => \t1|Add0|auto_generated|_~5_combout\);

-- Location: LCCOMB_X86_Y43_N2
\t1|Add0|auto_generated|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~6_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~5_combout\ & ((\r_f|Mux59~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux59~1_combout\,
	datab => \inst_mem|RD\(29),
	datac => \inst_mem|RD\(19),
	datad => \t1|Add0|auto_generated|_~5_combout\,
	combout => \t1|Add0|auto_generated|_~6_combout\);

-- Location: LCCOMB_X86_Y45_N10
\t1|Add0|auto_generated|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~3_combout\ = (\inst_mem|RD\(30)) # ((\inst_mem|RD\(19) & !\r_f|Mux60~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux60~3_combout\,
	combout => \t1|Add0|auto_generated|_~3_combout\);

-- Location: LCCOMB_X87_Y45_N14
\t1|Add0|auto_generated|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~4_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~3_combout\ & ((\inst_mem|RD\(19)) # (\r_f|Mux60~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux60~1_combout\,
	datac => \inst_mem|RD\(29),
	datad => \t1|Add0|auto_generated|_~3_combout\,
	combout => \t1|Add0|auto_generated|_~4_combout\);

-- Location: LCCOMB_X82_Y45_N22
\r_f|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux29~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][2]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|rf_regs[0][2]~q\,
	datac => \r_f|rf_regs[1][2]~q\,
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux29~0_combout\);

-- Location: LCCOMB_X84_Y45_N8
\t1|Add0|auto_generated|_~1_RESYN16\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~1_RESYN16_BDD17\ = (\inst_mem|RD\(30) & (\inst_mem|RD\(1))) # (!\inst_mem|RD\(30) & ((!\inst_mem|RD\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(1),
	datac => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(30),
	combout => \t1|Add0|auto_generated|_~1_RESYN16_BDD17\);

-- Location: LCCOMB_X87_Y45_N10
\t1|Add0|auto_generated|_~1_RESYN14\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~1_RESYN14_BDD15\ = \inst_mem|RD\(29) $ (((\inst_mem|RD\(19)) # ((\inst_mem|RD\(30)) # (\r_f|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(29),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux62~3_combout\,
	combout => \t1|Add0|auto_generated|_~1_RESYN14_BDD15\);

-- Location: LCCOMB_X87_Y45_N8
\t1|Add0|auto_generated|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~1_combout\ = \t1|Add0|auto_generated|_~1_RESYN14_BDD15\ $ (((!\t1|Add0|auto_generated|_~1_RESYN16_BDD17\ & ((\inst_mem|RD\(30)) # (!\r_f|Mux62~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux62~1_combout\,
	datab => \t1|Add0|auto_generated|_~1_RESYN16_BDD17\,
	datac => \inst_mem|RD\(30),
	datad => \t1|Add0|auto_generated|_~1_RESYN14_BDD15\,
	combout => \t1|Add0|auto_generated|_~1_combout\);

-- Location: LCCOMB_X85_Y45_N30
\r_f|rf_regs[14][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][0]~feeder_combout\ = \mux_mem|MemtoReg_out[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[0]~0_combout\,
	combout => \r_f|rf_regs[14][0]~feeder_combout\);

-- Location: FF_X85_Y45_N31
\r_f|rf_regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][0]~q\);

-- Location: LCCOMB_X85_Y45_N10
\r_f|rf_regs[15][0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[15][0]~12_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux63~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\inst_mem|RD\(28))) # (!\t1|Add0|auto_generated|result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \inst_mem|RD\(1),
	datac => \mem|Mux63~20_combout\,
	datad => \inst_mem|RD\(28),
	combout => \r_f|rf_regs[15][0]~12_combout\);

-- Location: FF_X85_Y45_N11
\r_f|rf_regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[15][0]~12_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][0]~q\);

-- Location: FF_X90_Y45_N19
\r_f|rf_regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[0]~0_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][0]~q\);

-- Location: LCCOMB_X86_Y45_N2
\r_f|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux63~0_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))) # (!\r_f|rf_regs[9][0]~q\))) # (!\inst_mem|RD\(16) & (((!\inst_mem|RD\(17) & \r_f|rf_regs[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[9][0]~q\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[8][0]~q\,
	combout => \r_f|Mux63~0_combout\);

-- Location: LCCOMB_X85_Y45_N22
\r_f|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux63~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux63~0_combout\ & ((!\r_f|rf_regs[15][0]~q\))) # (!\r_f|Mux63~0_combout\ & (\r_f|rf_regs[14][0]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][0]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[15][0]~q\,
	datad => \r_f|Mux63~0_combout\,
	combout => \r_f|Mux63~1_combout\);

-- Location: LCCOMB_X90_Y45_N30
\r_f|rf_regs[7][0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[7][0]~10_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux63~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\inst_mem|RD\(28))) # (!\t1|Add0|auto_generated|result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux63~20_combout\,
	combout => \r_f|rf_regs[7][0]~10_combout\);

-- Location: FF_X90_Y45_N31
\r_f|rf_regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[7][0]~10_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][0]~q\);

-- Location: LCCOMB_X87_Y41_N28
\r_f|rf_regs[1][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][0]~9_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux63~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[1]~2_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux63~20_combout\,
	combout => \r_f|rf_regs[1][0]~9_combout\);

-- Location: FF_X87_Y41_N29
\r_f|rf_regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][0]~9_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][0]~q\);

-- Location: FF_X83_Y41_N13
\r_f|rf_regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[0]~0_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][0]~q\);

-- Location: LCCOMB_X87_Y41_N24
\r_f|Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux63~2_combout\ = (\inst_mem|RD\(17) & (((\r_f|rf_regs[6][0]~q\) # (\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][0]~q\ & ((!\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][0]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[6][0]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux63~2_combout\);

-- Location: LCCOMB_X87_Y45_N0
\r_f|Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux63~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux63~2_combout\ & (!\r_f|rf_regs[7][0]~q\)) # (!\r_f|Mux63~2_combout\ & ((!\r_f|rf_regs[1][0]~q\))))) # (!\inst_mem|RD\(16) & (((\r_f|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[7][0]~q\,
	datac => \r_f|rf_regs[1][0]~q\,
	datad => \r_f|Mux63~2_combout\,
	combout => \r_f|Mux63~3_combout\);

-- Location: LCCOMB_X87_Y45_N2
\t1|Add0|auto_generated|_~2_RESYN18\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~2_RESYN18_BDD19\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux63~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux63~3_combout\,
	combout => \t1|Add0|auto_generated|_~2_RESYN18_BDD19\);

-- Location: LCCOMB_X87_Y45_N4
\t1|Add0|auto_generated|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~2_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~2_RESYN18_BDD19\ & ((\r_f|Mux63~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(29),
	datac => \r_f|Mux63~1_combout\,
	datad => \t1|Add0|auto_generated|_~2_RESYN18_BDD19\,
	combout => \t1|Add0|auto_generated|_~2_combout\);

-- Location: LCCOMB_X87_Y45_N16
\t1|Add0|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[0]~1_cout\ = CARRY(\inst_mem|RD\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(29),
	datad => VCC,
	cout => \t1|Add0|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X87_Y45_N18
\t1|Add0|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[1]~2_combout\ = (\r_f|Mux31~0_combout\ & ((\t1|Add0|auto_generated|_~2_combout\ & (\t1|Add0|auto_generated|result_int[0]~1_cout\ & VCC)) # (!\t1|Add0|auto_generated|_~2_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[0]~1_cout\)))) # (!\r_f|Mux31~0_combout\ & ((\t1|Add0|auto_generated|_~2_combout\ & (!\t1|Add0|auto_generated|result_int[0]~1_cout\)) # (!\t1|Add0|auto_generated|_~2_combout\ & 
-- ((\t1|Add0|auto_generated|result_int[0]~1_cout\) # (GND)))))
-- \t1|Add0|auto_generated|result_int[1]~3\ = CARRY((\r_f|Mux31~0_combout\ & (!\t1|Add0|auto_generated|_~2_combout\ & !\t1|Add0|auto_generated|result_int[0]~1_cout\)) # (!\r_f|Mux31~0_combout\ & ((!\t1|Add0|auto_generated|result_int[0]~1_cout\) # 
-- (!\t1|Add0|auto_generated|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux31~0_combout\,
	datab => \t1|Add0|auto_generated|_~2_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[0]~1_cout\,
	combout => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	cout => \t1|Add0|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X87_Y45_N20
\t1|Add0|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[2]~4_combout\ = ((\r_f|Mux30~0_combout\ $ (\t1|Add0|auto_generated|_~1_combout\ $ (!\t1|Add0|auto_generated|result_int[1]~3\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[2]~5\ = CARRY((\r_f|Mux30~0_combout\ & ((\t1|Add0|auto_generated|_~1_combout\) # (!\t1|Add0|auto_generated|result_int[1]~3\))) # (!\r_f|Mux30~0_combout\ & (\t1|Add0|auto_generated|_~1_combout\ & 
-- !\t1|Add0|auto_generated|result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux30~0_combout\,
	datab => \t1|Add0|auto_generated|_~1_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[1]~3\,
	combout => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	cout => \t1|Add0|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X87_Y45_N22
\t1|Add0|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[3]~6_combout\ = (\t1|Add0|auto_generated|_~0_combout\ & ((\r_f|Mux29~0_combout\ & (\t1|Add0|auto_generated|result_int[2]~5\ & VCC)) # (!\r_f|Mux29~0_combout\ & (!\t1|Add0|auto_generated|result_int[2]~5\)))) # 
-- (!\t1|Add0|auto_generated|_~0_combout\ & ((\r_f|Mux29~0_combout\ & (!\t1|Add0|auto_generated|result_int[2]~5\)) # (!\r_f|Mux29~0_combout\ & ((\t1|Add0|auto_generated|result_int[2]~5\) # (GND)))))
-- \t1|Add0|auto_generated|result_int[3]~7\ = CARRY((\t1|Add0|auto_generated|_~0_combout\ & (!\r_f|Mux29~0_combout\ & !\t1|Add0|auto_generated|result_int[2]~5\)) # (!\t1|Add0|auto_generated|_~0_combout\ & ((!\t1|Add0|auto_generated|result_int[2]~5\) # 
-- (!\r_f|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~0_combout\,
	datab => \r_f|Mux29~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[2]~5\,
	combout => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	cout => \t1|Add0|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X87_Y45_N24
\t1|Add0|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[4]~8_combout\ = ((\r_f|Mux28~0_combout\ $ (\t1|Add0|auto_generated|_~4_combout\ $ (!\t1|Add0|auto_generated|result_int[3]~7\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[4]~9\ = CARRY((\r_f|Mux28~0_combout\ & ((\t1|Add0|auto_generated|_~4_combout\) # (!\t1|Add0|auto_generated|result_int[3]~7\))) # (!\r_f|Mux28~0_combout\ & (\t1|Add0|auto_generated|_~4_combout\ & 
-- !\t1|Add0|auto_generated|result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux28~0_combout\,
	datab => \t1|Add0|auto_generated|_~4_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[3]~7\,
	combout => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	cout => \t1|Add0|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X87_Y45_N26
\t1|Add0|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[5]~10_combout\ = (\r_f|Mux27~0_combout\ & ((\t1|Add0|auto_generated|_~6_combout\ & (\t1|Add0|auto_generated|result_int[4]~9\ & VCC)) # (!\t1|Add0|auto_generated|_~6_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[4]~9\)))) # (!\r_f|Mux27~0_combout\ & ((\t1|Add0|auto_generated|_~6_combout\ & (!\t1|Add0|auto_generated|result_int[4]~9\)) # (!\t1|Add0|auto_generated|_~6_combout\ & ((\t1|Add0|auto_generated|result_int[4]~9\) # 
-- (GND)))))
-- \t1|Add0|auto_generated|result_int[5]~11\ = CARRY((\r_f|Mux27~0_combout\ & (!\t1|Add0|auto_generated|_~6_combout\ & !\t1|Add0|auto_generated|result_int[4]~9\)) # (!\r_f|Mux27~0_combout\ & ((!\t1|Add0|auto_generated|result_int[4]~9\) # 
-- (!\t1|Add0|auto_generated|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux27~0_combout\,
	datab => \t1|Add0|auto_generated|_~6_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[4]~9\,
	combout => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	cout => \t1|Add0|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X87_Y45_N28
\t1|Add0|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[6]~12_combout\ = ((\r_f|Mux26~0_combout\ $ (\t1|Add0|auto_generated|_~7_combout\ $ (!\t1|Add0|auto_generated|result_int[5]~11\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[6]~13\ = CARRY((\r_f|Mux26~0_combout\ & ((\t1|Add0|auto_generated|_~7_combout\) # (!\t1|Add0|auto_generated|result_int[5]~11\))) # (!\r_f|Mux26~0_combout\ & (\t1|Add0|auto_generated|_~7_combout\ & 
-- !\t1|Add0|auto_generated|result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux26~0_combout\,
	datab => \t1|Add0|auto_generated|_~7_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[5]~11\,
	combout => \t1|Add0|auto_generated|result_int[6]~12_combout\,
	cout => \t1|Add0|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X88_Y42_N10
\r_f|Mux58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux58~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux58~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux58~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux58~3_combout\,
	datad => \r_f|Mux58~1_combout\,
	combout => \r_f|Mux58~4_combout\);

-- Location: FF_X88_Y42_N11
\mem|RAM[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][5]~q\);

-- Location: FF_X92_Y42_N23
\mem|RAM[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][5]~q\);

-- Location: LCCOMB_X92_Y44_N4
\mem|RAM[13][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[13][5]~feeder_combout\);

-- Location: FF_X92_Y44_N5
\mem|RAM[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][5]~q\);

-- Location: FF_X92_Y42_N29
\mem|RAM[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][5]~q\);

-- Location: LCCOMB_X92_Y42_N28
\mem|Mux58~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~17_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & (\mem|RAM[13][5]~q\)) # (!\t1|Selector31~0_combout\ & ((\mem|RAM[12][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[13][5]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[12][5]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux58~17_combout\);

-- Location: LCCOMB_X92_Y42_N22
\mem|Mux58~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux58~17_combout\ & (\mem|RAM[15][5]~q\)) # (!\mem|Mux58~17_combout\ & ((\mem|RAM[14][5]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][5]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[14][5]~q\,
	datad => \mem|Mux58~17_combout\,
	combout => \mem|Mux58~18_combout\);

-- Location: LCCOMB_X94_Y46_N8
\mem|RAM[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[7][5]~feeder_combout\);

-- Location: FF_X94_Y46_N9
\mem|RAM[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][5]~q\);

-- Location: FF_X94_Y43_N13
\mem|RAM[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][5]~q\);

-- Location: LCCOMB_X96_Y43_N28
\mem|RAM[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[5][5]~feeder_combout\);

-- Location: FF_X96_Y43_N29
\mem|RAM[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][5]~q\);

-- Location: FF_X94_Y43_N29
\mem|RAM[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][5]~q\);

-- Location: LCCOMB_X94_Y43_N28
\mem|Mux58~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][5]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][5]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[5][5]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[4][5]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux58~10_combout\);

-- Location: LCCOMB_X94_Y43_N12
\mem|Mux58~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux58~10_combout\ & (\mem|RAM[7][5]~q\)) # (!\mem|Mux58~10_combout\ & ((\mem|RAM[6][5]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[7][5]~q\,
	datac => \mem|RAM[6][5]~q\,
	datad => \mem|Mux58~10_combout\,
	combout => \mem|Mux58~11_combout\);

-- Location: LCCOMB_X92_Y46_N26
\mem|RAM[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[3][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[3][5]~feeder_combout\);

-- Location: FF_X92_Y46_N27
\mem|RAM[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[3][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][5]~q\);

-- Location: LCCOMB_X94_Y46_N10
\mem|RAM[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[1][5]~feeder_combout\);

-- Location: FF_X94_Y46_N11
\mem|RAM[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][5]~q\);

-- Location: LCCOMB_X91_Y46_N28
\mem|RAM[0][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[0][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[0][5]~feeder_combout\);

-- Location: FF_X91_Y46_N29
\mem|RAM[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[0][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][5]~q\);

-- Location: LCCOMB_X90_Y48_N26
\mem|RAM[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[2][5]~feeder_combout\);

-- Location: FF_X90_Y48_N27
\mem|RAM[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][5]~q\);

-- Location: LCCOMB_X90_Y46_N10
\mem|Mux58~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & ((\mem|RAM[2][5]~q\))) # (!\t1|Selector30~0_combout\ & (\mem|RAM[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[0][5]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[2][5]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux58~14_combout\);

-- Location: LCCOMB_X90_Y46_N6
\mem|Mux58~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux58~14_combout\ & (\mem|RAM[3][5]~q\)) # (!\mem|Mux58~14_combout\ & ((\mem|RAM[1][5]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[3][5]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[1][5]~q\,
	datad => \mem|Mux58~14_combout\,
	combout => \mem|Mux58~15_combout\);

-- Location: LCCOMB_X89_Y46_N26
\mem|RAM[9][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[9][5]~feeder_combout\);

-- Location: FF_X89_Y46_N27
\mem|RAM[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][5]~q\);

-- Location: FF_X90_Y47_N15
\mem|RAM[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][5]~q\);

-- Location: LCCOMB_X92_Y47_N2
\mem|RAM[10][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[10][5]~feeder_combout\);

-- Location: FF_X92_Y47_N3
\mem|RAM[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][5]~q\);

-- Location: FF_X90_Y47_N23
\mem|RAM[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][5]~q\);

-- Location: LCCOMB_X90_Y47_N22
\mem|Mux58~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][5]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[10][5]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][5]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux58~12_combout\);

-- Location: LCCOMB_X90_Y47_N14
\mem|Mux58~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux58~12_combout\ & ((\mem|RAM[11][5]~q\))) # (!\mem|Mux58~12_combout\ & (\mem|RAM[9][5]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][5]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][5]~q\,
	datad => \mem|Mux58~12_combout\,
	combout => \mem|Mux58~13_combout\);

-- Location: LCCOMB_X85_Y45_N0
\mem|Mux58~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~16_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|Mux58~13_combout\))) # (!\t1|Selector28~0_combout\ & (\mem|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux58~15_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux58~13_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux58~16_combout\);

-- Location: LCCOMB_X85_Y45_N4
\mem|Mux58~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux58~16_combout\ & (\mem|Mux58~18_combout\)) # (!\mem|Mux58~16_combout\ & ((\mem|Mux58~11_combout\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux58~18_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux58~11_combout\,
	datad => \mem|Mux58~16_combout\,
	combout => \mem|Mux58~19_combout\);

-- Location: LCCOMB_X82_Y47_N0
\mem|RAM[29][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[29][5]~feeder_combout\);

-- Location: FF_X82_Y47_N1
\mem|RAM[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][5]~q\);

-- Location: FF_X86_Y48_N1
\mem|RAM[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][5]~q\);

-- Location: LCCOMB_X85_Y48_N12
\mem|RAM[25][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[25][5]~feeder_combout\);

-- Location: FF_X85_Y48_N13
\mem|RAM[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][5]~q\);

-- Location: FF_X85_Y48_N11
\mem|RAM[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][5]~q\);

-- Location: LCCOMB_X85_Y48_N10
\mem|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][5]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][5]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][5]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux58~0_combout\);

-- Location: LCCOMB_X86_Y48_N0
\mem|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux58~0_combout\ & (\mem|RAM[29][5]~q\)) # (!\mem|Mux58~0_combout\ & ((\mem|RAM[21][5]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][5]~q\,
	datac => \mem|RAM[21][5]~q\,
	datad => \mem|Mux58~0_combout\,
	combout => \mem|Mux58~1_combout\);

-- Location: LCCOMB_X90_Y48_N16
\mem|RAM[23][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[23][5]~feeder_combout\);

-- Location: FF_X90_Y48_N17
\mem|RAM[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][5]~q\);

-- Location: FF_X87_Y48_N23
\mem|RAM[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][5]~q\);

-- Location: LCCOMB_X84_Y48_N2
\mem|RAM[27][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[27][5]~feeder_combout\);

-- Location: FF_X84_Y48_N3
\mem|RAM[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][5]~q\);

-- Location: FF_X87_Y48_N17
\mem|RAM[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][5]~q\);

-- Location: LCCOMB_X87_Y48_N16
\mem|Mux58~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~7_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[27][5]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[19][5]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[27][5]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][5]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux58~7_combout\);

-- Location: LCCOMB_X87_Y48_N22
\mem|Mux58~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux58~7_combout\ & ((\mem|RAM[31][5]~q\))) # (!\mem|Mux58~7_combout\ & (\mem|RAM[23][5]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][5]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][5]~q\,
	datad => \mem|Mux58~7_combout\,
	combout => \mem|Mux58~8_combout\);

-- Location: LCCOMB_X89_Y47_N8
\mem|RAM[22][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[22][5]~feeder_combout\);

-- Location: FF_X89_Y47_N9
\mem|RAM[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][5]~q\);

-- Location: FF_X89_Y45_N27
\mem|RAM[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][5]~q\);

-- Location: LCCOMB_X89_Y45_N26
\mem|Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][5]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][5]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][5]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][5]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux58~2_combout\);

-- Location: FF_X89_Y44_N31
\mem|RAM[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][5]~q\);

-- Location: FF_X89_Y45_N9
\mem|RAM[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][5]~q\);

-- Location: LCCOMB_X89_Y45_N8
\mem|Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~3_combout\ = (\mem|Mux58~2_combout\ & ((\mem|RAM[30][5]~q\) # ((!\t1|Selector28~0_combout\)))) # (!\mem|Mux58~2_combout\ & (((\mem|RAM[26][5]~q\ & \t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux58~2_combout\,
	datab => \mem|RAM[30][5]~q\,
	datac => \mem|RAM[26][5]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux58~3_combout\);

-- Location: LCCOMB_X90_Y46_N0
\mem|RAM[24][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[24][5]~feeder_combout\);

-- Location: FF_X90_Y46_N1
\mem|RAM[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][5]~q\);

-- Location: FF_X89_Y47_N1
\mem|RAM[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][5]~q\);

-- Location: LCCOMB_X81_Y43_N12
\mem|RAM[20][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][5]~feeder_combout\ = \r_f|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux58~4_combout\,
	combout => \mem|RAM[20][5]~feeder_combout\);

-- Location: FF_X81_Y43_N13
\mem|RAM[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][5]~q\);

-- Location: FF_X88_Y45_N25
\mem|RAM[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][5]~q\);

-- Location: LCCOMB_X88_Y45_N24
\mem|Mux58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][5]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][5]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[20][5]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[16][5]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux58~4_combout\);

-- Location: LCCOMB_X89_Y47_N0
\mem|Mux58~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux58~4_combout\ & ((\mem|RAM[28][5]~q\))) # (!\mem|Mux58~4_combout\ & (\mem|RAM[24][5]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][5]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][5]~q\,
	datad => \mem|Mux58~4_combout\,
	combout => \mem|Mux58~5_combout\);

-- Location: LCCOMB_X85_Y45_N2
\mem|Mux58~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~6_combout\ = (\t1|Selector31~0_combout\ & (\t1|Selector30~0_combout\)) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|Mux58~3_combout\)) # (!\t1|Selector30~0_combout\ & ((\mem|Mux58~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux58~3_combout\,
	datad => \mem|Mux58~5_combout\,
	combout => \mem|Mux58~6_combout\);

-- Location: LCCOMB_X85_Y45_N28
\mem|Mux58~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux58~6_combout\ & ((\mem|Mux58~8_combout\))) # (!\mem|Mux58~6_combout\ & (\mem|Mux58~1_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|Mux58~1_combout\,
	datac => \mem|Mux58~8_combout\,
	datad => \mem|Mux58~6_combout\,
	combout => \mem|Mux58~9_combout\);

-- Location: LCCOMB_X85_Y45_N18
\mem|Mux58~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux58~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux58~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux58~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux58~19_combout\,
	datad => \mem|Mux58~9_combout\,
	combout => \mem|Mux58~20_combout\);

-- Location: LCCOMB_X85_Y45_N8
\mux_mem|MemtoReg_out[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[5]~5_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux58~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[6]~12_combout\,
	datad => \mem|Mux58~20_combout\,
	combout => \mux_mem|MemtoReg_out[5]~5_combout\);

-- Location: FF_X84_Y45_N15
\r_f|rf_regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[5]~5_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][5]~q\);

-- Location: LCCOMB_X84_Y45_N14
\r_f|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux26~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][5]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|rf_regs[1][5]~q\,
	datad => \r_f|rf_regs[0][5]~q\,
	combout => \r_f|Mux26~0_combout\);

-- Location: LCCOMB_X87_Y45_N30
\t1|Add0|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[7]~14_combout\ = (\t1|Add0|auto_generated|_~8_combout\ & ((\r_f|Mux25~0_combout\ & (\t1|Add0|auto_generated|result_int[6]~13\ & VCC)) # (!\r_f|Mux25~0_combout\ & (!\t1|Add0|auto_generated|result_int[6]~13\)))) # 
-- (!\t1|Add0|auto_generated|_~8_combout\ & ((\r_f|Mux25~0_combout\ & (!\t1|Add0|auto_generated|result_int[6]~13\)) # (!\r_f|Mux25~0_combout\ & ((\t1|Add0|auto_generated|result_int[6]~13\) # (GND)))))
-- \t1|Add0|auto_generated|result_int[7]~15\ = CARRY((\t1|Add0|auto_generated|_~8_combout\ & (!\r_f|Mux25~0_combout\ & !\t1|Add0|auto_generated|result_int[6]~13\)) # (!\t1|Add0|auto_generated|_~8_combout\ & ((!\t1|Add0|auto_generated|result_int[6]~13\) # 
-- (!\r_f|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~8_combout\,
	datab => \r_f|Mux25~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[6]~13\,
	combout => \t1|Add0|auto_generated|result_int[7]~14_combout\,
	cout => \t1|Add0|auto_generated|result_int[7]~15\);

-- Location: FF_X85_Y44_N7
\r_f|rf_regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[7]~7_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][7]~q\);

-- Location: FF_X84_Y44_N7
\r_f|rf_regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[7]~7_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][7]~q\);

-- Location: FF_X84_Y44_N5
\r_f|rf_regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[7]~7_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][7]~q\);

-- Location: LCCOMB_X84_Y44_N16
\r_f|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux56~2_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][7]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][7]~q\,
	datab => \r_f|rf_regs[9][7]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux56~2_combout\);

-- Location: FF_X84_Y43_N15
\r_f|rf_regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[7]~7_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][7]~q\);

-- Location: LCCOMB_X85_Y44_N18
\r_f|Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux56~3_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux56~2_combout\ & ((\r_f|rf_regs[15][7]~q\))) # (!\r_f|Mux56~2_combout\ & (\r_f|rf_regs[14][7]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][7]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|Mux56~2_combout\,
	datad => \r_f|rf_regs[15][7]~q\,
	combout => \r_f|Mux56~3_combout\);

-- Location: LCCOMB_X85_Y44_N14
\r_f|Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux56~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux56~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux56~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux56~1_combout\,
	datab => \r_f|Mux56~3_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux56~4_combout\);

-- Location: LCCOMB_X88_Y42_N18
\mem|RAM[15][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[15][7]~feeder_combout\);

-- Location: FF_X88_Y42_N19
\mem|RAM[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][7]~q\);

-- Location: FF_X92_Y42_N1
\mem|RAM[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][7]~q\);

-- Location: LCCOMB_X90_Y43_N20
\mem|RAM[13][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[13][7]~feeder_combout\);

-- Location: FF_X90_Y43_N21
\mem|RAM[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][7]~q\);

-- Location: FF_X92_Y42_N19
\mem|RAM[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][7]~q\);

-- Location: LCCOMB_X92_Y42_N18
\mem|Mux56~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~17_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[13][7]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[12][7]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[13][7]~q\,
	datac => \mem|RAM[12][7]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux56~17_combout\);

-- Location: LCCOMB_X92_Y42_N0
\mem|Mux56~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux56~17_combout\ & (\mem|RAM[15][7]~q\)) # (!\mem|Mux56~17_combout\ & ((\mem|RAM[14][7]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[15][7]~q\,
	datac => \mem|RAM[14][7]~q\,
	datad => \mem|Mux56~17_combout\,
	combout => \mem|Mux56~18_combout\);

-- Location: LCCOMB_X95_Y46_N20
\mem|RAM[5][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[5][7]~feeder_combout\);

-- Location: FF_X95_Y46_N21
\mem|RAM[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][7]~q\);

-- Location: FF_X94_Y43_N7
\mem|RAM[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][7]~q\);

-- Location: LCCOMB_X94_Y43_N6
\mem|Mux56~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][7]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][7]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[5][7]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[4][7]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux56~10_combout\);

-- Location: LCCOMB_X83_Y43_N2
\mem|RAM[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[7][7]~feeder_combout\);

-- Location: FF_X83_Y43_N3
\mem|RAM[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][7]~q\);

-- Location: FF_X94_Y43_N9
\mem|RAM[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][7]~q\);

-- Location: LCCOMB_X94_Y43_N8
\mem|Mux56~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~11_combout\ = (\mem|Mux56~10_combout\ & ((\mem|RAM[7][7]~q\) # ((!\t1|Selector30~0_combout\)))) # (!\mem|Mux56~10_combout\ & (((\mem|RAM[6][7]~q\ & \t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux56~10_combout\,
	datab => \mem|RAM[7][7]~q\,
	datac => \mem|RAM[6][7]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux56~11_combout\);

-- Location: LCCOMB_X95_Y44_N18
\mem|RAM[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[1][7]~feeder_combout\);

-- Location: FF_X95_Y44_N19
\mem|RAM[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][7]~q\);

-- Location: FF_X91_Y45_N19
\mem|RAM[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][7]~q\);

-- Location: LCCOMB_X92_Y49_N2
\mem|RAM[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[2][7]~feeder_combout\);

-- Location: FF_X92_Y49_N3
\mem|RAM[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][7]~q\);

-- Location: FF_X91_Y45_N25
\mem|RAM[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][7]~q\);

-- Location: LCCOMB_X91_Y45_N24
\mem|Mux56~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][7]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][7]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][7]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux56~14_combout\);

-- Location: LCCOMB_X91_Y45_N18
\mem|Mux56~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux56~14_combout\ & ((\mem|RAM[3][7]~q\))) # (!\mem|Mux56~14_combout\ & (\mem|RAM[1][7]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][7]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[3][7]~q\,
	datad => \mem|Mux56~14_combout\,
	combout => \mem|Mux56~15_combout\);

-- Location: LCCOMB_X92_Y49_N6
\mem|RAM[9][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[9][7]~feeder_combout\);

-- Location: FF_X92_Y49_N7
\mem|RAM[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][7]~q\);

-- Location: FF_X91_Y47_N19
\mem|RAM[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][7]~q\);

-- Location: LCCOMB_X92_Y47_N26
\mem|RAM[10][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[10][7]~feeder_combout\);

-- Location: FF_X92_Y47_N27
\mem|RAM[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][7]~q\);

-- Location: FF_X91_Y47_N29
\mem|RAM[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][7]~q\);

-- Location: LCCOMB_X91_Y47_N28
\mem|Mux56~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][7]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[10][7]~q\,
	datac => \mem|RAM[8][7]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux56~12_combout\);

-- Location: LCCOMB_X91_Y47_N18
\mem|Mux56~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux56~12_combout\ & ((\mem|RAM[11][7]~q\))) # (!\mem|Mux56~12_combout\ & (\mem|RAM[9][7]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][7]~q\,
	datac => \mem|RAM[11][7]~q\,
	datad => \mem|Mux56~12_combout\,
	combout => \mem|Mux56~13_combout\);

-- Location: LCCOMB_X84_Y43_N24
\mem|Mux56~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~16_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\) # (\mem|Mux56~13_combout\)))) # (!\t1|Selector28~0_combout\ & (\mem|Mux56~15_combout\ & (!\t1|Selector29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux56~15_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux56~13_combout\,
	combout => \mem|Mux56~16_combout\);

-- Location: LCCOMB_X84_Y43_N30
\mem|Mux56~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux56~16_combout\ & (\mem|Mux56~18_combout\)) # (!\mem|Mux56~16_combout\ & ((\mem|Mux56~11_combout\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux56~18_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux56~11_combout\,
	datad => \mem|Mux56~16_combout\,
	combout => \mem|Mux56~19_combout\);

-- Location: LCCOMB_X87_Y50_N26
\mem|RAM[23][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[23][7]~feeder_combout\);

-- Location: FF_X87_Y50_N27
\mem|RAM[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][7]~q\);

-- Location: FF_X87_Y48_N7
\mem|RAM[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][7]~q\);

-- Location: LCCOMB_X84_Y48_N8
\mem|RAM[27][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[27][7]~feeder_combout\);

-- Location: FF_X84_Y48_N9
\mem|RAM[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][7]~q\);

-- Location: FF_X87_Y48_N3
\mem|RAM[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][7]~q\);

-- Location: LCCOMB_X87_Y48_N2
\mem|Mux56~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[27][7]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[27][7]~q\,
	datac => \mem|RAM[19][7]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux56~7_combout\);

-- Location: LCCOMB_X87_Y48_N6
\mem|Mux56~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux56~7_combout\ & ((\mem|RAM[31][7]~q\))) # (!\mem|Mux56~7_combout\ & (\mem|RAM[23][7]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][7]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][7]~q\,
	datad => \mem|Mux56~7_combout\,
	combout => \mem|Mux56~8_combout\);

-- Location: LCCOMB_X83_Y48_N20
\mem|RAM[29][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[29][7]~feeder_combout\);

-- Location: FF_X83_Y48_N21
\mem|RAM[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][7]~q\);

-- Location: FF_X82_Y44_N31
\mem|RAM[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][7]~q\);

-- Location: LCCOMB_X85_Y48_N20
\mem|RAM[25][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[25][7]~feeder_combout\);

-- Location: FF_X85_Y48_N21
\mem|RAM[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][7]~q\);

-- Location: FF_X85_Y48_N15
\mem|RAM[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][7]~q\);

-- Location: LCCOMB_X85_Y48_N14
\mem|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][7]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][7]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][7]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux56~0_combout\);

-- Location: LCCOMB_X82_Y44_N30
\mem|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux56~0_combout\ & (\mem|RAM[29][7]~q\)) # (!\mem|Mux56~0_combout\ & ((\mem|RAM[21][7]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][7]~q\,
	datac => \mem|RAM[21][7]~q\,
	datad => \mem|Mux56~0_combout\,
	combout => \mem|Mux56~1_combout\);

-- Location: FF_X87_Y45_N25
\mem|RAM[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][7]~q\);

-- Location: FF_X84_Y43_N23
\mem|RAM[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][7]~q\);

-- Location: LCCOMB_X81_Y43_N8
\mem|RAM[22][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[22][7]~feeder_combout\);

-- Location: FF_X81_Y43_N9
\mem|RAM[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][7]~q\);

-- Location: LCCOMB_X89_Y45_N14
\mem|RAM[18][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[18][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[18][7]~feeder_combout\);

-- Location: FF_X89_Y45_N15
\mem|RAM[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[18][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][7]~q\);

-- Location: LCCOMB_X84_Y43_N12
\mem|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][7]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][7]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][7]~q\,
	datab => \mem|RAM[18][7]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux56~2_combout\);

-- Location: LCCOMB_X84_Y43_N22
\mem|Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux56~2_combout\ & ((\mem|RAM[30][7]~q\))) # (!\mem|Mux56~2_combout\ & (\mem|RAM[26][7]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][7]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][7]~q\,
	datad => \mem|Mux56~2_combout\,
	combout => \mem|Mux56~3_combout\);

-- Location: LCCOMB_X90_Y46_N14
\mem|RAM[24][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[24][7]~feeder_combout\);

-- Location: FF_X90_Y46_N15
\mem|RAM[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][7]~q\);

-- Location: FF_X89_Y43_N29
\mem|RAM[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][7]~q\);

-- Location: LCCOMB_X81_Y46_N4
\mem|RAM[20][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][7]~feeder_combout\ = \r_f|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux56~4_combout\,
	combout => \mem|RAM[20][7]~feeder_combout\);

-- Location: FF_X81_Y46_N5
\mem|RAM[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][7]~q\);

-- Location: FF_X90_Y46_N31
\mem|RAM[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][7]~q\);

-- Location: LCCOMB_X90_Y46_N30
\mem|Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~4_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[20][7]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[20][7]~q\,
	datac => \mem|RAM[16][7]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux56~4_combout\);

-- Location: LCCOMB_X89_Y43_N28
\mem|Mux56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux56~4_combout\ & ((\mem|RAM[28][7]~q\))) # (!\mem|Mux56~4_combout\ & (\mem|RAM[24][7]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][7]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][7]~q\,
	datad => \mem|Mux56~4_combout\,
	combout => \mem|Mux56~5_combout\);

-- Location: LCCOMB_X84_Y43_N16
\mem|Mux56~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~6_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux56~3_combout\) # ((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & (((!\t1|Selector31~0_combout\ & \mem|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux56~3_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \t1|Selector31~0_combout\,
	datad => \mem|Mux56~5_combout\,
	combout => \mem|Mux56~6_combout\);

-- Location: LCCOMB_X84_Y43_N20
\mem|Mux56~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux56~6_combout\ & (\mem|Mux56~8_combout\)) # (!\mem|Mux56~6_combout\ & ((\mem|Mux56~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux56~8_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux56~1_combout\,
	datad => \mem|Mux56~6_combout\,
	combout => \mem|Mux56~9_combout\);

-- Location: LCCOMB_X84_Y43_N10
\mem|Mux56~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux56~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux56~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux56~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux56~19_combout\,
	datad => \mem|Mux56~9_combout\,
	combout => \mem|Mux56~20_combout\);

-- Location: LCCOMB_X84_Y43_N6
\mux_mem|MemtoReg_out[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[7]~7_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux56~20_combout\)))) # (!\inst_mem|RD\(1) & (\t1|Add0|auto_generated|result_int[8]~16_combout\ & (\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[8]~16_combout\,
	datab => \inst_mem|RD\(28),
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux56~20_combout\,
	combout => \mux_mem|MemtoReg_out[7]~7_combout\);

-- Location: LCCOMB_X82_Y44_N12
\r_f|rf_regs[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][7]~feeder_combout\ = \mux_mem|MemtoReg_out[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[7]~7_combout\,
	combout => \r_f|rf_regs[1][7]~feeder_combout\);

-- Location: FF_X82_Y44_N13
\r_f|rf_regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][7]~q\);

-- Location: FF_X83_Y45_N29
\r_f|rf_regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[7]~7_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][7]~q\);

-- Location: LCCOMB_X85_Y44_N10
\r_f|rf_regs[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[6][7]~feeder_combout\ = \mux_mem|MemtoReg_out[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_mem|MemtoReg_out[7]~7_combout\,
	combout => \r_f|rf_regs[6][7]~feeder_combout\);

-- Location: FF_X85_Y44_N11
\r_f|rf_regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[6][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][7]~q\);

-- Location: FF_X83_Y44_N7
\r_f|rf_regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[7]~7_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][7]~q\);

-- Location: LCCOMB_X83_Y44_N6
\r_f|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux56~0_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][7]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][7]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[0][7]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux56~0_combout\);

-- Location: LCCOMB_X82_Y44_N2
\r_f|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux56~1_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux56~0_combout\ & ((\r_f|rf_regs[7][7]~q\))) # (!\r_f|Mux56~0_combout\ & (\r_f|rf_regs[1][7]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][7]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[7][7]~q\,
	datad => \r_f|Mux56~0_combout\,
	combout => \r_f|Mux56~1_combout\);

-- Location: LCCOMB_X86_Y44_N16
\t1|Add0|auto_generated|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~9_combout\ = (\inst_mem|RD\(30)) # ((\inst_mem|RD\(19) & !\r_f|Mux56~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux56~3_combout\,
	combout => \t1|Add0|auto_generated|_~9_combout\);

-- Location: LCCOMB_X86_Y44_N10
\t1|Add0|auto_generated|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~10_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~9_combout\ & ((\inst_mem|RD\(19)) # (\r_f|Mux56~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux56~1_combout\,
	datad => \t1|Add0|auto_generated|_~9_combout\,
	combout => \t1|Add0|auto_generated|_~10_combout\);

-- Location: LCCOMB_X83_Y45_N2
\r_f|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux24~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][7]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|rf_regs[1][7]~q\,
	datac => \inst_mem|RD\(11),
	datad => \r_f|rf_regs[0][7]~q\,
	combout => \r_f|Mux24~0_combout\);

-- Location: LCCOMB_X87_Y44_N0
\t1|Add0|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[8]~16_combout\ = ((\t1|Add0|auto_generated|_~10_combout\ $ (\r_f|Mux24~0_combout\ $ (!\t1|Add0|auto_generated|result_int[7]~15\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[8]~17\ = CARRY((\t1|Add0|auto_generated|_~10_combout\ & ((\r_f|Mux24~0_combout\) # (!\t1|Add0|auto_generated|result_int[7]~15\))) # (!\t1|Add0|auto_generated|_~10_combout\ & (\r_f|Mux24~0_combout\ & 
-- !\t1|Add0|auto_generated|result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~10_combout\,
	datab => \r_f|Mux24~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[7]~15\,
	combout => \t1|Add0|auto_generated|result_int[8]~16_combout\,
	cout => \t1|Add0|auto_generated|result_int[8]~17\);

-- Location: FF_X84_Y43_N27
\r_f|rf_regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[8]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][8]~q\);

-- Location: FF_X85_Y44_N27
\r_f|rf_regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[8]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][8]~q\);

-- Location: FF_X84_Y44_N3
\r_f|rf_regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[8]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][8]~q\);

-- Location: FF_X84_Y44_N15
\r_f|rf_regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[8]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][8]~q\);

-- Location: LCCOMB_X84_Y44_N28
\r_f|Mux55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux55~2_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][8]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][8]~q\,
	datab => \r_f|rf_regs[8][8]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux55~2_combout\);

-- Location: LCCOMB_X85_Y44_N4
\r_f|Mux55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux55~3_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux55~2_combout\ & (\r_f|rf_regs[15][8]~q\)) # (!\r_f|Mux55~2_combout\ & ((\r_f|rf_regs[14][8]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[15][8]~q\,
	datac => \r_f|rf_regs[14][8]~q\,
	datad => \r_f|Mux55~2_combout\,
	combout => \r_f|Mux55~3_combout\);

-- Location: FF_X84_Y42_N23
\r_f|rf_regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[8]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][8]~q\);

-- Location: FF_X84_Y42_N27
\r_f|rf_regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[8]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][8]~q\);

-- Location: FF_X83_Y42_N29
\r_f|rf_regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[8]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][8]~q\);

-- Location: LCCOMB_X84_Y42_N20
\r_f|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux55~0_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & ((\r_f|rf_regs[6][8]~q\))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][8]~q\,
	datab => \r_f|rf_regs[6][8]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux55~0_combout\);

-- Location: LCCOMB_X84_Y42_N22
\r_f|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux55~1_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux55~0_combout\ & ((\r_f|rf_regs[7][8]~q\))) # (!\r_f|Mux55~0_combout\ & (\r_f|rf_regs[1][8]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[1][8]~q\,
	datac => \r_f|rf_regs[7][8]~q\,
	datad => \r_f|Mux55~0_combout\,
	combout => \r_f|Mux55~1_combout\);

-- Location: LCCOMB_X88_Y42_N12
\r_f|Mux55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux55~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux55~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux55~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux55~3_combout\,
	datac => \r_f|Mux55~1_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux55~4_combout\);

-- Location: FF_X88_Y42_N13
\mem|RAM[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][8]~q\);

-- Location: FF_X90_Y43_N17
\mem|RAM[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][8]~q\);

-- Location: FF_X90_Y43_N19
\mem|RAM[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][8]~q\);

-- Location: LCCOMB_X91_Y43_N4
\mem|RAM[14][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[14][8]~feeder_combout\);

-- Location: FF_X91_Y43_N5
\mem|RAM[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][8]~q\);

-- Location: LCCOMB_X90_Y43_N18
\mem|Mux55~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~17_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|RAM[14][8]~q\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|RAM[12][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][8]~q\,
	datad => \mem|RAM[14][8]~q\,
	combout => \mem|Mux55~17_combout\);

-- Location: LCCOMB_X90_Y43_N16
\mem|Mux55~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux55~17_combout\ & (\mem|RAM[15][8]~q\)) # (!\mem|Mux55~17_combout\ & ((\mem|RAM[13][8]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][8]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][8]~q\,
	datad => \mem|Mux55~17_combout\,
	combout => \mem|Mux55~18_combout\);

-- Location: LCCOMB_X91_Y49_N30
\mem|RAM[11][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[11][8]~feeder_combout\);

-- Location: FF_X91_Y49_N31
\mem|RAM[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][8]~q\);

-- Location: LCCOMB_X89_Y49_N0
\mem|RAM[10][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[10][8]~feeder_combout\);

-- Location: FF_X89_Y49_N1
\mem|RAM[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][8]~q\);

-- Location: LCCOMB_X91_Y49_N12
\mem|RAM[8][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[8][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[8][8]~feeder_combout\);

-- Location: FF_X91_Y49_N13
\mem|RAM[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[8][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][8]~q\);

-- Location: LCCOMB_X88_Y46_N16
\mem|RAM[9][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[9][8]~feeder_combout\);

-- Location: FF_X88_Y46_N17
\mem|RAM[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][8]~q\);

-- Location: LCCOMB_X89_Y49_N6
\mem|Mux55~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~10_combout\ = (\t1|Selector31~0_combout\ & (((\mem|RAM[9][8]~q\) # (\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[8][8]~q\ & ((!\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[8][8]~q\,
	datab => \mem|RAM[9][8]~q\,
	datac => \t1|Selector31~0_combout\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux55~10_combout\);

-- Location: LCCOMB_X89_Y49_N4
\mem|Mux55~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux55~10_combout\ & (\mem|RAM[11][8]~q\)) # (!\mem|Mux55~10_combout\ & ((\mem|RAM[10][8]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][8]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][8]~q\,
	datad => \mem|Mux55~10_combout\,
	combout => \mem|Mux55~11_combout\);

-- Location: LCCOMB_X95_Y46_N14
\mem|RAM[5][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[5][8]~feeder_combout\);

-- Location: FF_X95_Y46_N15
\mem|RAM[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][8]~q\);

-- Location: FF_X83_Y43_N27
\mem|RAM[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][8]~q\);

-- Location: LCCOMB_X91_Y43_N18
\mem|RAM[6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[6][8]~feeder_combout\);

-- Location: FF_X91_Y43_N19
\mem|RAM[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][8]~q\);

-- Location: FF_X83_Y43_N29
\mem|RAM[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][8]~q\);

-- Location: LCCOMB_X83_Y43_N28
\mem|Mux55~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][8]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][8]~q\,
	datac => \mem|RAM[4][8]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux55~12_combout\);

-- Location: LCCOMB_X83_Y43_N26
\mem|Mux55~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux55~12_combout\ & ((\mem|RAM[7][8]~q\))) # (!\mem|Mux55~12_combout\ & (\mem|RAM[5][8]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][8]~q\,
	datac => \mem|RAM[7][8]~q\,
	datad => \mem|Mux55~12_combout\,
	combout => \mem|Mux55~13_combout\);

-- Location: LCCOMB_X92_Y49_N22
\mem|RAM[2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[2][8]~feeder_combout\);

-- Location: FF_X92_Y49_N23
\mem|RAM[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][8]~q\);

-- Location: FF_X91_Y45_N23
\mem|RAM[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][8]~q\);

-- Location: LCCOMB_X94_Y46_N20
\mem|RAM[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[1][8]~feeder_combout\);

-- Location: FF_X94_Y46_N21
\mem|RAM[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][8]~q\);

-- Location: FF_X91_Y45_N13
\mem|RAM[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][8]~q\);

-- Location: LCCOMB_X91_Y45_N12
\mem|Mux55~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][8]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][8]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][8]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][8]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux55~14_combout\);

-- Location: LCCOMB_X91_Y45_N22
\mem|Mux55~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux55~14_combout\ & ((\mem|RAM[3][8]~q\))) # (!\mem|Mux55~14_combout\ & (\mem|RAM[2][8]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][8]~q\,
	datac => \mem|RAM[3][8]~q\,
	datad => \mem|Mux55~14_combout\,
	combout => \mem|Mux55~15_combout\);

-- Location: LCCOMB_X83_Y43_N18
\mem|Mux55~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~16_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux55~13_combout\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux55~15_combout\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux55~13_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux55~15_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux55~16_combout\);

-- Location: LCCOMB_X83_Y43_N22
\mem|Mux55~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux55~16_combout\ & (\mem|Mux55~18_combout\)) # (!\mem|Mux55~16_combout\ & ((\mem|Mux55~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux55~18_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux55~11_combout\,
	datad => \mem|Mux55~16_combout\,
	combout => \mem|Mux55~19_combout\);

-- Location: FF_X87_Y47_N23
\mem|RAM[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][8]~q\);

-- Location: LCCOMB_X81_Y47_N0
\mem|RAM[23][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[23][8]~feeder_combout\);

-- Location: FF_X81_Y47_N1
\mem|RAM[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][8]~q\);

-- Location: LCCOMB_X87_Y47_N22
\mem|Mux55~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~7_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|RAM[23][8]~q\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|RAM[19][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][8]~q\,
	datad => \mem|RAM[23][8]~q\,
	combout => \mem|Mux55~7_combout\);

-- Location: FF_X84_Y47_N3
\mem|RAM[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][8]~q\);

-- Location: LCCOMB_X88_Y48_N14
\mem|RAM[27][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[27][8]~feeder_combout\);

-- Location: FF_X88_Y48_N15
\mem|RAM[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][8]~q\);

-- Location: LCCOMB_X84_Y47_N2
\mem|Mux55~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~8_combout\ = (\mem|Mux55~7_combout\ & (((\mem|RAM[31][8]~q\)) # (!\t1|Selector28~0_combout\))) # (!\mem|Mux55~7_combout\ & (\t1|Selector28~0_combout\ & ((\mem|RAM[27][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux55~7_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[31][8]~q\,
	datad => \mem|RAM[27][8]~q\,
	combout => \mem|Mux55~8_combout\);

-- Location: LCCOMB_X88_Y49_N4
\mem|RAM[30][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[30][8]~feeder_combout\);

-- Location: FF_X88_Y49_N5
\mem|RAM[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][8]~q\);

-- Location: FF_X89_Y47_N31
\mem|RAM[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][8]~q\);

-- Location: LCCOMB_X89_Y45_N20
\mem|RAM[26][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[26][8]~feeder_combout\);

-- Location: FF_X89_Y45_N21
\mem|RAM[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][8]~q\);

-- Location: FF_X89_Y45_N11
\mem|RAM[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][8]~q\);

-- Location: LCCOMB_X89_Y45_N10
\mem|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][8]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][8]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][8]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux55~0_combout\);

-- Location: LCCOMB_X89_Y47_N30
\mem|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux55~0_combout\ & (\mem|RAM[30][8]~q\)) # (!\mem|Mux55~0_combout\ & ((\mem|RAM[22][8]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[30][8]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[22][8]~q\,
	datad => \mem|Mux55~0_combout\,
	combout => \mem|Mux55~1_combout\);

-- Location: LCCOMB_X85_Y48_N2
\mem|RAM[25][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[25][8]~feeder_combout\);

-- Location: FF_X85_Y48_N3
\mem|RAM[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][8]~q\);

-- Location: FF_X83_Y47_N5
\mem|RAM[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][8]~q\);

-- Location: LCCOMB_X85_Y48_N24
\mem|RAM[17][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[17][8]~feeder_combout\);

-- Location: FF_X85_Y48_N25
\mem|RAM[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][8]~q\);

-- Location: LCCOMB_X86_Y48_N4
\mem|RAM[21][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[21][8]~feeder_combout\);

-- Location: FF_X86_Y48_N5
\mem|RAM[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][8]~q\);

-- Location: LCCOMB_X84_Y48_N14
\mem|Mux55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~2_combout\ = (\t1|Selector29~0_combout\ & (((\mem|RAM[21][8]~q\) # (\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (\mem|RAM[17][8]~q\ & ((!\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[17][8]~q\,
	datab => \mem|RAM[21][8]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux55~2_combout\);

-- Location: LCCOMB_X83_Y47_N4
\mem|Mux55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux55~2_combout\ & ((\mem|RAM[29][8]~q\))) # (!\mem|Mux55~2_combout\ & (\mem|RAM[25][8]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[25][8]~q\,
	datac => \mem|RAM[29][8]~q\,
	datad => \mem|Mux55~2_combout\,
	combout => \mem|Mux55~3_combout\);

-- Location: LCCOMB_X81_Y43_N6
\mem|RAM[20][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[20][8]~feeder_combout\);

-- Location: FF_X81_Y43_N7
\mem|RAM[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][8]~q\);

-- Location: FF_X89_Y43_N3
\mem|RAM[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][8]~q\);

-- Location: LCCOMB_X90_Y46_N2
\mem|RAM[24][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][8]~feeder_combout\ = \r_f|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux55~4_combout\,
	combout => \mem|RAM[24][8]~feeder_combout\);

-- Location: FF_X90_Y46_N3
\mem|RAM[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][8]~q\);

-- Location: FF_X90_Y46_N19
\mem|RAM[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][8]~q\);

-- Location: LCCOMB_X90_Y46_N18
\mem|Mux55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][8]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[24][8]~q\,
	datac => \mem|RAM[16][8]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux55~4_combout\);

-- Location: LCCOMB_X89_Y43_N2
\mem|Mux55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux55~4_combout\ & ((\mem|RAM[28][8]~q\))) # (!\mem|Mux55~4_combout\ & (\mem|RAM[20][8]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[20][8]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[28][8]~q\,
	datad => \mem|Mux55~4_combout\,
	combout => \mem|Mux55~5_combout\);

-- Location: LCCOMB_X83_Y43_N12
\mem|Mux55~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~6_combout\ = (\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\) # ((\mem|Mux55~3_combout\)))) # (!\t1|Selector31~0_combout\ & (!\t1|Selector30~0_combout\ & ((\mem|Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux55~3_combout\,
	datad => \mem|Mux55~5_combout\,
	combout => \mem|Mux55~6_combout\);

-- Location: LCCOMB_X83_Y43_N6
\mem|Mux55~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux55~6_combout\ & (\mem|Mux55~8_combout\)) # (!\mem|Mux55~6_combout\ & ((\mem|Mux55~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux55~8_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux55~1_combout\,
	datad => \mem|Mux55~6_combout\,
	combout => \mem|Mux55~9_combout\);

-- Location: LCCOMB_X83_Y43_N14
\mem|Mux55~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux55~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux55~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux55~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux55~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux55~19_combout\,
	datad => \mem|Mux55~9_combout\,
	combout => \mem|Mux55~20_combout\);

-- Location: LCCOMB_X84_Y43_N0
\mux_mem|MemtoReg_out[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[8]~8_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux55~20_combout\)))) # (!\inst_mem|RD\(1) & (\t1|Add0|auto_generated|result_int[9]~18_combout\ & (\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[9]~18_combout\,
	datab => \inst_mem|RD\(28),
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux55~20_combout\,
	combout => \mux_mem|MemtoReg_out[8]~8_combout\);

-- Location: FF_X83_Y45_N7
\r_f|rf_regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[8]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][8]~q\);

-- Location: LCCOMB_X83_Y45_N6
\r_f|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux23~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][8]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(11),
	datac => \r_f|rf_regs[1][8]~q\,
	datad => \r_f|rf_regs[0][8]~q\,
	combout => \r_f|Mux23~0_combout\);

-- Location: LCCOMB_X84_Y42_N28
\t1|Add0|auto_generated|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~11_combout\ = (\inst_mem|RD\(30)) # ((\inst_mem|RD\(19) & !\r_f|Mux55~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux55~3_combout\,
	combout => \t1|Add0|auto_generated|_~11_combout\);

-- Location: LCCOMB_X84_Y42_N18
\t1|Add0|auto_generated|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~12_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~11_combout\ & ((\inst_mem|RD\(19)) # (\r_f|Mux55~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux55~1_combout\,
	datad => \t1|Add0|auto_generated|_~11_combout\,
	combout => \t1|Add0|auto_generated|_~12_combout\);

-- Location: LCCOMB_X87_Y44_N2
\t1|Add0|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[9]~18_combout\ = (\r_f|Mux23~0_combout\ & ((\t1|Add0|auto_generated|_~12_combout\ & (\t1|Add0|auto_generated|result_int[8]~17\ & VCC)) # (!\t1|Add0|auto_generated|_~12_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[8]~17\)))) # (!\r_f|Mux23~0_combout\ & ((\t1|Add0|auto_generated|_~12_combout\ & (!\t1|Add0|auto_generated|result_int[8]~17\)) # (!\t1|Add0|auto_generated|_~12_combout\ & ((\t1|Add0|auto_generated|result_int[8]~17\) # 
-- (GND)))))
-- \t1|Add0|auto_generated|result_int[9]~19\ = CARRY((\r_f|Mux23~0_combout\ & (!\t1|Add0|auto_generated|_~12_combout\ & !\t1|Add0|auto_generated|result_int[8]~17\)) # (!\r_f|Mux23~0_combout\ & ((!\t1|Add0|auto_generated|result_int[8]~17\) # 
-- (!\t1|Add0|auto_generated|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux23~0_combout\,
	datab => \t1|Add0|auto_generated|_~12_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[8]~17\,
	combout => \t1|Add0|auto_generated|result_int[9]~18_combout\,
	cout => \t1|Add0|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X88_Y43_N4
\mem|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~0_combout\ = (\t1|Add0|auto_generated|result_int[7]~14_combout\) # ((\t1|Add0|auto_generated|result_int[6]~12_combout\) # ((\t1|Add0|auto_generated|result_int[8]~16_combout\) # (\t1|Add0|auto_generated|result_int[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[7]~14_combout\,
	datab => \t1|Add0|auto_generated|result_int[6]~12_combout\,
	datac => \t1|Add0|auto_generated|result_int[8]~16_combout\,
	datad => \t1|Add0|auto_generated|result_int[9]~18_combout\,
	combout => \mem|LessThan0~0_combout\);

-- Location: LCCOMB_X86_Y47_N24
\mem|Decoder0~61_RESYN30_RESYN48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~61_RESYN30_RESYN48_BDD49\ = (\t1|Selector27~0_combout\ & (\mem|Decoder0~57_combout\ & (\mem|Decoder0~97_combout\ & !\mem|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Decoder0~57_combout\,
	datac => \mem|Decoder0~97_combout\,
	datad => \mem|LessThan0~0_combout\,
	combout => \mem|Decoder0~61_RESYN30_RESYN48_BDD49\);

-- Location: LCCOMB_X86_Y47_N4
\mem|Decoder0~61_RESYN30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~61_RESYN30_BDD31\ = (!\t1|Add0|auto_generated|result_int[23]~46_combout\ & (!\mem|LessThan0~2_combout\ & (!\mem|LessThan0~1_combout\ & \mem|Decoder0~61_RESYN30_RESYN48_BDD49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datab => \mem|LessThan0~2_combout\,
	datac => \mem|LessThan0~1_combout\,
	datad => \mem|Decoder0~61_RESYN30_RESYN48_BDD49\,
	combout => \mem|Decoder0~61_RESYN30_BDD31\);

-- Location: LCCOMB_X86_Y47_N26
\mem|Decoder0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~61_combout\ = (!\mem|LessThan0~8_RESYN6_BDD7\ & (\mem|Decoder0~61_RESYN30_BDD31\ & (!\mem|LessThan0~8_RESYN4_BDD5\ & !\mem|LessThan0~8_RESYN8_BDD9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~8_RESYN6_BDD7\,
	datab => \mem|Decoder0~61_RESYN30_BDD31\,
	datac => \mem|LessThan0~8_RESYN4_BDD5\,
	datad => \mem|LessThan0~8_RESYN8_BDD9\,
	combout => \mem|Decoder0~61_combout\);

-- Location: FF_X85_Y48_N29
\mem|RAM[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][13]~q\);

-- Location: LCCOMB_X85_Y48_N30
\mem|RAM[25][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[25][13]~feeder_combout\);

-- Location: FF_X85_Y48_N31
\mem|RAM[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][13]~q\);

-- Location: LCCOMB_X86_Y48_N2
\mem|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[25][13]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[17][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[17][13]~q\,
	datac => \mem|RAM[25][13]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux50~0_combout\);

-- Location: LCCOMB_X86_Y48_N24
\mem|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux50~0_combout\ & (\mem|RAM[29][13]~q\)) # (!\mem|Mux50~0_combout\ & ((\mem|RAM[21][13]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][13]~q\,
	datac => \mem|RAM[21][13]~q\,
	datad => \mem|Mux50~0_combout\,
	combout => \mem|Mux50~1_combout\);

-- Location: LCCOMB_X87_Y50_N4
\mem|RAM[23][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[23][13]~feeder_combout\);

-- Location: FF_X87_Y50_N5
\mem|RAM[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][13]~q\);

-- Location: FF_X86_Y48_N29
\mem|RAM[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][13]~q\);

-- Location: FF_X87_Y47_N15
\mem|RAM[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][13]~q\);

-- Location: LCCOMB_X88_Y48_N0
\mem|RAM[27][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[27][13]~feeder_combout\);

-- Location: FF_X88_Y48_N1
\mem|RAM[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][13]~q\);

-- Location: LCCOMB_X87_Y47_N14
\mem|Mux50~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~7_combout\ = (\t1|Selector29~0_combout\ & (\t1|Selector28~0_combout\)) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[27][13]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[19][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][13]~q\,
	datad => \mem|RAM[27][13]~q\,
	combout => \mem|Mux50~7_combout\);

-- Location: LCCOMB_X86_Y48_N28
\mem|Mux50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux50~7_combout\ & ((\mem|RAM[31][13]~q\))) # (!\mem|Mux50~7_combout\ & (\mem|RAM[23][13]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[23][13]~q\,
	datac => \mem|RAM[31][13]~q\,
	datad => \mem|Mux50~7_combout\,
	combout => \mem|Mux50~8_combout\);

-- Location: LCCOMB_X88_Y49_N2
\mem|RAM[26][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[26][13]~feeder_combout\);

-- Location: FF_X88_Y49_N3
\mem|RAM[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][13]~q\);

-- Location: FF_X87_Y49_N31
\mem|RAM[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][13]~q\);

-- Location: FF_X87_Y49_N25
\mem|RAM[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][13]~q\);

-- Location: LCCOMB_X86_Y49_N20
\mem|RAM[22][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[22][13]~feeder_combout\);

-- Location: FF_X86_Y49_N21
\mem|RAM[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][13]~q\);

-- Location: LCCOMB_X87_Y49_N24
\mem|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~2_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|RAM[22][13]~q\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|RAM[18][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[18][13]~q\,
	datad => \mem|RAM[22][13]~q\,
	combout => \mem|Mux50~2_combout\);

-- Location: LCCOMB_X87_Y49_N30
\mem|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux50~2_combout\ & ((\mem|RAM[30][13]~q\))) # (!\mem|Mux50~2_combout\ & (\mem|RAM[26][13]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][13]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][13]~q\,
	datad => \mem|Mux50~2_combout\,
	combout => \mem|Mux50~3_combout\);

-- Location: LCCOMB_X82_Y46_N24
\mem|RAM[24][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[24][13]~feeder_combout\);

-- Location: FF_X82_Y46_N25
\mem|RAM[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][13]~q\);

-- Location: FF_X89_Y43_N5
\mem|RAM[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][13]~q\);

-- Location: LCCOMB_X81_Y43_N28
\mem|RAM[20][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][13]~feeder_combout\ = \r_f|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux50~4_combout\,
	combout => \mem|RAM[20][13]~feeder_combout\);

-- Location: FF_X81_Y43_N29
\mem|RAM[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][13]~q\);

-- Location: FF_X85_Y43_N15
\mem|RAM[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][13]~q\);

-- Location: LCCOMB_X85_Y43_N14
\mem|Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][13]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][13]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][13]~q\,
	datac => \mem|RAM[16][13]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux50~4_combout\);

-- Location: LCCOMB_X89_Y43_N4
\mem|Mux50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux50~4_combout\ & ((\mem|RAM[28][13]~q\))) # (!\mem|Mux50~4_combout\ & (\mem|RAM[24][13]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][13]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][13]~q\,
	datad => \mem|Mux50~4_combout\,
	combout => \mem|Mux50~5_combout\);

-- Location: LCCOMB_X86_Y46_N12
\mem|Mux50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~6_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux50~3_combout\) # ((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & (((!\t1|Selector31~0_combout\ & \mem|Mux50~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux50~3_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \t1|Selector31~0_combout\,
	datad => \mem|Mux50~5_combout\,
	combout => \mem|Mux50~6_combout\);

-- Location: LCCOMB_X86_Y46_N16
\mem|Mux50~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux50~6_combout\ & ((\mem|Mux50~8_combout\))) # (!\mem|Mux50~6_combout\ & (\mem|Mux50~1_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux50~1_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux50~8_combout\,
	datad => \mem|Mux50~6_combout\,
	combout => \mem|Mux50~9_combout\);

-- Location: LCCOMB_X86_Y46_N8
\mem|Mux50~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux50~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux50~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux50~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux50~19_combout\,
	datad => \mem|Mux50~9_combout\,
	combout => \mem|Mux50~20_combout\);

-- Location: LCCOMB_X83_Y46_N14
\mux_mem|MemtoReg_out[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[13]~13_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux50~20_combout\)))) # (!\inst_mem|RD\(1) & (\t1|Add0|auto_generated|result_int[14]~28_combout\ & (\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[14]~28_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux50~20_combout\,
	combout => \mux_mem|MemtoReg_out[13]~13_combout\);

-- Location: LCCOMB_X82_Y44_N16
\r_f|rf_regs[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][13]~feeder_combout\ = \mux_mem|MemtoReg_out[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[13]~13_combout\,
	combout => \r_f|rf_regs[1][13]~feeder_combout\);

-- Location: FF_X82_Y44_N17
\r_f|rf_regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][13]~q\);

-- Location: LCCOMB_X82_Y44_N22
\r_f|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux18~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][13]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|rf_regs[1][13]~q\,
	datac => \r_f|rf_regs[0][13]~q\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux18~0_combout\);

-- Location: LCCOMB_X83_Y44_N12
\t1|Add0|auto_generated|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~20_combout\ = (\inst_mem|RD\(30)) # ((!\r_f|Mux50~3_combout\ & \inst_mem|RD\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(30),
	datac => \r_f|Mux50~3_combout\,
	datad => \inst_mem|RD\(19),
	combout => \t1|Add0|auto_generated|_~20_combout\);

-- Location: LCCOMB_X83_Y44_N16
\t1|Add0|auto_generated|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~21_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~20_combout\ & ((\inst_mem|RD\(19)) # (\r_f|Mux50~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux50~1_combout\,
	datad => \t1|Add0|auto_generated|_~20_combout\,
	combout => \t1|Add0|auto_generated|_~21_combout\);

-- Location: FF_X83_Y44_N1
\r_f|rf_regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[12]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][12]~q\);

-- Location: LCCOMB_X83_Y45_N20
\r_f|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux19~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][12]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][12]~q\,
	datab => \r_f|rf_regs[0][12]~q\,
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux19~0_combout\);

-- Location: LCCOMB_X87_Y42_N24
\t1|Add0|auto_generated|_~18_RESYN26\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~18_RESYN26_BDD27\ = (\inst_mem|RD\(30) & ((\inst_mem|RD\(11)))) # (!\inst_mem|RD\(30) & (!\inst_mem|RD\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datab => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(11),
	combout => \t1|Add0|auto_generated|_~18_RESYN26_BDD27\);

-- Location: FF_X84_Y42_N31
\r_f|rf_regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[11]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][11]~q\);

-- Location: LCCOMB_X84_Y45_N30
\r_f|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux20~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][11]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|rf_regs[0][11]~q\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|rf_regs[1][11]~q\,
	combout => \r_f|Mux20~0_combout\);

-- Location: FF_X85_Y47_N31
\r_f|rf_regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[10]~10_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][10]~q\);

-- Location: FF_X84_Y44_N11
\r_f|rf_regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[10]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][10]~q\);

-- Location: FF_X84_Y44_N25
\r_f|rf_regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[10]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][10]~q\);

-- Location: LCCOMB_X85_Y44_N16
\r_f|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux53~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][10]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[8][10]~q\,
	datac => \inst_mem|RD\(16),
	datad => \r_f|rf_regs[9][10]~q\,
	combout => \r_f|Mux53~0_combout\);

-- Location: FF_X85_Y44_N23
\r_f|rf_regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[10]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][10]~q\);

-- Location: LCCOMB_X85_Y44_N0
\r_f|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux53~1_combout\ = (\r_f|Mux53~0_combout\ & ((\r_f|rf_regs[15][10]~q\) # ((!\inst_mem|RD\(17))))) # (!\r_f|Mux53~0_combout\ & (((\r_f|rf_regs[14][10]~q\ & \inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][10]~q\,
	datab => \r_f|Mux53~0_combout\,
	datac => \r_f|rf_regs[14][10]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux53~1_combout\);

-- Location: FF_X86_Y42_N27
\r_f|rf_regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[10]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][10]~q\);

-- Location: FF_X83_Y42_N13
\r_f|rf_regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[10]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][10]~q\);

-- Location: FF_X83_Y42_N1
\r_f|rf_regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[10]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][10]~q\);

-- Location: LCCOMB_X83_Y42_N2
\r_f|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux53~2_combout\ = (\inst_mem|RD\(17) & (((\r_f|rf_regs[6][10]~q\) # (\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][10]~q\ & ((!\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][10]~q\,
	datab => \r_f|rf_regs[6][10]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux53~2_combout\);

-- Location: LCCOMB_X86_Y42_N12
\r_f|Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux53~3_combout\ = (\r_f|Mux53~2_combout\ & ((\r_f|rf_regs[7][10]~q\) # ((!\inst_mem|RD\(16))))) # (!\r_f|Mux53~2_combout\ & (((\r_f|rf_regs[1][10]~q\ & \inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][10]~q\,
	datab => \r_f|rf_regs[1][10]~q\,
	datac => \r_f|Mux53~2_combout\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux53~3_combout\);

-- Location: LCCOMB_X86_Y42_N8
\t1|Add0|auto_generated|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~15_combout\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux53~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux53~3_combout\,
	combout => \t1|Add0|auto_generated|_~15_combout\);

-- Location: LCCOMB_X86_Y44_N6
\t1|Add0|auto_generated|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~16_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~15_combout\ & ((\r_f|Mux53~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux53~1_combout\,
	datad => \t1|Add0|auto_generated|_~15_combout\,
	combout => \t1|Add0|auto_generated|_~16_combout\);

-- Location: FF_X83_Y44_N25
\r_f|rf_regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[9]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][9]~q\);

-- Location: FF_X86_Y44_N9
\r_f|rf_regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[9]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][9]~q\);

-- Location: LCCOMB_X86_Y44_N18
\r_f|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux22~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][9]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][9]~q\,
	datab => \r_f|rf_regs[1][9]~q\,
	datac => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux22~0_combout\);

-- Location: LCCOMB_X87_Y44_N4
\t1|Add0|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[10]~20_combout\ = ((\t1|Add0|auto_generated|_~14_combout\ $ (\r_f|Mux22~0_combout\ $ (!\t1|Add0|auto_generated|result_int[9]~19\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[10]~21\ = CARRY((\t1|Add0|auto_generated|_~14_combout\ & ((\r_f|Mux22~0_combout\) # (!\t1|Add0|auto_generated|result_int[9]~19\))) # (!\t1|Add0|auto_generated|_~14_combout\ & (\r_f|Mux22~0_combout\ & 
-- !\t1|Add0|auto_generated|result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~14_combout\,
	datab => \r_f|Mux22~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[9]~19\,
	combout => \t1|Add0|auto_generated|result_int[10]~20_combout\,
	cout => \t1|Add0|auto_generated|result_int[10]~21\);

-- Location: FF_X86_Y44_N15
\r_f|rf_regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[9]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][9]~q\);

-- Location: LCCOMB_X85_Y44_N12
\r_f|rf_regs[6][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[6][9]~feeder_combout\ = \mux_mem|MemtoReg_out[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_mem|MemtoReg_out[9]~9_combout\,
	combout => \r_f|rf_regs[6][9]~feeder_combout\);

-- Location: FF_X85_Y44_N13
\r_f|rf_regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[6][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][9]~q\);

-- Location: LCCOMB_X83_Y44_N24
\r_f|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux54~0_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][9]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][9]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[0][9]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux54~0_combout\);

-- Location: LCCOMB_X86_Y44_N8
\r_f|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux54~1_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux54~0_combout\ & (\r_f|rf_regs[7][9]~q\)) # (!\r_f|Mux54~0_combout\ & ((\r_f|rf_regs[1][9]~q\))))) # (!\inst_mem|RD\(16) & (((\r_f|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][9]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[1][9]~q\,
	datad => \r_f|Mux54~0_combout\,
	combout => \r_f|Mux54~1_combout\);

-- Location: LCCOMB_X85_Y44_N22
\r_f|Mux54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux54~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux54~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux54~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux54~1_combout\,
	datab => \r_f|Mux54~3_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux54~4_combout\);

-- Location: LCCOMB_X95_Y44_N26
\mem|RAM[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[1][9]~feeder_combout\);

-- Location: FF_X95_Y44_N27
\mem|RAM[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][9]~q\);

-- Location: FF_X91_Y45_N9
\mem|RAM[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][9]~q\);

-- Location: LCCOMB_X92_Y49_N4
\mem|RAM[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[2][9]~feeder_combout\);

-- Location: FF_X92_Y49_N5
\mem|RAM[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][9]~q\);

-- Location: FF_X91_Y45_N29
\mem|RAM[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][9]~q\);

-- Location: LCCOMB_X91_Y45_N28
\mem|Mux54~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][9]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][9]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][9]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux54~14_combout\);

-- Location: LCCOMB_X91_Y45_N8
\mem|Mux54~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux54~14_combout\ & ((\mem|RAM[3][9]~q\))) # (!\mem|Mux54~14_combout\ & (\mem|RAM[1][9]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][9]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[3][9]~q\,
	datad => \mem|Mux54~14_combout\,
	combout => \mem|Mux54~15_combout\);

-- Location: LCCOMB_X88_Y46_N0
\mem|RAM[9][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[9][9]~feeder_combout\);

-- Location: FF_X88_Y46_N1
\mem|RAM[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][9]~q\);

-- Location: FF_X90_Y47_N3
\mem|RAM[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][9]~q\);

-- Location: LCCOMB_X92_Y47_N0
\mem|RAM[10][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[10][9]~feeder_combout\);

-- Location: FF_X92_Y47_N1
\mem|RAM[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][9]~q\);

-- Location: FF_X90_Y47_N29
\mem|RAM[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][9]~q\);

-- Location: LCCOMB_X90_Y47_N28
\mem|Mux54~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][9]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[10][9]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][9]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux54~12_combout\);

-- Location: LCCOMB_X90_Y47_N2
\mem|Mux54~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux54~12_combout\ & ((\mem|RAM[11][9]~q\))) # (!\mem|Mux54~12_combout\ & (\mem|RAM[9][9]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][9]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][9]~q\,
	datad => \mem|Mux54~12_combout\,
	combout => \mem|Mux54~13_combout\);

-- Location: LCCOMB_X85_Y47_N22
\mem|Mux54~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~16_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|Mux54~13_combout\))) # (!\t1|Selector28~0_combout\ & (\mem|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux54~15_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux54~13_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux54~16_combout\);

-- Location: LCCOMB_X88_Y42_N26
\mem|RAM[15][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[15][9]~feeder_combout\);

-- Location: FF_X88_Y42_N27
\mem|RAM[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][9]~q\);

-- Location: FF_X91_Y43_N9
\mem|RAM[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][9]~q\);

-- Location: FF_X90_Y43_N31
\mem|RAM[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][9]~q\);

-- Location: LCCOMB_X90_Y43_N4
\mem|RAM[13][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[13][9]~feeder_combout\);

-- Location: FF_X90_Y43_N5
\mem|RAM[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][9]~q\);

-- Location: LCCOMB_X90_Y43_N30
\mem|Mux54~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~17_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|RAM[13][9]~q\))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[12][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][9]~q\,
	datad => \mem|RAM[13][9]~q\,
	combout => \mem|Mux54~17_combout\);

-- Location: LCCOMB_X91_Y43_N8
\mem|Mux54~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux54~17_combout\ & (\mem|RAM[15][9]~q\)) # (!\mem|Mux54~17_combout\ & ((\mem|RAM[14][9]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][9]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[14][9]~q\,
	datad => \mem|Mux54~17_combout\,
	combout => \mem|Mux54~18_combout\);

-- Location: LCCOMB_X95_Y45_N6
\mem|RAM[7][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[7][9]~feeder_combout\);

-- Location: FF_X95_Y45_N7
\mem|RAM[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][9]~q\);

-- Location: FF_X91_Y43_N23
\mem|RAM[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][9]~q\);

-- Location: LCCOMB_X96_Y45_N24
\mem|RAM[5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[5][9]~feeder_combout\);

-- Location: FF_X96_Y45_N25
\mem|RAM[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][9]~q\);

-- Location: FF_X95_Y45_N3
\mem|RAM[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][9]~q\);

-- Location: LCCOMB_X95_Y45_N2
\mem|Mux54~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][9]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][9]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][9]~q\,
	datac => \mem|RAM[4][9]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux54~10_combout\);

-- Location: LCCOMB_X91_Y43_N22
\mem|Mux54~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux54~10_combout\ & (\mem|RAM[7][9]~q\)) # (!\mem|Mux54~10_combout\ & ((\mem|RAM[6][9]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux54~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][9]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[6][9]~q\,
	datad => \mem|Mux54~10_combout\,
	combout => \mem|Mux54~11_combout\);

-- Location: LCCOMB_X85_Y47_N4
\mem|Mux54~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~19_combout\ = (\mem|Mux54~16_combout\ & (((\mem|Mux54~18_combout\)) # (!\t1|Selector29~0_combout\))) # (!\mem|Mux54~16_combout\ & (\t1|Selector29~0_combout\ & ((\mem|Mux54~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux54~16_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux54~18_combout\,
	datad => \mem|Mux54~11_combout\,
	combout => \mem|Mux54~19_combout\);

-- Location: LCCOMB_X84_Y47_N28
\mem|RAM[21][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[21][9]~feeder_combout\);

-- Location: FF_X84_Y47_N29
\mem|RAM[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][9]~q\);

-- Location: LCCOMB_X86_Y50_N26
\mem|RAM[25][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[25][9]~feeder_combout\);

-- Location: FF_X86_Y50_N27
\mem|RAM[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][9]~q\);

-- Location: LCCOMB_X86_Y47_N20
\mem|RAM[17][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[17][9]~feeder_combout\);

-- Location: FF_X86_Y47_N21
\mem|RAM[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][9]~q\);

-- Location: LCCOMB_X85_Y47_N8
\mem|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][9]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[25][9]~q\,
	datac => \mem|RAM[17][9]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux54~0_combout\);

-- Location: LCCOMB_X83_Y47_N14
\mem|RAM[29][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[29][9]~feeder_combout\);

-- Location: FF_X83_Y47_N15
\mem|RAM[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][9]~q\);

-- Location: LCCOMB_X85_Y47_N14
\mem|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux54~0_combout\ & ((\mem|RAM[29][9]~q\))) # (!\mem|Mux54~0_combout\ & (\mem|RAM[21][9]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[21][9]~q\,
	datac => \mem|Mux54~0_combout\,
	datad => \mem|RAM[29][9]~q\,
	combout => \mem|Mux54~1_combout\);

-- Location: LCCOMB_X84_Y48_N12
\mem|RAM[27][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[27][9]~feeder_combout\);

-- Location: FF_X84_Y48_N13
\mem|RAM[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][9]~q\);

-- Location: FF_X84_Y48_N31
\mem|RAM[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][9]~q\);

-- Location: LCCOMB_X84_Y48_N30
\mem|Mux54~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[27][9]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[19][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[27][9]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[19][9]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux54~7_combout\);

-- Location: FF_X84_Y47_N17
\mem|RAM[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][9]~q\);

-- Location: LCCOMB_X81_Y47_N24
\mem|RAM[23][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[23][9]~feeder_combout\);

-- Location: FF_X81_Y47_N25
\mem|RAM[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][9]~q\);

-- Location: LCCOMB_X84_Y47_N16
\mem|Mux54~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~8_combout\ = (\mem|Mux54~7_combout\ & (((\mem|RAM[31][9]~q\)) # (!\t1|Selector29~0_combout\))) # (!\mem|Mux54~7_combout\ & (\t1|Selector29~0_combout\ & ((\mem|RAM[23][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux54~7_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][9]~q\,
	datad => \mem|RAM[23][9]~q\,
	combout => \mem|Mux54~8_combout\);

-- Location: LCCOMB_X88_Y49_N16
\mem|RAM[26][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[26][9]~feeder_combout\);

-- Location: FF_X88_Y49_N17
\mem|RAM[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][9]~q\);

-- Location: FF_X87_Y49_N3
\mem|RAM[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][9]~q\);

-- Location: FF_X87_Y49_N11
\mem|RAM[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][9]~q\);

-- Location: LCCOMB_X89_Y47_N26
\mem|RAM[22][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[22][9]~feeder_combout\);

-- Location: FF_X89_Y47_N27
\mem|RAM[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][9]~q\);

-- Location: LCCOMB_X87_Y49_N10
\mem|Mux54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~2_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|RAM[22][9]~q\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|RAM[18][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[18][9]~q\,
	datad => \mem|RAM[22][9]~q\,
	combout => \mem|Mux54~2_combout\);

-- Location: LCCOMB_X87_Y49_N2
\mem|Mux54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux54~2_combout\ & ((\mem|RAM[30][9]~q\))) # (!\mem|Mux54~2_combout\ & (\mem|RAM[26][9]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][9]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][9]~q\,
	datad => \mem|Mux54~2_combout\,
	combout => \mem|Mux54~3_combout\);

-- Location: LCCOMB_X90_Y46_N28
\mem|RAM[24][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[24][9]~feeder_combout\);

-- Location: FF_X90_Y46_N29
\mem|RAM[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][9]~q\);

-- Location: FF_X89_Y47_N3
\mem|RAM[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][9]~q\);

-- Location: LCCOMB_X81_Y43_N22
\mem|RAM[20][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][9]~feeder_combout\ = \r_f|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux54~4_combout\,
	combout => \mem|RAM[20][9]~feeder_combout\);

-- Location: FF_X81_Y43_N23
\mem|RAM[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][9]~q\);

-- Location: FF_X85_Y43_N25
\mem|RAM[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][9]~q\);

-- Location: LCCOMB_X85_Y43_N24
\mem|Mux54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][9]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][9]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][9]~q\,
	datac => \mem|RAM[16][9]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux54~4_combout\);

-- Location: LCCOMB_X89_Y47_N2
\mem|Mux54~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux54~4_combout\ & ((\mem|RAM[28][9]~q\))) # (!\mem|Mux54~4_combout\ & (\mem|RAM[24][9]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][9]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][9]~q\,
	datad => \mem|Mux54~4_combout\,
	combout => \mem|Mux54~5_combout\);

-- Location: LCCOMB_X85_Y47_N2
\mem|Mux54~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~6_combout\ = (\t1|Selector31~0_combout\ & (\t1|Selector30~0_combout\)) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|Mux54~3_combout\)) # (!\t1|Selector30~0_combout\ & ((\mem|Mux54~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux54~3_combout\,
	datad => \mem|Mux54~5_combout\,
	combout => \mem|Mux54~6_combout\);

-- Location: LCCOMB_X85_Y47_N10
\mem|Mux54~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux54~6_combout\ & ((\mem|Mux54~8_combout\))) # (!\mem|Mux54~6_combout\ & (\mem|Mux54~1_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|Mux54~1_combout\,
	datac => \mem|Mux54~8_combout\,
	datad => \mem|Mux54~6_combout\,
	combout => \mem|Mux54~9_combout\);

-- Location: LCCOMB_X85_Y47_N0
\mem|Mux54~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux54~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux54~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux54~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux54~19_combout\,
	datad => \mem|Mux54~9_combout\,
	combout => \mem|Mux54~20_combout\);

-- Location: LCCOMB_X85_Y47_N18
\mux_mem|MemtoReg_out[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[9]~9_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux54~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[10]~20_combout\,
	datad => \mem|Mux54~20_combout\,
	combout => \mux_mem|MemtoReg_out[9]~9_combout\);

-- Location: FF_X85_Y47_N19
\r_f|rf_regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[9]~9_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][9]~q\);

-- Location: FF_X85_Y44_N15
\r_f|rf_regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[9]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][9]~q\);

-- Location: LCCOMB_X86_Y40_N6
\r_f|rf_regs[8][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[8][9]~feeder_combout\ = \mux_mem|MemtoReg_out[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[9]~9_combout\,
	combout => \r_f|rf_regs[8][9]~feeder_combout\);

-- Location: FF_X86_Y40_N7
\r_f|rf_regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[8][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][9]~q\);

-- Location: FF_X84_Y40_N3
\r_f|rf_regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[9]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][9]~q\);

-- Location: LCCOMB_X86_Y40_N16
\r_f|Mux54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux54~2_combout\ = (\inst_mem|RD\(16) & (((\r_f|rf_regs[9][9]~q\) # (\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][9]~q\ & ((!\inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[8][9]~q\,
	datac => \r_f|rf_regs[9][9]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux54~2_combout\);

-- Location: LCCOMB_X85_Y44_N28
\r_f|Mux54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux54~3_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux54~2_combout\ & (\r_f|rf_regs[15][9]~q\)) # (!\r_f|Mux54~2_combout\ & ((\r_f|rf_regs[14][9]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][9]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][9]~q\,
	datad => \r_f|Mux54~2_combout\,
	combout => \r_f|Mux54~3_combout\);

-- Location: LCCOMB_X86_Y44_N14
\t1|Add0|auto_generated|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~13_combout\ = (\inst_mem|RD\(30)) # ((\inst_mem|RD\(19) & !\r_f|Mux54~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(30),
	datad => \r_f|Mux54~3_combout\,
	combout => \t1|Add0|auto_generated|_~13_combout\);

-- Location: LCCOMB_X86_Y44_N26
\t1|Add0|auto_generated|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~14_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~13_combout\ & ((\inst_mem|RD\(19)) # (\r_f|Mux54~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \t1|Add0|auto_generated|_~13_combout\,
	datad => \r_f|Mux54~1_combout\,
	combout => \t1|Add0|auto_generated|_~14_combout\);

-- Location: LCCOMB_X87_Y44_N6
\t1|Add0|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[11]~22_combout\ = (\r_f|Mux21~0_combout\ & ((\t1|Add0|auto_generated|_~16_combout\ & (\t1|Add0|auto_generated|result_int[10]~21\ & VCC)) # (!\t1|Add0|auto_generated|_~16_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[10]~21\)))) # (!\r_f|Mux21~0_combout\ & ((\t1|Add0|auto_generated|_~16_combout\ & (!\t1|Add0|auto_generated|result_int[10]~21\)) # (!\t1|Add0|auto_generated|_~16_combout\ & ((\t1|Add0|auto_generated|result_int[10]~21\) 
-- # (GND)))))
-- \t1|Add0|auto_generated|result_int[11]~23\ = CARRY((\r_f|Mux21~0_combout\ & (!\t1|Add0|auto_generated|_~16_combout\ & !\t1|Add0|auto_generated|result_int[10]~21\)) # (!\r_f|Mux21~0_combout\ & ((!\t1|Add0|auto_generated|result_int[10]~21\) # 
-- (!\t1|Add0|auto_generated|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux21~0_combout\,
	datab => \t1|Add0|auto_generated|_~16_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[10]~21\,
	combout => \t1|Add0|auto_generated|result_int[11]~22_combout\,
	cout => \t1|Add0|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X85_Y44_N6
\r_f|Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux53~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux53~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux53~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux53~3_combout\,
	datab => \r_f|Mux53~1_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux53~4_combout\);

-- Location: LCCOMB_X92_Y47_N10
\mem|RAM[11][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[11][10]~feeder_combout\);

-- Location: FF_X92_Y47_N11
\mem|RAM[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][10]~q\);

-- Location: FF_X92_Y47_N5
\mem|RAM[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][10]~q\);

-- Location: LCCOMB_X88_Y46_N24
\mem|RAM[9][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[9][10]~feeder_combout\);

-- Location: FF_X88_Y46_N25
\mem|RAM[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][10]~q\);

-- Location: FF_X91_Y47_N15
\mem|RAM[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][10]~q\);

-- Location: LCCOMB_X91_Y47_N14
\mem|Mux53~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][10]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][10]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][10]~q\,
	datac => \mem|RAM[8][10]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux53~10_combout\);

-- Location: LCCOMB_X92_Y47_N4
\mem|Mux53~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux53~10_combout\ & (\mem|RAM[11][10]~q\)) # (!\mem|Mux53~10_combout\ & ((\mem|RAM[10][10]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][10]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][10]~q\,
	datad => \mem|Mux53~10_combout\,
	combout => \mem|Mux53~11_combout\);

-- Location: FF_X88_Y43_N27
\mem|RAM[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][10]~q\);

-- Location: FF_X90_Y43_N15
\mem|RAM[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][10]~q\);

-- Location: FF_X90_Y43_N1
\mem|RAM[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][10]~q\);

-- Location: LCCOMB_X91_Y43_N2
\mem|RAM[14][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[14][10]~feeder_combout\);

-- Location: FF_X91_Y43_N3
\mem|RAM[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][10]~q\);

-- Location: LCCOMB_X90_Y43_N0
\mem|Mux53~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~17_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|RAM[14][10]~q\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|RAM[12][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][10]~q\,
	datad => \mem|RAM[14][10]~q\,
	combout => \mem|Mux53~17_combout\);

-- Location: LCCOMB_X90_Y43_N14
\mem|Mux53~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux53~17_combout\ & (\mem|RAM[15][10]~q\)) # (!\mem|Mux53~17_combout\ & ((\mem|RAM[13][10]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][10]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][10]~q\,
	datad => \mem|Mux53~17_combout\,
	combout => \mem|Mux53~18_combout\);

-- Location: LCCOMB_X92_Y46_N18
\mem|RAM[2][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[2][10]~feeder_combout\);

-- Location: FF_X92_Y46_N19
\mem|RAM[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][10]~q\);

-- Location: FF_X92_Y46_N1
\mem|RAM[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][10]~q\);

-- Location: LCCOMB_X95_Y44_N14
\mem|RAM[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[1][10]~feeder_combout\);

-- Location: FF_X95_Y44_N15
\mem|RAM[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][10]~q\);

-- Location: FF_X91_Y45_N7
\mem|RAM[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][10]~q\);

-- Location: LCCOMB_X91_Y45_N6
\mem|Mux53~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][10]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][10]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][10]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][10]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux53~14_combout\);

-- Location: LCCOMB_X92_Y46_N0
\mem|Mux53~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux53~14_combout\ & ((\mem|RAM[3][10]~q\))) # (!\mem|Mux53~14_combout\ & (\mem|RAM[2][10]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][10]~q\,
	datac => \mem|RAM[3][10]~q\,
	datad => \mem|Mux53~14_combout\,
	combout => \mem|Mux53~15_combout\);

-- Location: LCCOMB_X96_Y43_N14
\mem|RAM[5][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[5][10]~feeder_combout\);

-- Location: FF_X96_Y43_N15
\mem|RAM[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][10]~q\);

-- Location: FF_X94_Y45_N21
\mem|RAM[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][10]~q\);

-- Location: LCCOMB_X94_Y43_N20
\mem|RAM[6][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[6][10]~feeder_combout\);

-- Location: FF_X94_Y43_N21
\mem|RAM[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][10]~q\);

-- Location: FF_X94_Y45_N7
\mem|RAM[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][10]~q\);

-- Location: LCCOMB_X94_Y45_N6
\mem|Mux53~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][10]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][10]~q\,
	datac => \mem|RAM[4][10]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux53~12_combout\);

-- Location: LCCOMB_X94_Y45_N20
\mem|Mux53~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux53~12_combout\ & ((\mem|RAM[7][10]~q\))) # (!\mem|Mux53~12_combout\ & (\mem|RAM[5][10]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][10]~q\,
	datac => \mem|RAM[7][10]~q\,
	datad => \mem|Mux53~12_combout\,
	combout => \mem|Mux53~13_combout\);

-- Location: LCCOMB_X89_Y47_N18
\mem|Mux53~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~16_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|Mux53~13_combout\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|Mux53~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux53~15_combout\,
	datad => \mem|Mux53~13_combout\,
	combout => \mem|Mux53~16_combout\);

-- Location: LCCOMB_X89_Y47_N20
\mem|Mux53~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux53~16_combout\ & ((\mem|Mux53~18_combout\))) # (!\mem|Mux53~16_combout\ & (\mem|Mux53~11_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux53~11_combout\,
	datac => \mem|Mux53~18_combout\,
	datad => \mem|Mux53~16_combout\,
	combout => \mem|Mux53~19_combout\);

-- Location: LCCOMB_X84_Y47_N6
\mem|RAM[31][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[31][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[31][10]~feeder_combout\);

-- Location: FF_X84_Y47_N7
\mem|RAM[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[31][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][10]~q\);

-- Location: LCCOMB_X84_Y48_N24
\mem|RAM[27][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[27][10]~feeder_combout\);

-- Location: FF_X84_Y48_N25
\mem|RAM[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][10]~q\);

-- Location: FF_X87_Y47_N5
\mem|RAM[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][10]~q\);

-- Location: LCCOMB_X81_Y47_N6
\mem|RAM[23][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[23][10]~feeder_combout\);

-- Location: FF_X81_Y47_N7
\mem|RAM[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][10]~q\);

-- Location: LCCOMB_X87_Y47_N4
\mem|Mux53~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~7_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|RAM[23][10]~q\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|RAM[19][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][10]~q\,
	datad => \mem|RAM[23][10]~q\,
	combout => \mem|Mux53~7_combout\);

-- Location: LCCOMB_X85_Y47_N26
\mem|Mux53~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~8_combout\ = (\mem|Mux53~7_combout\ & ((\mem|RAM[31][10]~q\) # ((!\t1|Selector28~0_combout\)))) # (!\mem|Mux53~7_combout\ & (((\mem|RAM[27][10]~q\ & \t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[31][10]~q\,
	datab => \mem|RAM[27][10]~q\,
	datac => \mem|Mux53~7_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux53~8_combout\);

-- Location: LCCOMB_X87_Y49_N8
\mem|RAM[30][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[30][10]~feeder_combout\);

-- Location: FF_X87_Y49_N9
\mem|RAM[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][10]~q\);

-- Location: FF_X86_Y49_N23
\mem|RAM[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][10]~q\);

-- Location: LCCOMB_X88_Y49_N22
\mem|RAM[26][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[26][10]~feeder_combout\);

-- Location: FF_X88_Y49_N23
\mem|RAM[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][10]~q\);

-- Location: FF_X87_Y49_N29
\mem|RAM[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][10]~q\);

-- Location: LCCOMB_X87_Y49_N28
\mem|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][10]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][10]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][10]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux53~0_combout\);

-- Location: LCCOMB_X86_Y49_N22
\mem|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux53~0_combout\ & (\mem|RAM[30][10]~q\)) # (!\mem|Mux53~0_combout\ & ((\mem|RAM[22][10]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][10]~q\,
	datac => \mem|RAM[22][10]~q\,
	datad => \mem|Mux53~0_combout\,
	combout => \mem|Mux53~1_combout\);

-- Location: LCCOMB_X86_Y50_N20
\mem|RAM[25][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[25][10]~feeder_combout\);

-- Location: FF_X86_Y50_N21
\mem|RAM[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][10]~q\);

-- Location: FF_X83_Y47_N9
\mem|RAM[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][10]~q\);

-- Location: LCCOMB_X86_Y49_N14
\mem|RAM[21][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[21][10]~feeder_combout\);

-- Location: FF_X86_Y49_N15
\mem|RAM[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][10]~q\);

-- Location: FF_X86_Y47_N13
\mem|RAM[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][10]~q\);

-- Location: LCCOMB_X86_Y47_N12
\mem|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][10]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][10]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][10]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][10]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux53~2_combout\);

-- Location: LCCOMB_X83_Y47_N8
\mem|Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux53~2_combout\ & ((\mem|RAM[29][10]~q\))) # (!\mem|Mux53~2_combout\ & (\mem|RAM[25][10]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[25][10]~q\,
	datac => \mem|RAM[29][10]~q\,
	datad => \mem|Mux53~2_combout\,
	combout => \mem|Mux53~3_combout\);

-- Location: LCCOMB_X89_Y47_N22
\mem|RAM[28][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[28][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[28][10]~feeder_combout\);

-- Location: FF_X89_Y47_N23
\mem|RAM[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[28][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][10]~q\);

-- Location: LCCOMB_X81_Y47_N18
\mem|RAM[20][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[20][10]~feeder_combout\);

-- Location: FF_X81_Y47_N19
\mem|RAM[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][10]~q\);

-- Location: LCCOMB_X90_Y46_N20
\mem|RAM[24][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][10]~feeder_combout\ = \r_f|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux53~4_combout\,
	combout => \mem|RAM[24][10]~feeder_combout\);

-- Location: FF_X90_Y46_N21
\mem|RAM[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][10]~q\);

-- Location: FF_X85_Y43_N9
\mem|RAM[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][10]~q\);

-- Location: LCCOMB_X85_Y43_N8
\mem|Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][10]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[24][10]~q\,
	datac => \mem|RAM[16][10]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux53~4_combout\);

-- Location: LCCOMB_X86_Y43_N16
\mem|Mux53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux53~4_combout\ & (\mem|RAM[28][10]~q\)) # (!\mem|Mux53~4_combout\ & ((\mem|RAM[20][10]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[28][10]~q\,
	datab => \mem|RAM[20][10]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux53~4_combout\,
	combout => \mem|Mux53~5_combout\);

-- Location: LCCOMB_X85_Y47_N20
\mem|Mux53~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~6_combout\ = (\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\) # ((\mem|Mux53~3_combout\)))) # (!\t1|Selector31~0_combout\ & (!\t1|Selector30~0_combout\ & ((\mem|Mux53~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux53~3_combout\,
	datad => \mem|Mux53~5_combout\,
	combout => \mem|Mux53~6_combout\);

-- Location: LCCOMB_X85_Y47_N12
\mem|Mux53~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux53~6_combout\ & (\mem|Mux53~8_combout\)) # (!\mem|Mux53~6_combout\ & ((\mem|Mux53~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux53~8_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux53~1_combout\,
	datad => \mem|Mux53~6_combout\,
	combout => \mem|Mux53~9_combout\);

-- Location: LCCOMB_X85_Y47_N6
\mem|Mux53~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux53~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux53~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux53~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux53~19_combout\,
	datad => \mem|Mux53~9_combout\,
	combout => \mem|Mux53~20_combout\);

-- Location: LCCOMB_X85_Y47_N30
\mux_mem|MemtoReg_out[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[10]~10_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux53~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[11]~22_combout\,
	datad => \mem|Mux53~20_combout\,
	combout => \mux_mem|MemtoReg_out[10]~10_combout\);

-- Location: FF_X86_Y42_N17
\r_f|rf_regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[10]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][10]~q\);

-- Location: LCCOMB_X86_Y42_N16
\r_f|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux21~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][10]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|rf_regs[1][10]~q\,
	datad => \r_f|rf_regs[0][10]~q\,
	combout => \r_f|Mux21~0_combout\);

-- Location: LCCOMB_X87_Y44_N8
\t1|Add0|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[12]~24_combout\ = ((\t1|Add0|auto_generated|_~18_combout\ $ (\r_f|Mux20~0_combout\ $ (!\t1|Add0|auto_generated|result_int[11]~23\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[12]~25\ = CARRY((\t1|Add0|auto_generated|_~18_combout\ & ((\r_f|Mux20~0_combout\) # (!\t1|Add0|auto_generated|result_int[11]~23\))) # (!\t1|Add0|auto_generated|_~18_combout\ & (\r_f|Mux20~0_combout\ & 
-- !\t1|Add0|auto_generated|result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~18_combout\,
	datab => \r_f|Mux20~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[11]~23\,
	combout => \t1|Add0|auto_generated|result_int[12]~24_combout\,
	cout => \t1|Add0|auto_generated|result_int[12]~25\);

-- Location: FF_X83_Y46_N9
\r_f|rf_regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[11]~11_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][11]~q\);

-- Location: FF_X87_Y42_N7
\r_f|rf_regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[11]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][11]~q\);

-- Location: FF_X84_Y44_N31
\r_f|rf_regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[11]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][11]~q\);

-- Location: FF_X84_Y44_N21
\r_f|rf_regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[11]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][11]~q\);

-- Location: LCCOMB_X84_Y44_N20
\r_f|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux52~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][11]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][11]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[8][11]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux52~0_combout\);

-- Location: LCCOMB_X87_Y42_N6
\r_f|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux52~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux52~0_combout\ & (\r_f|rf_regs[15][11]~q\)) # (!\r_f|Mux52~0_combout\ & ((\r_f|rf_regs[14][11]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][11]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][11]~q\,
	datad => \r_f|Mux52~0_combout\,
	combout => \r_f|Mux52~1_combout\);

-- Location: LCCOMB_X88_Y42_N20
\r_f|Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux52~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux52~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux52~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datac => \r_f|Mux52~1_combout\,
	datad => \r_f|Mux52~3_combout\,
	combout => \r_f|Mux52~4_combout\);

-- Location: LCCOMB_X90_Y48_N14
\mem|RAM[23][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[23][11]~feeder_combout\);

-- Location: FF_X90_Y48_N15
\mem|RAM[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][11]~q\);

-- Location: FF_X87_Y48_N27
\mem|RAM[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][11]~q\);

-- Location: LCCOMB_X88_Y46_N18
\mem|RAM[27][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[27][11]~feeder_combout\);

-- Location: FF_X88_Y46_N19
\mem|RAM[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][11]~q\);

-- Location: FF_X87_Y48_N13
\mem|RAM[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][11]~q\);

-- Location: LCCOMB_X87_Y48_N12
\mem|Mux52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[27][11]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[19][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[27][11]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[19][11]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux52~7_combout\);

-- Location: LCCOMB_X87_Y48_N26
\mem|Mux52~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux52~7_combout\ & ((\mem|RAM[31][11]~q\))) # (!\mem|Mux52~7_combout\ & (\mem|RAM[23][11]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][11]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][11]~q\,
	datad => \mem|Mux52~7_combout\,
	combout => \mem|Mux52~8_combout\);

-- Location: LCCOMB_X86_Y49_N26
\mem|RAM[21][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[21][11]~feeder_combout\);

-- Location: FF_X86_Y49_N27
\mem|RAM[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][11]~q\);

-- Location: FF_X83_Y47_N13
\mem|RAM[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][11]~q\);

-- Location: LCCOMB_X86_Y47_N6
\mem|RAM[25][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[25][11]~feeder_combout\);

-- Location: FF_X86_Y47_N7
\mem|RAM[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][11]~q\);

-- Location: FF_X86_Y47_N31
\mem|RAM[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][11]~q\);

-- Location: LCCOMB_X86_Y47_N30
\mem|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][11]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][11]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][11]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux52~0_combout\);

-- Location: LCCOMB_X83_Y47_N12
\mem|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux52~0_combout\ & ((\mem|RAM[29][11]~q\))) # (!\mem|Mux52~0_combout\ & (\mem|RAM[21][11]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[21][11]~q\,
	datac => \mem|RAM[29][11]~q\,
	datad => \mem|Mux52~0_combout\,
	combout => \mem|Mux52~1_combout\);

-- Location: LCCOMB_X88_Y49_N14
\mem|RAM[26][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[26][11]~feeder_combout\);

-- Location: FF_X88_Y49_N15
\mem|RAM[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][11]~q\);

-- Location: FF_X87_Y49_N19
\mem|RAM[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][11]~q\);

-- Location: LCCOMB_X86_Y49_N24
\mem|RAM[22][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[22][11]~feeder_combout\);

-- Location: FF_X86_Y49_N25
\mem|RAM[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][11]~q\);

-- Location: FF_X87_Y49_N21
\mem|RAM[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][11]~q\);

-- Location: LCCOMB_X87_Y49_N20
\mem|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~2_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[22][11]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[18][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][11]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[18][11]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux52~2_combout\);

-- Location: LCCOMB_X87_Y49_N18
\mem|Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux52~2_combout\ & ((\mem|RAM[30][11]~q\))) # (!\mem|Mux52~2_combout\ & (\mem|RAM[26][11]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][11]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][11]~q\,
	datad => \mem|Mux52~2_combout\,
	combout => \mem|Mux52~3_combout\);

-- Location: LCCOMB_X90_Y46_N26
\mem|RAM[24][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[24][11]~feeder_combout\);

-- Location: FF_X90_Y46_N27
\mem|RAM[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][11]~q\);

-- Location: FF_X83_Y46_N11
\mem|RAM[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][11]~q\);

-- Location: LCCOMB_X81_Y43_N16
\mem|RAM[20][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[20][11]~feeder_combout\);

-- Location: FF_X81_Y43_N17
\mem|RAM[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][11]~q\);

-- Location: FF_X85_Y43_N27
\mem|RAM[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][11]~q\);

-- Location: LCCOMB_X85_Y43_N26
\mem|Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][11]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][11]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][11]~q\,
	datac => \mem|RAM[16][11]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux52~4_combout\);

-- Location: LCCOMB_X83_Y46_N10
\mem|Mux52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux52~4_combout\ & ((\mem|RAM[28][11]~q\))) # (!\mem|Mux52~4_combout\ & (\mem|RAM[24][11]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[24][11]~q\,
	datac => \mem|RAM[28][11]~q\,
	datad => \mem|Mux52~4_combout\,
	combout => \mem|Mux52~5_combout\);

-- Location: LCCOMB_X83_Y46_N2
\mem|Mux52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux52~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & ((\mem|Mux52~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux52~3_combout\,
	datad => \mem|Mux52~5_combout\,
	combout => \mem|Mux52~6_combout\);

-- Location: LCCOMB_X83_Y46_N30
\mem|Mux52~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux52~6_combout\ & (\mem|Mux52~8_combout\)) # (!\mem|Mux52~6_combout\ & ((\mem|Mux52~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux52~8_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux52~1_combout\,
	datad => \mem|Mux52~6_combout\,
	combout => \mem|Mux52~9_combout\);

-- Location: LCCOMB_X94_Y44_N0
\mem|RAM[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[1][11]~feeder_combout\);

-- Location: FF_X94_Y44_N1
\mem|RAM[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][11]~q\);

-- Location: FF_X91_Y45_N5
\mem|RAM[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][11]~q\);

-- Location: LCCOMB_X90_Y48_N18
\mem|RAM[2][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[2][11]~feeder_combout\);

-- Location: FF_X90_Y48_N19
\mem|RAM[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][11]~q\);

-- Location: FF_X91_Y45_N11
\mem|RAM[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][11]~q\);

-- Location: LCCOMB_X91_Y45_N10
\mem|Mux52~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][11]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][11]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][11]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux52~14_combout\);

-- Location: LCCOMB_X91_Y45_N4
\mem|Mux52~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux52~14_combout\ & ((\mem|RAM[3][11]~q\))) # (!\mem|Mux52~14_combout\ & (\mem|RAM[1][11]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][11]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[3][11]~q\,
	datad => \mem|Mux52~14_combout\,
	combout => \mem|Mux52~15_combout\);

-- Location: LCCOMB_X88_Y46_N4
\mem|RAM[9][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[9][11]~feeder_combout\);

-- Location: FF_X88_Y46_N5
\mem|RAM[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][11]~q\);

-- Location: FF_X90_Y47_N5
\mem|RAM[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][11]~q\);

-- Location: LCCOMB_X92_Y47_N8
\mem|RAM[10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[10][11]~feeder_combout\);

-- Location: FF_X92_Y47_N9
\mem|RAM[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][11]~q\);

-- Location: FF_X90_Y47_N19
\mem|RAM[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][11]~q\);

-- Location: LCCOMB_X90_Y47_N18
\mem|Mux52~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][11]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[10][11]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][11]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux52~12_combout\);

-- Location: LCCOMB_X90_Y47_N4
\mem|Mux52~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux52~12_combout\ & ((\mem|RAM[11][11]~q\))) # (!\mem|Mux52~12_combout\ & (\mem|RAM[9][11]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][11]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][11]~q\,
	datad => \mem|Mux52~12_combout\,
	combout => \mem|Mux52~13_combout\);

-- Location: LCCOMB_X83_Y46_N18
\mem|Mux52~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~16_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\) # (\mem|Mux52~13_combout\)))) # (!\t1|Selector28~0_combout\ & (\mem|Mux52~15_combout\ & (!\t1|Selector29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux52~15_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux52~13_combout\,
	combout => \mem|Mux52~16_combout\);

-- Location: FF_X88_Y42_N21
\mem|RAM[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][11]~q\);

-- Location: FF_X91_Y43_N17
\mem|RAM[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][11]~q\);

-- Location: FF_X90_Y43_N3
\mem|RAM[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][11]~q\);

-- Location: LCCOMB_X90_Y43_N22
\mem|RAM[13][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[13][11]~feeder_combout\);

-- Location: FF_X90_Y43_N23
\mem|RAM[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][11]~q\);

-- Location: LCCOMB_X90_Y43_N2
\mem|Mux52~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~17_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|RAM[13][11]~q\))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[12][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][11]~q\,
	datad => \mem|RAM[13][11]~q\,
	combout => \mem|Mux52~17_combout\);

-- Location: LCCOMB_X91_Y43_N16
\mem|Mux52~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux52~17_combout\ & (\mem|RAM[15][11]~q\)) # (!\mem|Mux52~17_combout\ & ((\mem|RAM[14][11]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[15][11]~q\,
	datac => \mem|RAM[14][11]~q\,
	datad => \mem|Mux52~17_combout\,
	combout => \mem|Mux52~18_combout\);

-- Location: LCCOMB_X95_Y43_N30
\mem|RAM[7][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[7][11]~feeder_combout\);

-- Location: FF_X95_Y43_N31
\mem|RAM[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][11]~q\);

-- Location: FF_X91_Y43_N11
\mem|RAM[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][11]~q\);

-- Location: LCCOMB_X95_Y46_N4
\mem|RAM[5][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][11]~feeder_combout\ = \r_f|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux52~4_combout\,
	combout => \mem|RAM[5][11]~feeder_combout\);

-- Location: FF_X95_Y46_N5
\mem|RAM[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][11]~q\);

-- Location: FF_X83_Y43_N5
\mem|RAM[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][11]~q\);

-- Location: LCCOMB_X83_Y43_N4
\mem|Mux52~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][11]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][11]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][11]~q\,
	datac => \mem|RAM[4][11]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux52~10_combout\);

-- Location: LCCOMB_X91_Y43_N10
\mem|Mux52~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux52~10_combout\ & (\mem|RAM[7][11]~q\)) # (!\mem|Mux52~10_combout\ & ((\mem|RAM[6][11]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][11]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[6][11]~q\,
	datad => \mem|Mux52~10_combout\,
	combout => \mem|Mux52~11_combout\);

-- Location: LCCOMB_X83_Y46_N6
\mem|Mux52~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux52~16_combout\ & (\mem|Mux52~18_combout\)) # (!\mem|Mux52~16_combout\ & ((\mem|Mux52~11_combout\))))) # (!\t1|Selector29~0_combout\ & (\mem|Mux52~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|Mux52~16_combout\,
	datac => \mem|Mux52~18_combout\,
	datad => \mem|Mux52~11_combout\,
	combout => \mem|Mux52~19_combout\);

-- Location: LCCOMB_X83_Y46_N0
\mem|Mux52~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux52~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux52~9_combout\)) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux52~19_combout\))))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux52~9_combout\,
	datad => \mem|Mux52~19_combout\,
	combout => \mem|Mux52~20_combout\);

-- Location: LCCOMB_X83_Y46_N8
\mux_mem|MemtoReg_out[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[11]~11_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux52~20_combout\)))) # (!\inst_mem|RD\(1) & (\t1|Add0|auto_generated|result_int[12]~24_combout\ & (\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[12]~24_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux52~20_combout\,
	combout => \mux_mem|MemtoReg_out[11]~11_combout\);

-- Location: FF_X84_Y45_N29
\r_f|rf_regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[11]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][11]~q\);

-- Location: FF_X84_Y42_N13
\r_f|rf_regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[11]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][11]~q\);

-- Location: FF_X83_Y42_N21
\r_f|rf_regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[11]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][11]~q\);

-- Location: LCCOMB_X84_Y42_N2
\r_f|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux52~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & ((\r_f|rf_regs[6][11]~q\))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][11]~q\,
	datab => \r_f|rf_regs[6][11]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux52~2_combout\);

-- Location: LCCOMB_X84_Y42_N12
\r_f|Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux52~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux52~2_combout\ & ((\r_f|rf_regs[7][11]~q\))) # (!\r_f|Mux52~2_combout\ & (\r_f|rf_regs[1][11]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[1][11]~q\,
	datac => \r_f|rf_regs[7][11]~q\,
	datad => \r_f|Mux52~2_combout\,
	combout => \r_f|Mux52~3_combout\);

-- Location: LCCOMB_X84_Y42_N24
\t1|Add0|auto_generated|_~18_RESYN24\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~18_RESYN24_BDD25\ = \inst_mem|RD\(29) $ (((\inst_mem|RD\(19)) # ((\inst_mem|RD\(30)) # (\r_f|Mux52~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux52~3_combout\,
	combout => \t1|Add0|auto_generated|_~18_RESYN24_BDD25\);

-- Location: LCCOMB_X87_Y42_N4
\t1|Add0|auto_generated|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~18_combout\ = \t1|Add0|auto_generated|_~18_RESYN24_BDD25\ $ (((!\t1|Add0|auto_generated|_~18_RESYN26_BDD27\ & ((\inst_mem|RD\(30)) # (!\r_f|Mux52~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datab => \t1|Add0|auto_generated|_~18_RESYN26_BDD27\,
	datac => \t1|Add0|auto_generated|_~18_RESYN24_BDD25\,
	datad => \r_f|Mux52~1_combout\,
	combout => \t1|Add0|auto_generated|_~18_combout\);

-- Location: LCCOMB_X87_Y44_N10
\t1|Add0|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[13]~26_combout\ = (\t1|Add0|auto_generated|_~19_combout\ & ((\r_f|Mux19~0_combout\ & (\t1|Add0|auto_generated|result_int[12]~25\ & VCC)) # (!\r_f|Mux19~0_combout\ & (!\t1|Add0|auto_generated|result_int[12]~25\)))) # 
-- (!\t1|Add0|auto_generated|_~19_combout\ & ((\r_f|Mux19~0_combout\ & (!\t1|Add0|auto_generated|result_int[12]~25\)) # (!\r_f|Mux19~0_combout\ & ((\t1|Add0|auto_generated|result_int[12]~25\) # (GND)))))
-- \t1|Add0|auto_generated|result_int[13]~27\ = CARRY((\t1|Add0|auto_generated|_~19_combout\ & (!\r_f|Mux19~0_combout\ & !\t1|Add0|auto_generated|result_int[12]~25\)) # (!\t1|Add0|auto_generated|_~19_combout\ & ((!\t1|Add0|auto_generated|result_int[12]~25\) 
-- # (!\r_f|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~19_combout\,
	datab => \r_f|Mux19~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[12]~25\,
	combout => \t1|Add0|auto_generated|result_int[13]~26_combout\,
	cout => \t1|Add0|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X87_Y44_N12
\t1|Add0|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[14]~28_combout\ = ((\r_f|Mux18~0_combout\ $ (\t1|Add0|auto_generated|_~21_combout\ $ (!\t1|Add0|auto_generated|result_int[13]~27\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[14]~29\ = CARRY((\r_f|Mux18~0_combout\ & ((\t1|Add0|auto_generated|_~21_combout\) # (!\t1|Add0|auto_generated|result_int[13]~27\))) # (!\r_f|Mux18~0_combout\ & (\t1|Add0|auto_generated|_~21_combout\ & 
-- !\t1|Add0|auto_generated|result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux18~0_combout\,
	datab => \t1|Add0|auto_generated|_~21_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[13]~27\,
	combout => \t1|Add0|auto_generated|result_int[14]~28_combout\,
	cout => \t1|Add0|auto_generated|result_int[14]~29\);

-- Location: FF_X82_Y45_N3
\r_f|rf_regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[14]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][14]~q\);

-- Location: FF_X82_Y45_N17
\r_f|rf_regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[14]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][14]~q\);

-- Location: LCCOMB_X82_Y45_N18
\r_f|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux49~2_combout\ = (\inst_mem|RD\(17) & ((\r_f|rf_regs[6][14]~q\) # ((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (((!\inst_mem|RD\(16) & \r_f|rf_regs[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][14]~q\,
	datab => \inst_mem|RD\(17),
	datac => \inst_mem|RD\(16),
	datad => \r_f|rf_regs[0][14]~q\,
	combout => \r_f|Mux49~2_combout\);

-- Location: FF_X83_Y45_N23
\r_f|rf_regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[14]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][14]~q\);

-- Location: FF_X83_Y45_N13
\r_f|rf_regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[14]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][14]~q\);

-- Location: LCCOMB_X83_Y45_N22
\r_f|Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux49~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux49~2_combout\ & (\r_f|rf_regs[7][14]~q\)) # (!\r_f|Mux49~2_combout\ & ((\r_f|rf_regs[1][14]~q\))))) # (!\inst_mem|RD\(16) & (\r_f|Mux49~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|Mux49~2_combout\,
	datac => \r_f|rf_regs[7][14]~q\,
	datad => \r_f|rf_regs[1][14]~q\,
	combout => \r_f|Mux49~3_combout\);

-- Location: LCCOMB_X83_Y44_N0
\r_f|Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux49~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux49~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux49~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux49~3_combout\,
	datad => \r_f|Mux49~1_combout\,
	combout => \r_f|Mux49~4_combout\);

-- Location: FF_X88_Y47_N17
\mem|RAM[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][14]~q\);

-- Location: FF_X84_Y47_N21
\mem|RAM[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][14]~q\);

-- Location: LCCOMB_X81_Y47_N2
\mem|RAM[23][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[23][14]~feeder_combout\);

-- Location: FF_X81_Y47_N3
\mem|RAM[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][14]~q\);

-- Location: FF_X87_Y47_N17
\mem|RAM[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][14]~q\);

-- Location: LCCOMB_X87_Y47_N16
\mem|Mux49~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~7_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[23][14]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[19][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][14]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][14]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux49~7_combout\);

-- Location: LCCOMB_X84_Y47_N20
\mem|Mux49~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux49~7_combout\ & ((\mem|RAM[31][14]~q\))) # (!\mem|Mux49~7_combout\ & (\mem|RAM[27][14]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[27][14]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[31][14]~q\,
	datad => \mem|Mux49~7_combout\,
	combout => \mem|Mux49~8_combout\);

-- Location: LCCOMB_X82_Y48_N10
\mem|RAM[25][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[25][14]~feeder_combout\);

-- Location: FF_X82_Y48_N11
\mem|RAM[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][14]~q\);

-- Location: FF_X83_Y47_N31
\mem|RAM[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][14]~q\);

-- Location: LCCOMB_X84_Y47_N0
\mem|RAM[21][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[21][14]~feeder_combout\);

-- Location: FF_X84_Y47_N1
\mem|RAM[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][14]~q\);

-- Location: FF_X83_Y47_N25
\mem|RAM[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][14]~q\);

-- Location: LCCOMB_X83_Y47_N24
\mem|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][14]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][14]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[21][14]~q\,
	datac => \mem|RAM[17][14]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux49~2_combout\);

-- Location: LCCOMB_X83_Y47_N30
\mem|Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux49~2_combout\ & ((\mem|RAM[29][14]~q\))) # (!\mem|Mux49~2_combout\ & (\mem|RAM[25][14]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[25][14]~q\,
	datac => \mem|RAM[29][14]~q\,
	datad => \mem|Mux49~2_combout\,
	combout => \mem|Mux49~3_combout\);

-- Location: LCCOMB_X81_Y46_N18
\mem|RAM[20][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[20][14]~feeder_combout\);

-- Location: FF_X81_Y46_N19
\mem|RAM[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][14]~q\);

-- Location: FF_X83_Y46_N25
\mem|RAM[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][14]~q\);

-- Location: FF_X88_Y45_N23
\mem|RAM[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][14]~q\);

-- Location: FF_X88_Y45_N1
\mem|RAM[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][14]~q\);

-- Location: LCCOMB_X88_Y45_N0
\mem|Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][14]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][14]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[16][14]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux49~4_combout\);

-- Location: LCCOMB_X83_Y46_N24
\mem|Mux49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux49~4_combout\ & ((\mem|RAM[28][14]~q\))) # (!\mem|Mux49~4_combout\ & (\mem|RAM[20][14]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[20][14]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[28][14]~q\,
	datad => \mem|Mux49~4_combout\,
	combout => \mem|Mux49~5_combout\);

-- Location: LCCOMB_X83_Y46_N4
\mem|Mux49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~6_combout\ = (\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\) # ((\mem|Mux49~3_combout\)))) # (!\t1|Selector31~0_combout\ & (!\t1|Selector30~0_combout\ & ((\mem|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux49~3_combout\,
	datad => \mem|Mux49~5_combout\,
	combout => \mem|Mux49~6_combout\);

-- Location: LCCOMB_X89_Y44_N18
\mem|RAM[30][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[30][14]~feeder_combout\);

-- Location: FF_X89_Y44_N19
\mem|RAM[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][14]~q\);

-- Location: FF_X86_Y49_N5
\mem|RAM[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][14]~q\);

-- Location: FF_X87_Y45_N19
\mem|RAM[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][14]~q\);

-- Location: FF_X87_Y49_N27
\mem|RAM[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][14]~q\);

-- Location: LCCOMB_X87_Y49_N26
\mem|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][14]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][14]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][14]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux49~0_combout\);

-- Location: LCCOMB_X86_Y49_N4
\mem|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux49~0_combout\ & (\mem|RAM[30][14]~q\)) # (!\mem|Mux49~0_combout\ & ((\mem|RAM[22][14]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][14]~q\,
	datac => \mem|RAM[22][14]~q\,
	datad => \mem|Mux49~0_combout\,
	combout => \mem|Mux49~1_combout\);

-- Location: LCCOMB_X83_Y46_N26
\mem|Mux49~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux49~6_combout\ & (\mem|Mux49~8_combout\)) # (!\mem|Mux49~6_combout\ & ((\mem|Mux49~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|Mux49~8_combout\,
	datac => \mem|Mux49~6_combout\,
	datad => \mem|Mux49~1_combout\,
	combout => \mem|Mux49~9_combout\);

-- Location: LCCOMB_X91_Y47_N0
\mem|RAM[11][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[11][14]~feeder_combout\);

-- Location: FF_X91_Y47_N1
\mem|RAM[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][14]~q\);

-- Location: FF_X92_Y47_N23
\mem|RAM[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][14]~q\);

-- Location: LCCOMB_X88_Y46_N10
\mem|RAM[9][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[9][14]~feeder_combout\);

-- Location: FF_X88_Y46_N11
\mem|RAM[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][14]~q\);

-- Location: FF_X91_Y47_N25
\mem|RAM[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][14]~q\);

-- Location: LCCOMB_X91_Y47_N24
\mem|Mux49~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][14]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][14]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][14]~q\,
	datac => \mem|RAM[8][14]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux49~10_combout\);

-- Location: LCCOMB_X92_Y47_N22
\mem|Mux49~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux49~10_combout\ & (\mem|RAM[11][14]~q\)) # (!\mem|Mux49~10_combout\ & ((\mem|RAM[10][14]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux49~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][14]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][14]~q\,
	datad => \mem|Mux49~10_combout\,
	combout => \mem|Mux49~11_combout\);

-- Location: LCCOMB_X88_Y42_N0
\mem|RAM[15][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[15][14]~feeder_combout\);

-- Location: FF_X88_Y42_N1
\mem|RAM[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][14]~q\);

-- Location: FF_X90_Y43_N9
\mem|RAM[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][14]~q\);

-- Location: FF_X90_Y43_N11
\mem|RAM[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][14]~q\);

-- Location: LCCOMB_X91_Y43_N28
\mem|RAM[14][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[14][14]~feeder_combout\);

-- Location: FF_X91_Y43_N29
\mem|RAM[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][14]~q\);

-- Location: LCCOMB_X90_Y43_N10
\mem|Mux49~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~17_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|RAM[14][14]~q\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|RAM[12][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][14]~q\,
	datad => \mem|RAM[14][14]~q\,
	combout => \mem|Mux49~17_combout\);

-- Location: LCCOMB_X90_Y43_N8
\mem|Mux49~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux49~17_combout\ & (\mem|RAM[15][14]~q\)) # (!\mem|Mux49~17_combout\ & ((\mem|RAM[13][14]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][14]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][14]~q\,
	datad => \mem|Mux49~17_combout\,
	combout => \mem|Mux49~18_combout\);

-- Location: LCCOMB_X90_Y49_N20
\mem|RAM[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[2][14]~feeder_combout\);

-- Location: FF_X90_Y49_N21
\mem|RAM[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][14]~q\);

-- Location: FF_X92_Y46_N11
\mem|RAM[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][14]~q\);

-- Location: LCCOMB_X95_Y44_N2
\mem|RAM[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[1][14]~feeder_combout\);

-- Location: FF_X95_Y44_N3
\mem|RAM[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][14]~q\);

-- Location: FF_X91_Y45_N15
\mem|RAM[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][14]~q\);

-- Location: LCCOMB_X91_Y45_N14
\mem|Mux49~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~14_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & (\mem|RAM[1][14]~q\)) # (!\t1|Selector31~0_combout\ & ((\mem|RAM[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][14]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[0][14]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux49~14_combout\);

-- Location: LCCOMB_X92_Y46_N10
\mem|Mux49~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux49~14_combout\ & ((\mem|RAM[3][14]~q\))) # (!\mem|Mux49~14_combout\ & (\mem|RAM[2][14]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][14]~q\,
	datac => \mem|RAM[3][14]~q\,
	datad => \mem|Mux49~14_combout\,
	combout => \mem|Mux49~15_combout\);

-- Location: LCCOMB_X96_Y44_N30
\mem|RAM[5][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[5][14]~feeder_combout\);

-- Location: FF_X96_Y44_N31
\mem|RAM[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][14]~q\);

-- Location: FF_X95_Y43_N29
\mem|RAM[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][14]~q\);

-- Location: LCCOMB_X91_Y41_N20
\mem|RAM[6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][14]~feeder_combout\ = \r_f|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux49~4_combout\,
	combout => \mem|RAM[6][14]~feeder_combout\);

-- Location: FF_X91_Y41_N21
\mem|RAM[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][14]~q\);

-- Location: FF_X94_Y45_N13
\mem|RAM[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][14]~q\);

-- Location: LCCOMB_X94_Y45_N12
\mem|Mux49~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][14]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][14]~q\,
	datac => \mem|RAM[4][14]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux49~12_combout\);

-- Location: LCCOMB_X95_Y43_N28
\mem|Mux49~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux49~12_combout\ & ((\mem|RAM[7][14]~q\))) # (!\mem|Mux49~12_combout\ & (\mem|RAM[5][14]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][14]~q\,
	datac => \mem|RAM[7][14]~q\,
	datad => \mem|Mux49~12_combout\,
	combout => \mem|Mux49~13_combout\);

-- Location: LCCOMB_X83_Y46_N16
\mem|Mux49~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~16_combout\ = (\t1|Selector28~0_combout\ & (\t1|Selector29~0_combout\)) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & ((\mem|Mux49~13_combout\))) # (!\t1|Selector29~0_combout\ & (\mem|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux49~15_combout\,
	datad => \mem|Mux49~13_combout\,
	combout => \mem|Mux49~16_combout\);

-- Location: LCCOMB_X83_Y46_N28
\mem|Mux49~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux49~16_combout\ & ((\mem|Mux49~18_combout\))) # (!\mem|Mux49~16_combout\ & (\mem|Mux49~11_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux49~11_combout\,
	datac => \mem|Mux49~18_combout\,
	datad => \mem|Mux49~16_combout\,
	combout => \mem|Mux49~19_combout\);

-- Location: LCCOMB_X83_Y46_N20
\mem|Mux49~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux49~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux49~9_combout\)) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux49~19_combout\))))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux49~9_combout\,
	datad => \mem|Mux49~19_combout\,
	combout => \mem|Mux49~20_combout\);

-- Location: LCCOMB_X83_Y46_N22
\mux_mem|MemtoReg_out[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[14]~14_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux49~20_combout\)))) # (!\inst_mem|RD\(1) & (\t1|Add0|auto_generated|result_int[15]~30_combout\ & (\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[15]~30_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux49~20_combout\,
	combout => \mux_mem|MemtoReg_out[14]~14_combout\);

-- Location: FF_X83_Y46_N23
\r_f|rf_regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[14]~14_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][14]~q\);

-- Location: FF_X83_Y44_N29
\r_f|rf_regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[14]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][14]~q\);

-- Location: FF_X82_Y42_N3
\r_f|rf_regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[14]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][14]~q\);

-- Location: FF_X82_Y42_N17
\r_f|rf_regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[14]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][14]~q\);

-- Location: LCCOMB_X82_Y42_N10
\r_f|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux49~0_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17)) # (\r_f|rf_regs[9][14]~q\)))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][14]~q\ & (!\inst_mem|RD\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][14]~q\,
	datab => \inst_mem|RD\(16),
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[9][14]~q\,
	combout => \r_f|Mux49~0_combout\);

-- Location: LCCOMB_X83_Y44_N28
\r_f|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux49~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux49~0_combout\ & (\r_f|rf_regs[15][14]~q\)) # (!\r_f|Mux49~0_combout\ & ((\r_f|rf_regs[14][14]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][14]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][14]~q\,
	datad => \r_f|Mux49~0_combout\,
	combout => \r_f|Mux49~1_combout\);

-- Location: LCCOMB_X83_Y44_N4
\t1|Add0|auto_generated|_~22_RESYN44\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~22_RESYN44_BDD45\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux49~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux49~3_combout\,
	combout => \t1|Add0|auto_generated|_~22_RESYN44_BDD45\);

-- Location: LCCOMB_X83_Y44_N8
\t1|Add0|auto_generated|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~22_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~22_RESYN44_BDD45\ & ((\r_f|Mux49~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \r_f|Mux49~1_combout\,
	datac => \t1|Add0|auto_generated|_~22_RESYN44_BDD45\,
	datad => \inst_mem|RD\(19),
	combout => \t1|Add0|auto_generated|_~22_combout\);

-- Location: LCCOMB_X83_Y45_N12
\r_f|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux17~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][14]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][14]~q\,
	datab => \inst_mem|RD\(11),
	datac => \r_f|rf_regs[1][14]~q\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux17~0_combout\);

-- Location: LCCOMB_X87_Y44_N14
\t1|Add0|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[15]~30_combout\ = (\t1|Add0|auto_generated|_~22_combout\ & ((\r_f|Mux17~0_combout\ & (\t1|Add0|auto_generated|result_int[14]~29\ & VCC)) # (!\r_f|Mux17~0_combout\ & (!\t1|Add0|auto_generated|result_int[14]~29\)))) # 
-- (!\t1|Add0|auto_generated|_~22_combout\ & ((\r_f|Mux17~0_combout\ & (!\t1|Add0|auto_generated|result_int[14]~29\)) # (!\r_f|Mux17~0_combout\ & ((\t1|Add0|auto_generated|result_int[14]~29\) # (GND)))))
-- \t1|Add0|auto_generated|result_int[15]~31\ = CARRY((\t1|Add0|auto_generated|_~22_combout\ & (!\r_f|Mux17~0_combout\ & !\t1|Add0|auto_generated|result_int[14]~29\)) # (!\t1|Add0|auto_generated|_~22_combout\ & ((!\t1|Add0|auto_generated|result_int[14]~29\) 
-- # (!\r_f|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~22_combout\,
	datab => \r_f|Mux17~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[14]~29\,
	combout => \t1|Add0|auto_generated|result_int[15]~30_combout\,
	cout => \t1|Add0|auto_generated|result_int[15]~31\);

-- Location: FF_X87_Y42_N17
\r_f|rf_regs[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[16]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][16]~q\);

-- Location: LCCOMB_X81_Y42_N20
\r_f|rf_regs[15][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[15][16]~feeder_combout\ = \mux_mem|MemtoReg_out[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[16]~16_combout\,
	combout => \r_f|rf_regs[15][16]~feeder_combout\);

-- Location: FF_X81_Y42_N21
\r_f|rf_regs[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[15][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][16]~q\);

-- Location: FF_X82_Y42_N15
\r_f|rf_regs[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[16]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][16]~q\);

-- Location: FF_X82_Y42_N13
\r_f|rf_regs[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[16]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][16]~q\);

-- Location: LCCOMB_X82_Y42_N14
\r_f|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux47~0_combout\ = (\inst_mem|RD\(16) & ((\inst_mem|RD\(17)) # ((\r_f|rf_regs[9][16]~q\)))) # (!\inst_mem|RD\(16) & (!\inst_mem|RD\(17) & (\r_f|rf_regs[8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[8][16]~q\,
	datad => \r_f|rf_regs[9][16]~q\,
	combout => \r_f|Mux47~0_combout\);

-- Location: LCCOMB_X87_Y42_N22
\r_f|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux47~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux47~0_combout\ & ((\r_f|rf_regs[15][16]~q\))) # (!\r_f|Mux47~0_combout\ & (\r_f|rf_regs[14][16]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][16]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[15][16]~q\,
	datad => \r_f|Mux47~0_combout\,
	combout => \r_f|Mux47~1_combout\);

-- Location: FF_X85_Y42_N31
\r_f|rf_regs[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[16]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][16]~q\);

-- Location: LCCOMB_X85_Y42_N16
\r_f|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux47~2_combout\ = (\inst_mem|RD\(17) & ((\r_f|rf_regs[6][16]~q\) # ((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (((\r_f|rf_regs[0][16]~q\ & !\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][16]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[0][16]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux47~2_combout\);

-- Location: FF_X86_Y42_N15
\r_f|rf_regs[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[16]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][16]~q\);

-- Location: FF_X86_Y42_N29
\r_f|rf_regs[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[16]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][16]~q\);

-- Location: LCCOMB_X86_Y42_N28
\r_f|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux47~3_combout\ = (\r_f|Mux47~2_combout\ & (((\r_f|rf_regs[7][16]~q\) # (!\inst_mem|RD\(16))))) # (!\r_f|Mux47~2_combout\ & (\r_f|rf_regs[1][16]~q\ & ((\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux47~2_combout\,
	datab => \r_f|rf_regs[1][16]~q\,
	datac => \r_f|rf_regs[7][16]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux47~3_combout\);

-- Location: LCCOMB_X87_Y42_N28
\r_f|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux47~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux47~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux47~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux47~1_combout\,
	datad => \r_f|Mux47~3_combout\,
	combout => \r_f|Mux47~4_combout\);

-- Location: LCCOMB_X88_Y46_N12
\mem|RAM[27][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[27][16]~feeder_combout\);

-- Location: FF_X88_Y46_N13
\mem|RAM[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][16]~q\);

-- Location: FF_X88_Y44_N29
\mem|RAM[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][16]~q\);

-- Location: LCCOMB_X87_Y50_N18
\mem|RAM[23][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[23][16]~feeder_combout\);

-- Location: FF_X87_Y50_N19
\mem|RAM[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][16]~q\);

-- Location: FF_X88_Y44_N17
\mem|RAM[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][16]~q\);

-- Location: LCCOMB_X88_Y44_N16
\mem|Mux47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~7_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[23][16]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[23][16]~q\,
	datac => \mem|RAM[19][16]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux47~7_combout\);

-- Location: LCCOMB_X88_Y44_N28
\mem|Mux47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux47~7_combout\ & ((\mem|RAM[31][16]~q\))) # (!\mem|Mux47~7_combout\ & (\mem|RAM[27][16]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][16]~q\,
	datac => \mem|RAM[31][16]~q\,
	datad => \mem|Mux47~7_combout\,
	combout => \mem|Mux47~8_combout\);

-- Location: LCCOMB_X89_Y44_N10
\mem|RAM[30][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[30][16]~feeder_combout\);

-- Location: FF_X89_Y44_N11
\mem|RAM[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][16]~q\);

-- Location: FF_X86_Y49_N7
\mem|RAM[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][16]~q\);

-- Location: FF_X87_Y49_N23
\mem|RAM[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][16]~q\);

-- Location: LCCOMB_X86_Y50_N4
\mem|RAM[26][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[26][16]~feeder_combout\);

-- Location: FF_X86_Y50_N5
\mem|RAM[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][16]~q\);

-- Location: LCCOMB_X87_Y49_N22
\mem|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~0_combout\ = (\t1|Selector29~0_combout\ & (\t1|Selector28~0_combout\)) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[26][16]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[18][16]~q\,
	datad => \mem|RAM[26][16]~q\,
	combout => \mem|Mux47~0_combout\);

-- Location: LCCOMB_X86_Y49_N6
\mem|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux47~0_combout\ & (\mem|RAM[30][16]~q\)) # (!\mem|Mux47~0_combout\ & ((\mem|RAM[22][16]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][16]~q\,
	datac => \mem|RAM[22][16]~q\,
	datad => \mem|Mux47~0_combout\,
	combout => \mem|Mux47~1_combout\);

-- Location: LCCOMB_X82_Y43_N28
\mem|RAM[20][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[20][16]~feeder_combout\);

-- Location: FF_X82_Y43_N29
\mem|RAM[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][16]~q\);

-- Location: FF_X81_Y42_N15
\mem|RAM[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][16]~q\);

-- Location: LCCOMB_X82_Y46_N18
\mem|RAM[24][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[24][16]~feeder_combout\);

-- Location: FF_X82_Y46_N19
\mem|RAM[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][16]~q\);

-- Location: FF_X82_Y46_N21
\mem|RAM[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][16]~q\);

-- Location: LCCOMB_X82_Y46_N20
\mem|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][16]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][16]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[16][16]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux47~4_combout\);

-- Location: LCCOMB_X81_Y42_N14
\mem|Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux47~4_combout\ & ((\mem|RAM[28][16]~q\))) # (!\mem|Mux47~4_combout\ & (\mem|RAM[20][16]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][16]~q\,
	datac => \mem|RAM[28][16]~q\,
	datad => \mem|Mux47~4_combout\,
	combout => \mem|Mux47~5_combout\);

-- Location: LCCOMB_X86_Y50_N24
\mem|RAM[25][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[25][16]~feeder_combout\);

-- Location: FF_X86_Y50_N25
\mem|RAM[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][16]~q\);

-- Location: FF_X82_Y47_N31
\mem|RAM[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][16]~q\);

-- Location: LCCOMB_X84_Y47_N12
\mem|RAM[21][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[21][16]~feeder_combout\);

-- Location: FF_X84_Y47_N13
\mem|RAM[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][16]~q\);

-- Location: FF_X86_Y47_N23
\mem|RAM[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][16]~q\);

-- Location: LCCOMB_X86_Y47_N22
\mem|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][16]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][16]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][16]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][16]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux47~2_combout\);

-- Location: LCCOMB_X82_Y47_N30
\mem|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux47~2_combout\ & ((\mem|RAM[29][16]~q\))) # (!\mem|Mux47~2_combout\ & (\mem|RAM[25][16]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][16]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[29][16]~q\,
	datad => \mem|Mux47~2_combout\,
	combout => \mem|Mux47~3_combout\);

-- Location: LCCOMB_X81_Y42_N10
\mem|Mux47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux47~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux47~5_combout\,
	datad => \mem|Mux47~3_combout\,
	combout => \mem|Mux47~6_combout\);

-- Location: LCCOMB_X81_Y42_N26
\mem|Mux47~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux47~6_combout\ & (\mem|Mux47~8_combout\)) # (!\mem|Mux47~6_combout\ & ((\mem|Mux47~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|Mux47~8_combout\,
	datac => \mem|Mux47~1_combout\,
	datad => \mem|Mux47~6_combout\,
	combout => \mem|Mux47~9_combout\);

-- Location: LCCOMB_X91_Y47_N26
\mem|RAM[11][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[11][16]~feeder_combout\);

-- Location: FF_X91_Y47_N27
\mem|RAM[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][16]~q\);

-- Location: FF_X92_Y47_N31
\mem|RAM[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][16]~q\);

-- Location: LCCOMB_X87_Y50_N0
\mem|RAM[9][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[9][16]~feeder_combout\);

-- Location: FF_X87_Y50_N1
\mem|RAM[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][16]~q\);

-- Location: FF_X91_Y47_N3
\mem|RAM[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][16]~q\);

-- Location: LCCOMB_X91_Y47_N2
\mem|Mux47~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][16]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][16]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][16]~q\,
	datac => \mem|RAM[8][16]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux47~10_combout\);

-- Location: LCCOMB_X92_Y47_N30
\mem|Mux47~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux47~10_combout\ & (\mem|RAM[11][16]~q\)) # (!\mem|Mux47~10_combout\ & ((\mem|RAM[10][16]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux47~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][16]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][16]~q\,
	datad => \mem|Mux47~10_combout\,
	combout => \mem|Mux47~11_combout\);

-- Location: FF_X87_Y42_N29
\mem|RAM[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][16]~q\);

-- Location: FF_X90_Y42_N25
\mem|RAM[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][16]~q\);

-- Location: LCCOMB_X92_Y42_N2
\mem|RAM[12][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[12][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[12][16]~feeder_combout\);

-- Location: FF_X92_Y42_N3
\mem|RAM[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[12][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][16]~q\);

-- Location: LCCOMB_X92_Y42_N10
\mem|RAM[14][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[14][16]~feeder_combout\);

-- Location: FF_X92_Y42_N11
\mem|RAM[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][16]~q\);

-- Location: LCCOMB_X90_Y42_N18
\mem|Mux47~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & ((\mem|RAM[14][16]~q\))) # (!\t1|Selector30~0_combout\ & (\mem|RAM[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[12][16]~q\,
	datab => \mem|RAM[14][16]~q\,
	datac => \t1|Selector31~0_combout\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux47~17_combout\);

-- Location: LCCOMB_X90_Y42_N24
\mem|Mux47~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux47~17_combout\ & (\mem|RAM[15][16]~q\)) # (!\mem|Mux47~17_combout\ & ((\mem|RAM[13][16]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][16]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][16]~q\,
	datad => \mem|Mux47~17_combout\,
	combout => \mem|Mux47~18_combout\);

-- Location: LCCOMB_X91_Y44_N20
\mem|RAM[3][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[3][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[3][16]~feeder_combout\);

-- Location: FF_X91_Y44_N21
\mem|RAM[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[3][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][16]~q\);

-- Location: LCCOMB_X92_Y44_N24
\mem|RAM[2][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[2][16]~feeder_combout\);

-- Location: FF_X92_Y44_N25
\mem|RAM[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][16]~q\);

-- Location: LCCOMB_X95_Y44_N12
\mem|RAM[1][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[1][16]~feeder_combout\);

-- Location: FF_X95_Y44_N13
\mem|RAM[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][16]~q\);

-- Location: FF_X91_Y46_N19
\mem|RAM[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][16]~q\);

-- Location: LCCOMB_X91_Y46_N18
\mem|Mux47~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][16]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][16]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][16]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][16]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux47~14_combout\);

-- Location: LCCOMB_X90_Y42_N26
\mem|Mux47~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux47~14_combout\ & (\mem|RAM[3][16]~q\)) # (!\mem|Mux47~14_combout\ & ((\mem|RAM[2][16]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[3][16]~q\,
	datac => \mem|RAM[2][16]~q\,
	datad => \mem|Mux47~14_combout\,
	combout => \mem|Mux47~15_combout\);

-- Location: LCCOMB_X96_Y43_N12
\mem|RAM[5][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[5][16]~feeder_combout\);

-- Location: FF_X96_Y43_N13
\mem|RAM[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][16]~q\);

-- Location: FF_X95_Y43_N3
\mem|RAM[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][16]~q\);

-- Location: LCCOMB_X94_Y43_N18
\mem|RAM[6][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][16]~feeder_combout\ = \r_f|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux47~4_combout\,
	combout => \mem|RAM[6][16]~feeder_combout\);

-- Location: FF_X94_Y43_N19
\mem|RAM[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][16]~q\);

-- Location: FF_X94_Y43_N3
\mem|RAM[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][16]~q\);

-- Location: LCCOMB_X94_Y43_N2
\mem|Mux47~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][16]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[6][16]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[4][16]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux47~12_combout\);

-- Location: LCCOMB_X95_Y43_N2
\mem|Mux47~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux47~12_combout\ & ((\mem|RAM[7][16]~q\))) # (!\mem|Mux47~12_combout\ & (\mem|RAM[5][16]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][16]~q\,
	datac => \mem|RAM[7][16]~q\,
	datad => \mem|Mux47~12_combout\,
	combout => \mem|Mux47~13_combout\);

-- Location: LCCOMB_X81_Y42_N12
\mem|Mux47~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~16_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|Mux47~13_combout\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|Mux47~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux47~15_combout\,
	datad => \mem|Mux47~13_combout\,
	combout => \mem|Mux47~16_combout\);

-- Location: LCCOMB_X81_Y42_N18
\mem|Mux47~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux47~16_combout\ & ((\mem|Mux47~18_combout\))) # (!\mem|Mux47~16_combout\ & (\mem|Mux47~11_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux47~11_combout\,
	datac => \mem|Mux47~18_combout\,
	datad => \mem|Mux47~16_combout\,
	combout => \mem|Mux47~19_combout\);

-- Location: LCCOMB_X81_Y42_N6
\mem|Mux47~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux47~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux47~9_combout\)) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux47~19_combout\))))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux47~9_combout\,
	datad => \mem|Mux47~19_combout\,
	combout => \mem|Mux47~20_combout\);

-- Location: LCCOMB_X81_Y42_N24
\mux_mem|MemtoReg_out[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[16]~16_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux47~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[17]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[17]~34_combout\,
	datad => \mem|Mux47~20_combout\,
	combout => \mux_mem|MemtoReg_out[16]~16_combout\);

-- Location: FF_X85_Y42_N17
\r_f|rf_regs[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[16]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][16]~q\);

-- Location: LCCOMB_X86_Y42_N14
\r_f|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux15~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][16]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|rf_regs[0][16]~q\,
	datac => \r_f|rf_regs[1][16]~q\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux15~0_combout\);

-- Location: LCCOMB_X87_Y42_N10
\t1|Add0|auto_generated|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~24_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux47~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datab => \inst_mem|RD\(29),
	datad => \r_f|Mux47~4_combout\,
	combout => \t1|Add0|auto_generated|_~24_combout\);

-- Location: FF_X86_Y42_N25
\r_f|rf_regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[15]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][15]~q\);

-- Location: FF_X85_Y42_N19
\r_f|rf_regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[15]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][15]~q\);

-- Location: FF_X85_Y42_N7
\r_f|rf_regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[15]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][15]~q\);

-- Location: LCCOMB_X85_Y42_N6
\r_f|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux48~2_combout\ = (\inst_mem|RD\(17) & ((\r_f|rf_regs[6][15]~q\) # ((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (((\r_f|rf_regs[0][15]~q\ & !\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][15]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[0][15]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux48~2_combout\);

-- Location: LCCOMB_X86_Y42_N24
\r_f|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux48~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux48~2_combout\ & ((\r_f|rf_regs[7][15]~q\))) # (!\r_f|Mux48~2_combout\ & (\r_f|rf_regs[1][15]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][15]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[7][15]~q\,
	datad => \r_f|Mux48~2_combout\,
	combout => \r_f|Mux48~3_combout\);

-- Location: LCCOMB_X86_Y42_N22
\t1|Add0|auto_generated|_~23_RESYN46\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~23_RESYN46_BDD47\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux48~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux48~3_combout\,
	combout => \t1|Add0|auto_generated|_~23_RESYN46_BDD47\);

-- Location: FF_X81_Y42_N9
\r_f|rf_regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[15]~15_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][15]~q\);

-- Location: FF_X87_Y42_N31
\r_f|rf_regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[15]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][15]~q\);

-- Location: FF_X82_Y42_N23
\r_f|rf_regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[15]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][15]~q\);

-- Location: FF_X82_Y42_N7
\r_f|rf_regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[15]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][15]~q\);

-- Location: LCCOMB_X82_Y42_N6
\r_f|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux48~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][15]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][15]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[8][15]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux48~0_combout\);

-- Location: LCCOMB_X86_Y42_N2
\r_f|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux48~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux48~0_combout\ & (\r_f|rf_regs[15][15]~q\)) # (!\r_f|Mux48~0_combout\ & ((\r_f|rf_regs[14][15]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[15][15]~q\,
	datac => \r_f|rf_regs[14][15]~q\,
	datad => \r_f|Mux48~0_combout\,
	combout => \r_f|Mux48~1_combout\);

-- Location: LCCOMB_X86_Y42_N20
\t1|Add0|auto_generated|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~23_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~23_RESYN46_BDD47\ & ((\r_f|Mux48~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~23_RESYN46_BDD47\,
	datab => \inst_mem|RD\(29),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux48~1_combout\,
	combout => \t1|Add0|auto_generated|_~23_combout\);

-- Location: LCCOMB_X87_Y44_N16
\t1|Add0|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[16]~32_combout\ = ((\r_f|Mux16~0_combout\ $ (\t1|Add0|auto_generated|_~23_combout\ $ (!\t1|Add0|auto_generated|result_int[15]~31\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[16]~33\ = CARRY((\r_f|Mux16~0_combout\ & ((\t1|Add0|auto_generated|_~23_combout\) # (!\t1|Add0|auto_generated|result_int[15]~31\))) # (!\r_f|Mux16~0_combout\ & (\t1|Add0|auto_generated|_~23_combout\ & 
-- !\t1|Add0|auto_generated|result_int[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux16~0_combout\,
	datab => \t1|Add0|auto_generated|_~23_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[15]~31\,
	combout => \t1|Add0|auto_generated|result_int[16]~32_combout\,
	cout => \t1|Add0|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X86_Y42_N4
\r_f|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux48~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux48~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux48~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux48~1_combout\,
	datad => \r_f|Mux48~3_combout\,
	combout => \r_f|Mux48~4_combout\);

-- Location: FF_X87_Y42_N25
\mem|RAM[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][15]~q\);

-- Location: FF_X91_Y43_N31
\mem|RAM[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][15]~q\);

-- Location: FF_X90_Y43_N25
\mem|RAM[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][15]~q\);

-- Location: LCCOMB_X90_Y43_N28
\mem|RAM[13][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[13][15]~feeder_combout\);

-- Location: FF_X90_Y43_N29
\mem|RAM[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][15]~q\);

-- Location: LCCOMB_X90_Y43_N24
\mem|Mux48~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~17_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|RAM[13][15]~q\))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[12][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][15]~q\,
	datad => \mem|RAM[13][15]~q\,
	combout => \mem|Mux48~17_combout\);

-- Location: LCCOMB_X91_Y43_N30
\mem|Mux48~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux48~17_combout\ & (\mem|RAM[15][15]~q\)) # (!\mem|Mux48~17_combout\ & ((\mem|RAM[14][15]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][15]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[14][15]~q\,
	datad => \mem|Mux48~17_combout\,
	combout => \mem|Mux48~18_combout\);

-- Location: LCCOMB_X88_Y46_N22
\mem|RAM[9][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[9][15]~feeder_combout\);

-- Location: FF_X88_Y46_N23
\mem|RAM[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][15]~q\);

-- Location: FF_X90_Y47_N13
\mem|RAM[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][15]~q\);

-- Location: LCCOMB_X92_Y47_N16
\mem|RAM[10][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[10][15]~feeder_combout\);

-- Location: FF_X92_Y47_N17
\mem|RAM[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][15]~q\);

-- Location: FF_X90_Y47_N7
\mem|RAM[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][15]~q\);

-- Location: LCCOMB_X90_Y47_N6
\mem|Mux48~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][15]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[10][15]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][15]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux48~12_combout\);

-- Location: LCCOMB_X90_Y47_N12
\mem|Mux48~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux48~12_combout\ & ((\mem|RAM[11][15]~q\))) # (!\mem|Mux48~12_combout\ & (\mem|RAM[9][15]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][15]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][15]~q\,
	datad => \mem|Mux48~12_combout\,
	combout => \mem|Mux48~13_combout\);

-- Location: LCCOMB_X95_Y44_N24
\mem|RAM[1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[1][15]~feeder_combout\);

-- Location: FF_X95_Y44_N25
\mem|RAM[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][15]~q\);

-- Location: FF_X91_Y44_N31
\mem|RAM[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][15]~q\);

-- Location: LCCOMB_X92_Y44_N16
\mem|RAM[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[2][15]~feeder_combout\);

-- Location: FF_X92_Y44_N17
\mem|RAM[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][15]~q\);

-- Location: FF_X91_Y44_N13
\mem|RAM[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][15]~q\);

-- Location: LCCOMB_X91_Y44_N12
\mem|Mux48~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][15]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[2][15]~q\,
	datac => \mem|RAM[0][15]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux48~14_combout\);

-- Location: LCCOMB_X91_Y44_N30
\mem|Mux48~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux48~14_combout\ & ((\mem|RAM[3][15]~q\))) # (!\mem|Mux48~14_combout\ & (\mem|RAM[1][15]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[1][15]~q\,
	datac => \mem|RAM[3][15]~q\,
	datad => \mem|Mux48~14_combout\,
	combout => \mem|Mux48~15_combout\);

-- Location: LCCOMB_X81_Y42_N30
\mem|Mux48~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~16_combout\ = (\t1|Selector29~0_combout\ & (\t1|Selector28~0_combout\)) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|Mux48~13_combout\)) # (!\t1|Selector28~0_combout\ & ((\mem|Mux48~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux48~13_combout\,
	datad => \mem|Mux48~15_combout\,
	combout => \mem|Mux48~16_combout\);

-- Location: LCCOMB_X95_Y43_N26
\mem|RAM[7][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[7][15]~feeder_combout\);

-- Location: FF_X95_Y43_N27
\mem|RAM[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][15]~q\);

-- Location: FF_X94_Y42_N19
\mem|RAM[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][15]~q\);

-- Location: LCCOMB_X96_Y45_N30
\mem|RAM[5][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[5][15]~feeder_combout\);

-- Location: FF_X96_Y45_N31
\mem|RAM[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][15]~q\);

-- Location: FF_X95_Y45_N27
\mem|RAM[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][15]~q\);

-- Location: LCCOMB_X95_Y45_N26
\mem|Mux48~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][15]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][15]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][15]~q\,
	datac => \mem|RAM[4][15]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux48~10_combout\);

-- Location: LCCOMB_X94_Y42_N18
\mem|Mux48~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux48~10_combout\ & (\mem|RAM[7][15]~q\)) # (!\mem|Mux48~10_combout\ & ((\mem|RAM[6][15]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][15]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[6][15]~q\,
	datad => \mem|Mux48~10_combout\,
	combout => \mem|Mux48~11_combout\);

-- Location: LCCOMB_X81_Y42_N4
\mem|Mux48~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux48~16_combout\ & (\mem|Mux48~18_combout\)) # (!\mem|Mux48~16_combout\ & ((\mem|Mux48~11_combout\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux48~18_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux48~16_combout\,
	datad => \mem|Mux48~11_combout\,
	combout => \mem|Mux48~19_combout\);

-- Location: LCCOMB_X81_Y47_N28
\mem|RAM[23][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[23][15]~feeder_combout\);

-- Location: FF_X81_Y47_N29
\mem|RAM[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][15]~q\);

-- Location: FF_X84_Y47_N31
\mem|RAM[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][15]~q\);

-- Location: FF_X87_Y47_N19
\mem|RAM[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][15]~q\);

-- Location: LCCOMB_X88_Y46_N2
\mem|RAM[27][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[27][15]~feeder_combout\);

-- Location: FF_X88_Y46_N3
\mem|RAM[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][15]~q\);

-- Location: LCCOMB_X87_Y47_N18
\mem|Mux48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~7_combout\ = (\t1|Selector29~0_combout\ & (\t1|Selector28~0_combout\)) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[27][15]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[19][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][15]~q\,
	datad => \mem|RAM[27][15]~q\,
	combout => \mem|Mux48~7_combout\);

-- Location: LCCOMB_X84_Y47_N30
\mem|Mux48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux48~7_combout\ & ((\mem|RAM[31][15]~q\))) # (!\mem|Mux48~7_combout\ & (\mem|RAM[23][15]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][15]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][15]~q\,
	datad => \mem|Mux48~7_combout\,
	combout => \mem|Mux48~8_combout\);

-- Location: LCCOMB_X84_Y49_N22
\mem|RAM[26][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[26][15]~feeder_combout\);

-- Location: FF_X84_Y49_N23
\mem|RAM[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][15]~q\);

-- Location: FF_X87_Y49_N7
\mem|RAM[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][15]~q\);

-- Location: LCCOMB_X86_Y49_N28
\mem|RAM[22][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[22][15]~feeder_combout\);

-- Location: FF_X86_Y49_N29
\mem|RAM[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][15]~q\);

-- Location: FF_X87_Y49_N1
\mem|RAM[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][15]~q\);

-- Location: LCCOMB_X87_Y49_N0
\mem|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~2_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[22][15]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][15]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[18][15]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux48~2_combout\);

-- Location: LCCOMB_X87_Y49_N6
\mem|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux48~2_combout\ & ((\mem|RAM[30][15]~q\))) # (!\mem|Mux48~2_combout\ & (\mem|RAM[26][15]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][15]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][15]~q\,
	datad => \mem|Mux48~2_combout\,
	combout => \mem|Mux48~3_combout\);

-- Location: LCCOMB_X81_Y46_N14
\mem|RAM[24][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[24][15]~feeder_combout\);

-- Location: FF_X81_Y46_N15
\mem|RAM[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][15]~q\);

-- Location: FF_X85_Y43_N3
\mem|RAM[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][15]~q\);

-- Location: LCCOMB_X81_Y43_N26
\mem|RAM[20][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[20][15]~feeder_combout\);

-- Location: FF_X81_Y43_N27
\mem|RAM[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][15]~q\);

-- Location: FF_X85_Y43_N11
\mem|RAM[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][15]~q\);

-- Location: LCCOMB_X85_Y43_N10
\mem|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][15]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][15]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][15]~q\,
	datac => \mem|RAM[16][15]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux48~4_combout\);

-- Location: LCCOMB_X85_Y43_N2
\mem|Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux48~4_combout\ & ((\mem|RAM[28][15]~q\))) # (!\mem|Mux48~4_combout\ & (\mem|RAM[24][15]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][15]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][15]~q\,
	datad => \mem|Mux48~4_combout\,
	combout => \mem|Mux48~5_combout\);

-- Location: LCCOMB_X81_Y42_N22
\mem|Mux48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux48~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & ((\mem|Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux48~3_combout\,
	datad => \mem|Mux48~5_combout\,
	combout => \mem|Mux48~6_combout\);

-- Location: LCCOMB_X83_Y47_N10
\mem|RAM[29][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[29][15]~feeder_combout\);

-- Location: FF_X83_Y47_N11
\mem|RAM[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][15]~q\);

-- Location: FF_X84_Y47_N19
\mem|RAM[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][15]~q\);

-- Location: LCCOMB_X86_Y50_N0
\mem|RAM[25][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[25][15]~feeder_combout\);

-- Location: FF_X86_Y50_N1
\mem|RAM[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][15]~q\);

-- Location: LCCOMB_X86_Y47_N16
\mem|RAM[17][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][15]~feeder_combout\ = \r_f|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux48~4_combout\,
	combout => \mem|RAM[17][15]~feeder_combout\);

-- Location: FF_X86_Y47_N17
\mem|RAM[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][15]~q\);

-- Location: LCCOMB_X84_Y47_N10
\mem|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~0_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[25][15]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((!\t1|Selector29~0_combout\ & \mem|RAM[17][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][15]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|RAM[17][15]~q\,
	combout => \mem|Mux48~0_combout\);

-- Location: LCCOMB_X84_Y47_N18
\mem|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux48~0_combout\ & (\mem|RAM[29][15]~q\)) # (!\mem|Mux48~0_combout\ & ((\mem|RAM[21][15]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[29][15]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[21][15]~q\,
	datad => \mem|Mux48~0_combout\,
	combout => \mem|Mux48~1_combout\);

-- Location: LCCOMB_X81_Y42_N16
\mem|Mux48~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux48~6_combout\ & (\mem|Mux48~8_combout\)) # (!\mem|Mux48~6_combout\ & ((\mem|Mux48~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux48~8_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux48~6_combout\,
	datad => \mem|Mux48~1_combout\,
	combout => \mem|Mux48~9_combout\);

-- Location: LCCOMB_X81_Y42_N28
\mem|Mux48~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux48~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux48~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux48~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux48~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux48~19_combout\,
	datad => \mem|Mux48~9_combout\,
	combout => \mem|Mux48~20_combout\);

-- Location: LCCOMB_X81_Y42_N8
\mux_mem|MemtoReg_out[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[15]~15_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux48~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[16]~32_combout\,
	datad => \mem|Mux48~20_combout\,
	combout => \mux_mem|MemtoReg_out[15]~15_combout\);

-- Location: FF_X86_Y42_N31
\r_f|rf_regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[15]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][15]~q\);

-- Location: LCCOMB_X86_Y42_N30
\r_f|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux16~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][15]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|rf_regs[1][15]~q\,
	datad => \r_f|rf_regs[0][15]~q\,
	combout => \r_f|Mux16~0_combout\);

-- Location: LCCOMB_X87_Y44_N18
\t1|Add0|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[17]~34_combout\ = (\r_f|Mux15~0_combout\ & ((\t1|Add0|auto_generated|_~24_combout\ & (\t1|Add0|auto_generated|result_int[16]~33\ & VCC)) # (!\t1|Add0|auto_generated|_~24_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[16]~33\)))) # (!\r_f|Mux15~0_combout\ & ((\t1|Add0|auto_generated|_~24_combout\ & (!\t1|Add0|auto_generated|result_int[16]~33\)) # (!\t1|Add0|auto_generated|_~24_combout\ & ((\t1|Add0|auto_generated|result_int[16]~33\) 
-- # (GND)))))
-- \t1|Add0|auto_generated|result_int[17]~35\ = CARRY((\r_f|Mux15~0_combout\ & (!\t1|Add0|auto_generated|_~24_combout\ & !\t1|Add0|auto_generated|result_int[16]~33\)) # (!\r_f|Mux15~0_combout\ & ((!\t1|Add0|auto_generated|result_int[16]~33\) # 
-- (!\t1|Add0|auto_generated|_~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux15~0_combout\,
	datab => \t1|Add0|auto_generated|_~24_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[16]~33\,
	combout => \t1|Add0|auto_generated|result_int[17]~34_combout\,
	cout => \t1|Add0|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X87_Y43_N20
\mem|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~2_combout\ = (\t1|Add0|auto_generated|result_int[14]~28_combout\) # ((\t1|Add0|auto_generated|result_int[15]~30_combout\) # ((\t1|Add0|auto_generated|result_int[17]~34_combout\) # (\t1|Add0|auto_generated|result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[14]~28_combout\,
	datab => \t1|Add0|auto_generated|result_int[15]~30_combout\,
	datac => \t1|Add0|auto_generated|result_int[17]~34_combout\,
	datad => \t1|Add0|auto_generated|result_int[16]~32_combout\,
	combout => \mem|LessThan0~2_combout\);

-- Location: LCCOMB_X86_Y47_N10
\mem|Decoder0~70_RESYN32_RESYN50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~70_RESYN32_RESYN50_BDD51\ = (\t1|Selector27~0_combout\ & (\mem|Decoder0~48_combout\ & (\mem|Decoder0~97_combout\ & !\mem|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Decoder0~48_combout\,
	datac => \mem|Decoder0~97_combout\,
	datad => \mem|LessThan0~0_combout\,
	combout => \mem|Decoder0~70_RESYN32_RESYN50_BDD51\);

-- Location: LCCOMB_X86_Y47_N18
\mem|Decoder0~70_RESYN32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~70_RESYN32_BDD33\ = (!\t1|Add0|auto_generated|result_int[23]~46_combout\ & (!\mem|LessThan0~2_combout\ & (!\mem|LessThan0~1_combout\ & \mem|Decoder0~70_RESYN32_RESYN50_BDD51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datab => \mem|LessThan0~2_combout\,
	datac => \mem|LessThan0~1_combout\,
	datad => \mem|Decoder0~70_RESYN32_RESYN50_BDD51\,
	combout => \mem|Decoder0~70_RESYN32_BDD33\);

-- Location: LCCOMB_X86_Y47_N2
\mem|Decoder0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~70_combout\ = (!\mem|LessThan0~8_RESYN6_BDD7\ & (\mem|Decoder0~70_RESYN32_BDD33\ & (!\mem|LessThan0~8_RESYN4_BDD5\ & !\mem|LessThan0~8_RESYN8_BDD9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~8_RESYN6_BDD7\,
	datab => \mem|Decoder0~70_RESYN32_BDD33\,
	datac => \mem|LessThan0~8_RESYN4_BDD5\,
	datad => \mem|LessThan0~8_RESYN8_BDD9\,
	combout => \mem|Decoder0~70_combout\);

-- Location: FF_X81_Y47_N17
\mem|RAM[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][12]~q\);

-- Location: LCCOMB_X87_Y47_N8
\mem|RAM[19][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[19][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[19][12]~feeder_combout\);

-- Location: FF_X87_Y47_N9
\mem|RAM[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[19][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][12]~q\);

-- Location: LCCOMB_X85_Y47_N24
\mem|Mux51~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~7_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[23][12]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[19][12]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[23][12]~q\,
	datac => \mem|RAM[19][12]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux51~7_combout\);

-- Location: LCCOMB_X84_Y47_N14
\mem|Mux51~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux51~7_combout\ & ((\mem|RAM[31][12]~q\))) # (!\mem|Mux51~7_combout\ & (\mem|RAM[27][12]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[27][12]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[31][12]~q\,
	datad => \mem|Mux51~7_combout\,
	combout => \mem|Mux51~8_combout\);

-- Location: LCCOMB_X81_Y46_N28
\mem|RAM[20][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[20][12]~feeder_combout\);

-- Location: FF_X81_Y46_N29
\mem|RAM[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][12]~q\);

-- Location: FF_X84_Y46_N31
\mem|RAM[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][12]~q\);

-- Location: LCCOMB_X82_Y46_N30
\mem|RAM[16][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[16][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[16][12]~feeder_combout\);

-- Location: FF_X82_Y46_N31
\mem|RAM[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[16][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][12]~q\);

-- Location: LCCOMB_X82_Y46_N6
\mem|RAM[24][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[24][12]~feeder_combout\);

-- Location: FF_X82_Y46_N7
\mem|RAM[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][12]~q\);

-- Location: LCCOMB_X84_Y46_N28
\mem|Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[24][12]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[16][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[16][12]~q\,
	datac => \mem|RAM[24][12]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux51~4_combout\);

-- Location: LCCOMB_X84_Y46_N30
\mem|Mux51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux51~4_combout\ & ((\mem|RAM[28][12]~q\))) # (!\mem|Mux51~4_combout\ & (\mem|RAM[20][12]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][12]~q\,
	datac => \mem|RAM[28][12]~q\,
	datad => \mem|Mux51~4_combout\,
	combout => \mem|Mux51~5_combout\);

-- Location: LCCOMB_X86_Y50_N16
\mem|RAM[25][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[25][12]~feeder_combout\);

-- Location: FF_X86_Y50_N17
\mem|RAM[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][12]~q\);

-- Location: FF_X83_Y47_N29
\mem|RAM[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][12]~q\);

-- Location: LCCOMB_X84_Y47_N24
\mem|RAM[21][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][12]~feeder_combout\ = \r_f|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux51~4_combout\,
	combout => \mem|RAM[21][12]~feeder_combout\);

-- Location: FF_X84_Y47_N25
\mem|RAM[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][12]~q\);

-- Location: FF_X83_Y47_N3
\mem|RAM[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][12]~q\);

-- Location: LCCOMB_X83_Y47_N2
\mem|Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][12]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][12]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[21][12]~q\,
	datac => \mem|RAM[17][12]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux51~2_combout\);

-- Location: LCCOMB_X83_Y47_N28
\mem|Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux51~2_combout\ & ((\mem|RAM[29][12]~q\))) # (!\mem|Mux51~2_combout\ & (\mem|RAM[25][12]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[25][12]~q\,
	datac => \mem|RAM[29][12]~q\,
	datad => \mem|Mux51~2_combout\,
	combout => \mem|Mux51~3_combout\);

-- Location: LCCOMB_X84_Y46_N12
\mem|Mux51~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux51~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux51~5_combout\,
	datad => \mem|Mux51~3_combout\,
	combout => \mem|Mux51~6_combout\);

-- Location: LCCOMB_X84_Y46_N18
\mem|Mux51~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux51~6_combout\ & ((\mem|Mux51~8_combout\))) # (!\mem|Mux51~6_combout\ & (\mem|Mux51~1_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux51~1_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux51~8_combout\,
	datad => \mem|Mux51~6_combout\,
	combout => \mem|Mux51~9_combout\);

-- Location: LCCOMB_X84_Y46_N20
\mem|Mux51~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux51~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux51~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux51~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux51~19_combout\,
	datad => \mem|Mux51~9_combout\,
	combout => \mem|Mux51~20_combout\);

-- Location: LCCOMB_X84_Y46_N26
\mux_mem|MemtoReg_out[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[12]~12_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux51~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[13]~26_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux51~20_combout\,
	combout => \mux_mem|MemtoReg_out[12]~12_combout\);

-- Location: FF_X83_Y45_N11
\r_f|rf_regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[12]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][12]~q\);

-- Location: FF_X83_Y45_N31
\r_f|rf_regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[12]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][12]~q\);

-- Location: FF_X83_Y42_N11
\r_f|rf_regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[12]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][12]~q\);

-- Location: LCCOMB_X83_Y45_N0
\r_f|Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux51~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & ((\r_f|rf_regs[6][12]~q\))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[0][12]~q\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[6][12]~q\,
	combout => \r_f|Mux51~2_combout\);

-- Location: LCCOMB_X83_Y45_N30
\r_f|Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux51~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux51~2_combout\ & ((\r_f|rf_regs[7][12]~q\))) # (!\r_f|Mux51~2_combout\ & (\r_f|rf_regs[1][12]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][12]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[7][12]~q\,
	datad => \r_f|Mux51~2_combout\,
	combout => \r_f|Mux51~3_combout\);

-- Location: LCCOMB_X83_Y44_N26
\t1|Add0|auto_generated|_~19_RESYN28\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~19_RESYN28_BDD29\ = (\inst_mem|RD\(30)) # ((!\r_f|Mux51~3_combout\ & !\inst_mem|RD\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(30),
	datac => \r_f|Mux51~3_combout\,
	datad => \inst_mem|RD\(19),
	combout => \t1|Add0|auto_generated|_~19_RESYN28_BDD29\);

-- Location: LCCOMB_X83_Y44_N20
\t1|Add0|auto_generated|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~19_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~19_RESYN28_BDD29\ & ((\r_f|Mux51~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \t1|Add0|auto_generated|_~19_RESYN28_BDD29\,
	datad => \r_f|Mux51~1_combout\,
	combout => \t1|Add0|auto_generated|_~19_combout\);

-- Location: LCCOMB_X88_Y44_N30
\mem|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~1_combout\ = (\t1|Add0|auto_generated|result_int[13]~26_combout\) # ((\t1|Add0|auto_generated|result_int[11]~22_combout\) # ((\t1|Add0|auto_generated|result_int[10]~20_combout\) # (\t1|Add0|auto_generated|result_int[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[13]~26_combout\,
	datab => \t1|Add0|auto_generated|result_int[11]~22_combout\,
	datac => \t1|Add0|auto_generated|result_int[10]~20_combout\,
	datad => \t1|Add0|auto_generated|result_int[12]~24_combout\,
	combout => \mem|LessThan0~1_combout\);

-- Location: LCCOMB_X88_Y47_N14
\mem|Decoder0~89_RESYN42_RESYN60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~89_RESYN42_RESYN60_BDD61\ = (!\t1|Selector27~0_combout\ & (\mem|Decoder0~52_combout\ & (\mem|Decoder0~97_combout\ & !\mem|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Decoder0~52_combout\,
	datac => \mem|Decoder0~97_combout\,
	datad => \mem|LessThan0~0_combout\,
	combout => \mem|Decoder0~89_RESYN42_RESYN60_BDD61\);

-- Location: LCCOMB_X88_Y47_N2
\mem|Decoder0~89_RESYN42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~89_RESYN42_BDD43\ = (!\t1|Add0|auto_generated|result_int[23]~46_combout\ & (!\mem|LessThan0~1_combout\ & (\mem|Decoder0~89_RESYN42_RESYN60_BDD61\ & !\mem|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datab => \mem|LessThan0~1_combout\,
	datac => \mem|Decoder0~89_RESYN42_RESYN60_BDD61\,
	datad => \mem|LessThan0~2_combout\,
	combout => \mem|Decoder0~89_RESYN42_BDD43\);

-- Location: LCCOMB_X91_Y44_N0
\mem|Decoder0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~89_combout\ = (!\mem|LessThan0~8_RESYN8_BDD9\ & (!\mem|LessThan0~8_RESYN4_BDD5\ & (!\mem|LessThan0~8_RESYN6_BDD7\ & \mem|Decoder0~89_RESYN42_BDD43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~8_RESYN8_BDD9\,
	datab => \mem|LessThan0~8_RESYN4_BDD5\,
	datac => \mem|LessThan0~8_RESYN6_BDD7\,
	datad => \mem|Decoder0~89_RESYN42_BDD43\,
	combout => \mem|Decoder0~89_combout\);

-- Location: FF_X91_Y44_N5
\mem|RAM[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][22]~q\);

-- Location: LCCOMB_X94_Y44_N28
\mem|RAM[1][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[1][22]~feeder_combout\);

-- Location: FF_X94_Y44_N29
\mem|RAM[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][22]~q\);

-- Location: FF_X91_Y46_N3
\mem|RAM[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][22]~q\);

-- Location: LCCOMB_X91_Y46_N2
\mem|Mux41~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][22]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][22]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][22]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][22]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux41~14_combout\);

-- Location: LCCOMB_X91_Y44_N4
\mem|Mux41~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux41~14_combout\ & ((\mem|RAM[3][22]~q\))) # (!\mem|Mux41~14_combout\ & (\mem|RAM[2][22]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux41~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][22]~q\,
	datac => \mem|RAM[3][22]~q\,
	datad => \mem|Mux41~14_combout\,
	combout => \mem|Mux41~15_combout\);

-- Location: LCCOMB_X96_Y45_N6
\mem|RAM[5][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[5][22]~feeder_combout\);

-- Location: FF_X96_Y45_N7
\mem|RAM[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][22]~q\);

-- Location: FF_X94_Y45_N11
\mem|RAM[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][22]~q\);

-- Location: LCCOMB_X97_Y43_N10
\mem|RAM[6][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[6][22]~feeder_combout\);

-- Location: FF_X97_Y43_N11
\mem|RAM[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][22]~q\);

-- Location: FF_X94_Y45_N17
\mem|RAM[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][22]~q\);

-- Location: LCCOMB_X94_Y45_N16
\mem|Mux41~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][22]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][22]~q\,
	datac => \mem|RAM[4][22]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux41~12_combout\);

-- Location: LCCOMB_X94_Y45_N10
\mem|Mux41~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux41~12_combout\ & ((\mem|RAM[7][22]~q\))) # (!\mem|Mux41~12_combout\ & (\mem|RAM[5][22]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][22]~q\,
	datac => \mem|RAM[7][22]~q\,
	datad => \mem|Mux41~12_combout\,
	combout => \mem|Mux41~13_combout\);

-- Location: LCCOMB_X84_Y41_N22
\mem|Mux41~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~16_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|Mux41~13_combout\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|Mux41~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux41~15_combout\,
	datad => \mem|Mux41~13_combout\,
	combout => \mem|Mux41~16_combout\);

-- Location: LCCOMB_X92_Y48_N14
\mem|RAM[9][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[9][22]~feeder_combout\);

-- Location: FF_X92_Y48_N15
\mem|RAM[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][22]~q\);

-- Location: FF_X91_Y48_N13
\mem|RAM[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][22]~q\);

-- Location: LCCOMB_X91_Y48_N12
\mem|Mux41~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][22]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][22]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][22]~q\,
	datac => \mem|RAM[8][22]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux41~10_combout\);

-- Location: LCCOMB_X92_Y48_N24
\mem|RAM[11][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[11][22]~feeder_combout\);

-- Location: FF_X92_Y48_N25
\mem|RAM[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][22]~q\);

-- Location: FF_X91_Y48_N11
\mem|RAM[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][22]~q\);

-- Location: LCCOMB_X91_Y48_N10
\mem|Mux41~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~11_combout\ = (\mem|Mux41~10_combout\ & ((\mem|RAM[11][22]~q\) # ((!\t1|Selector30~0_combout\)))) # (!\mem|Mux41~10_combout\ & (((\mem|RAM[10][22]~q\ & \t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux41~10_combout\,
	datab => \mem|RAM[11][22]~q\,
	datac => \mem|RAM[10][22]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux41~11_combout\);

-- Location: LCCOMB_X84_Y41_N8
\mem|Mux41~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux41~16_combout\ & (\mem|Mux41~18_combout\)) # (!\mem|Mux41~16_combout\ & ((\mem|Mux41~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux41~18_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux41~16_combout\,
	datad => \mem|Mux41~11_combout\,
	combout => \mem|Mux41~19_combout\);

-- Location: LCCOMB_X88_Y42_N30
\mem|RAM[31][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[31][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[31][22]~feeder_combout\);

-- Location: FF_X88_Y42_N31
\mem|RAM[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[31][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][22]~q\);

-- Location: LCCOMB_X88_Y48_N20
\mem|RAM[27][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[27][22]~feeder_combout\);

-- Location: FF_X88_Y48_N21
\mem|RAM[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][22]~q\);

-- Location: LCCOMB_X81_Y47_N20
\mem|RAM[23][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[23][22]~feeder_combout\);

-- Location: FF_X81_Y47_N21
\mem|RAM[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][22]~q\);

-- Location: FF_X88_Y44_N15
\mem|RAM[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][22]~q\);

-- Location: LCCOMB_X88_Y44_N14
\mem|Mux41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~7_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[23][22]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[19][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[23][22]~q\,
	datac => \mem|RAM[19][22]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux41~7_combout\);

-- Location: LCCOMB_X84_Y41_N24
\mem|Mux41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux41~7_combout\ & (\mem|RAM[31][22]~q\)) # (!\mem|Mux41~7_combout\ & ((\mem|RAM[27][22]~q\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[31][22]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[27][22]~q\,
	datad => \mem|Mux41~7_combout\,
	combout => \mem|Mux41~8_combout\);

-- Location: LCCOMB_X84_Y49_N8
\mem|RAM[22][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[22][22]~feeder_combout\);

-- Location: FF_X84_Y49_N9
\mem|RAM[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][22]~q\);

-- Location: LCCOMB_X85_Y49_N14
\mem|RAM[30][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[30][22]~feeder_combout\);

-- Location: FF_X85_Y49_N15
\mem|RAM[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][22]~q\);

-- Location: LCCOMB_X84_Y49_N18
\mem|RAM[26][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[26][22]~feeder_combout\);

-- Location: FF_X84_Y49_N19
\mem|RAM[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][22]~q\);

-- Location: FF_X85_Y49_N29
\mem|RAM[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][22]~q\);

-- Location: LCCOMB_X85_Y49_N28
\mem|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][22]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][22]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][22]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux41~0_combout\);

-- Location: LCCOMB_X85_Y49_N8
\mem|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux41~0_combout\ & ((\mem|RAM[30][22]~q\))) # (!\mem|Mux41~0_combout\ & (\mem|RAM[22][22]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][22]~q\,
	datab => \mem|RAM[30][22]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux41~0_combout\,
	combout => \mem|Mux41~1_combout\);

-- Location: LCCOMB_X82_Y43_N26
\mem|RAM[20][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[20][22]~feeder_combout\);

-- Location: FF_X82_Y43_N27
\mem|RAM[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][22]~q\);

-- Location: FF_X81_Y44_N17
\mem|RAM[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][22]~q\);

-- Location: LCCOMB_X81_Y46_N26
\mem|RAM[24][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[24][22]~feeder_combout\);

-- Location: FF_X81_Y46_N27
\mem|RAM[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][22]~q\);

-- Location: FF_X81_Y44_N21
\mem|RAM[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][22]~q\);

-- Location: LCCOMB_X81_Y44_N20
\mem|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][22]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[24][22]~q\,
	datac => \mem|RAM[16][22]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux41~4_combout\);

-- Location: LCCOMB_X81_Y44_N16
\mem|Mux41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux41~4_combout\ & ((\mem|RAM[28][22]~q\))) # (!\mem|Mux41~4_combout\ & (\mem|RAM[20][22]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][22]~q\,
	datac => \mem|RAM[28][22]~q\,
	datad => \mem|Mux41~4_combout\,
	combout => \mem|Mux41~5_combout\);

-- Location: LCCOMB_X82_Y48_N30
\mem|RAM[25][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[25][22]~feeder_combout\);

-- Location: FF_X82_Y48_N31
\mem|RAM[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][22]~q\);

-- Location: FF_X82_Y47_N9
\mem|RAM[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][22]~q\);

-- Location: LCCOMB_X84_Y47_N8
\mem|RAM[21][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][22]~feeder_combout\ = \r_f|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux41~4_combout\,
	combout => \mem|RAM[21][22]~feeder_combout\);

-- Location: FF_X84_Y47_N9
\mem|RAM[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][22]~q\);

-- Location: FF_X82_Y47_N7
\mem|RAM[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][22]~q\);

-- Location: LCCOMB_X82_Y47_N6
\mem|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][22]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][22]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][22]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][22]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux41~2_combout\);

-- Location: LCCOMB_X82_Y47_N8
\mem|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux41~2_combout\ & ((\mem|RAM[29][22]~q\))) # (!\mem|Mux41~2_combout\ & (\mem|RAM[25][22]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][22]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[29][22]~q\,
	datad => \mem|Mux41~2_combout\,
	combout => \mem|Mux41~3_combout\);

-- Location: LCCOMB_X84_Y41_N2
\mem|Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux41~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux41~5_combout\,
	datad => \mem|Mux41~3_combout\,
	combout => \mem|Mux41~6_combout\);

-- Location: LCCOMB_X84_Y41_N0
\mem|Mux41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux41~6_combout\ & (\mem|Mux41~8_combout\)) # (!\mem|Mux41~6_combout\ & ((\mem|Mux41~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|Mux41~8_combout\,
	datac => \mem|Mux41~1_combout\,
	datad => \mem|Mux41~6_combout\,
	combout => \mem|Mux41~9_combout\);

-- Location: LCCOMB_X84_Y41_N12
\mem|Mux41~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux41~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux41~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux41~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux41~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux41~19_combout\,
	datad => \mem|Mux41~9_combout\,
	combout => \mem|Mux41~20_combout\);

-- Location: LCCOMB_X84_Y41_N14
\mux_mem|MemtoReg_out[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[22]~22_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux41~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[23]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux41~20_combout\,
	combout => \mux_mem|MemtoReg_out[22]~22_combout\);

-- Location: FF_X87_Y41_N9
\r_f|rf_regs[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[22]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][22]~q\);

-- Location: LCCOMB_X87_Y41_N6
\r_f|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux9~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][22]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|rf_regs[0][22]~q\,
	datad => \r_f|rf_regs[1][22]~q\,
	combout => \r_f|Mux9~0_combout\);

-- Location: LCCOMB_X86_Y41_N26
\t1|Add0|auto_generated|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~35_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux41~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux41~4_combout\,
	combout => \t1|Add0|auto_generated|_~35_combout\);

-- Location: FF_X86_Y44_N23
\r_f|rf_regs[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[21]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][21]~q\);

-- Location: FF_X86_Y44_N29
\r_f|rf_regs[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[21]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][21]~q\);

-- Location: FF_X85_Y42_N9
\r_f|rf_regs[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[21]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][21]~q\);

-- Location: LCCOMB_X85_Y42_N8
\r_f|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux42~0_combout\ = (\inst_mem|RD\(17) & (((\r_f|rf_regs[6][21]~q\) # (\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][21]~q\ & ((!\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][21]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[6][21]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux42~0_combout\);

-- Location: LCCOMB_X86_Y44_N28
\r_f|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux42~1_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux42~0_combout\ & (\r_f|rf_regs[7][21]~q\)) # (!\r_f|Mux42~0_combout\ & ((\r_f|rf_regs[1][21]~q\))))) # (!\inst_mem|RD\(16) & (((\r_f|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][21]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[1][21]~q\,
	datad => \r_f|Mux42~0_combout\,
	combout => \r_f|Mux42~1_combout\);

-- Location: FF_X85_Y41_N9
\r_f|rf_regs[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[21]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][21]~q\);

-- Location: FF_X85_Y41_N27
\r_f|rf_regs[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[21]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][21]~q\);

-- Location: LCCOMB_X85_Y41_N2
\r_f|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux42~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17)) # (\r_f|rf_regs[9][21]~q\)))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][21]~q\ & (!\inst_mem|RD\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[8][21]~q\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[9][21]~q\,
	combout => \r_f|Mux42~2_combout\);

-- Location: FF_X86_Y41_N5
\r_f|rf_regs[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[21]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][21]~q\);

-- Location: FF_X84_Y41_N29
\r_f|rf_regs[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[21]~21_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][21]~q\);

-- Location: LCCOMB_X86_Y41_N18
\r_f|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux42~3_combout\ = (\r_f|Mux42~2_combout\ & (((\r_f|rf_regs[15][21]~q\)) # (!\inst_mem|RD\(17)))) # (!\r_f|Mux42~2_combout\ & (\inst_mem|RD\(17) & (\r_f|rf_regs[14][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux42~2_combout\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][21]~q\,
	datad => \r_f|rf_regs[15][21]~q\,
	combout => \r_f|Mux42~3_combout\);

-- Location: LCCOMB_X86_Y44_N22
\t1|Add0|auto_generated|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~33_combout\ = (\inst_mem|RD\(30)) # ((\inst_mem|RD\(19) & !\r_f|Mux42~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(30),
	datad => \r_f|Mux42~3_combout\,
	combout => \t1|Add0|auto_generated|_~33_combout\);

-- Location: LCCOMB_X86_Y44_N20
\t1|Add0|auto_generated|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~34_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~33_combout\ & ((\r_f|Mux42~1_combout\) # (\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \r_f|Mux42~1_combout\,
	datac => \inst_mem|RD\(19),
	datad => \t1|Add0|auto_generated|_~33_combout\,
	combout => \t1|Add0|auto_generated|_~34_combout\);

-- Location: FF_X85_Y40_N9
\r_f|rf_regs[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[20]~20_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][20]~q\);

-- Location: FF_X85_Y40_N5
\r_f|rf_regs[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[20]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][20]~q\);

-- Location: FF_X84_Y40_N11
\r_f|rf_regs[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[20]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][20]~q\);

-- Location: FF_X84_Y40_N5
\r_f|rf_regs[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[20]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][20]~q\);

-- Location: LCCOMB_X85_Y40_N16
\r_f|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux43~2_combout\ = (\inst_mem|RD\(16) & ((\r_f|rf_regs[9][20]~q\) # ((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & (((\r_f|rf_regs[8][20]~q\ & !\inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][20]~q\,
	datab => \r_f|rf_regs[8][20]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux43~2_combout\);

-- Location: LCCOMB_X85_Y40_N4
\r_f|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux43~3_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux43~2_combout\ & (\r_f|rf_regs[15][20]~q\)) # (!\r_f|Mux43~2_combout\ & ((\r_f|rf_regs[14][20]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][20]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][20]~q\,
	datad => \r_f|Mux43~2_combout\,
	combout => \r_f|Mux43~3_combout\);

-- Location: LCCOMB_X85_Y40_N22
\t1|Add0|auto_generated|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~31_combout\ = (\inst_mem|RD\(30)) # ((!\r_f|Mux43~3_combout\ & \inst_mem|RD\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux43~3_combout\,
	datac => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(30),
	combout => \t1|Add0|auto_generated|_~31_combout\);

-- Location: FF_X85_Y42_N13
\r_f|rf_regs[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[20]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][20]~q\);

-- Location: LCCOMB_X85_Y42_N28
\r_f|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux43~0_combout\ = (\inst_mem|RD\(17) & ((\r_f|rf_regs[6][20]~q\) # ((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (((\r_f|rf_regs[0][20]~q\ & !\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][20]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[0][20]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux43~0_combout\);

-- Location: FF_X86_Y44_N1
\r_f|rf_regs[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[20]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][20]~q\);

-- Location: FF_X86_Y44_N5
\r_f|rf_regs[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[20]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][20]~q\);

-- Location: LCCOMB_X86_Y44_N4
\r_f|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux43~1_combout\ = (\r_f|Mux43~0_combout\ & (((\r_f|rf_regs[7][20]~q\) # (!\inst_mem|RD\(16))))) # (!\r_f|Mux43~0_combout\ & (\r_f|rf_regs[1][20]~q\ & ((\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux43~0_combout\,
	datab => \r_f|rf_regs[1][20]~q\,
	datac => \r_f|rf_regs[7][20]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux43~1_combout\);

-- Location: LCCOMB_X86_Y44_N24
\t1|Add0|auto_generated|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~32_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~31_combout\ & ((\r_f|Mux43~1_combout\) # (\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \t1|Add0|auto_generated|_~31_combout\,
	datac => \r_f|Mux43~1_combout\,
	datad => \inst_mem|RD\(19),
	combout => \t1|Add0|auto_generated|_~32_combout\);

-- Location: FF_X86_Y44_N31
\r_f|rf_regs[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[19]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][19]~q\);

-- Location: FF_X85_Y42_N21
\r_f|rf_regs[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[19]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][19]~q\);

-- Location: LCCOMB_X85_Y44_N20
\r_f|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux12~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][19]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|rf_regs[1][19]~q\,
	datac => \r_f|rf_regs[0][19]~q\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux12~0_combout\);

-- Location: FF_X85_Y42_N27
\r_f|rf_regs[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[18]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][18]~q\);

-- Location: FF_X85_Y42_N15
\r_f|rf_regs[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[18]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][18]~q\);

-- Location: LCCOMB_X85_Y42_N24
\r_f|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux45~2_combout\ = (\inst_mem|RD\(17) & (((\r_f|rf_regs[6][18]~q\) # (\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][18]~q\ & ((!\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][18]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[6][18]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux45~2_combout\);

-- Location: FF_X86_Y42_N1
\r_f|rf_regs[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[18]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][18]~q\);

-- Location: LCCOMB_X86_Y42_N0
\r_f|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux45~3_combout\ = (\r_f|Mux45~2_combout\ & (((\r_f|rf_regs[7][18]~q\) # (!\inst_mem|RD\(16))))) # (!\r_f|Mux45~2_combout\ & (\r_f|rf_regs[1][18]~q\ & ((\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][18]~q\,
	datab => \r_f|Mux45~2_combout\,
	datac => \r_f|rf_regs[7][18]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux45~3_combout\);

-- Location: LCCOMB_X87_Y42_N14
\t1|Add0|auto_generated|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~27_combout\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux45~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux45~3_combout\,
	datad => \inst_mem|RD\(30),
	combout => \t1|Add0|auto_generated|_~27_combout\);

-- Location: FF_X91_Y42_N1
\r_f|rf_regs[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[18]~18_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][18]~q\);

-- Location: FF_X87_Y42_N13
\r_f|rf_regs[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[18]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][18]~q\);

-- Location: FF_X82_Y42_N31
\r_f|rf_regs[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[18]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][18]~q\);

-- Location: FF_X82_Y42_N25
\r_f|rf_regs[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[18]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][18]~q\);

-- Location: LCCOMB_X82_Y42_N26
\r_f|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux45~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][18]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][18]~q\,
	datab => \r_f|rf_regs[8][18]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux45~0_combout\);

-- Location: LCCOMB_X87_Y42_N12
\r_f|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux45~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux45~0_combout\ & (\r_f|rf_regs[15][18]~q\)) # (!\r_f|Mux45~0_combout\ & ((\r_f|rf_regs[14][18]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][18]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][18]~q\,
	datad => \r_f|Mux45~0_combout\,
	combout => \r_f|Mux45~1_combout\);

-- Location: LCCOMB_X87_Y42_N2
\t1|Add0|auto_generated|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~28_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~27_combout\ & ((\r_f|Mux45~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(29),
	datac => \t1|Add0|auto_generated|_~27_combout\,
	datad => \r_f|Mux45~1_combout\,
	combout => \t1|Add0|auto_generated|_~28_combout\);

-- Location: FF_X82_Y42_N5
\r_f|rf_regs[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[17]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][17]~q\);

-- Location: FF_X82_Y42_N19
\r_f|rf_regs[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[17]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][17]~q\);

-- Location: LCCOMB_X82_Y42_N20
\r_f|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux46~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][17]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][17]~q\,
	datab => \r_f|rf_regs[9][17]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux46~0_combout\);

-- Location: FF_X91_Y42_N23
\r_f|rf_regs[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[17]~17_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][17]~q\);

-- Location: FF_X87_Y42_N9
\r_f|rf_regs[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[17]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][17]~q\);

-- Location: LCCOMB_X87_Y42_N8
\r_f|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux46~1_combout\ = (\r_f|Mux46~0_combout\ & ((\r_f|rf_regs[15][17]~q\) # ((!\inst_mem|RD\(17))))) # (!\r_f|Mux46~0_combout\ & (((\r_f|rf_regs[14][17]~q\ & \inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux46~0_combout\,
	datab => \r_f|rf_regs[15][17]~q\,
	datac => \r_f|rf_regs[14][17]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux46~1_combout\);

-- Location: FF_X86_Y42_N5
\r_f|rf_regs[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[17]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][17]~q\);

-- Location: LCCOMB_X83_Y42_N16
\r_f|rf_regs[0][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[0][17]~feeder_combout\ = \mux_mem|MemtoReg_out[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[17]~17_combout\,
	combout => \r_f|rf_regs[0][17]~feeder_combout\);

-- Location: FF_X83_Y42_N17
\r_f|rf_regs[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[0][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][17]~q\);

-- Location: FF_X83_Y42_N27
\r_f|rf_regs[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[17]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][17]~q\);

-- Location: LCCOMB_X83_Y42_N14
\r_f|Mux46~3_RESYN0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux46~3_RESYN0_BDD1\ = (\inst_mem|RD\(17) & (((\r_f|rf_regs[6][17]~q\) # (\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][17]~q\ & ((!\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[0][17]~q\,
	datac => \r_f|rf_regs[6][17]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux46~3_RESYN0_BDD1\);

-- Location: LCCOMB_X87_Y42_N18
\r_f|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux46~3_combout\ = (\r_f|Mux46~3_RESYN0_BDD1\ & (((\r_f|rf_regs[7][17]~q\) # (!\inst_mem|RD\(16))))) # (!\r_f|Mux46~3_RESYN0_BDD1\ & (\r_f|rf_regs[1][17]~q\ & ((\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][17]~q\,
	datab => \r_f|rf_regs[7][17]~q\,
	datac => \r_f|Mux46~3_RESYN0_BDD1\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux46~3_combout\);

-- Location: LCCOMB_X87_Y42_N0
\t1|Add0|auto_generated|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~25_combout\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux46~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux46~3_combout\,
	combout => \t1|Add0|auto_generated|_~25_combout\);

-- Location: LCCOMB_X87_Y42_N26
\t1|Add0|auto_generated|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~26_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~25_combout\ & ((\r_f|Mux46~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(29),
	datac => \r_f|Mux46~1_combout\,
	datad => \t1|Add0|auto_generated|_~25_combout\,
	combout => \t1|Add0|auto_generated|_~26_combout\);

-- Location: LCCOMB_X87_Y44_N20
\t1|Add0|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[18]~36_combout\ = ((\r_f|Mux14~0_combout\ $ (\t1|Add0|auto_generated|_~26_combout\ $ (!\t1|Add0|auto_generated|result_int[17]~35\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[18]~37\ = CARRY((\r_f|Mux14~0_combout\ & ((\t1|Add0|auto_generated|_~26_combout\) # (!\t1|Add0|auto_generated|result_int[17]~35\))) # (!\r_f|Mux14~0_combout\ & (\t1|Add0|auto_generated|_~26_combout\ & 
-- !\t1|Add0|auto_generated|result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux14~0_combout\,
	datab => \t1|Add0|auto_generated|_~26_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[17]~35\,
	combout => \t1|Add0|auto_generated|result_int[18]~36_combout\,
	cout => \t1|Add0|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X87_Y42_N30
\r_f|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux46~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux46~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux46~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux46~1_combout\,
	datad => \r_f|Mux46~3_combout\,
	combout => \r_f|Mux46~4_combout\);

-- Location: LCCOMB_X90_Y42_N30
\mem|RAM[13][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[13][17]~feeder_combout\);

-- Location: FF_X90_Y42_N31
\mem|RAM[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][17]~q\);

-- Location: FF_X92_Y42_N31
\mem|RAM[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][17]~q\);

-- Location: LCCOMB_X92_Y42_N30
\mem|Mux46~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~17_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & (\mem|RAM[13][17]~q\)) # (!\t1|Selector31~0_combout\ & ((\mem|RAM[12][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[13][17]~q\,
	datac => \mem|RAM[12][17]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux46~17_combout\);

-- Location: FF_X88_Y42_N29
\mem|RAM[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][17]~q\);

-- Location: FF_X92_Y42_N9
\mem|RAM[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][17]~q\);

-- Location: LCCOMB_X92_Y42_N8
\mem|Mux46~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~18_combout\ = (\mem|Mux46~17_combout\ & ((\mem|RAM[15][17]~q\) # ((!\t1|Selector30~0_combout\)))) # (!\mem|Mux46~17_combout\ & (((\mem|RAM[14][17]~q\ & \t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux46~17_combout\,
	datab => \mem|RAM[15][17]~q\,
	datac => \mem|RAM[14][17]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux46~18_combout\);

-- Location: LCCOMB_X95_Y43_N4
\mem|RAM[7][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[7][17]~feeder_combout\);

-- Location: FF_X95_Y43_N5
\mem|RAM[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][17]~q\);

-- Location: LCCOMB_X96_Y43_N30
\mem|RAM[5][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[5][17]~feeder_combout\);

-- Location: FF_X96_Y43_N31
\mem|RAM[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][17]~q\);

-- Location: FF_X94_Y43_N5
\mem|RAM[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][17]~q\);

-- Location: LCCOMB_X94_Y43_N4
\mem|Mux46~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][17]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][17]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[5][17]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[4][17]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux46~10_combout\);

-- Location: FF_X94_Y43_N31
\mem|RAM[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][17]~q\);

-- Location: LCCOMB_X94_Y43_N30
\mem|Mux46~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~11_combout\ = (\mem|Mux46~10_combout\ & ((\mem|RAM[7][17]~q\) # ((!\t1|Selector30~0_combout\)))) # (!\mem|Mux46~10_combout\ & (((\mem|RAM[6][17]~q\ & \t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][17]~q\,
	datab => \mem|Mux46~10_combout\,
	datac => \mem|RAM[6][17]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux46~11_combout\);

-- Location: LCCOMB_X92_Y44_N8
\mem|RAM[2][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[2][17]~feeder_combout\);

-- Location: FF_X92_Y44_N9
\mem|RAM[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][17]~q\);

-- Location: FF_X91_Y45_N31
\mem|RAM[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][17]~q\);

-- Location: LCCOMB_X91_Y45_N30
\mem|Mux46~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~14_combout\ = (\t1|Selector30~0_combout\ & ((\mem|RAM[2][17]~q\) # ((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|RAM[0][17]~q\ & !\t1|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][17]~q\,
	datac => \mem|RAM[0][17]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux46~14_combout\);

-- Location: LCCOMB_X95_Y44_N6
\mem|RAM[1][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[1][17]~feeder_combout\);

-- Location: FF_X95_Y44_N7
\mem|RAM[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][17]~q\);

-- Location: FF_X91_Y45_N27
\mem|RAM[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][17]~q\);

-- Location: LCCOMB_X91_Y45_N26
\mem|Mux46~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~15_combout\ = (\mem|Mux46~14_combout\ & (((\mem|RAM[3][17]~q\) # (!\t1|Selector31~0_combout\)))) # (!\mem|Mux46~14_combout\ & (\mem|RAM[1][17]~q\ & ((\t1|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux46~14_combout\,
	datab => \mem|RAM[1][17]~q\,
	datac => \mem|RAM[3][17]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux46~15_combout\);

-- Location: LCCOMB_X88_Y46_N8
\mem|RAM[9][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[9][17]~feeder_combout\);

-- Location: FF_X88_Y46_N9
\mem|RAM[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][17]~q\);

-- Location: FF_X91_Y47_N23
\mem|RAM[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][17]~q\);

-- Location: LCCOMB_X92_Y47_N12
\mem|RAM[10][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[10][17]~feeder_combout\);

-- Location: FF_X92_Y47_N13
\mem|RAM[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][17]~q\);

-- Location: FF_X91_Y47_N17
\mem|RAM[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][17]~q\);

-- Location: LCCOMB_X91_Y47_N16
\mem|Mux46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][17]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[10][17]~q\,
	datac => \mem|RAM[8][17]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux46~12_combout\);

-- Location: LCCOMB_X91_Y47_N22
\mem|Mux46~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux46~12_combout\ & ((\mem|RAM[11][17]~q\))) # (!\mem|Mux46~12_combout\ & (\mem|RAM[9][17]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][17]~q\,
	datac => \mem|RAM[11][17]~q\,
	datad => \mem|Mux46~12_combout\,
	combout => \mem|Mux46~13_combout\);

-- Location: LCCOMB_X91_Y42_N16
\mem|Mux46~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~16_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\) # (\mem|Mux46~13_combout\)))) # (!\t1|Selector28~0_combout\ & (\mem|Mux46~15_combout\ & (!\t1|Selector29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux46~15_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux46~13_combout\,
	combout => \mem|Mux46~16_combout\);

-- Location: LCCOMB_X91_Y42_N8
\mem|Mux46~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux46~16_combout\ & (\mem|Mux46~18_combout\)) # (!\mem|Mux46~16_combout\ & ((\mem|Mux46~11_combout\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|Mux46~18_combout\,
	datac => \mem|Mux46~11_combout\,
	datad => \mem|Mux46~16_combout\,
	combout => \mem|Mux46~19_combout\);

-- Location: LCCOMB_X87_Y50_N20
\mem|RAM[23][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[23][17]~feeder_combout\);

-- Location: FF_X87_Y50_N21
\mem|RAM[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][17]~q\);

-- Location: FF_X88_Y44_N27
\mem|RAM[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][17]~q\);

-- Location: FF_X88_Y44_N25
\mem|RAM[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][17]~q\);

-- Location: LCCOMB_X88_Y48_N2
\mem|RAM[27][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[27][17]~feeder_combout\);

-- Location: FF_X88_Y48_N3
\mem|RAM[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][17]~q\);

-- Location: LCCOMB_X88_Y44_N24
\mem|Mux46~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~7_combout\ = (\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\) # ((\mem|RAM[27][17]~q\)))) # (!\t1|Selector28~0_combout\ & (!\t1|Selector29~0_combout\ & (\mem|RAM[19][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[19][17]~q\,
	datad => \mem|RAM[27][17]~q\,
	combout => \mem|Mux46~7_combout\);

-- Location: LCCOMB_X88_Y44_N26
\mem|Mux46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux46~7_combout\ & ((\mem|RAM[31][17]~q\))) # (!\mem|Mux46~7_combout\ & (\mem|RAM[23][17]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[23][17]~q\,
	datac => \mem|RAM[31][17]~q\,
	datad => \mem|Mux46~7_combout\,
	combout => \mem|Mux46~8_combout\);

-- Location: LCCOMB_X86_Y49_N16
\mem|RAM[21][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[21][17]~feeder_combout\);

-- Location: FF_X86_Y49_N17
\mem|RAM[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][17]~q\);

-- Location: LCCOMB_X83_Y47_N22
\mem|RAM[29][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[29][17]~feeder_combout\);

-- Location: FF_X83_Y47_N23
\mem|RAM[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][17]~q\);

-- Location: LCCOMB_X86_Y50_N14
\mem|RAM[25][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[25][17]~feeder_combout\);

-- Location: FF_X86_Y50_N15
\mem|RAM[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][17]~q\);

-- Location: FF_X86_Y47_N9
\mem|RAM[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][17]~q\);

-- Location: LCCOMB_X86_Y47_N8
\mem|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][17]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][17]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][17]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux46~0_combout\);

-- Location: LCCOMB_X90_Y42_N16
\mem|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux46~0_combout\ & ((\mem|RAM[29][17]~q\))) # (!\mem|Mux46~0_combout\ & (\mem|RAM[21][17]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][17]~q\,
	datab => \mem|RAM[29][17]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux46~0_combout\,
	combout => \mem|Mux46~1_combout\);

-- Location: LCCOMB_X90_Y46_N12
\mem|RAM[24][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[24][17]~feeder_combout\);

-- Location: FF_X90_Y46_N13
\mem|RAM[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][17]~q\);

-- Location: LCCOMB_X82_Y43_N0
\mem|RAM[20][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[20][17]~feeder_combout\);

-- Location: FF_X82_Y43_N1
\mem|RAM[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][17]~q\);

-- Location: FF_X85_Y43_N31
\mem|RAM[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][17]~q\);

-- Location: LCCOMB_X85_Y43_N30
\mem|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][17]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][17]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][17]~q\,
	datac => \mem|RAM[16][17]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux46~4_combout\);

-- Location: FF_X91_Y42_N27
\mem|RAM[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][17]~q\);

-- Location: LCCOMB_X91_Y42_N26
\mem|Mux46~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~5_combout\ = (\mem|Mux46~4_combout\ & (((\mem|RAM[28][17]~q\) # (!\t1|Selector28~0_combout\)))) # (!\mem|Mux46~4_combout\ & (\mem|RAM[24][17]~q\ & ((\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][17]~q\,
	datab => \mem|Mux46~4_combout\,
	datac => \mem|RAM[28][17]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux46~5_combout\);

-- Location: LCCOMB_X88_Y49_N0
\mem|RAM[26][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[26][17]~feeder_combout\);

-- Location: FF_X88_Y49_N1
\mem|RAM[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][17]~q\);

-- Location: FF_X87_Y49_N17
\mem|RAM[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][17]~q\);

-- Location: LCCOMB_X86_Y49_N18
\mem|RAM[22][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][17]~feeder_combout\ = \r_f|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux46~4_combout\,
	combout => \mem|RAM[22][17]~feeder_combout\);

-- Location: FF_X86_Y49_N19
\mem|RAM[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][17]~q\);

-- Location: FF_X87_Y49_N13
\mem|RAM[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][17]~q\);

-- Location: LCCOMB_X87_Y49_N12
\mem|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~2_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[22][17]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[18][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][17]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[18][17]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux46~2_combout\);

-- Location: LCCOMB_X87_Y49_N16
\mem|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux46~2_combout\ & ((\mem|RAM[30][17]~q\))) # (!\mem|Mux46~2_combout\ & (\mem|RAM[26][17]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][17]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][17]~q\,
	datad => \mem|Mux46~2_combout\,
	combout => \mem|Mux46~3_combout\);

-- Location: LCCOMB_X91_Y42_N10
\mem|Mux46~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~6_combout\ = (\t1|Selector31~0_combout\ & (\t1|Selector30~0_combout\)) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & ((\mem|Mux46~3_combout\))) # (!\t1|Selector30~0_combout\ & (\mem|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux46~5_combout\,
	datad => \mem|Mux46~3_combout\,
	combout => \mem|Mux46~6_combout\);

-- Location: LCCOMB_X91_Y42_N18
\mem|Mux46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux46~6_combout\ & (\mem|Mux46~8_combout\)) # (!\mem|Mux46~6_combout\ & ((\mem|Mux46~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|Mux46~8_combout\,
	datac => \mem|Mux46~1_combout\,
	datad => \mem|Mux46~6_combout\,
	combout => \mem|Mux46~9_combout\);

-- Location: LCCOMB_X91_Y42_N6
\mem|Mux46~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux46~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux46~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux46~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux46~19_combout\,
	datad => \mem|Mux46~9_combout\,
	combout => \mem|Mux46~20_combout\);

-- Location: LCCOMB_X91_Y42_N22
\mux_mem|MemtoReg_out[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[17]~17_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux46~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[18]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[18]~36_combout\,
	datad => \mem|Mux46~20_combout\,
	combout => \mux_mem|MemtoReg_out[17]~17_combout\);

-- Location: FF_X86_Y42_N7
\r_f|rf_regs[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[17]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][17]~q\);

-- Location: LCCOMB_X86_Y42_N6
\r_f|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux14~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][17]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|rf_regs[1][17]~q\,
	datad => \r_f|rf_regs[0][17]~q\,
	combout => \r_f|Mux14~0_combout\);

-- Location: LCCOMB_X87_Y44_N22
\t1|Add0|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[19]~38_combout\ = (\r_f|Mux13~0_combout\ & ((\t1|Add0|auto_generated|_~28_combout\ & (\t1|Add0|auto_generated|result_int[18]~37\ & VCC)) # (!\t1|Add0|auto_generated|_~28_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[18]~37\)))) # (!\r_f|Mux13~0_combout\ & ((\t1|Add0|auto_generated|_~28_combout\ & (!\t1|Add0|auto_generated|result_int[18]~37\)) # (!\t1|Add0|auto_generated|_~28_combout\ & ((\t1|Add0|auto_generated|result_int[18]~37\) 
-- # (GND)))))
-- \t1|Add0|auto_generated|result_int[19]~39\ = CARRY((\r_f|Mux13~0_combout\ & (!\t1|Add0|auto_generated|_~28_combout\ & !\t1|Add0|auto_generated|result_int[18]~37\)) # (!\r_f|Mux13~0_combout\ & ((!\t1|Add0|auto_generated|result_int[18]~37\) # 
-- (!\t1|Add0|auto_generated|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux13~0_combout\,
	datab => \t1|Add0|auto_generated|_~28_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[18]~37\,
	combout => \t1|Add0|auto_generated|result_int[19]~38_combout\,
	cout => \t1|Add0|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X87_Y42_N16
\r_f|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux45~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux45~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux45~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux45~3_combout\,
	datab => \inst_mem|RD\(19),
	datad => \r_f|Mux45~1_combout\,
	combout => \r_f|Mux45~4_combout\);

-- Location: LCCOMB_X92_Y48_N16
\mem|RAM[11][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[11][18]~feeder_combout\);

-- Location: FF_X92_Y48_N17
\mem|RAM[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][18]~q\);

-- Location: FF_X91_Y48_N27
\mem|RAM[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][18]~q\);

-- Location: LCCOMB_X92_Y48_N30
\mem|RAM[9][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[9][18]~feeder_combout\);

-- Location: FF_X92_Y48_N31
\mem|RAM[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][18]~q\);

-- Location: FF_X91_Y48_N19
\mem|RAM[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][18]~q\);

-- Location: LCCOMB_X91_Y48_N18
\mem|Mux45~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~10_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & (\mem|RAM[9][18]~q\)) # (!\t1|Selector31~0_combout\ & ((\mem|RAM[8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][18]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[8][18]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux45~10_combout\);

-- Location: LCCOMB_X91_Y48_N26
\mem|Mux45~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux45~10_combout\ & (\mem|RAM[11][18]~q\)) # (!\mem|Mux45~10_combout\ & ((\mem|RAM[10][18]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][18]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][18]~q\,
	datad => \mem|Mux45~10_combout\,
	combout => \mem|Mux45~11_combout\);

-- Location: LCCOMB_X92_Y46_N14
\mem|RAM[2][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[2][18]~feeder_combout\);

-- Location: FF_X92_Y46_N15
\mem|RAM[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][18]~q\);

-- Location: FF_X92_Y46_N13
\mem|RAM[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][18]~q\);

-- Location: LCCOMB_X95_Y44_N28
\mem|RAM[1][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[1][18]~feeder_combout\);

-- Location: FF_X95_Y44_N29
\mem|RAM[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][18]~q\);

-- Location: FF_X91_Y46_N11
\mem|RAM[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][18]~q\);

-- Location: LCCOMB_X91_Y46_N10
\mem|Mux45~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][18]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][18]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][18]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][18]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux45~14_combout\);

-- Location: LCCOMB_X92_Y46_N12
\mem|Mux45~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux45~14_combout\ & ((\mem|RAM[3][18]~q\))) # (!\mem|Mux45~14_combout\ & (\mem|RAM[2][18]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][18]~q\,
	datac => \mem|RAM[3][18]~q\,
	datad => \mem|Mux45~14_combout\,
	combout => \mem|Mux45~15_combout\);

-- Location: LCCOMB_X96_Y44_N24
\mem|RAM[5][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[5][18]~feeder_combout\);

-- Location: FF_X96_Y44_N25
\mem|RAM[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][18]~q\);

-- Location: FF_X95_Y43_N19
\mem|RAM[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][18]~q\);

-- Location: LCCOMB_X95_Y44_N20
\mem|RAM[6][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[6][18]~feeder_combout\);

-- Location: FF_X95_Y44_N21
\mem|RAM[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][18]~q\);

-- Location: FF_X95_Y45_N23
\mem|RAM[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][18]~q\);

-- Location: LCCOMB_X95_Y45_N22
\mem|Mux45~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][18]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][18]~q\,
	datac => \mem|RAM[4][18]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux45~12_combout\);

-- Location: LCCOMB_X95_Y43_N18
\mem|Mux45~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux45~12_combout\ & ((\mem|RAM[7][18]~q\))) # (!\mem|Mux45~12_combout\ & (\mem|RAM[5][18]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][18]~q\,
	datac => \mem|RAM[7][18]~q\,
	datad => \mem|Mux45~12_combout\,
	combout => \mem|Mux45~13_combout\);

-- Location: LCCOMB_X91_Y42_N14
\mem|Mux45~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~16_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & ((\mem|Mux45~13_combout\))) # (!\t1|Selector29~0_combout\ & (\mem|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux45~15_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux45~13_combout\,
	combout => \mem|Mux45~16_combout\);

-- Location: LCCOMB_X88_Y42_N14
\mem|RAM[15][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[15][18]~feeder_combout\);

-- Location: FF_X88_Y42_N15
\mem|RAM[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][18]~q\);

-- Location: FF_X90_Y42_N23
\mem|RAM[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][18]~q\);

-- Location: FF_X90_Y43_N27
\mem|RAM[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][18]~q\);

-- Location: LCCOMB_X97_Y43_N18
\mem|RAM[14][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[14][18]~feeder_combout\);

-- Location: FF_X97_Y43_N19
\mem|RAM[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][18]~q\);

-- Location: LCCOMB_X90_Y43_N26
\mem|Mux45~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~17_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|RAM[14][18]~q\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|RAM[12][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][18]~q\,
	datad => \mem|RAM[14][18]~q\,
	combout => \mem|Mux45~17_combout\);

-- Location: LCCOMB_X90_Y42_N22
\mem|Mux45~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux45~17_combout\ & (\mem|RAM[15][18]~q\)) # (!\mem|Mux45~17_combout\ & ((\mem|RAM[13][18]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[15][18]~q\,
	datac => \mem|RAM[13][18]~q\,
	datad => \mem|Mux45~17_combout\,
	combout => \mem|Mux45~18_combout\);

-- Location: LCCOMB_X91_Y42_N30
\mem|Mux45~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux45~16_combout\ & ((\mem|Mux45~18_combout\))) # (!\mem|Mux45~16_combout\ & (\mem|Mux45~11_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux45~11_combout\,
	datac => \mem|Mux45~16_combout\,
	datad => \mem|Mux45~18_combout\,
	combout => \mem|Mux45~19_combout\);

-- Location: LCCOMB_X89_Y49_N26
\mem|RAM[27][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[27][18]~feeder_combout\);

-- Location: FF_X89_Y49_N27
\mem|RAM[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][18]~q\);

-- Location: FF_X88_Y42_N25
\mem|RAM[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][18]~q\);

-- Location: LCCOMB_X81_Y47_N4
\mem|RAM[23][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[23][18]~feeder_combout\);

-- Location: FF_X81_Y47_N5
\mem|RAM[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][18]~q\);

-- Location: FF_X88_Y44_N13
\mem|RAM[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][18]~q\);

-- Location: LCCOMB_X88_Y44_N12
\mem|Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~7_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[23][18]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[19][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[23][18]~q\,
	datac => \mem|RAM[19][18]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux45~7_combout\);

-- Location: LCCOMB_X88_Y42_N24
\mem|Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux45~7_combout\ & ((\mem|RAM[31][18]~q\))) # (!\mem|Mux45~7_combout\ & (\mem|RAM[27][18]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[27][18]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[31][18]~q\,
	datad => \mem|Mux45~7_combout\,
	combout => \mem|Mux45~8_combout\);

-- Location: LCCOMB_X85_Y49_N24
\mem|RAM[30][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[30][18]~feeder_combout\);

-- Location: FF_X85_Y49_N25
\mem|RAM[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][18]~q\);

-- Location: FF_X86_Y49_N13
\mem|RAM[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][18]~q\);

-- Location: LCCOMB_X86_Y50_N30
\mem|RAM[26][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[26][18]~feeder_combout\);

-- Location: FF_X86_Y50_N31
\mem|RAM[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][18]~q\);

-- Location: LCCOMB_X85_Y49_N18
\mem|RAM[18][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[18][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[18][18]~feeder_combout\);

-- Location: FF_X85_Y49_N19
\mem|RAM[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[18][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][18]~q\);

-- Location: LCCOMB_X86_Y49_N10
\mem|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~0_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[26][18]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[18][18]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][18]~q\,
	datab => \mem|RAM[18][18]~q\,
	datac => \t1|Selector28~0_combout\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux45~0_combout\);

-- Location: LCCOMB_X86_Y49_N12
\mem|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux45~0_combout\ & (\mem|RAM[30][18]~q\)) # (!\mem|Mux45~0_combout\ & ((\mem|RAM[22][18]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][18]~q\,
	datac => \mem|RAM[22][18]~q\,
	datad => \mem|Mux45~0_combout\,
	combout => \mem|Mux45~1_combout\);

-- Location: LCCOMB_X81_Y43_N30
\mem|RAM[20][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[20][18]~feeder_combout\);

-- Location: FF_X81_Y43_N31
\mem|RAM[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][18]~q\);

-- Location: FF_X91_Y42_N5
\mem|RAM[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][18]~q\);

-- Location: LCCOMB_X82_Y46_N2
\mem|RAM[24][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[24][18]~feeder_combout\);

-- Location: FF_X82_Y46_N3
\mem|RAM[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][18]~q\);

-- Location: FF_X82_Y46_N13
\mem|RAM[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][18]~q\);

-- Location: LCCOMB_X82_Y46_N12
\mem|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][18]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][18]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[16][18]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux45~4_combout\);

-- Location: LCCOMB_X91_Y42_N4
\mem|Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux45~4_combout\ & ((\mem|RAM[28][18]~q\))) # (!\mem|Mux45~4_combout\ & (\mem|RAM[20][18]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][18]~q\,
	datac => \mem|RAM[28][18]~q\,
	datad => \mem|Mux45~4_combout\,
	combout => \mem|Mux45~5_combout\);

-- Location: LCCOMB_X86_Y50_N10
\mem|RAM[25][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[25][18]~feeder_combout\);

-- Location: FF_X86_Y50_N11
\mem|RAM[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][18]~q\);

-- Location: FF_X83_Y48_N7
\mem|RAM[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][18]~q\);

-- Location: FF_X83_Y48_N25
\mem|RAM[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][18]~q\);

-- Location: LCCOMB_X82_Y44_N28
\mem|RAM[21][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][18]~feeder_combout\ = \r_f|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux45~4_combout\,
	combout => \mem|RAM[21][18]~feeder_combout\);

-- Location: FF_X82_Y44_N29
\mem|RAM[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][18]~q\);

-- Location: LCCOMB_X83_Y48_N24
\mem|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~2_combout\ = (\t1|Selector28~0_combout\ & (\t1|Selector29~0_combout\)) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & ((\mem|RAM[21][18]~q\))) # (!\t1|Selector29~0_combout\ & (\mem|RAM[17][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][18]~q\,
	datad => \mem|RAM[21][18]~q\,
	combout => \mem|Mux45~2_combout\);

-- Location: LCCOMB_X83_Y48_N6
\mem|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux45~2_combout\ & ((\mem|RAM[29][18]~q\))) # (!\mem|Mux45~2_combout\ & (\mem|RAM[25][18]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][18]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[29][18]~q\,
	datad => \mem|Mux45~2_combout\,
	combout => \mem|Mux45~3_combout\);

-- Location: LCCOMB_X91_Y42_N24
\mem|Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~6_combout\ = (\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\) # ((\mem|Mux45~3_combout\)))) # (!\t1|Selector31~0_combout\ & (!\t1|Selector30~0_combout\ & (\mem|Mux45~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux45~5_combout\,
	datad => \mem|Mux45~3_combout\,
	combout => \mem|Mux45~6_combout\);

-- Location: LCCOMB_X91_Y42_N2
\mem|Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux45~6_combout\ & (\mem|Mux45~8_combout\)) # (!\mem|Mux45~6_combout\ & ((\mem|Mux45~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux45~8_combout\,
	datab => \mem|Mux45~1_combout\,
	datac => \t1|Selector30~0_combout\,
	datad => \mem|Mux45~6_combout\,
	combout => \mem|Mux45~9_combout\);

-- Location: LCCOMB_X91_Y42_N12
\mem|Mux45~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux45~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux45~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux45~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux45~19_combout\,
	datad => \mem|Mux45~9_combout\,
	combout => \mem|Mux45~20_combout\);

-- Location: LCCOMB_X91_Y42_N0
\mux_mem|MemtoReg_out[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[18]~18_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux45~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[19]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[19]~38_combout\,
	datad => \mem|Mux45~20_combout\,
	combout => \mux_mem|MemtoReg_out[18]~18_combout\);

-- Location: FF_X86_Y42_N11
\r_f|rf_regs[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[18]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][18]~q\);

-- Location: LCCOMB_X86_Y42_N10
\r_f|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux13~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][18]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|rf_regs[1][18]~q\,
	datad => \r_f|rf_regs[0][18]~q\,
	combout => \r_f|Mux13~0_combout\);

-- Location: LCCOMB_X87_Y44_N24
\t1|Add0|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[20]~40_combout\ = ((\t1|Add0|auto_generated|_~30_combout\ $ (\r_f|Mux12~0_combout\ $ (!\t1|Add0|auto_generated|result_int[19]~39\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[20]~41\ = CARRY((\t1|Add0|auto_generated|_~30_combout\ & ((\r_f|Mux12~0_combout\) # (!\t1|Add0|auto_generated|result_int[19]~39\))) # (!\t1|Add0|auto_generated|_~30_combout\ & (\r_f|Mux12~0_combout\ & 
-- !\t1|Add0|auto_generated|result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~30_combout\,
	datab => \r_f|Mux12~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[19]~39\,
	combout => \t1|Add0|auto_generated|result_int[20]~40_combout\,
	cout => \t1|Add0|auto_generated|result_int[20]~41\);

-- Location: FF_X86_Y44_N13
\r_f|rf_regs[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[19]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][19]~q\);

-- Location: FF_X85_Y42_N1
\r_f|rf_regs[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[19]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][19]~q\);

-- Location: LCCOMB_X85_Y42_N20
\r_f|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux44~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][19]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[6][19]~q\,
	datac => \r_f|rf_regs[0][19]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux44~2_combout\);

-- Location: LCCOMB_X86_Y44_N12
\r_f|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux44~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux44~2_combout\ & ((\r_f|rf_regs[7][19]~q\))) # (!\r_f|Mux44~2_combout\ & (\r_f|rf_regs[1][19]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][19]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[7][19]~q\,
	datad => \r_f|Mux44~2_combout\,
	combout => \r_f|Mux44~3_combout\);

-- Location: LCCOMB_X89_Y44_N30
\r_f|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux44~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux44~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux44~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux44~3_combout\,
	datad => \r_f|Mux44~1_combout\,
	combout => \r_f|Mux44~4_combout\);

-- Location: LCCOMB_X96_Y45_N28
\mem|RAM[5][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[5][19]~feeder_combout\);

-- Location: FF_X96_Y45_N29
\mem|RAM[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][19]~q\);

-- Location: FF_X95_Y45_N31
\mem|RAM[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][19]~q\);

-- Location: LCCOMB_X95_Y45_N30
\mem|Mux44~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][19]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][19]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][19]~q\,
	datac => \mem|RAM[4][19]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux44~10_combout\);

-- Location: LCCOMB_X95_Y43_N10
\mem|RAM[7][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[7][19]~feeder_combout\);

-- Location: FF_X95_Y43_N11
\mem|RAM[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][19]~q\);

-- Location: FF_X95_Y44_N11
\mem|RAM[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][19]~q\);

-- Location: LCCOMB_X95_Y44_N10
\mem|Mux44~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~11_combout\ = (\mem|Mux44~10_combout\ & ((\mem|RAM[7][19]~q\) # ((!\t1|Selector30~0_combout\)))) # (!\mem|Mux44~10_combout\ & (((\mem|RAM[6][19]~q\ & \t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux44~10_combout\,
	datab => \mem|RAM[7][19]~q\,
	datac => \mem|RAM[6][19]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux44~11_combout\);

-- Location: LCCOMB_X88_Y42_N16
\mem|RAM[15][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[15][19]~feeder_combout\);

-- Location: FF_X88_Y42_N17
\mem|RAM[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][19]~q\);

-- Location: FF_X92_Y42_N15
\mem|RAM[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][19]~q\);

-- Location: LCCOMB_X90_Y42_N20
\mem|RAM[13][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[13][19]~feeder_combout\);

-- Location: FF_X90_Y42_N21
\mem|RAM[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][19]~q\);

-- Location: FF_X92_Y42_N13
\mem|RAM[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][19]~q\);

-- Location: LCCOMB_X92_Y42_N12
\mem|Mux44~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~17_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[13][19]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[12][19]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[13][19]~q\,
	datac => \mem|RAM[12][19]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux44~17_combout\);

-- Location: LCCOMB_X92_Y42_N14
\mem|Mux44~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux44~17_combout\ & (\mem|RAM[15][19]~q\)) # (!\mem|Mux44~17_combout\ & ((\mem|RAM[14][19]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][19]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[14][19]~q\,
	datad => \mem|Mux44~17_combout\,
	combout => \mem|Mux44~18_combout\);

-- Location: LCCOMB_X95_Y44_N8
\mem|RAM[1][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[1][19]~feeder_combout\);

-- Location: FF_X95_Y44_N9
\mem|RAM[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][19]~q\);

-- Location: FF_X91_Y44_N23
\mem|RAM[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][19]~q\);

-- Location: LCCOMB_X92_Y44_N26
\mem|RAM[2][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[2][19]~feeder_combout\);

-- Location: FF_X92_Y44_N27
\mem|RAM[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][19]~q\);

-- Location: FF_X91_Y44_N3
\mem|RAM[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][19]~q\);

-- Location: LCCOMB_X91_Y44_N2
\mem|Mux44~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][19]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[2][19]~q\,
	datac => \mem|RAM[0][19]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux44~14_combout\);

-- Location: LCCOMB_X91_Y44_N22
\mem|Mux44~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux44~14_combout\ & ((\mem|RAM[3][19]~q\))) # (!\mem|Mux44~14_combout\ & (\mem|RAM[1][19]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[1][19]~q\,
	datac => \mem|RAM[3][19]~q\,
	datad => \mem|Mux44~14_combout\,
	combout => \mem|Mux44~15_combout\);

-- Location: LCCOMB_X92_Y48_N0
\mem|RAM[9][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[9][19]~feeder_combout\);

-- Location: FF_X92_Y48_N1
\mem|RAM[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][19]~q\);

-- Location: FF_X92_Y48_N13
\mem|RAM[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][19]~q\);

-- Location: LCCOMB_X91_Y48_N30
\mem|RAM[10][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[10][19]~feeder_combout\);

-- Location: FF_X91_Y48_N31
\mem|RAM[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][19]~q\);

-- Location: FF_X91_Y48_N3
\mem|RAM[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][19]~q\);

-- Location: LCCOMB_X91_Y48_N2
\mem|Mux44~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][19]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[10][19]~q\,
	datac => \mem|RAM[8][19]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux44~12_combout\);

-- Location: LCCOMB_X92_Y48_N12
\mem|Mux44~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux44~12_combout\ & ((\mem|RAM[11][19]~q\))) # (!\mem|Mux44~12_combout\ & (\mem|RAM[9][19]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][19]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][19]~q\,
	datad => \mem|Mux44~12_combout\,
	combout => \mem|Mux44~13_combout\);

-- Location: LCCOMB_X85_Y40_N24
\mem|Mux44~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~16_combout\ = (\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\) # ((\mem|Mux44~13_combout\)))) # (!\t1|Selector28~0_combout\ & (!\t1|Selector29~0_combout\ & (\mem|Mux44~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux44~15_combout\,
	datad => \mem|Mux44~13_combout\,
	combout => \mem|Mux44~16_combout\);

-- Location: LCCOMB_X85_Y40_N14
\mem|Mux44~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux44~16_combout\ & ((\mem|Mux44~18_combout\))) # (!\mem|Mux44~16_combout\ & (\mem|Mux44~11_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux44~11_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux44~18_combout\,
	datad => \mem|Mux44~16_combout\,
	combout => \mem|Mux44~19_combout\);

-- Location: LCCOMB_X81_Y47_N26
\mem|RAM[23][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[23][19]~feeder_combout\);

-- Location: FF_X81_Y47_N27
\mem|RAM[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][19]~q\);

-- Location: FF_X88_Y44_N5
\mem|RAM[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][19]~q\);

-- Location: LCCOMB_X88_Y46_N28
\mem|RAM[27][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[27][19]~feeder_combout\);

-- Location: FF_X88_Y46_N29
\mem|RAM[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][19]~q\);

-- Location: FF_X88_Y44_N19
\mem|RAM[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][19]~q\);

-- Location: LCCOMB_X88_Y44_N18
\mem|Mux44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~7_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[27][19]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[19][19]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][19]~q\,
	datac => \mem|RAM[19][19]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux44~7_combout\);

-- Location: LCCOMB_X88_Y44_N4
\mem|Mux44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux44~7_combout\ & ((\mem|RAM[31][19]~q\))) # (!\mem|Mux44~7_combout\ & (\mem|RAM[23][19]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[23][19]~q\,
	datac => \mem|RAM[31][19]~q\,
	datad => \mem|Mux44~7_combout\,
	combout => \mem|Mux44~8_combout\);

-- Location: LCCOMB_X83_Y47_N18
\mem|RAM[29][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[29][19]~feeder_combout\);

-- Location: FF_X83_Y47_N19
\mem|RAM[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][19]~q\);

-- Location: FF_X82_Y44_N11
\mem|RAM[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][19]~q\);

-- Location: LCCOMB_X86_Y50_N6
\mem|RAM[25][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[25][19]~feeder_combout\);

-- Location: FF_X86_Y50_N7
\mem|RAM[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][19]~q\);

-- Location: FF_X83_Y47_N21
\mem|RAM[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][19]~q\);

-- Location: LCCOMB_X83_Y47_N20
\mem|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][19]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[25][19]~q\,
	datac => \mem|RAM[17][19]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux44~0_combout\);

-- Location: LCCOMB_X82_Y44_N10
\mem|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux44~0_combout\ & (\mem|RAM[29][19]~q\)) # (!\mem|Mux44~0_combout\ & ((\mem|RAM[21][19]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][19]~q\,
	datac => \mem|RAM[21][19]~q\,
	datad => \mem|Mux44~0_combout\,
	combout => \mem|Mux44~1_combout\);

-- Location: LCCOMB_X81_Y46_N22
\mem|RAM[24][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[24][19]~feeder_combout\);

-- Location: FF_X81_Y46_N23
\mem|RAM[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][19]~q\);

-- Location: FF_X81_Y44_N5
\mem|RAM[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][19]~q\);

-- Location: LCCOMB_X82_Y43_N10
\mem|RAM[20][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[20][19]~feeder_combout\);

-- Location: FF_X82_Y43_N11
\mem|RAM[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][19]~q\);

-- Location: FF_X81_Y44_N19
\mem|RAM[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][19]~q\);

-- Location: LCCOMB_X81_Y44_N18
\mem|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][19]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][19]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][19]~q\,
	datac => \mem|RAM[16][19]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux44~4_combout\);

-- Location: LCCOMB_X81_Y44_N4
\mem|Mux44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux44~4_combout\ & ((\mem|RAM[28][19]~q\))) # (!\mem|Mux44~4_combout\ & (\mem|RAM[24][19]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][19]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][19]~q\,
	datad => \mem|Mux44~4_combout\,
	combout => \mem|Mux44~5_combout\);

-- Location: LCCOMB_X84_Y49_N24
\mem|RAM[26][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[26][19]~feeder_combout\);

-- Location: FF_X84_Y49_N25
\mem|RAM[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][19]~q\);

-- Location: FF_X85_Y49_N31
\mem|RAM[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][19]~q\);

-- Location: LCCOMB_X84_Y49_N10
\mem|RAM[22][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][19]~feeder_combout\ = \r_f|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux44~4_combout\,
	combout => \mem|RAM[22][19]~feeder_combout\);

-- Location: FF_X84_Y49_N11
\mem|RAM[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][19]~q\);

-- Location: FF_X85_Y49_N7
\mem|RAM[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][19]~q\);

-- Location: LCCOMB_X85_Y49_N6
\mem|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][19]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][19]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][19]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][19]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux44~2_combout\);

-- Location: LCCOMB_X85_Y49_N30
\mem|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux44~2_combout\ & ((\mem|RAM[30][19]~q\))) # (!\mem|Mux44~2_combout\ & (\mem|RAM[26][19]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][19]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][19]~q\,
	datad => \mem|Mux44~2_combout\,
	combout => \mem|Mux44~3_combout\);

-- Location: LCCOMB_X81_Y44_N6
\mem|Mux44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux44~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|Mux44~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux44~5_combout\,
	datad => \mem|Mux44~3_combout\,
	combout => \mem|Mux44~6_combout\);

-- Location: LCCOMB_X81_Y44_N8
\mem|Mux44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux44~6_combout\ & (\mem|Mux44~8_combout\)) # (!\mem|Mux44~6_combout\ & ((\mem|Mux44~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|Mux44~8_combout\,
	datac => \mem|Mux44~1_combout\,
	datad => \mem|Mux44~6_combout\,
	combout => \mem|Mux44~9_combout\);

-- Location: LCCOMB_X85_Y40_N18
\mem|Mux44~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux44~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux44~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux44~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux44~19_combout\,
	datad => \mem|Mux44~9_combout\,
	combout => \mem|Mux44~20_combout\);

-- Location: LCCOMB_X85_Y40_N26
\mux_mem|MemtoReg_out[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[19]~19_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux44~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[20]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[20]~40_combout\,
	datad => \mem|Mux44~20_combout\,
	combout => \mux_mem|MemtoReg_out[19]~19_combout\);

-- Location: FF_X85_Y40_N27
\r_f|rf_regs[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[19]~19_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][19]~q\);

-- Location: FF_X85_Y40_N1
\r_f|rf_regs[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[19]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][19]~q\);

-- Location: FF_X86_Y40_N11
\r_f|rf_regs[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[19]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][19]~q\);

-- Location: FF_X84_Y40_N15
\r_f|rf_regs[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[19]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][19]~q\);

-- Location: LCCOMB_X86_Y40_N24
\r_f|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux44~0_combout\ = (\inst_mem|RD\(16) & (((\r_f|rf_regs[9][19]~q\) # (\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][19]~q\ & ((!\inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][19]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[9][19]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux44~0_combout\);

-- Location: LCCOMB_X86_Y40_N8
\r_f|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux44~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux44~0_combout\ & (\r_f|rf_regs[15][19]~q\)) # (!\r_f|Mux44~0_combout\ & ((\r_f|rf_regs[14][19]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[15][19]~q\,
	datac => \r_f|rf_regs[14][19]~q\,
	datad => \r_f|Mux44~0_combout\,
	combout => \r_f|Mux44~1_combout\);

-- Location: LCCOMB_X86_Y44_N30
\t1|Add0|auto_generated|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~29_combout\ = (\inst_mem|RD\(30)) # ((!\inst_mem|RD\(19) & !\r_f|Mux44~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(30),
	datad => \r_f|Mux44~3_combout\,
	combout => \t1|Add0|auto_generated|_~29_combout\);

-- Location: LCCOMB_X86_Y44_N2
\t1|Add0|auto_generated|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~30_combout\ = \inst_mem|RD\(29) $ (((!\t1|Add0|auto_generated|_~29_combout\ & ((\r_f|Mux44~1_combout\) # (!\inst_mem|RD\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux44~1_combout\,
	datad => \t1|Add0|auto_generated|_~29_combout\,
	combout => \t1|Add0|auto_generated|_~30_combout\);

-- Location: LCCOMB_X87_Y44_N26
\t1|Add0|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[21]~42_combout\ = (\r_f|Mux11~0_combout\ & ((\t1|Add0|auto_generated|_~32_combout\ & (\t1|Add0|auto_generated|result_int[20]~41\ & VCC)) # (!\t1|Add0|auto_generated|_~32_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[20]~41\)))) # (!\r_f|Mux11~0_combout\ & ((\t1|Add0|auto_generated|_~32_combout\ & (!\t1|Add0|auto_generated|result_int[20]~41\)) # (!\t1|Add0|auto_generated|_~32_combout\ & ((\t1|Add0|auto_generated|result_int[20]~41\) 
-- # (GND)))))
-- \t1|Add0|auto_generated|result_int[21]~43\ = CARRY((\r_f|Mux11~0_combout\ & (!\t1|Add0|auto_generated|_~32_combout\ & !\t1|Add0|auto_generated|result_int[20]~41\)) # (!\r_f|Mux11~0_combout\ & ((!\t1|Add0|auto_generated|result_int[20]~41\) # 
-- (!\t1|Add0|auto_generated|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux11~0_combout\,
	datab => \t1|Add0|auto_generated|_~32_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[20]~41\,
	combout => \t1|Add0|auto_generated|result_int[21]~42_combout\,
	cout => \t1|Add0|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X85_Y44_N26
\r_f|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux43~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux43~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux43~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux43~1_combout\,
	datab => \r_f|Mux43~3_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux43~4_combout\);

-- Location: FF_X88_Y43_N31
\mem|RAM[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][20]~q\);

-- Location: LCCOMB_X92_Y44_N20
\mem|RAM[13][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[13][20]~feeder_combout\);

-- Location: FF_X92_Y44_N21
\mem|RAM[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][20]~q\);

-- Location: LCCOMB_X92_Y42_N4
\mem|RAM[14][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[14][20]~feeder_combout\);

-- Location: FF_X92_Y42_N5
\mem|RAM[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][20]~q\);

-- Location: FF_X92_Y42_N17
\mem|RAM[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][20]~q\);

-- Location: LCCOMB_X92_Y42_N16
\mem|Mux43~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[14][20]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[12][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[14][20]~q\,
	datac => \mem|RAM[12][20]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux43~17_combout\);

-- Location: LCCOMB_X92_Y42_N6
\mem|Mux43~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux43~17_combout\ & (\mem|RAM[15][20]~q\)) # (!\mem|Mux43~17_combout\ & ((\mem|RAM[13][20]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[15][20]~q\,
	datac => \mem|RAM[13][20]~q\,
	datad => \mem|Mux43~17_combout\,
	combout => \mem|Mux43~18_combout\);

-- Location: LCCOMB_X92_Y48_N2
\mem|RAM[11][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[11][20]~feeder_combout\);

-- Location: FF_X92_Y48_N3
\mem|RAM[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][20]~q\);

-- Location: FF_X91_Y48_N5
\mem|RAM[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][20]~q\);

-- Location: LCCOMB_X92_Y48_N18
\mem|RAM[9][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[9][20]~feeder_combout\);

-- Location: FF_X92_Y48_N19
\mem|RAM[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][20]~q\);

-- Location: FF_X91_Y48_N17
\mem|RAM[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][20]~q\);

-- Location: LCCOMB_X91_Y48_N16
\mem|Mux43~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][20]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][20]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][20]~q\,
	datac => \mem|RAM[8][20]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux43~10_combout\);

-- Location: LCCOMB_X91_Y48_N4
\mem|Mux43~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux43~10_combout\ & (\mem|RAM[11][20]~q\)) # (!\mem|Mux43~10_combout\ & ((\mem|RAM[10][20]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][20]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][20]~q\,
	datad => \mem|Mux43~10_combout\,
	combout => \mem|Mux43~11_combout\);

-- Location: LCCOMB_X92_Y44_N2
\mem|RAM[2][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[2][20]~feeder_combout\);

-- Location: FF_X92_Y44_N3
\mem|RAM[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][20]~q\);

-- Location: LCCOMB_X94_Y44_N4
\mem|RAM[1][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[1][20]~feeder_combout\);

-- Location: FF_X94_Y44_N5
\mem|RAM[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][20]~q\);

-- Location: FF_X91_Y44_N9
\mem|RAM[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][20]~q\);

-- Location: LCCOMB_X91_Y44_N8
\mem|Mux43~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][20]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][20]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[1][20]~q\,
	datac => \mem|RAM[0][20]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux43~14_combout\);

-- Location: FF_X91_Y44_N15
\mem|RAM[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][20]~q\);

-- Location: LCCOMB_X91_Y44_N14
\mem|Mux43~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~15_combout\ = (\mem|Mux43~14_combout\ & (((\mem|RAM[3][20]~q\) # (!\t1|Selector30~0_combout\)))) # (!\mem|Mux43~14_combout\ & (\mem|RAM[2][20]~q\ & ((\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][20]~q\,
	datab => \mem|Mux43~14_combout\,
	datac => \mem|RAM[3][20]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux43~15_combout\);

-- Location: LCCOMB_X83_Y43_N0
\mem|RAM[7][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[7][20]~feeder_combout\);

-- Location: FF_X83_Y43_N1
\mem|RAM[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][20]~q\);

-- Location: LCCOMB_X96_Y43_N10
\mem|RAM[5][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[5][20]~feeder_combout\);

-- Location: FF_X96_Y43_N11
\mem|RAM[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][20]~q\);

-- Location: LCCOMB_X97_Y43_N14
\mem|RAM[6][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[6][20]~feeder_combout\);

-- Location: FF_X97_Y43_N15
\mem|RAM[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][20]~q\);

-- Location: FF_X83_Y43_N25
\mem|RAM[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][20]~q\);

-- Location: LCCOMB_X83_Y43_N24
\mem|Mux43~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][20]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][20]~q\,
	datac => \mem|RAM[4][20]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux43~12_combout\);

-- Location: LCCOMB_X84_Y43_N8
\mem|Mux43~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux43~12_combout\ & (\mem|RAM[7][20]~q\)) # (!\mem|Mux43~12_combout\ & ((\mem|RAM[5][20]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][20]~q\,
	datab => \mem|RAM[5][20]~q\,
	datac => \t1|Selector31~0_combout\,
	datad => \mem|Mux43~12_combout\,
	combout => \mem|Mux43~13_combout\);

-- Location: LCCOMB_X85_Y40_N12
\mem|Mux43~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~16_combout\ = (\t1|Selector28~0_combout\ & (\t1|Selector29~0_combout\)) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & ((\mem|Mux43~13_combout\))) # (!\t1|Selector29~0_combout\ & (\mem|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux43~15_combout\,
	datad => \mem|Mux43~13_combout\,
	combout => \mem|Mux43~16_combout\);

-- Location: LCCOMB_X85_Y40_N30
\mem|Mux43~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux43~16_combout\ & (\mem|Mux43~18_combout\)) # (!\mem|Mux43~16_combout\ & ((\mem|Mux43~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux43~18_combout\,
	datac => \mem|Mux43~11_combout\,
	datad => \mem|Mux43~16_combout\,
	combout => \mem|Mux43~19_combout\);

-- Location: LCCOMB_X84_Y48_N4
\mem|RAM[27][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[27][20]~feeder_combout\);

-- Location: FF_X84_Y48_N5
\mem|RAM[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][20]~q\);

-- Location: FF_X88_Y44_N21
\mem|RAM[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][20]~q\);

-- Location: LCCOMB_X81_Y47_N30
\mem|RAM[23][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[23][20]~feeder_combout\);

-- Location: FF_X81_Y47_N31
\mem|RAM[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][20]~q\);

-- Location: FF_X88_Y44_N3
\mem|RAM[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][20]~q\);

-- Location: LCCOMB_X88_Y44_N2
\mem|Mux43~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~7_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[23][20]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[19][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[23][20]~q\,
	datac => \mem|RAM[19][20]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux43~7_combout\);

-- Location: LCCOMB_X88_Y44_N20
\mem|Mux43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux43~7_combout\ & ((\mem|RAM[31][20]~q\))) # (!\mem|Mux43~7_combout\ & (\mem|RAM[27][20]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][20]~q\,
	datac => \mem|RAM[31][20]~q\,
	datad => \mem|Mux43~7_combout\,
	combout => \mem|Mux43~8_combout\);

-- Location: LCCOMB_X88_Y49_N26
\mem|RAM[30][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[30][20]~feeder_combout\);

-- Location: FF_X88_Y49_N27
\mem|RAM[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][20]~q\);

-- Location: FF_X86_Y49_N31
\mem|RAM[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][20]~q\);

-- Location: LCCOMB_X86_Y50_N8
\mem|RAM[26][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[26][20]~feeder_combout\);

-- Location: FF_X86_Y50_N9
\mem|RAM[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][20]~q\);

-- Location: LCCOMB_X87_Y49_N14
\mem|RAM[18][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[18][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[18][20]~feeder_combout\);

-- Location: FF_X87_Y49_N15
\mem|RAM[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[18][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][20]~q\);

-- Location: LCCOMB_X86_Y49_N2
\mem|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~0_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[26][20]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[18][20]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][20]~q\,
	datab => \mem|RAM[18][20]~q\,
	datac => \t1|Selector28~0_combout\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux43~0_combout\);

-- Location: LCCOMB_X86_Y49_N30
\mem|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux43~0_combout\ & (\mem|RAM[30][20]~q\)) # (!\mem|Mux43~0_combout\ & ((\mem|RAM[22][20]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[30][20]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[22][20]~q\,
	datad => \mem|Mux43~0_combout\,
	combout => \mem|Mux43~1_combout\);

-- Location: LCCOMB_X82_Y43_N14
\mem|RAM[20][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[20][20]~feeder_combout\);

-- Location: FF_X82_Y43_N15
\mem|RAM[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][20]~q\);

-- Location: FF_X81_Y44_N31
\mem|RAM[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][20]~q\);

-- Location: LCCOMB_X81_Y46_N30
\mem|RAM[24][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[24][20]~feeder_combout\);

-- Location: FF_X81_Y46_N31
\mem|RAM[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][20]~q\);

-- Location: FF_X81_Y44_N13
\mem|RAM[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][20]~q\);

-- Location: LCCOMB_X81_Y44_N12
\mem|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][20]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[24][20]~q\,
	datac => \mem|RAM[16][20]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux43~4_combout\);

-- Location: LCCOMB_X81_Y44_N30
\mem|Mux43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux43~4_combout\ & ((\mem|RAM[28][20]~q\))) # (!\mem|Mux43~4_combout\ & (\mem|RAM[20][20]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][20]~q\,
	datac => \mem|RAM[28][20]~q\,
	datad => \mem|Mux43~4_combout\,
	combout => \mem|Mux43~5_combout\);

-- Location: LCCOMB_X86_Y50_N18
\mem|RAM[25][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[25][20]~feeder_combout\);

-- Location: FF_X86_Y50_N19
\mem|RAM[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][20]~q\);

-- Location: FF_X82_Y47_N27
\mem|RAM[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][20]~q\);

-- Location: LCCOMB_X82_Y44_N26
\mem|RAM[21][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][20]~feeder_combout\ = \r_f|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux43~4_combout\,
	combout => \mem|RAM[21][20]~feeder_combout\);

-- Location: FF_X82_Y44_N27
\mem|RAM[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][20]~q\);

-- Location: FF_X82_Y47_N3
\mem|RAM[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][20]~q\);

-- Location: LCCOMB_X82_Y47_N2
\mem|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][20]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][20]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][20]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][20]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux43~2_combout\);

-- Location: LCCOMB_X82_Y47_N26
\mem|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux43~2_combout\ & ((\mem|RAM[29][20]~q\))) # (!\mem|Mux43~2_combout\ & (\mem|RAM[25][20]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][20]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[29][20]~q\,
	datad => \mem|Mux43~2_combout\,
	combout => \mem|Mux43~3_combout\);

-- Location: LCCOMB_X81_Y44_N24
\mem|Mux43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux43~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux43~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux43~5_combout\,
	datad => \mem|Mux43~3_combout\,
	combout => \mem|Mux43~6_combout\);

-- Location: LCCOMB_X81_Y44_N10
\mem|Mux43~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux43~6_combout\ & (\mem|Mux43~8_combout\)) # (!\mem|Mux43~6_combout\ & ((\mem|Mux43~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux43~8_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux43~1_combout\,
	datad => \mem|Mux43~6_combout\,
	combout => \mem|Mux43~9_combout\);

-- Location: LCCOMB_X85_Y40_N20
\mem|Mux43~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux43~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux43~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux43~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux43~19_combout\,
	datad => \mem|Mux43~9_combout\,
	combout => \mem|Mux43~20_combout\);

-- Location: LCCOMB_X85_Y40_N8
\mux_mem|MemtoReg_out[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[20]~20_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux43~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[21]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[21]~42_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux43~20_combout\,
	combout => \mux_mem|MemtoReg_out[20]~20_combout\);

-- Location: FF_X85_Y42_N29
\r_f|rf_regs[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[20]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][20]~q\);

-- Location: LCCOMB_X86_Y44_N0
\r_f|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux11~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][20]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|rf_regs[0][20]~q\,
	datac => \r_f|rf_regs[1][20]~q\,
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux11~0_combout\);

-- Location: LCCOMB_X87_Y44_N28
\t1|Add0|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[22]~44_combout\ = ((\r_f|Mux10~0_combout\ $ (\t1|Add0|auto_generated|_~34_combout\ $ (!\t1|Add0|auto_generated|result_int[21]~43\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[22]~45\ = CARRY((\r_f|Mux10~0_combout\ & ((\t1|Add0|auto_generated|_~34_combout\) # (!\t1|Add0|auto_generated|result_int[21]~43\))) # (!\r_f|Mux10~0_combout\ & (\t1|Add0|auto_generated|_~34_combout\ & 
-- !\t1|Add0|auto_generated|result_int[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux10~0_combout\,
	datab => \t1|Add0|auto_generated|_~34_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[21]~43\,
	combout => \t1|Add0|auto_generated|result_int[22]~44_combout\,
	cout => \t1|Add0|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X86_Y41_N4
\r_f|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux42~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux42~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux42~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux42~3_combout\,
	datad => \r_f|Mux42~1_combout\,
	combout => \r_f|Mux42~4_combout\);

-- Location: LCCOMB_X88_Y41_N18
\mem|RAM[15][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[15][21]~feeder_combout\);

-- Location: FF_X88_Y41_N19
\mem|RAM[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][21]~q\);

-- Location: FF_X91_Y41_N23
\mem|RAM[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][21]~q\);

-- Location: LCCOMB_X92_Y45_N26
\mem|RAM[13][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[13][21]~feeder_combout\);

-- Location: FF_X92_Y45_N27
\mem|RAM[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][21]~q\);

-- Location: FF_X92_Y45_N7
\mem|RAM[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][21]~q\);

-- Location: LCCOMB_X92_Y45_N6
\mem|Mux42~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~17_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[13][21]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[12][21]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[13][21]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][21]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux42~17_combout\);

-- Location: LCCOMB_X91_Y41_N22
\mem|Mux42~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux42~17_combout\ & (\mem|RAM[15][21]~q\)) # (!\mem|Mux42~17_combout\ & ((\mem|RAM[14][21]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux42~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][21]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[14][21]~q\,
	datad => \mem|Mux42~17_combout\,
	combout => \mem|Mux42~18_combout\);

-- Location: LCCOMB_X83_Y43_N10
\mem|RAM[7][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[7][21]~feeder_combout\);

-- Location: FF_X83_Y43_N11
\mem|RAM[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][21]~q\);

-- Location: FF_X91_Y41_N15
\mem|RAM[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][21]~q\);

-- Location: LCCOMB_X96_Y44_N18
\mem|RAM[5][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[5][21]~feeder_combout\);

-- Location: FF_X96_Y44_N19
\mem|RAM[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][21]~q\);

-- Location: FF_X83_Y43_N31
\mem|RAM[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][21]~q\);

-- Location: LCCOMB_X83_Y43_N30
\mem|Mux42~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][21]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][21]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][21]~q\,
	datac => \mem|RAM[4][21]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux42~10_combout\);

-- Location: LCCOMB_X91_Y41_N14
\mem|Mux42~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux42~10_combout\ & (\mem|RAM[7][21]~q\)) # (!\mem|Mux42~10_combout\ & ((\mem|RAM[6][21]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][21]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[6][21]~q\,
	datad => \mem|Mux42~10_combout\,
	combout => \mem|Mux42~11_combout\);

-- Location: LCCOMB_X94_Y44_N20
\mem|RAM[1][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[1][21]~feeder_combout\);

-- Location: FF_X94_Y44_N21
\mem|RAM[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][21]~q\);

-- Location: FF_X91_Y44_N25
\mem|RAM[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][21]~q\);

-- Location: LCCOMB_X92_Y44_N28
\mem|RAM[2][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[2][21]~feeder_combout\);

-- Location: FF_X92_Y44_N29
\mem|RAM[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][21]~q\);

-- Location: FF_X91_Y44_N19
\mem|RAM[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][21]~q\);

-- Location: LCCOMB_X91_Y44_N18
\mem|Mux42~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][21]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[2][21]~q\,
	datac => \mem|RAM[0][21]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux42~14_combout\);

-- Location: LCCOMB_X91_Y44_N24
\mem|Mux42~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux42~14_combout\ & ((\mem|RAM[3][21]~q\))) # (!\mem|Mux42~14_combout\ & (\mem|RAM[1][21]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[1][21]~q\,
	datac => \mem|RAM[3][21]~q\,
	datad => \mem|Mux42~14_combout\,
	combout => \mem|Mux42~15_combout\);

-- Location: LCCOMB_X92_Y48_N26
\mem|RAM[9][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[9][21]~feeder_combout\);

-- Location: FF_X92_Y48_N27
\mem|RAM[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][21]~q\);

-- Location: FF_X92_Y48_N21
\mem|RAM[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][21]~q\);

-- Location: LCCOMB_X91_Y48_N20
\mem|RAM[10][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[10][21]~feeder_combout\);

-- Location: FF_X91_Y48_N21
\mem|RAM[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][21]~q\);

-- Location: FF_X91_Y48_N23
\mem|RAM[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][21]~q\);

-- Location: LCCOMB_X91_Y48_N22
\mem|Mux42~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][21]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[10][21]~q\,
	datac => \mem|RAM[8][21]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux42~12_combout\);

-- Location: LCCOMB_X92_Y48_N20
\mem|Mux42~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux42~12_combout\ & ((\mem|RAM[11][21]~q\))) # (!\mem|Mux42~12_combout\ & (\mem|RAM[9][21]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][21]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][21]~q\,
	datad => \mem|Mux42~12_combout\,
	combout => \mem|Mux42~13_combout\);

-- Location: LCCOMB_X91_Y41_N16
\mem|Mux42~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~16_combout\ = (\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\) # ((\mem|Mux42~13_combout\)))) # (!\t1|Selector28~0_combout\ & (!\t1|Selector29~0_combout\ & (\mem|Mux42~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux42~15_combout\,
	datad => \mem|Mux42~13_combout\,
	combout => \mem|Mux42~16_combout\);

-- Location: LCCOMB_X91_Y41_N6
\mem|Mux42~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux42~16_combout\ & (\mem|Mux42~18_combout\)) # (!\mem|Mux42~16_combout\ & ((\mem|Mux42~11_combout\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux42~18_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux42~11_combout\,
	datad => \mem|Mux42~16_combout\,
	combout => \mem|Mux42~19_combout\);

-- Location: LCCOMB_X81_Y47_N14
\mem|RAM[23][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[23][21]~feeder_combout\);

-- Location: FF_X81_Y47_N15
\mem|RAM[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][21]~q\);

-- Location: FF_X88_Y44_N11
\mem|RAM[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][21]~q\);

-- Location: LCCOMB_X88_Y48_N10
\mem|RAM[27][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[27][21]~feeder_combout\);

-- Location: FF_X88_Y48_N11
\mem|RAM[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][21]~q\);

-- Location: FF_X88_Y44_N1
\mem|RAM[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][21]~q\);

-- Location: LCCOMB_X88_Y44_N0
\mem|Mux42~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~7_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[27][21]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[19][21]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][21]~q\,
	datac => \mem|RAM[19][21]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux42~7_combout\);

-- Location: LCCOMB_X88_Y44_N10
\mem|Mux42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux42~7_combout\ & ((\mem|RAM[31][21]~q\))) # (!\mem|Mux42~7_combout\ & (\mem|RAM[23][21]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][21]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][21]~q\,
	datad => \mem|Mux42~7_combout\,
	combout => \mem|Mux42~8_combout\);

-- Location: LCCOMB_X81_Y46_N16
\mem|RAM[24][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[24][21]~feeder_combout\);

-- Location: FF_X81_Y46_N17
\mem|RAM[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][21]~q\);

-- Location: FF_X84_Y41_N5
\mem|RAM[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][21]~q\);

-- Location: FF_X82_Y43_N21
\mem|RAM[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][21]~q\);

-- Location: FF_X85_Y43_N17
\mem|RAM[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][21]~q\);

-- Location: LCCOMB_X85_Y43_N16
\mem|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][21]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][21]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][21]~q\,
	datac => \mem|RAM[16][21]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux42~4_combout\);

-- Location: LCCOMB_X84_Y41_N4
\mem|Mux42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux42~4_combout\ & ((\mem|RAM[28][21]~q\))) # (!\mem|Mux42~4_combout\ & (\mem|RAM[24][21]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][21]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][21]~q\,
	datad => \mem|Mux42~4_combout\,
	combout => \mem|Mux42~5_combout\);

-- Location: LCCOMB_X84_Y49_N28
\mem|RAM[26][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[26][21]~feeder_combout\);

-- Location: FF_X84_Y49_N29
\mem|RAM[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][21]~q\);

-- Location: FF_X85_Y49_N5
\mem|RAM[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][21]~q\);

-- Location: LCCOMB_X84_Y49_N16
\mem|RAM[22][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[22][21]~feeder_combout\);

-- Location: FF_X84_Y49_N17
\mem|RAM[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][21]~q\);

-- Location: FF_X85_Y49_N11
\mem|RAM[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][21]~q\);

-- Location: LCCOMB_X85_Y49_N10
\mem|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][21]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][21]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][21]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][21]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux42~2_combout\);

-- Location: LCCOMB_X85_Y49_N4
\mem|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux42~2_combout\ & ((\mem|RAM[30][21]~q\))) # (!\mem|Mux42~2_combout\ & (\mem|RAM[26][21]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][21]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][21]~q\,
	datad => \mem|Mux42~2_combout\,
	combout => \mem|Mux42~3_combout\);

-- Location: LCCOMB_X84_Y41_N30
\mem|Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux42~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|Mux42~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux42~5_combout\,
	datad => \mem|Mux42~3_combout\,
	combout => \mem|Mux42~6_combout\);

-- Location: LCCOMB_X82_Y47_N24
\mem|RAM[29][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[29][21]~feeder_combout\);

-- Location: FF_X82_Y47_N25
\mem|RAM[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][21]~q\);

-- Location: FF_X82_Y44_N21
\mem|RAM[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][21]~q\);

-- Location: LCCOMB_X82_Y48_N26
\mem|RAM[17][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[17][21]~feeder_combout\);

-- Location: FF_X82_Y48_N27
\mem|RAM[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][21]~q\);

-- Location: LCCOMB_X82_Y48_N22
\mem|RAM[25][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][21]~feeder_combout\ = \r_f|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux42~4_combout\,
	combout => \mem|RAM[25][21]~feeder_combout\);

-- Location: FF_X82_Y48_N23
\mem|RAM[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][21]~q\);

-- Location: LCCOMB_X83_Y48_N26
\mem|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[25][21]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[17][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[17][21]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \t1|Selector28~0_combout\,
	datad => \mem|RAM[25][21]~q\,
	combout => \mem|Mux42~0_combout\);

-- Location: LCCOMB_X82_Y44_N20
\mem|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux42~0_combout\ & (\mem|RAM[29][21]~q\)) # (!\mem|Mux42~0_combout\ & ((\mem|RAM[21][21]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][21]~q\,
	datac => \mem|RAM[21][21]~q\,
	datad => \mem|Mux42~0_combout\,
	combout => \mem|Mux42~1_combout\);

-- Location: LCCOMB_X84_Y41_N6
\mem|Mux42~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux42~6_combout\ & (\mem|Mux42~8_combout\)) # (!\mem|Mux42~6_combout\ & ((\mem|Mux42~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux42~8_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux42~6_combout\,
	datad => \mem|Mux42~1_combout\,
	combout => \mem|Mux42~9_combout\);

-- Location: LCCOMB_X84_Y41_N18
\mem|Mux42~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux42~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux42~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux42~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux42~19_combout\,
	datad => \mem|Mux42~9_combout\,
	combout => \mem|Mux42~20_combout\);

-- Location: LCCOMB_X84_Y41_N28
\mux_mem|MemtoReg_out[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[21]~21_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux42~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[22]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[22]~44_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux42~20_combout\,
	combout => \mux_mem|MemtoReg_out[21]~21_combout\);

-- Location: LCCOMB_X85_Y42_N22
\r_f|rf_regs[0][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[0][21]~feeder_combout\ = \mux_mem|MemtoReg_out[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_mem|MemtoReg_out[21]~21_combout\,
	combout => \r_f|rf_regs[0][21]~feeder_combout\);

-- Location: FF_X85_Y42_N23
\r_f|rf_regs[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[0][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][21]~q\);

-- Location: LCCOMB_X86_Y41_N10
\r_f|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux10~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][21]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(11),
	datac => \r_f|rf_regs[0][21]~q\,
	datad => \r_f|rf_regs[1][21]~q\,
	combout => \r_f|Mux10~0_combout\);

-- Location: LCCOMB_X87_Y44_N30
\t1|Add0|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[23]~46_combout\ = (\r_f|Mux9~0_combout\ & ((\t1|Add0|auto_generated|_~35_combout\ & (\t1|Add0|auto_generated|result_int[22]~45\ & VCC)) # (!\t1|Add0|auto_generated|_~35_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[22]~45\)))) # (!\r_f|Mux9~0_combout\ & ((\t1|Add0|auto_generated|_~35_combout\ & (!\t1|Add0|auto_generated|result_int[22]~45\)) # (!\t1|Add0|auto_generated|_~35_combout\ & ((\t1|Add0|auto_generated|result_int[22]~45\) 
-- # (GND)))))
-- \t1|Add0|auto_generated|result_int[23]~47\ = CARRY((\r_f|Mux9~0_combout\ & (!\t1|Add0|auto_generated|_~35_combout\ & !\t1|Add0|auto_generated|result_int[22]~45\)) # (!\r_f|Mux9~0_combout\ & ((!\t1|Add0|auto_generated|result_int[22]~45\) # 
-- (!\t1|Add0|auto_generated|_~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux9~0_combout\,
	datab => \t1|Add0|auto_generated|_~35_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[22]~45\,
	combout => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	cout => \t1|Add0|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X94_Y44_N26
\mem|Decoder0~86_RESYN40_RESYN58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~86_RESYN40_RESYN58_BDD59\ = (\mem|Decoder0~97_combout\ & (\mem|Decoder0~57_combout\ & (!\t1|Selector27~0_combout\ & !\mem|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~97_combout\,
	datab => \mem|Decoder0~57_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|LessThan0~0_combout\,
	combout => \mem|Decoder0~86_RESYN40_RESYN58_BDD59\);

-- Location: LCCOMB_X94_Y44_N18
\mem|Decoder0~86_RESYN40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~86_RESYN40_BDD41\ = (!\t1|Add0|auto_generated|result_int[23]~46_combout\ & (!\mem|LessThan0~1_combout\ & (\mem|Decoder0~86_RESYN40_RESYN58_BDD59\ & !\mem|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datab => \mem|LessThan0~1_combout\,
	datac => \mem|Decoder0~86_RESYN40_RESYN58_BDD59\,
	datad => \mem|LessThan0~2_combout\,
	combout => \mem|Decoder0~86_RESYN40_BDD41\);

-- Location: LCCOMB_X94_Y44_N6
\mem|Decoder0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~86_combout\ = (!\mem|LessThan0~8_RESYN4_BDD5\ & (\mem|Decoder0~86_RESYN40_BDD41\ & (!\mem|LessThan0~8_RESYN8_BDD9\ & !\mem|LessThan0~8_RESYN6_BDD7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~8_RESYN4_BDD5\,
	datab => \mem|Decoder0~86_RESYN40_BDD41\,
	datac => \mem|LessThan0~8_RESYN8_BDD9\,
	datad => \mem|LessThan0~8_RESYN6_BDD7\,
	combout => \mem|Decoder0~86_combout\);

-- Location: FF_X94_Y44_N23
\mem|RAM[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][28]~q\);

-- Location: FF_X90_Y44_N9
\mem|RAM[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][28]~q\);

-- Location: LCCOMB_X90_Y44_N8
\mem|Mux35~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][28]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][28]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][28]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][28]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux35~14_combout\);

-- Location: FF_X90_Y44_N29
\mem|RAM[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][28]~q\);

-- Location: LCCOMB_X90_Y44_N28
\mem|Mux35~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~15_combout\ = (\mem|Mux35~14_combout\ & (((\mem|RAM[3][28]~q\) # (!\t1|Selector30~0_combout\)))) # (!\mem|Mux35~14_combout\ & (\mem|RAM[2][28]~q\ & ((\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][28]~q\,
	datab => \mem|Mux35~14_combout\,
	datac => \mem|RAM[3][28]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux35~15_combout\);

-- Location: LCCOMB_X95_Y46_N16
\mem|RAM[5][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[5][28]~feeder_combout\);

-- Location: FF_X95_Y46_N17
\mem|RAM[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][28]~q\);

-- Location: FF_X95_Y43_N17
\mem|RAM[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][28]~q\);

-- Location: LCCOMB_X97_Y43_N8
\mem|RAM[6][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[6][28]~feeder_combout\);

-- Location: FF_X97_Y43_N9
\mem|RAM[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][28]~q\);

-- Location: FF_X94_Y45_N3
\mem|RAM[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][28]~q\);

-- Location: LCCOMB_X94_Y45_N2
\mem|Mux35~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][28]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][28]~q\,
	datac => \mem|RAM[4][28]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux35~12_combout\);

-- Location: LCCOMB_X95_Y43_N16
\mem|Mux35~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux35~12_combout\ & ((\mem|RAM[7][28]~q\))) # (!\mem|Mux35~12_combout\ & (\mem|RAM[5][28]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][28]~q\,
	datac => \mem|RAM[7][28]~q\,
	datad => \mem|Mux35~12_combout\,
	combout => \mem|Mux35~13_combout\);

-- Location: LCCOMB_X91_Y40_N28
\mem|Mux35~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~16_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\) # (\mem|Mux35~13_combout\)))) # (!\t1|Selector29~0_combout\ & (\mem|Mux35~15_combout\ & (!\t1|Selector28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|Mux35~15_combout\,
	datac => \t1|Selector28~0_combout\,
	datad => \mem|Mux35~13_combout\,
	combout => \mem|Mux35~16_combout\);

-- Location: LCCOMB_X91_Y40_N12
\mem|Mux35~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux35~16_combout\ & (\mem|Mux35~18_combout\)) # (!\mem|Mux35~16_combout\ & ((\mem|Mux35~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux35~18_combout\,
	datac => \mem|Mux35~11_combout\,
	datad => \mem|Mux35~16_combout\,
	combout => \mem|Mux35~19_combout\);

-- Location: LCCOMB_X88_Y49_N12
\mem|RAM[30][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[30][28]~feeder_combout\);

-- Location: FF_X88_Y49_N13
\mem|RAM[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][28]~q\);

-- Location: FF_X89_Y48_N21
\mem|RAM[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][28]~q\);

-- Location: LCCOMB_X88_Y49_N28
\mem|RAM[26][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[26][28]~feeder_combout\);

-- Location: FF_X88_Y49_N29
\mem|RAM[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][28]~q\);

-- Location: FF_X89_Y48_N11
\mem|RAM[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][28]~q\);

-- Location: LCCOMB_X89_Y48_N10
\mem|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][28]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][28]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][28]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux35~0_combout\);

-- Location: LCCOMB_X89_Y48_N20
\mem|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux35~0_combout\ & (\mem|RAM[30][28]~q\)) # (!\mem|Mux35~0_combout\ & ((\mem|RAM[22][28]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][28]~q\,
	datac => \mem|RAM[22][28]~q\,
	datad => \mem|Mux35~0_combout\,
	combout => \mem|Mux35~1_combout\);

-- Location: FF_X87_Y47_N7
\mem|RAM[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][28]~q\);

-- Location: LCCOMB_X81_Y47_N10
\mem|RAM[23][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[23][28]~feeder_combout\);

-- Location: FF_X81_Y47_N11
\mem|RAM[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][28]~q\);

-- Location: LCCOMB_X87_Y47_N6
\mem|Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~7_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|RAM[23][28]~q\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|RAM[19][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][28]~q\,
	datad => \mem|RAM[23][28]~q\,
	combout => \mem|Mux35~7_combout\);

-- Location: FF_X87_Y47_N29
\mem|RAM[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][28]~q\);

-- Location: LCCOMB_X88_Y48_N26
\mem|RAM[27][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[27][28]~feeder_combout\);

-- Location: FF_X88_Y48_N27
\mem|RAM[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][28]~q\);

-- Location: LCCOMB_X87_Y47_N28
\mem|Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~8_combout\ = (\mem|Mux35~7_combout\ & (((\mem|RAM[31][28]~q\)) # (!\t1|Selector28~0_combout\))) # (!\mem|Mux35~7_combout\ & (\t1|Selector28~0_combout\ & ((\mem|RAM[27][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux35~7_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[31][28]~q\,
	datad => \mem|RAM[27][28]~q\,
	combout => \mem|Mux35~8_combout\);

-- Location: LCCOMB_X81_Y43_N2
\mem|RAM[20][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[20][28]~feeder_combout\);

-- Location: FF_X81_Y43_N3
\mem|RAM[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][28]~q\);

-- Location: FF_X90_Y40_N15
\mem|RAM[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][28]~q\);

-- Location: LCCOMB_X89_Y42_N24
\mem|RAM[24][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[24][28]~feeder_combout\);

-- Location: FF_X89_Y42_N25
\mem|RAM[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][28]~q\);

-- Location: FF_X89_Y42_N15
\mem|RAM[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][28]~q\);

-- Location: LCCOMB_X89_Y42_N14
\mem|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~4_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[24][28]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[16][28]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[24][28]~q\,
	datac => \mem|RAM[16][28]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux35~4_combout\);

-- Location: LCCOMB_X90_Y40_N14
\mem|Mux35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux35~4_combout\ & ((\mem|RAM[28][28]~q\))) # (!\mem|Mux35~4_combout\ & (\mem|RAM[20][28]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][28]~q\,
	datac => \mem|RAM[28][28]~q\,
	datad => \mem|Mux35~4_combout\,
	combout => \mem|Mux35~5_combout\);

-- Location: LCCOMB_X82_Y48_N28
\mem|RAM[25][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[25][28]~feeder_combout\);

-- Location: FF_X82_Y48_N29
\mem|RAM[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][28]~q\);

-- Location: FF_X83_Y47_N27
\mem|RAM[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][28]~q\);

-- Location: LCCOMB_X86_Y48_N20
\mem|RAM[21][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][28]~feeder_combout\ = \r_f|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux35~4_combout\,
	combout => \mem|RAM[21][28]~feeder_combout\);

-- Location: FF_X86_Y48_N21
\mem|RAM[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][28]~q\);

-- Location: FF_X86_Y47_N15
\mem|RAM[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][28]~q\);

-- Location: LCCOMB_X86_Y47_N14
\mem|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][28]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][28]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][28]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][28]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux35~2_combout\);

-- Location: LCCOMB_X83_Y47_N26
\mem|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux35~2_combout\ & ((\mem|RAM[29][28]~q\))) # (!\mem|Mux35~2_combout\ & (\mem|RAM[25][28]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[25][28]~q\,
	datac => \mem|RAM[29][28]~q\,
	datad => \mem|Mux35~2_combout\,
	combout => \mem|Mux35~3_combout\);

-- Location: LCCOMB_X90_Y40_N2
\mem|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux35~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux35~5_combout\,
	datad => \mem|Mux35~3_combout\,
	combout => \mem|Mux35~6_combout\);

-- Location: LCCOMB_X90_Y40_N18
\mem|Mux35~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux35~6_combout\ & ((\mem|Mux35~8_combout\))) # (!\mem|Mux35~6_combout\ & (\mem|Mux35~1_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux35~1_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux35~8_combout\,
	datad => \mem|Mux35~6_combout\,
	combout => \mem|Mux35~9_combout\);

-- Location: LCCOMB_X90_Y40_N16
\mem|Mux35~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux35~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux35~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux35~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux35~19_combout\,
	datad => \mem|Mux35~9_combout\,
	combout => \mem|Mux35~20_combout\);

-- Location: LCCOMB_X90_Y40_N22
\mux_mem|MemtoReg_out[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[28]~28_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux35~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[29]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[29]~58_combout\,
	datad => \mem|Mux35~20_combout\,
	combout => \mux_mem|MemtoReg_out[28]~28_combout\);

-- Location: FF_X89_Y41_N7
\r_f|rf_regs[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[28]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][28]~q\);

-- Location: FF_X89_Y41_N5
\r_f|rf_regs[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[28]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][28]~q\);

-- Location: LCCOMB_X89_Y41_N22
\r_f|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux35~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][28]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][28]~q\,
	datab => \r_f|rf_regs[9][28]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux35~0_combout\);

-- Location: FF_X90_Y40_N23
\r_f|rf_regs[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[28]~28_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][28]~q\);

-- Location: LCCOMB_X89_Y40_N22
\r_f|rf_regs[14][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][28]~feeder_combout\ = \mux_mem|MemtoReg_out[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[28]~28_combout\,
	combout => \r_f|rf_regs[14][28]~feeder_combout\);

-- Location: FF_X89_Y40_N23
\r_f|rf_regs[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][28]~q\);

-- Location: LCCOMB_X89_Y40_N12
\r_f|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux35~1_combout\ = (\r_f|Mux35~0_combout\ & ((\r_f|rf_regs[15][28]~q\) # ((!\inst_mem|RD\(17))))) # (!\r_f|Mux35~0_combout\ & (((\r_f|rf_regs[14][28]~q\ & \inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux35~0_combout\,
	datab => \r_f|rf_regs[15][28]~q\,
	datac => \r_f|rf_regs[14][28]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux35~1_combout\);

-- Location: LCCOMB_X89_Y40_N28
\r_f|rf_regs[1][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][28]~feeder_combout\ = \mux_mem|MemtoReg_out[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[28]~28_combout\,
	combout => \r_f|rf_regs[1][28]~feeder_combout\);

-- Location: FF_X89_Y40_N29
\r_f|rf_regs[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][28]~q\);

-- Location: FF_X88_Y40_N3
\r_f|rf_regs[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[28]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][28]~q\);

-- Location: FF_X87_Y40_N15
\r_f|rf_regs[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[28]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][28]~q\);

-- Location: FF_X87_Y40_N29
\r_f|rf_regs[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[28]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][28]~q\);

-- Location: LCCOMB_X87_Y40_N2
\r_f|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux35~2_combout\ = (\inst_mem|RD\(16) & (\inst_mem|RD\(17))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & ((\r_f|rf_regs[6][28]~q\))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[0][28]~q\,
	datad => \r_f|rf_regs[6][28]~q\,
	combout => \r_f|Mux35~2_combout\);

-- Location: LCCOMB_X88_Y40_N2
\r_f|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux35~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux35~2_combout\ & ((\r_f|rf_regs[7][28]~q\))) # (!\r_f|Mux35~2_combout\ & (\r_f|rf_regs[1][28]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[1][28]~q\,
	datac => \r_f|rf_regs[7][28]~q\,
	datad => \r_f|Mux35~2_combout\,
	combout => \r_f|Mux35~3_combout\);

-- Location: LCCOMB_X88_Y40_N20
\r_f|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux35~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux35~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux35~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux35~1_combout\,
	datad => \r_f|Mux35~3_combout\,
	combout => \r_f|Mux35~4_combout\);

-- Location: LCCOMB_X88_Y40_N6
\t1|Add0|auto_generated|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~41_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux35~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(29),
	datad => \r_f|Mux35~4_combout\,
	combout => \t1|Add0|auto_generated|_~41_combout\);

-- Location: LCCOMB_X89_Y40_N6
\r_f|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux3~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][28]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][28]~q\,
	datab => \r_f|rf_regs[1][28]~q\,
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux3~0_combout\);

-- Location: FF_X87_Y40_N13
\r_f|rf_regs[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[27]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][27]~q\);

-- Location: LCCOMB_X87_Y41_N2
\r_f|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux4~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][27]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|rf_regs[1][27]~q\,
	datad => \r_f|rf_regs[0][27]~q\,
	combout => \r_f|Mux4~0_combout\);

-- Location: FF_X87_Y41_N27
\r_f|rf_regs[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[26]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][26]~q\);

-- Location: FF_X87_Y40_N21
\r_f|rf_regs[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[26]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][26]~q\);

-- Location: LCCOMB_X87_Y41_N26
\r_f|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux5~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][26]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|rf_regs[1][26]~q\,
	datad => \r_f|rf_regs[0][26]~q\,
	combout => \r_f|Mux5~0_combout\);

-- Location: LCCOMB_X88_Y41_N12
\r_f|rf_regs[14][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][25]~feeder_combout\ = \mux_mem|MemtoReg_out[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[25]~25_combout\,
	combout => \r_f|rf_regs[14][25]~feeder_combout\);

-- Location: FF_X88_Y41_N13
\r_f|rf_regs[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][25]~q\);

-- Location: FF_X92_Y41_N13
\r_f|rf_regs[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[25]~25_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][25]~q\);

-- Location: FF_X85_Y41_N29
\r_f|rf_regs[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[25]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][25]~q\);

-- Location: FF_X85_Y41_N11
\r_f|rf_regs[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[25]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][25]~q\);

-- Location: LCCOMB_X85_Y41_N20
\r_f|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux38~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][25]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[8][25]~q\,
	datac => \inst_mem|RD\(16),
	datad => \r_f|rf_regs[9][25]~q\,
	combout => \r_f|Mux38~0_combout\);

-- Location: LCCOMB_X88_Y41_N4
\r_f|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux38~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux38~0_combout\ & ((\r_f|rf_regs[15][25]~q\))) # (!\r_f|Mux38~0_combout\ & (\r_f|rf_regs[14][25]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][25]~q\,
	datab => \r_f|rf_regs[15][25]~q\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|Mux38~0_combout\,
	combout => \r_f|Mux38~1_combout\);

-- Location: FF_X83_Y41_N9
\r_f|rf_regs[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[25]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][25]~q\);

-- Location: LCCOMB_X87_Y41_N22
\r_f|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux38~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][25]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][25]~q\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[0][25]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux38~2_combout\);

-- Location: LCCOMB_X86_Y41_N0
\r_f|rf_regs[7][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[7][25]~feeder_combout\ = \mux_mem|MemtoReg_out[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[25]~25_combout\,
	combout => \r_f|rf_regs[7][25]~feeder_combout\);

-- Location: FF_X86_Y41_N1
\r_f|rf_regs[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[7][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][25]~q\);

-- Location: FF_X87_Y41_N21
\r_f|rf_regs[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[25]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][25]~q\);

-- Location: LCCOMB_X87_Y41_N30
\r_f|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux38~3_combout\ = (\r_f|Mux38~2_combout\ & (((\r_f|rf_regs[7][25]~q\)) # (!\inst_mem|RD\(16)))) # (!\r_f|Mux38~2_combout\ & (\inst_mem|RD\(16) & ((\r_f|rf_regs[1][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux38~2_combout\,
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[7][25]~q\,
	datad => \r_f|rf_regs[1][25]~q\,
	combout => \r_f|Mux38~3_combout\);

-- Location: LCCOMB_X88_Y41_N24
\r_f|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux38~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux38~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux38~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datac => \r_f|Mux38~1_combout\,
	datad => \r_f|Mux38~3_combout\,
	combout => \r_f|Mux38~4_combout\);

-- Location: LCCOMB_X88_Y41_N6
\t1|Add0|auto_generated|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~38_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux38~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux38~4_combout\,
	combout => \t1|Add0|auto_generated|_~38_combout\);

-- Location: FF_X83_Y41_N17
\r_f|rf_regs[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[24]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][24]~q\);

-- Location: FF_X87_Y41_N1
\r_f|rf_regs[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[24]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][24]~q\);

-- Location: LCCOMB_X83_Y41_N26
\r_f|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux39~2_combout\ = (\inst_mem|RD\(17) & ((\r_f|rf_regs[6][24]~q\) # ((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (((\r_f|rf_regs[0][24]~q\ & !\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[6][24]~q\,
	datac => \r_f|rf_regs[0][24]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux39~2_combout\);

-- Location: FF_X83_Y41_N31
\r_f|rf_regs[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[24]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][24]~q\);

-- Location: LCCOMB_X83_Y41_N30
\r_f|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux39~3_combout\ = (\r_f|Mux39~2_combout\ & (((\r_f|rf_regs[7][24]~q\) # (!\inst_mem|RD\(16))))) # (!\r_f|Mux39~2_combout\ & (\r_f|rf_regs[1][24]~q\ & ((\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux39~2_combout\,
	datab => \r_f|rf_regs[1][24]~q\,
	datac => \r_f|rf_regs[7][24]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux39~3_combout\);

-- Location: LCCOMB_X88_Y41_N22
\r_f|rf_regs[14][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][24]~feeder_combout\ = \mux_mem|MemtoReg_out[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[24]~24_combout\,
	combout => \r_f|rf_regs[14][24]~feeder_combout\);

-- Location: FF_X88_Y41_N23
\r_f|rf_regs[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][24]~q\);

-- Location: FF_X92_Y41_N19
\r_f|rf_regs[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[24]~24_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][24]~q\);

-- Location: FF_X85_Y41_N31
\r_f|rf_regs[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[24]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][24]~q\);

-- Location: FF_X85_Y41_N19
\r_f|rf_regs[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[24]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][24]~q\);

-- Location: LCCOMB_X85_Y41_N16
\r_f|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux39~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][24]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[9][24]~q\,
	datac => \inst_mem|RD\(16),
	datad => \r_f|rf_regs[8][24]~q\,
	combout => \r_f|Mux39~0_combout\);

-- Location: LCCOMB_X88_Y41_N28
\r_f|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux39~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux39~0_combout\ & ((\r_f|rf_regs[15][24]~q\))) # (!\r_f|Mux39~0_combout\ & (\r_f|rf_regs[14][24]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][24]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[15][24]~q\,
	datad => \r_f|Mux39~0_combout\,
	combout => \r_f|Mux39~1_combout\);

-- Location: LCCOMB_X88_Y41_N2
\r_f|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux39~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux39~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux39~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datac => \r_f|Mux39~3_combout\,
	datad => \r_f|Mux39~1_combout\,
	combout => \r_f|Mux39~4_combout\);

-- Location: LCCOMB_X88_Y41_N10
\t1|Add0|auto_generated|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~37_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux39~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux39~4_combout\,
	combout => \t1|Add0|auto_generated|_~37_combout\);

-- Location: FF_X84_Y41_N17
\r_f|rf_regs[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[23]~23_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][23]~q\);

-- Location: FF_X85_Y41_N15
\r_f|rf_regs[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[23]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][23]~q\);

-- Location: FF_X85_Y41_N13
\r_f|rf_regs[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[23]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][23]~q\);

-- Location: LCCOMB_X85_Y41_N24
\r_f|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux40~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & (\r_f|rf_regs[9][23]~q\)) # (!\inst_mem|RD\(16) & ((\r_f|rf_regs[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[9][23]~q\,
	datac => \inst_mem|RD\(16),
	datad => \r_f|rf_regs[8][23]~q\,
	combout => \r_f|Mux40~0_combout\);

-- Location: LCCOMB_X86_Y41_N12
\r_f|rf_regs[14][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][23]~feeder_combout\ = \mux_mem|MemtoReg_out[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[23]~23_combout\,
	combout => \r_f|rf_regs[14][23]~feeder_combout\);

-- Location: FF_X86_Y41_N13
\r_f|rf_regs[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][23]~q\);

-- Location: LCCOMB_X86_Y41_N30
\r_f|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux40~1_combout\ = (\r_f|Mux40~0_combout\ & ((\r_f|rf_regs[15][23]~q\) # ((!\inst_mem|RD\(17))))) # (!\r_f|Mux40~0_combout\ & (((\inst_mem|RD\(17) & \r_f|rf_regs[14][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][23]~q\,
	datab => \r_f|Mux40~0_combout\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[14][23]~q\,
	combout => \r_f|Mux40~1_combout\);

-- Location: FF_X82_Y41_N17
\r_f|rf_regs[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[23]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][23]~q\);

-- Location: FF_X83_Y41_N25
\r_f|rf_regs[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[23]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][23]~q\);

-- Location: LCCOMB_X82_Y41_N30
\r_f|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux40~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & ((\r_f|rf_regs[6][23]~q\))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][23]~q\,
	datab => \inst_mem|RD\(16),
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[6][23]~q\,
	combout => \r_f|Mux40~2_combout\);

-- Location: FF_X83_Y41_N15
\r_f|rf_regs[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[23]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][23]~q\);

-- Location: LCCOMB_X83_Y41_N14
\r_f|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux40~3_combout\ = (\r_f|Mux40~2_combout\ & (((\r_f|rf_regs[7][23]~q\) # (!\inst_mem|RD\(16))))) # (!\r_f|Mux40~2_combout\ & (\r_f|rf_regs[1][23]~q\ & ((\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][23]~q\,
	datab => \r_f|Mux40~2_combout\,
	datac => \r_f|rf_regs[7][23]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux40~3_combout\);

-- Location: LCCOMB_X86_Y41_N24
\r_f|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux40~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux40~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux40~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datac => \r_f|Mux40~1_combout\,
	datad => \r_f|Mux40~3_combout\,
	combout => \r_f|Mux40~4_combout\);

-- Location: LCCOMB_X86_Y41_N16
\t1|Add0|auto_generated|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~36_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux40~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datac => \inst_mem|RD\(30),
	datad => \r_f|Mux40~4_combout\,
	combout => \t1|Add0|auto_generated|_~36_combout\);

-- Location: LCCOMB_X87_Y43_N0
\t1|Add0|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[24]~48_combout\ = ((\r_f|Mux8~0_combout\ $ (\t1|Add0|auto_generated|_~36_combout\ $ (!\t1|Add0|auto_generated|result_int[23]~47\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[24]~49\ = CARRY((\r_f|Mux8~0_combout\ & ((\t1|Add0|auto_generated|_~36_combout\) # (!\t1|Add0|auto_generated|result_int[23]~47\))) # (!\r_f|Mux8~0_combout\ & (\t1|Add0|auto_generated|_~36_combout\ & 
-- !\t1|Add0|auto_generated|result_int[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux8~0_combout\,
	datab => \t1|Add0|auto_generated|_~36_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[23]~47\,
	combout => \t1|Add0|auto_generated|result_int[24]~48_combout\,
	cout => \t1|Add0|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X90_Y48_N2
\mem|RAM[23][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[23][23]~feeder_combout\);

-- Location: FF_X90_Y48_N3
\mem|RAM[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][23]~q\);

-- Location: FF_X88_Y44_N23
\mem|RAM[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][23]~q\);

-- Location: LCCOMB_X88_Y48_N22
\mem|RAM[27][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[27][23]~feeder_combout\);

-- Location: FF_X88_Y48_N23
\mem|RAM[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][23]~q\);

-- Location: FF_X88_Y44_N7
\mem|RAM[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][23]~q\);

-- Location: LCCOMB_X88_Y44_N6
\mem|Mux40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~7_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[27][23]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[19][23]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][23]~q\,
	datac => \mem|RAM[19][23]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux40~7_combout\);

-- Location: LCCOMB_X88_Y44_N22
\mem|Mux40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux40~7_combout\ & ((\mem|RAM[31][23]~q\))) # (!\mem|Mux40~7_combout\ & (\mem|RAM[23][23]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[23][23]~q\,
	datac => \mem|RAM[31][23]~q\,
	datad => \mem|Mux40~7_combout\,
	combout => \mem|Mux40~8_combout\);

-- Location: LCCOMB_X83_Y48_N0
\mem|RAM[29][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[29][23]~feeder_combout\);

-- Location: FF_X83_Y48_N1
\mem|RAM[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][23]~q\);

-- Location: LCCOMB_X82_Y44_N4
\mem|RAM[21][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[21][23]~feeder_combout\);

-- Location: FF_X82_Y44_N5
\mem|RAM[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][23]~q\);

-- Location: LCCOMB_X82_Y48_N16
\mem|RAM[25][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[25][23]~feeder_combout\);

-- Location: FF_X82_Y48_N17
\mem|RAM[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][23]~q\);

-- Location: LCCOMB_X83_Y48_N28
\mem|RAM[17][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[17][23]~feeder_combout\);

-- Location: FF_X83_Y48_N29
\mem|RAM[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][23]~q\);

-- Location: LCCOMB_X83_Y41_N28
\mem|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~0_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[25][23]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[17][23]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[25][23]~q\,
	datac => \mem|RAM[17][23]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux40~0_combout\);

-- Location: LCCOMB_X83_Y41_N18
\mem|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux40~0_combout\ & (\mem|RAM[29][23]~q\)) # (!\mem|Mux40~0_combout\ & ((\mem|RAM[21][23]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[29][23]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[21][23]~q\,
	datad => \mem|Mux40~0_combout\,
	combout => \mem|Mux40~1_combout\);

-- Location: LCCOMB_X82_Y46_N10
\mem|RAM[24][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[24][23]~feeder_combout\);

-- Location: FF_X82_Y46_N11
\mem|RAM[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][23]~q\);

-- Location: FF_X85_Y43_N29
\mem|RAM[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][23]~q\);

-- Location: FF_X82_Y43_N19
\mem|RAM[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][23]~q\);

-- Location: FF_X85_Y43_N19
\mem|RAM[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][23]~q\);

-- Location: LCCOMB_X85_Y43_N18
\mem|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][23]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][23]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][23]~q\,
	datac => \mem|RAM[16][23]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux40~4_combout\);

-- Location: LCCOMB_X85_Y43_N28
\mem|Mux40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux40~4_combout\ & ((\mem|RAM[28][23]~q\))) # (!\mem|Mux40~4_combout\ & (\mem|RAM[24][23]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[24][23]~q\,
	datac => \mem|RAM[28][23]~q\,
	datad => \mem|Mux40~4_combout\,
	combout => \mem|Mux40~5_combout\);

-- Location: LCCOMB_X84_Y49_N30
\mem|RAM[26][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[26][23]~feeder_combout\);

-- Location: FF_X84_Y49_N31
\mem|RAM[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][23]~q\);

-- Location: FF_X85_Y49_N17
\mem|RAM[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][23]~q\);

-- Location: LCCOMB_X84_Y49_N2
\mem|RAM[22][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[22][23]~feeder_combout\);

-- Location: FF_X84_Y49_N3
\mem|RAM[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][23]~q\);

-- Location: FF_X85_Y49_N21
\mem|RAM[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][23]~q\);

-- Location: LCCOMB_X85_Y49_N20
\mem|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][23]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][23]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][23]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][23]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux40~2_combout\);

-- Location: LCCOMB_X85_Y49_N16
\mem|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux40~2_combout\ & ((\mem|RAM[30][23]~q\))) # (!\mem|Mux40~2_combout\ & (\mem|RAM[26][23]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][23]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][23]~q\,
	datad => \mem|Mux40~2_combout\,
	combout => \mem|Mux40~3_combout\);

-- Location: LCCOMB_X84_Y41_N20
\mem|Mux40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux40~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|Mux40~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux40~5_combout\,
	datad => \mem|Mux40~3_combout\,
	combout => \mem|Mux40~6_combout\);

-- Location: LCCOMB_X84_Y41_N26
\mem|Mux40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux40~6_combout\ & (\mem|Mux40~8_combout\)) # (!\mem|Mux40~6_combout\ & ((\mem|Mux40~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux40~8_combout\,
	datab => \mem|Mux40~1_combout\,
	datac => \t1|Selector31~0_combout\,
	datad => \mem|Mux40~6_combout\,
	combout => \mem|Mux40~9_combout\);

-- Location: LCCOMB_X95_Y43_N20
\mem|RAM[7][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[7][23]~feeder_combout\);

-- Location: FF_X95_Y43_N21
\mem|RAM[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][23]~q\);

-- Location: FF_X95_Y41_N23
\mem|RAM[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][23]~q\);

-- Location: LCCOMB_X96_Y45_N4
\mem|RAM[5][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[5][23]~feeder_combout\);

-- Location: FF_X96_Y45_N5
\mem|RAM[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][23]~q\);

-- Location: FF_X95_Y45_N25
\mem|RAM[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][23]~q\);

-- Location: LCCOMB_X95_Y45_N24
\mem|Mux40~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][23]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][23]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][23]~q\,
	datac => \mem|RAM[4][23]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux40~10_combout\);

-- Location: LCCOMB_X95_Y41_N22
\mem|Mux40~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux40~10_combout\ & (\mem|RAM[7][23]~q\)) # (!\mem|Mux40~10_combout\ & ((\mem|RAM[6][23]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[7][23]~q\,
	datac => \mem|RAM[6][23]~q\,
	datad => \mem|Mux40~10_combout\,
	combout => \mem|Mux40~11_combout\);

-- Location: LCCOMB_X88_Y41_N8
\mem|RAM[15][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[15][23]~feeder_combout\);

-- Location: FF_X88_Y41_N9
\mem|RAM[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][23]~q\);

-- Location: FF_X95_Y41_N31
\mem|RAM[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][23]~q\);

-- Location: LCCOMB_X92_Y45_N2
\mem|RAM[13][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[13][23]~feeder_combout\);

-- Location: FF_X92_Y45_N3
\mem|RAM[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][23]~q\);

-- Location: FF_X96_Y45_N23
\mem|RAM[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][23]~q\);

-- Location: LCCOMB_X96_Y45_N22
\mem|Mux40~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~17_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[13][23]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[12][23]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[13][23]~q\,
	datac => \mem|RAM[12][23]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux40~17_combout\);

-- Location: LCCOMB_X95_Y41_N30
\mem|Mux40~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux40~17_combout\ & (\mem|RAM[15][23]~q\)) # (!\mem|Mux40~17_combout\ & ((\mem|RAM[14][23]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[15][23]~q\,
	datac => \mem|RAM[14][23]~q\,
	datad => \mem|Mux40~17_combout\,
	combout => \mem|Mux40~18_combout\);

-- Location: LCCOMB_X94_Y44_N8
\mem|RAM[1][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[1][23]~feeder_combout\);

-- Location: FF_X94_Y44_N9
\mem|RAM[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][23]~q\);

-- Location: FF_X91_Y44_N27
\mem|RAM[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][23]~q\);

-- Location: LCCOMB_X92_Y44_N10
\mem|RAM[2][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[2][23]~feeder_combout\);

-- Location: FF_X92_Y44_N11
\mem|RAM[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][23]~q\);

-- Location: FF_X91_Y44_N11
\mem|RAM[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][23]~q\);

-- Location: LCCOMB_X91_Y44_N10
\mem|Mux40~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][23]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[2][23]~q\,
	datac => \mem|RAM[0][23]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux40~14_combout\);

-- Location: LCCOMB_X91_Y44_N26
\mem|Mux40~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux40~14_combout\ & ((\mem|RAM[3][23]~q\))) # (!\mem|Mux40~14_combout\ & (\mem|RAM[1][23]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[1][23]~q\,
	datac => \mem|RAM[3][23]~q\,
	datad => \mem|Mux40~14_combout\,
	combout => \mem|Mux40~15_combout\);

-- Location: LCCOMB_X92_Y48_N28
\mem|RAM[9][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[9][23]~feeder_combout\);

-- Location: FF_X92_Y48_N29
\mem|RAM[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][23]~q\);

-- Location: FF_X92_Y48_N11
\mem|RAM[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][23]~q\);

-- Location: LCCOMB_X91_Y48_N24
\mem|RAM[10][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][23]~feeder_combout\ = \r_f|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux40~4_combout\,
	combout => \mem|RAM[10][23]~feeder_combout\);

-- Location: FF_X91_Y48_N25
\mem|RAM[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][23]~q\);

-- Location: FF_X91_Y48_N15
\mem|RAM[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][23]~q\);

-- Location: LCCOMB_X91_Y48_N14
\mem|Mux40~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][23]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[10][23]~q\,
	datac => \mem|RAM[8][23]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux40~12_combout\);

-- Location: LCCOMB_X92_Y48_N10
\mem|Mux40~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux40~12_combout\ & ((\mem|RAM[11][23]~q\))) # (!\mem|Mux40~12_combout\ & (\mem|RAM[9][23]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][23]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][23]~q\,
	datad => \mem|Mux40~12_combout\,
	combout => \mem|Mux40~13_combout\);

-- Location: LCCOMB_X95_Y41_N24
\mem|Mux40~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~16_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|Mux40~13_combout\))) # (!\t1|Selector28~0_combout\ & (\mem|Mux40~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux40~15_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \t1|Selector28~0_combout\,
	datad => \mem|Mux40~13_combout\,
	combout => \mem|Mux40~16_combout\);

-- Location: LCCOMB_X95_Y41_N26
\mem|Mux40~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux40~16_combout\ & ((\mem|Mux40~18_combout\))) # (!\mem|Mux40~16_combout\ & (\mem|Mux40~11_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux40~11_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux40~18_combout\,
	datad => \mem|Mux40~16_combout\,
	combout => \mem|Mux40~19_combout\);

-- Location: LCCOMB_X84_Y41_N10
\mem|Mux40~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux40~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux40~9_combout\)) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux40~19_combout\))))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux40~9_combout\,
	datad => \mem|Mux40~19_combout\,
	combout => \mem|Mux40~20_combout\);

-- Location: LCCOMB_X84_Y41_N16
\mux_mem|MemtoReg_out[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[23]~23_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux40~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[24]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[24]~48_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux40~20_combout\,
	combout => \mux_mem|MemtoReg_out[23]~23_combout\);

-- Location: LCCOMB_X82_Y41_N10
\r_f|rf_regs[1][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][23]~feeder_combout\ = \mux_mem|MemtoReg_out[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[23]~23_combout\,
	combout => \r_f|rf_regs[1][23]~feeder_combout\);

-- Location: FF_X82_Y41_N11
\r_f|rf_regs[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][23]~q\);

-- Location: LCCOMB_X86_Y41_N8
\r_f|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux8~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][23]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(11),
	datac => \r_f|rf_regs[1][23]~q\,
	datad => \r_f|rf_regs[0][23]~q\,
	combout => \r_f|Mux8~0_combout\);

-- Location: LCCOMB_X87_Y43_N2
\t1|Add0|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[25]~50_combout\ = (\r_f|Mux7~0_combout\ & ((\t1|Add0|auto_generated|_~37_combout\ & (\t1|Add0|auto_generated|result_int[24]~49\ & VCC)) # (!\t1|Add0|auto_generated|_~37_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[24]~49\)))) # (!\r_f|Mux7~0_combout\ & ((\t1|Add0|auto_generated|_~37_combout\ & (!\t1|Add0|auto_generated|result_int[24]~49\)) # (!\t1|Add0|auto_generated|_~37_combout\ & ((\t1|Add0|auto_generated|result_int[24]~49\) 
-- # (GND)))))
-- \t1|Add0|auto_generated|result_int[25]~51\ = CARRY((\r_f|Mux7~0_combout\ & (!\t1|Add0|auto_generated|_~37_combout\ & !\t1|Add0|auto_generated|result_int[24]~49\)) # (!\r_f|Mux7~0_combout\ & ((!\t1|Add0|auto_generated|result_int[24]~49\) # 
-- (!\t1|Add0|auto_generated|_~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux7~0_combout\,
	datab => \t1|Add0|auto_generated|_~37_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[24]~49\,
	combout => \t1|Add0|auto_generated|result_int[25]~50_combout\,
	cout => \t1|Add0|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X88_Y41_N14
\mem|RAM[15][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[15][24]~feeder_combout\);

-- Location: FF_X88_Y41_N15
\mem|RAM[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][24]~q\);

-- Location: FF_X92_Y44_N23
\mem|RAM[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][24]~q\);

-- Location: LCCOMB_X97_Y43_N0
\mem|RAM[14][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[14][24]~feeder_combout\);

-- Location: FF_X97_Y43_N1
\mem|RAM[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][24]~q\);

-- Location: LCCOMB_X92_Y45_N8
\mem|RAM[12][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[12][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[12][24]~feeder_combout\);

-- Location: FF_X92_Y45_N9
\mem|RAM[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[12][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][24]~q\);

-- Location: LCCOMB_X92_Y44_N0
\mem|Mux39~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~17_combout\ = (\t1|Selector30~0_combout\ & ((\mem|RAM[14][24]~q\) # ((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|RAM[12][24]~q\ & !\t1|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[14][24]~q\,
	datab => \mem|RAM[12][24]~q\,
	datac => \t1|Selector30~0_combout\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux39~17_combout\);

-- Location: LCCOMB_X92_Y44_N22
\mem|Mux39~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux39~17_combout\ & (\mem|RAM[15][24]~q\)) # (!\mem|Mux39~17_combout\ & ((\mem|RAM[13][24]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][24]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][24]~q\,
	datad => \mem|Mux39~17_combout\,
	combout => \mem|Mux39~18_combout\);

-- Location: LCCOMB_X92_Y49_N20
\mem|RAM[2][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[2][24]~feeder_combout\);

-- Location: FF_X92_Y49_N21
\mem|RAM[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][24]~q\);

-- Location: FF_X92_Y46_N23
\mem|RAM[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][24]~q\);

-- Location: LCCOMB_X94_Y46_N18
\mem|RAM[1][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[1][24]~feeder_combout\);

-- Location: FF_X94_Y46_N19
\mem|RAM[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][24]~q\);

-- Location: FF_X91_Y46_N21
\mem|RAM[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][24]~q\);

-- Location: LCCOMB_X91_Y46_N20
\mem|Mux39~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][24]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][24]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][24]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][24]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux39~14_combout\);

-- Location: LCCOMB_X92_Y46_N22
\mem|Mux39~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux39~14_combout\ & ((\mem|RAM[3][24]~q\))) # (!\mem|Mux39~14_combout\ & (\mem|RAM[2][24]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][24]~q\,
	datac => \mem|RAM[3][24]~q\,
	datad => \mem|Mux39~14_combout\,
	combout => \mem|Mux39~15_combout\);

-- Location: LCCOMB_X96_Y45_N20
\mem|RAM[5][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[5][24]~feeder_combout\);

-- Location: FF_X96_Y45_N21
\mem|RAM[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][24]~q\);

-- Location: FF_X94_Y45_N15
\mem|RAM[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][24]~q\);

-- Location: LCCOMB_X97_Y43_N22
\mem|RAM[6][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[6][24]~feeder_combout\);

-- Location: FF_X97_Y43_N23
\mem|RAM[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][24]~q\);

-- Location: FF_X94_Y45_N25
\mem|RAM[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][24]~q\);

-- Location: LCCOMB_X94_Y45_N24
\mem|Mux39~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][24]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[6][24]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[4][24]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux39~12_combout\);

-- Location: LCCOMB_X94_Y45_N14
\mem|Mux39~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux39~12_combout\ & ((\mem|RAM[7][24]~q\))) # (!\mem|Mux39~12_combout\ & (\mem|RAM[5][24]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[5][24]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[7][24]~q\,
	datad => \mem|Mux39~12_combout\,
	combout => \mem|Mux39~13_combout\);

-- Location: LCCOMB_X92_Y41_N26
\mem|Mux39~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~16_combout\ = (\t1|Selector29~0_combout\ & (((\mem|Mux39~13_combout\) # (\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (\mem|Mux39~15_combout\ & ((!\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|Mux39~15_combout\,
	datac => \mem|Mux39~13_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux39~16_combout\);

-- Location: LCCOMB_X87_Y50_N2
\mem|RAM[9][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[9][24]~feeder_combout\);

-- Location: FF_X87_Y50_N3
\mem|RAM[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][24]~q\);

-- Location: FF_X91_Y48_N7
\mem|RAM[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][24]~q\);

-- Location: LCCOMB_X91_Y48_N6
\mem|Mux39~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][24]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][24]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][24]~q\,
	datac => \mem|RAM[8][24]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux39~10_combout\);

-- Location: LCCOMB_X92_Y48_N8
\mem|RAM[11][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[11][24]~feeder_combout\);

-- Location: FF_X92_Y48_N9
\mem|RAM[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][24]~q\);

-- Location: FF_X91_Y48_N1
\mem|RAM[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][24]~q\);

-- Location: LCCOMB_X91_Y48_N0
\mem|Mux39~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~11_combout\ = (\mem|Mux39~10_combout\ & ((\mem|RAM[11][24]~q\) # ((!\t1|Selector30~0_combout\)))) # (!\mem|Mux39~10_combout\ & (((\mem|RAM[10][24]~q\ & \t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux39~10_combout\,
	datab => \mem|RAM[11][24]~q\,
	datac => \mem|RAM[10][24]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux39~11_combout\);

-- Location: LCCOMB_X92_Y41_N8
\mem|Mux39~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux39~16_combout\ & (\mem|Mux39~18_combout\)) # (!\mem|Mux39~16_combout\ & ((\mem|Mux39~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux39~18_combout\,
	datac => \mem|Mux39~16_combout\,
	datad => \mem|Mux39~11_combout\,
	combout => \mem|Mux39~19_combout\);

-- Location: LCCOMB_X88_Y48_N24
\mem|RAM[27][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[27][24]~feeder_combout\);

-- Location: FF_X88_Y48_N25
\mem|RAM[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][24]~q\);

-- Location: LCCOMB_X88_Y48_N8
\mem|RAM[31][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[31][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[31][24]~feeder_combout\);

-- Location: FF_X88_Y48_N9
\mem|RAM[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[31][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][24]~q\);

-- Location: LCCOMB_X87_Y50_N16
\mem|RAM[23][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[23][24]~feeder_combout\);

-- Location: FF_X87_Y50_N17
\mem|RAM[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][24]~q\);

-- Location: LCCOMB_X87_Y47_N20
\mem|RAM[19][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[19][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[19][24]~feeder_combout\);

-- Location: FF_X87_Y47_N21
\mem|RAM[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[19][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][24]~q\);

-- Location: LCCOMB_X88_Y47_N12
\mem|Mux39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~7_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[23][24]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[19][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[23][24]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|RAM[19][24]~q\,
	combout => \mem|Mux39~7_combout\);

-- Location: LCCOMB_X88_Y47_N26
\mem|Mux39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux39~7_combout\ & ((\mem|RAM[31][24]~q\))) # (!\mem|Mux39~7_combout\ & (\mem|RAM[27][24]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][24]~q\,
	datac => \mem|RAM[31][24]~q\,
	datad => \mem|Mux39~7_combout\,
	combout => \mem|Mux39~8_combout\);

-- Location: LCCOMB_X85_Y49_N22
\mem|RAM[30][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[30][24]~feeder_combout\);

-- Location: FF_X85_Y49_N23
\mem|RAM[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][24]~q\);

-- Location: FF_X86_Y49_N1
\mem|RAM[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][24]~q\);

-- Location: FF_X87_Y49_N5
\mem|RAM[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][24]~q\);

-- Location: LCCOMB_X88_Y49_N24
\mem|RAM[26][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[26][24]~feeder_combout\);

-- Location: FF_X88_Y49_N25
\mem|RAM[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][24]~q\);

-- Location: LCCOMB_X87_Y49_N4
\mem|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~0_combout\ = (\t1|Selector29~0_combout\ & (\t1|Selector28~0_combout\)) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[26][24]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[18][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[18][24]~q\,
	datad => \mem|RAM[26][24]~q\,
	combout => \mem|Mux39~0_combout\);

-- Location: LCCOMB_X86_Y49_N0
\mem|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux39~0_combout\ & (\mem|RAM[30][24]~q\)) # (!\mem|Mux39~0_combout\ & ((\mem|RAM[22][24]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][24]~q\,
	datac => \mem|RAM[22][24]~q\,
	datad => \mem|Mux39~0_combout\,
	combout => \mem|Mux39~1_combout\);

-- Location: LCCOMB_X82_Y43_N12
\mem|RAM[20][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[20][24]~feeder_combout\);

-- Location: FF_X82_Y43_N13
\mem|RAM[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][24]~q\);

-- Location: FF_X92_Y41_N31
\mem|RAM[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][24]~q\);

-- Location: LCCOMB_X89_Y42_N20
\mem|RAM[24][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[24][24]~feeder_combout\);

-- Location: FF_X89_Y42_N21
\mem|RAM[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][24]~q\);

-- Location: FF_X89_Y42_N27
\mem|RAM[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][24]~q\);

-- Location: LCCOMB_X89_Y42_N26
\mem|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~4_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[24][24]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[16][24]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[24][24]~q\,
	datac => \mem|RAM[16][24]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux39~4_combout\);

-- Location: LCCOMB_X92_Y41_N30
\mem|Mux39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux39~4_combout\ & ((\mem|RAM[28][24]~q\))) # (!\mem|Mux39~4_combout\ & (\mem|RAM[20][24]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][24]~q\,
	datac => \mem|RAM[28][24]~q\,
	datad => \mem|Mux39~4_combout\,
	combout => \mem|Mux39~5_combout\);

-- Location: LCCOMB_X86_Y50_N22
\mem|RAM[25][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[25][24]~feeder_combout\);

-- Location: FF_X86_Y50_N23
\mem|RAM[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][24]~q\);

-- Location: FF_X82_Y47_N23
\mem|RAM[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][24]~q\);

-- Location: LCCOMB_X84_Y47_N26
\mem|RAM[21][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][24]~feeder_combout\ = \r_f|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux39~4_combout\,
	combout => \mem|RAM[21][24]~feeder_combout\);

-- Location: FF_X84_Y47_N27
\mem|RAM[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][24]~q\);

-- Location: FF_X82_Y47_N17
\mem|RAM[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][24]~q\);

-- Location: LCCOMB_X82_Y47_N16
\mem|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][24]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][24]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][24]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][24]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux39~2_combout\);

-- Location: LCCOMB_X82_Y47_N22
\mem|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux39~2_combout\ & ((\mem|RAM[29][24]~q\))) # (!\mem|Mux39~2_combout\ & (\mem|RAM[25][24]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][24]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[29][24]~q\,
	datad => \mem|Mux39~2_combout\,
	combout => \mem|Mux39~3_combout\);

-- Location: LCCOMB_X92_Y41_N10
\mem|Mux39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux39~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux39~5_combout\,
	datad => \mem|Mux39~3_combout\,
	combout => \mem|Mux39~6_combout\);

-- Location: LCCOMB_X92_Y41_N24
\mem|Mux39~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux39~6_combout\ & (\mem|Mux39~8_combout\)) # (!\mem|Mux39~6_combout\ & ((\mem|Mux39~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux39~8_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux39~1_combout\,
	datad => \mem|Mux39~6_combout\,
	combout => \mem|Mux39~9_combout\);

-- Location: LCCOMB_X92_Y41_N20
\mem|Mux39~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux39~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux39~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux39~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux39~19_combout\,
	datad => \mem|Mux39~9_combout\,
	combout => \mem|Mux39~20_combout\);

-- Location: LCCOMB_X92_Y41_N18
\mux_mem|MemtoReg_out[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[24]~24_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux39~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[25]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[25]~50_combout\,
	datad => \mem|Mux39~20_combout\,
	combout => \mux_mem|MemtoReg_out[24]~24_combout\);

-- Location: LCCOMB_X87_Y41_N12
\r_f|rf_regs[1][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][24]~feeder_combout\ = \mux_mem|MemtoReg_out[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[24]~24_combout\,
	combout => \r_f|rf_regs[1][24]~feeder_combout\);

-- Location: FF_X87_Y41_N13
\r_f|rf_regs[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][24]~q\);

-- Location: LCCOMB_X87_Y41_N10
\r_f|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux7~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][24]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][24]~q\,
	datab => \r_f|rf_regs[0][24]~q\,
	datac => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux7~0_combout\);

-- Location: LCCOMB_X87_Y43_N4
\t1|Add0|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[26]~52_combout\ = ((\r_f|Mux6~0_combout\ $ (\t1|Add0|auto_generated|_~38_combout\ $ (!\t1|Add0|auto_generated|result_int[25]~51\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[26]~53\ = CARRY((\r_f|Mux6~0_combout\ & ((\t1|Add0|auto_generated|_~38_combout\) # (!\t1|Add0|auto_generated|result_int[25]~51\))) # (!\r_f|Mux6~0_combout\ & (\t1|Add0|auto_generated|_~38_combout\ & 
-- !\t1|Add0|auto_generated|result_int[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux6~0_combout\,
	datab => \t1|Add0|auto_generated|_~38_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[25]~51\,
	combout => \t1|Add0|auto_generated|result_int[26]~52_combout\,
	cout => \t1|Add0|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X87_Y50_N10
\mem|RAM[23][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[23][25]~feeder_combout\);

-- Location: FF_X87_Y50_N11
\mem|RAM[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][25]~q\);

-- Location: FF_X87_Y48_N9
\mem|RAM[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][25]~q\);

-- Location: LCCOMB_X88_Y48_N4
\mem|RAM[27][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[27][25]~feeder_combout\);

-- Location: FF_X88_Y48_N5
\mem|RAM[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][25]~q\);

-- Location: FF_X87_Y48_N25
\mem|RAM[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][25]~q\);

-- Location: LCCOMB_X87_Y48_N24
\mem|Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[27][25]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[19][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[27][25]~q\,
	datac => \mem|RAM[19][25]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux38~7_combout\);

-- Location: LCCOMB_X87_Y48_N8
\mem|Mux38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux38~7_combout\ & ((\mem|RAM[31][25]~q\))) # (!\mem|Mux38~7_combout\ & (\mem|RAM[23][25]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][25]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][25]~q\,
	datad => \mem|Mux38~7_combout\,
	combout => \mem|Mux38~8_combout\);

-- Location: LCCOMB_X83_Y47_N16
\mem|RAM[29][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[29][25]~feeder_combout\);

-- Location: FF_X83_Y47_N17
\mem|RAM[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][25]~q\);

-- Location: FF_X82_Y44_N9
\mem|RAM[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][25]~q\);

-- Location: LCCOMB_X82_Y47_N4
\mem|RAM[17][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[17][25]~feeder_combout\);

-- Location: FF_X82_Y47_N5
\mem|RAM[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][25]~q\);

-- Location: LCCOMB_X82_Y48_N20
\mem|RAM[25][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[25][25]~feeder_combout\);

-- Location: FF_X82_Y48_N21
\mem|RAM[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][25]~q\);

-- Location: LCCOMB_X82_Y44_N0
\mem|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[25][25]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[17][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[17][25]~q\,
	datab => \mem|RAM[25][25]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux38~0_combout\);

-- Location: LCCOMB_X82_Y44_N8
\mem|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux38~0_combout\ & (\mem|RAM[29][25]~q\)) # (!\mem|Mux38~0_combout\ & ((\mem|RAM[21][25]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][25]~q\,
	datac => \mem|RAM[21][25]~q\,
	datad => \mem|Mux38~0_combout\,
	combout => \mem|Mux38~1_combout\);

-- Location: LCCOMB_X89_Y42_N10
\mem|RAM[24][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[24][25]~feeder_combout\);

-- Location: FF_X89_Y42_N11
\mem|RAM[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][25]~q\);

-- Location: FF_X92_Y41_N5
\mem|RAM[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][25]~q\);

-- Location: LCCOMB_X82_Y43_N6
\mem|RAM[20][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[20][25]~feeder_combout\);

-- Location: FF_X82_Y43_N7
\mem|RAM[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][25]~q\);

-- Location: FF_X89_Y42_N31
\mem|RAM[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][25]~q\);

-- Location: LCCOMB_X89_Y42_N30
\mem|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~4_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[20][25]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[20][25]~q\,
	datac => \mem|RAM[16][25]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux38~4_combout\);

-- Location: LCCOMB_X92_Y41_N4
\mem|Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux38~4_combout\ & ((\mem|RAM[28][25]~q\))) # (!\mem|Mux38~4_combout\ & (\mem|RAM[24][25]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[24][25]~q\,
	datac => \mem|RAM[28][25]~q\,
	datad => \mem|Mux38~4_combout\,
	combout => \mem|Mux38~5_combout\);

-- Location: LCCOMB_X84_Y49_N20
\mem|RAM[26][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[26][25]~feeder_combout\);

-- Location: FF_X84_Y49_N21
\mem|RAM[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][25]~q\);

-- Location: FF_X85_Y49_N13
\mem|RAM[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][25]~q\);

-- Location: LCCOMB_X84_Y49_N4
\mem|RAM[22][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[22][25]~feeder_combout\);

-- Location: FF_X84_Y49_N5
\mem|RAM[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][25]~q\);

-- Location: FF_X85_Y49_N1
\mem|RAM[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][25]~q\);

-- Location: LCCOMB_X85_Y49_N0
\mem|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][25]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][25]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][25]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][25]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux38~2_combout\);

-- Location: LCCOMB_X85_Y49_N12
\mem|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux38~2_combout\ & ((\mem|RAM[30][25]~q\))) # (!\mem|Mux38~2_combout\ & (\mem|RAM[26][25]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][25]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][25]~q\,
	datad => \mem|Mux38~2_combout\,
	combout => \mem|Mux38~3_combout\);

-- Location: LCCOMB_X92_Y41_N28
\mem|Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux38~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|Mux38~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux38~5_combout\,
	datad => \mem|Mux38~3_combout\,
	combout => \mem|Mux38~6_combout\);

-- Location: LCCOMB_X92_Y41_N14
\mem|Mux38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux38~6_combout\ & (\mem|Mux38~8_combout\)) # (!\mem|Mux38~6_combout\ & ((\mem|Mux38~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux38~8_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux38~1_combout\,
	datad => \mem|Mux38~6_combout\,
	combout => \mem|Mux38~9_combout\);

-- Location: LCCOMB_X95_Y43_N24
\mem|RAM[7][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[7][25]~feeder_combout\);

-- Location: FF_X95_Y43_N25
\mem|RAM[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][25]~q\);

-- Location: FF_X91_Y41_N31
\mem|RAM[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][25]~q\);

-- Location: LCCOMB_X94_Y45_N4
\mem|RAM[4][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[4][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[4][25]~feeder_combout\);

-- Location: FF_X94_Y45_N5
\mem|RAM[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[4][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][25]~q\);

-- Location: LCCOMB_X96_Y45_N8
\mem|RAM[5][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[5][25]~feeder_combout\);

-- Location: FF_X96_Y45_N9
\mem|RAM[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][25]~q\);

-- Location: LCCOMB_X91_Y41_N28
\mem|Mux38~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~10_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|RAM[5][25]~q\))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[4][25]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[5][25]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux38~10_combout\);

-- Location: LCCOMB_X91_Y41_N30
\mem|Mux38~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux38~10_combout\ & (\mem|RAM[7][25]~q\)) # (!\mem|Mux38~10_combout\ & ((\mem|RAM[6][25]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][25]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[6][25]~q\,
	datad => \mem|Mux38~10_combout\,
	combout => \mem|Mux38~11_combout\);

-- Location: FF_X92_Y45_N11
\mem|RAM[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][25]~q\);

-- Location: LCCOMB_X92_Y43_N28
\mem|RAM[13][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[13][25]~feeder_combout\);

-- Location: FF_X92_Y43_N29
\mem|RAM[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][25]~q\);

-- Location: LCCOMB_X91_Y41_N26
\mem|Mux38~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~17_combout\ = (\t1|Selector31~0_combout\ & (((\mem|RAM[13][25]~q\) # (\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[12][25]~q\ & ((!\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[12][25]~q\,
	datac => \mem|RAM[13][25]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux38~17_combout\);

-- Location: LCCOMB_X88_Y41_N26
\mem|RAM[15][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[15][25]~feeder_combout\);

-- Location: FF_X88_Y41_N27
\mem|RAM[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][25]~q\);

-- Location: FF_X91_Y41_N1
\mem|RAM[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][25]~q\);

-- Location: LCCOMB_X91_Y41_N0
\mem|Mux38~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~18_combout\ = (\mem|Mux38~17_combout\ & ((\mem|RAM[15][25]~q\) # ((!\t1|Selector30~0_combout\)))) # (!\mem|Mux38~17_combout\ & (((\mem|RAM[14][25]~q\ & \t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux38~17_combout\,
	datab => \mem|RAM[15][25]~q\,
	datac => \mem|RAM[14][25]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux38~18_combout\);

-- Location: LCCOMB_X95_Y44_N22
\mem|RAM[1][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[1][25]~feeder_combout\);

-- Location: FF_X95_Y44_N23
\mem|RAM[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][25]~q\);

-- Location: FF_X91_Y44_N7
\mem|RAM[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][25]~q\);

-- Location: LCCOMB_X92_Y44_N18
\mem|RAM[2][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[2][25]~feeder_combout\);

-- Location: FF_X92_Y44_N19
\mem|RAM[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][25]~q\);

-- Location: FF_X91_Y44_N17
\mem|RAM[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][25]~q\);

-- Location: LCCOMB_X91_Y44_N16
\mem|Mux38~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][25]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[2][25]~q\,
	datac => \mem|RAM[0][25]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux38~14_combout\);

-- Location: LCCOMB_X91_Y44_N6
\mem|Mux38~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux38~14_combout\ & ((\mem|RAM[3][25]~q\))) # (!\mem|Mux38~14_combout\ & (\mem|RAM[1][25]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[1][25]~q\,
	datac => \mem|RAM[3][25]~q\,
	datad => \mem|Mux38~14_combout\,
	combout => \mem|Mux38~15_combout\);

-- Location: LCCOMB_X87_Y50_N30
\mem|RAM[9][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[9][25]~feeder_combout\);

-- Location: FF_X87_Y50_N31
\mem|RAM[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][25]~q\);

-- Location: FF_X92_Y48_N23
\mem|RAM[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][25]~q\);

-- Location: LCCOMB_X91_Y48_N8
\mem|RAM[10][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][25]~feeder_combout\ = \r_f|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux38~4_combout\,
	combout => \mem|RAM[10][25]~feeder_combout\);

-- Location: FF_X91_Y48_N9
\mem|RAM[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][25]~q\);

-- Location: FF_X91_Y48_N29
\mem|RAM[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][25]~q\);

-- Location: LCCOMB_X91_Y48_N28
\mem|Mux38~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][25]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[10][25]~q\,
	datac => \mem|RAM[8][25]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux38~12_combout\);

-- Location: LCCOMB_X92_Y48_N22
\mem|Mux38~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux38~12_combout\ & ((\mem|RAM[11][25]~q\))) # (!\mem|Mux38~12_combout\ & (\mem|RAM[9][25]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][25]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][25]~q\,
	datad => \mem|Mux38~12_combout\,
	combout => \mem|Mux38~13_combout\);

-- Location: LCCOMB_X92_Y41_N2
\mem|Mux38~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~16_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\) # (\mem|Mux38~13_combout\)))) # (!\t1|Selector28~0_combout\ & (\mem|Mux38~15_combout\ & (!\t1|Selector29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux38~15_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux38~13_combout\,
	combout => \mem|Mux38~16_combout\);

-- Location: LCCOMB_X92_Y41_N6
\mem|Mux38~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux38~16_combout\ & ((\mem|Mux38~18_combout\))) # (!\mem|Mux38~16_combout\ & (\mem|Mux38~11_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|Mux38~11_combout\,
	datac => \mem|Mux38~18_combout\,
	datad => \mem|Mux38~16_combout\,
	combout => \mem|Mux38~19_combout\);

-- Location: LCCOMB_X92_Y41_N0
\mem|Mux38~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux38~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & (\mem|Mux38~9_combout\)) # (!\inst_mem|RD\(28) & ((\mem|Mux38~19_combout\))))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux38~9_combout\,
	datad => \mem|Mux38~19_combout\,
	combout => \mem|Mux38~20_combout\);

-- Location: LCCOMB_X92_Y41_N12
\mux_mem|MemtoReg_out[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[25]~25_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux38~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[26]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[26]~52_combout\,
	datad => \mem|Mux38~20_combout\,
	combout => \mux_mem|MemtoReg_out[25]~25_combout\);

-- Location: FF_X87_Y41_N23
\r_f|rf_regs[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[25]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][25]~q\);

-- Location: LCCOMB_X87_Y41_N14
\r_f|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux6~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][25]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|rf_regs[0][25]~q\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|rf_regs[1][25]~q\,
	combout => \r_f|Mux6~0_combout\);

-- Location: LCCOMB_X87_Y43_N6
\t1|Add0|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[27]~54_combout\ = (\t1|Add0|auto_generated|_~39_combout\ & ((\r_f|Mux5~0_combout\ & (\t1|Add0|auto_generated|result_int[26]~53\ & VCC)) # (!\r_f|Mux5~0_combout\ & (!\t1|Add0|auto_generated|result_int[26]~53\)))) # 
-- (!\t1|Add0|auto_generated|_~39_combout\ & ((\r_f|Mux5~0_combout\ & (!\t1|Add0|auto_generated|result_int[26]~53\)) # (!\r_f|Mux5~0_combout\ & ((\t1|Add0|auto_generated|result_int[26]~53\) # (GND)))))
-- \t1|Add0|auto_generated|result_int[27]~55\ = CARRY((\t1|Add0|auto_generated|_~39_combout\ & (!\r_f|Mux5~0_combout\ & !\t1|Add0|auto_generated|result_int[26]~53\)) # (!\t1|Add0|auto_generated|_~39_combout\ & ((!\t1|Add0|auto_generated|result_int[26]~53\) # 
-- (!\r_f|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~39_combout\,
	datab => \r_f|Mux5~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[26]~53\,
	combout => \t1|Add0|auto_generated|result_int[27]~54_combout\,
	cout => \t1|Add0|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X87_Y43_N8
\t1|Add0|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[28]~56_combout\ = ((\t1|Add0|auto_generated|_~40_combout\ $ (\r_f|Mux4~0_combout\ $ (!\t1|Add0|auto_generated|result_int[27]~55\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[28]~57\ = CARRY((\t1|Add0|auto_generated|_~40_combout\ & ((\r_f|Mux4~0_combout\) # (!\t1|Add0|auto_generated|result_int[27]~55\))) # (!\t1|Add0|auto_generated|_~40_combout\ & (\r_f|Mux4~0_combout\ & 
-- !\t1|Add0|auto_generated|result_int[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~40_combout\,
	datab => \r_f|Mux4~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[27]~55\,
	combout => \t1|Add0|auto_generated|result_int[28]~56_combout\,
	cout => \t1|Add0|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X95_Y43_N14
\mem|RAM[7][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[7][27]~feeder_combout\);

-- Location: FF_X95_Y43_N15
\mem|RAM[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][27]~q\);

-- Location: FF_X91_Y41_N5
\mem|RAM[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][27]~q\);

-- Location: LCCOMB_X83_Y43_N20
\mem|RAM[4][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[4][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[4][27]~feeder_combout\);

-- Location: FF_X83_Y43_N21
\mem|RAM[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[4][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][27]~q\);

-- Location: LCCOMB_X96_Y44_N10
\mem|RAM[5][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[5][27]~feeder_combout\);

-- Location: FF_X96_Y44_N11
\mem|RAM[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][27]~q\);

-- Location: LCCOMB_X91_Y41_N10
\mem|Mux36~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~10_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|RAM[5][27]~q\))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[4][27]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[5][27]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux36~10_combout\);

-- Location: LCCOMB_X91_Y41_N4
\mem|Mux36~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux36~10_combout\ & (\mem|RAM[7][27]~q\)) # (!\mem|Mux36~10_combout\ & ((\mem|RAM[6][27]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][27]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[6][27]~q\,
	datad => \mem|Mux36~10_combout\,
	combout => \mem|Mux36~11_combout\);

-- Location: FF_X88_Y40_N11
\mem|RAM[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][27]~q\);

-- Location: FF_X91_Y41_N9
\mem|RAM[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][27]~q\);

-- Location: LCCOMB_X92_Y43_N14
\mem|RAM[13][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[13][27]~feeder_combout\);

-- Location: FF_X92_Y43_N15
\mem|RAM[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][27]~q\);

-- Location: LCCOMB_X92_Y43_N22
\mem|RAM[12][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[12][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[12][27]~feeder_combout\);

-- Location: FF_X92_Y43_N23
\mem|RAM[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[12][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][27]~q\);

-- Location: LCCOMB_X91_Y41_N2
\mem|Mux36~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~17_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[13][27]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[12][27]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[13][27]~q\,
	datac => \mem|RAM[12][27]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux36~17_combout\);

-- Location: LCCOMB_X91_Y41_N8
\mem|Mux36~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux36~17_combout\ & (\mem|RAM[15][27]~q\)) # (!\mem|Mux36~17_combout\ & ((\mem|RAM[14][27]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][27]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[14][27]~q\,
	datad => \mem|Mux36~17_combout\,
	combout => \mem|Mux36~18_combout\);

-- Location: LCCOMB_X94_Y44_N14
\mem|RAM[1][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[1][27]~feeder_combout\);

-- Location: FF_X94_Y44_N15
\mem|RAM[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][27]~q\);

-- Location: FF_X90_Y44_N21
\mem|RAM[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][27]~q\);

-- Location: FF_X90_Y44_N25
\mem|RAM[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][27]~q\);

-- Location: LCCOMB_X90_Y48_N30
\mem|RAM[2][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[2][27]~feeder_combout\);

-- Location: FF_X90_Y48_N31
\mem|RAM[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][27]~q\);

-- Location: LCCOMB_X90_Y44_N24
\mem|Mux36~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~14_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|RAM[2][27]~q\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|RAM[0][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][27]~q\,
	datad => \mem|RAM[2][27]~q\,
	combout => \mem|Mux36~14_combout\);

-- Location: LCCOMB_X90_Y44_N20
\mem|Mux36~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux36~14_combout\ & ((\mem|RAM[3][27]~q\))) # (!\mem|Mux36~14_combout\ & (\mem|RAM[1][27]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][27]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[3][27]~q\,
	datad => \mem|Mux36~14_combout\,
	combout => \mem|Mux36~15_combout\);

-- Location: LCCOMB_X92_Y48_N4
\mem|RAM[9][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[9][27]~feeder_combout\);

-- Location: FF_X92_Y48_N5
\mem|RAM[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][27]~q\);

-- Location: FF_X91_Y47_N7
\mem|RAM[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][27]~q\);

-- Location: LCCOMB_X92_Y47_N24
\mem|RAM[10][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[10][27]~feeder_combout\);

-- Location: FF_X92_Y47_N25
\mem|RAM[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][27]~q\);

-- Location: FF_X91_Y47_N21
\mem|RAM[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][27]~q\);

-- Location: LCCOMB_X91_Y47_N20
\mem|Mux36~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][27]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[10][27]~q\,
	datac => \mem|RAM[8][27]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux36~12_combout\);

-- Location: LCCOMB_X91_Y47_N6
\mem|Mux36~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux36~12_combout\ & ((\mem|RAM[11][27]~q\))) # (!\mem|Mux36~12_combout\ & (\mem|RAM[9][27]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][27]~q\,
	datac => \mem|RAM[11][27]~q\,
	datad => \mem|Mux36~12_combout\,
	combout => \mem|Mux36~13_combout\);

-- Location: LCCOMB_X90_Y41_N6
\mem|Mux36~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~16_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|Mux36~13_combout\))) # (!\t1|Selector28~0_combout\ & (\mem|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux36~15_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux36~13_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux36~16_combout\);

-- Location: LCCOMB_X90_Y41_N22
\mem|Mux36~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux36~16_combout\ & ((\mem|Mux36~18_combout\))) # (!\mem|Mux36~16_combout\ & (\mem|Mux36~11_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux36~11_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux36~18_combout\,
	datad => \mem|Mux36~16_combout\,
	combout => \mem|Mux36~19_combout\);

-- Location: LCCOMB_X87_Y50_N22
\mem|RAM[23][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[23][27]~feeder_combout\);

-- Location: FF_X87_Y50_N23
\mem|RAM[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][27]~q\);

-- Location: FF_X87_Y48_N29
\mem|RAM[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][27]~q\);

-- Location: FF_X87_Y47_N1
\mem|RAM[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][27]~q\);

-- Location: LCCOMB_X88_Y48_N12
\mem|RAM[27][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[27][27]~feeder_combout\);

-- Location: FF_X88_Y48_N13
\mem|RAM[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][27]~q\);

-- Location: LCCOMB_X87_Y47_N0
\mem|Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~7_combout\ = (\t1|Selector29~0_combout\ & (\t1|Selector28~0_combout\)) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[27][27]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[19][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][27]~q\,
	datad => \mem|RAM[27][27]~q\,
	combout => \mem|Mux36~7_combout\);

-- Location: LCCOMB_X87_Y48_N28
\mem|Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux36~7_combout\ & ((\mem|RAM[31][27]~q\))) # (!\mem|Mux36~7_combout\ & (\mem|RAM[23][27]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][27]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][27]~q\,
	datad => \mem|Mux36~7_combout\,
	combout => \mem|Mux36~8_combout\);

-- Location: LCCOMB_X89_Y43_N24
\mem|RAM[28][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[28][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[28][27]~feeder_combout\);

-- Location: FF_X89_Y43_N25
\mem|RAM[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[28][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][27]~q\);

-- Location: LCCOMB_X90_Y46_N8
\mem|RAM[24][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[24][27]~feeder_combout\);

-- Location: FF_X90_Y46_N9
\mem|RAM[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][27]~q\);

-- Location: LCCOMB_X82_Y43_N24
\mem|RAM[20][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[20][27]~feeder_combout\);

-- Location: FF_X82_Y43_N25
\mem|RAM[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][27]~q\);

-- Location: FF_X89_Y42_N29
\mem|RAM[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][27]~q\);

-- Location: LCCOMB_X89_Y42_N28
\mem|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~4_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[20][27]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[20][27]~q\,
	datac => \mem|RAM[16][27]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux36~4_combout\);

-- Location: LCCOMB_X90_Y41_N8
\mem|Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~5_combout\ = (\mem|Mux36~4_combout\ & ((\mem|RAM[28][27]~q\) # ((!\t1|Selector28~0_combout\)))) # (!\mem|Mux36~4_combout\ & (((\mem|RAM[24][27]~q\ & \t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[28][27]~q\,
	datab => \mem|RAM[24][27]~q\,
	datac => \mem|Mux36~4_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux36~5_combout\);

-- Location: FF_X87_Y45_N31
\mem|RAM[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][27]~q\);

-- Location: FF_X89_Y44_N29
\mem|RAM[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][27]~q\);

-- Location: LCCOMB_X89_Y48_N2
\mem|RAM[22][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[22][27]~feeder_combout\);

-- Location: FF_X89_Y48_N3
\mem|RAM[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][27]~q\);

-- Location: FF_X89_Y48_N9
\mem|RAM[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][27]~q\);

-- Location: LCCOMB_X89_Y48_N8
\mem|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][27]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][27]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][27]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][27]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux36~2_combout\);

-- Location: LCCOMB_X89_Y44_N28
\mem|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux36~2_combout\ & ((\mem|RAM[30][27]~q\))) # (!\mem|Mux36~2_combout\ & (\mem|RAM[26][27]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[26][27]~q\,
	datac => \mem|RAM[30][27]~q\,
	datad => \mem|Mux36~2_combout\,
	combout => \mem|Mux36~3_combout\);

-- Location: LCCOMB_X90_Y41_N26
\mem|Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux36~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|Mux36~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux36~5_combout\,
	datad => \mem|Mux36~3_combout\,
	combout => \mem|Mux36~6_combout\);

-- Location: LCCOMB_X83_Y47_N6
\mem|RAM[29][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[29][27]~feeder_combout\);

-- Location: FF_X83_Y47_N7
\mem|RAM[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][27]~q\);

-- Location: FF_X88_Y47_N29
\mem|RAM[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][27]~q\);

-- Location: LCCOMB_X86_Y50_N12
\mem|RAM[25][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][27]~feeder_combout\ = \r_f|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux36~4_combout\,
	combout => \mem|RAM[25][27]~feeder_combout\);

-- Location: FF_X86_Y50_N13
\mem|RAM[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][27]~q\);

-- Location: FF_X86_Y47_N29
\mem|RAM[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][27]~q\);

-- Location: LCCOMB_X86_Y47_N28
\mem|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][27]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][27]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][27]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux36~0_combout\);

-- Location: LCCOMB_X88_Y47_N28
\mem|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux36~0_combout\ & (\mem|RAM[29][27]~q\)) # (!\mem|Mux36~0_combout\ & ((\mem|RAM[21][27]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[29][27]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[21][27]~q\,
	datad => \mem|Mux36~0_combout\,
	combout => \mem|Mux36~1_combout\);

-- Location: LCCOMB_X90_Y41_N28
\mem|Mux36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux36~6_combout\ & (\mem|Mux36~8_combout\)) # (!\mem|Mux36~6_combout\ & ((\mem|Mux36~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux36~8_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux36~6_combout\,
	datad => \mem|Mux36~1_combout\,
	combout => \mem|Mux36~9_combout\);

-- Location: LCCOMB_X90_Y41_N2
\mem|Mux36~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux36~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux36~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux36~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux36~19_combout\,
	datad => \mem|Mux36~9_combout\,
	combout => \mem|Mux36~20_combout\);

-- Location: LCCOMB_X90_Y41_N16
\mux_mem|MemtoReg_out[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[27]~27_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux36~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[28]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[28]~56_combout\,
	datad => \mem|Mux36~20_combout\,
	combout => \mux_mem|MemtoReg_out[27]~27_combout\);

-- Location: FF_X87_Y41_N3
\r_f|rf_regs[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[27]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][27]~q\);

-- Location: FF_X87_Y40_N5
\r_f|rf_regs[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[27]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][27]~q\);

-- Location: LCCOMB_X87_Y40_N24
\r_f|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux36~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & ((\r_f|rf_regs[6][27]~q\))) # (!\inst_mem|RD\(17) & (\r_f|rf_regs[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][27]~q\,
	datab => \r_f|rf_regs[6][27]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux36~2_combout\);

-- Location: FF_X88_Y40_N9
\r_f|rf_regs[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[27]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][27]~q\);

-- Location: LCCOMB_X88_Y40_N8
\r_f|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux36~3_combout\ = (\r_f|Mux36~2_combout\ & (((\r_f|rf_regs[7][27]~q\) # (!\inst_mem|RD\(16))))) # (!\r_f|Mux36~2_combout\ & (\r_f|rf_regs[1][27]~q\ & ((\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][27]~q\,
	datab => \r_f|Mux36~2_combout\,
	datac => \r_f|rf_regs[7][27]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux36~3_combout\);

-- Location: FF_X90_Y41_N17
\r_f|rf_regs[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[27]~27_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][27]~q\);

-- Location: FF_X89_Y40_N3
\r_f|rf_regs[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[27]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][27]~q\);

-- Location: FF_X89_Y41_N27
\r_f|rf_regs[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[27]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][27]~q\);

-- Location: FF_X89_Y41_N15
\r_f|rf_regs[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[27]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][27]~q\);

-- Location: LCCOMB_X89_Y41_N18
\r_f|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux36~0_combout\ = (\inst_mem|RD\(17) & (((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][27]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \r_f|rf_regs[8][27]~q\,
	datac => \inst_mem|RD\(16),
	datad => \r_f|rf_regs[9][27]~q\,
	combout => \r_f|Mux36~0_combout\);

-- Location: LCCOMB_X89_Y40_N18
\r_f|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux36~1_combout\ = (\r_f|Mux36~0_combout\ & ((\r_f|rf_regs[15][27]~q\) # ((!\inst_mem|RD\(17))))) # (!\r_f|Mux36~0_combout\ & (((\r_f|rf_regs[14][27]~q\ & \inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][27]~q\,
	datab => \r_f|rf_regs[14][27]~q\,
	datac => \r_f|Mux36~0_combout\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux36~1_combout\);

-- Location: LCCOMB_X88_Y40_N10
\r_f|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux36~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux36~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux36~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux36~3_combout\,
	datad => \r_f|Mux36~1_combout\,
	combout => \r_f|Mux36~4_combout\);

-- Location: LCCOMB_X88_Y40_N4
\t1|Add0|auto_generated|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~40_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux36~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(29),
	datad => \r_f|Mux36~4_combout\,
	combout => \t1|Add0|auto_generated|_~40_combout\);

-- Location: LCCOMB_X87_Y43_N10
\t1|Add0|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[29]~58_combout\ = (\t1|Add0|auto_generated|_~41_combout\ & ((\r_f|Mux3~0_combout\ & (\t1|Add0|auto_generated|result_int[28]~57\ & VCC)) # (!\r_f|Mux3~0_combout\ & (!\t1|Add0|auto_generated|result_int[28]~57\)))) # 
-- (!\t1|Add0|auto_generated|_~41_combout\ & ((\r_f|Mux3~0_combout\ & (!\t1|Add0|auto_generated|result_int[28]~57\)) # (!\r_f|Mux3~0_combout\ & ((\t1|Add0|auto_generated|result_int[28]~57\) # (GND)))))
-- \t1|Add0|auto_generated|result_int[29]~59\ = CARRY((\t1|Add0|auto_generated|_~41_combout\ & (!\r_f|Mux3~0_combout\ & !\t1|Add0|auto_generated|result_int[28]~57\)) # (!\t1|Add0|auto_generated|_~41_combout\ & ((!\t1|Add0|auto_generated|result_int[28]~57\) # 
-- (!\r_f|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|_~41_combout\,
	datab => \r_f|Mux3~0_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[28]~57\,
	combout => \t1|Add0|auto_generated|result_int[29]~58_combout\,
	cout => \t1|Add0|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X89_Y43_N18
\r_f|rf_regs[15][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[15][30]~feeder_combout\ = \mux_mem|MemtoReg_out[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_mem|MemtoReg_out[30]~30_combout\,
	combout => \r_f|rf_regs[15][30]~feeder_combout\);

-- Location: FF_X89_Y43_N19
\r_f|rf_regs[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[15][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][30]~q\);

-- Location: FF_X89_Y40_N9
\r_f|rf_regs[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[30]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][30]~q\);

-- Location: LCCOMB_X89_Y41_N8
\r_f|rf_regs[8][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[8][30]~feeder_combout\ = \mux_mem|MemtoReg_out[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[30]~30_combout\,
	combout => \r_f|rf_regs[8][30]~feeder_combout\);

-- Location: FF_X89_Y41_N9
\r_f|rf_regs[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[8][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][30]~q\);

-- Location: FF_X89_Y41_N25
\r_f|rf_regs[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[30]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][30]~q\);

-- Location: LCCOMB_X89_Y40_N0
\r_f|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux33~0_combout\ = (\inst_mem|RD\(16) & (((\r_f|rf_regs[9][30]~q\) # (\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][30]~q\ & ((!\inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[8][30]~q\,
	datac => \r_f|rf_regs[9][30]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux33~0_combout\);

-- Location: LCCOMB_X89_Y40_N8
\r_f|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux33~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux33~0_combout\ & (\r_f|rf_regs[15][30]~q\)) # (!\r_f|Mux33~0_combout\ & ((\r_f|rf_regs[14][30]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][30]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][30]~q\,
	datad => \r_f|Mux33~0_combout\,
	combout => \r_f|Mux33~1_combout\);

-- Location: FF_X85_Y46_N31
\r_f|rf_regs[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[30]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][30]~q\);

-- Location: LCCOMB_X85_Y46_N18
\r_f|rf_regs[0][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[0][30]~feeder_combout\ = \mux_mem|MemtoReg_out[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_mem|MemtoReg_out[30]~30_combout\,
	combout => \r_f|rf_regs[0][30]~feeder_combout\);

-- Location: FF_X85_Y46_N19
\r_f|rf_regs[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[0][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][30]~q\);

-- Location: LCCOMB_X85_Y46_N16
\r_f|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux33~2_combout\ = (\inst_mem|RD\(17) & ((\r_f|rf_regs[6][30]~q\) # ((\inst_mem|RD\(16))))) # (!\inst_mem|RD\(17) & (((\r_f|rf_regs[0][30]~q\ & !\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][30]~q\,
	datab => \r_f|rf_regs[0][30]~q\,
	datac => \inst_mem|RD\(17),
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux33~2_combout\);

-- Location: FF_X88_Y40_N31
\r_f|rf_regs[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[30]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][30]~q\);

-- Location: LCCOMB_X88_Y40_N30
\r_f|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux33~3_combout\ = (\r_f|Mux33~2_combout\ & (((\r_f|rf_regs[7][30]~q\) # (!\inst_mem|RD\(16))))) # (!\r_f|Mux33~2_combout\ & (\r_f|rf_regs[1][30]~q\ & ((\inst_mem|RD\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux33~2_combout\,
	datab => \r_f|rf_regs[1][30]~q\,
	datac => \r_f|rf_regs[7][30]~q\,
	datad => \inst_mem|RD\(16),
	combout => \r_f|Mux33~3_combout\);

-- Location: LCCOMB_X88_Y40_N14
\r_f|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux33~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux33~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux33~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux33~1_combout\,
	datac => \r_f|Mux33~3_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux33~4_combout\);

-- Location: FF_X88_Y40_N15
\mem|RAM[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][30]~q\);

-- Location: FF_X92_Y43_N5
\mem|RAM[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][30]~q\);

-- Location: LCCOMB_X91_Y43_N6
\mem|RAM[14][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[14][30]~feeder_combout\);

-- Location: FF_X91_Y43_N7
\mem|RAM[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][30]~q\);

-- Location: FF_X92_Y43_N7
\mem|RAM[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][30]~q\);

-- Location: LCCOMB_X92_Y43_N6
\mem|Mux33~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[14][30]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[12][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[14][30]~q\,
	datac => \mem|RAM[12][30]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux33~17_combout\);

-- Location: LCCOMB_X92_Y43_N4
\mem|Mux33~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux33~17_combout\ & (\mem|RAM[15][30]~q\)) # (!\mem|Mux33~17_combout\ & ((\mem|RAM[13][30]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[15][30]~q\,
	datac => \mem|RAM[13][30]~q\,
	datad => \mem|Mux33~17_combout\,
	combout => \mem|Mux33~18_combout\);

-- Location: LCCOMB_X91_Y49_N18
\mem|RAM[11][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[11][30]~feeder_combout\);

-- Location: FF_X91_Y49_N19
\mem|RAM[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][30]~q\);

-- Location: FF_X89_Y49_N29
\mem|RAM[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][30]~q\);

-- Location: LCCOMB_X89_Y46_N6
\mem|RAM[9][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[9][30]~feeder_combout\);

-- Location: FF_X89_Y46_N7
\mem|RAM[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][30]~q\);

-- Location: LCCOMB_X91_Y49_N4
\mem|RAM[8][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[8][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[8][30]~feeder_combout\);

-- Location: FF_X91_Y49_N5
\mem|RAM[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[8][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][30]~q\);

-- Location: LCCOMB_X89_Y49_N16
\mem|Mux33~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][30]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][30]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][30]~q\,
	datac => \mem|RAM[8][30]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux33~10_combout\);

-- Location: LCCOMB_X89_Y49_N28
\mem|Mux33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux33~10_combout\ & (\mem|RAM[11][30]~q\)) # (!\mem|Mux33~10_combout\ & ((\mem|RAM[10][30]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][30]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][30]~q\,
	datad => \mem|Mux33~10_combout\,
	combout => \mem|Mux33~11_combout\);

-- Location: LCCOMB_X96_Y43_N2
\mem|RAM[5][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[5][30]~feeder_combout\);

-- Location: FF_X96_Y43_N3
\mem|RAM[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][30]~q\);

-- Location: FF_X95_Y43_N1
\mem|RAM[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][30]~q\);

-- Location: LCCOMB_X96_Y43_N22
\mem|RAM[6][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[6][30]~feeder_combout\);

-- Location: FF_X96_Y43_N23
\mem|RAM[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][30]~q\);

-- Location: FF_X95_Y45_N17
\mem|RAM[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][30]~q\);

-- Location: LCCOMB_X95_Y45_N16
\mem|Mux33~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][30]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][30]~q\,
	datac => \mem|RAM[4][30]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux33~12_combout\);

-- Location: LCCOMB_X95_Y43_N0
\mem|Mux33~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux33~12_combout\ & ((\mem|RAM[7][30]~q\))) # (!\mem|Mux33~12_combout\ & (\mem|RAM[5][30]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[5][30]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[7][30]~q\,
	datad => \mem|Mux33~12_combout\,
	combout => \mem|Mux33~13_combout\);

-- Location: LCCOMB_X94_Y44_N30
\mem|RAM[1][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[1][30]~feeder_combout\);

-- Location: FF_X94_Y44_N31
\mem|RAM[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][30]~q\);

-- Location: FF_X90_Y44_N31
\mem|RAM[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][30]~q\);

-- Location: LCCOMB_X90_Y44_N30
\mem|Mux33~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][30]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][30]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][30]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][30]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux33~14_combout\);

-- Location: LCCOMB_X90_Y48_N0
\mem|RAM[2][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[2][30]~feeder_combout\);

-- Location: FF_X90_Y48_N1
\mem|RAM[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][30]~q\);

-- Location: FF_X90_Y44_N17
\mem|RAM[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][30]~q\);

-- Location: LCCOMB_X90_Y44_N16
\mem|Mux33~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~15_combout\ = (\mem|Mux33~14_combout\ & (((\mem|RAM[3][30]~q\) # (!\t1|Selector30~0_combout\)))) # (!\mem|Mux33~14_combout\ & (\mem|RAM[2][30]~q\ & ((\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux33~14_combout\,
	datab => \mem|RAM[2][30]~q\,
	datac => \mem|RAM[3][30]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux33~15_combout\);

-- Location: LCCOMB_X89_Y43_N12
\mem|Mux33~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~16_combout\ = (\t1|Selector28~0_combout\ & (\t1|Selector29~0_combout\)) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|Mux33~13_combout\)) # (!\t1|Selector29~0_combout\ & ((\mem|Mux33~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux33~13_combout\,
	datad => \mem|Mux33~15_combout\,
	combout => \mem|Mux33~16_combout\);

-- Location: LCCOMB_X89_Y43_N22
\mem|Mux33~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux33~16_combout\ & (\mem|Mux33~18_combout\)) # (!\mem|Mux33~16_combout\ & ((\mem|Mux33~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux33~18_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux33~11_combout\,
	datad => \mem|Mux33~16_combout\,
	combout => \mem|Mux33~19_combout\);

-- Location: LCCOMB_X88_Y49_N10
\mem|RAM[30][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[30][30]~feeder_combout\);

-- Location: FF_X88_Y49_N11
\mem|RAM[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][30]~q\);

-- Location: FF_X89_Y48_N31
\mem|RAM[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][30]~q\);

-- Location: LCCOMB_X88_Y49_N20
\mem|RAM[26][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[26][30]~feeder_combout\);

-- Location: FF_X88_Y49_N21
\mem|RAM[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][30]~q\);

-- Location: FF_X89_Y48_N1
\mem|RAM[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][30]~q\);

-- Location: LCCOMB_X89_Y48_N0
\mem|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][30]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][30]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][30]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux33~0_combout\);

-- Location: LCCOMB_X89_Y48_N30
\mem|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux33~0_combout\ & (\mem|RAM[30][30]~q\)) # (!\mem|Mux33~0_combout\ & ((\mem|RAM[22][30]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][30]~q\,
	datac => \mem|RAM[22][30]~q\,
	datad => \mem|Mux33~0_combout\,
	combout => \mem|Mux33~1_combout\);

-- Location: LCCOMB_X89_Y49_N2
\mem|RAM[27][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[27][30]~feeder_combout\);

-- Location: FF_X89_Y49_N3
\mem|RAM[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][30]~q\);

-- Location: FF_X88_Y48_N7
\mem|RAM[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][30]~q\);

-- Location: LCCOMB_X90_Y48_N28
\mem|RAM[23][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[23][30]~feeder_combout\);

-- Location: FF_X90_Y48_N29
\mem|RAM[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][30]~q\);

-- Location: FF_X87_Y48_N15
\mem|RAM[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][30]~q\);

-- Location: LCCOMB_X87_Y48_N14
\mem|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~7_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[23][30]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[19][30]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[23][30]~q\,
	datac => \mem|RAM[19][30]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux33~7_combout\);

-- Location: LCCOMB_X88_Y48_N6
\mem|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux33~7_combout\ & ((\mem|RAM[31][30]~q\))) # (!\mem|Mux33~7_combout\ & (\mem|RAM[27][30]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][30]~q\,
	datac => \mem|RAM[31][30]~q\,
	datad => \mem|Mux33~7_combout\,
	combout => \mem|Mux33~8_combout\);

-- Location: LCCOMB_X82_Y43_N4
\mem|RAM[20][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[20][30]~feeder_combout\);

-- Location: FF_X82_Y43_N5
\mem|RAM[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][30]~q\);

-- Location: FF_X89_Y43_N27
\mem|RAM[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][30]~q\);

-- Location: FF_X89_Y42_N7
\mem|RAM[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][30]~q\);

-- Location: FF_X89_Y42_N5
\mem|RAM[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][30]~q\);

-- Location: LCCOMB_X89_Y43_N6
\mem|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~4_combout\ = (\t1|Selector28~0_combout\ & (((\mem|RAM[24][30]~q\) # (\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[16][30]~q\ & ((!\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[16][30]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[24][30]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux33~4_combout\);

-- Location: LCCOMB_X89_Y43_N26
\mem|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux33~4_combout\ & ((\mem|RAM[28][30]~q\))) # (!\mem|Mux33~4_combout\ & (\mem|RAM[20][30]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[20][30]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[28][30]~q\,
	datad => \mem|Mux33~4_combout\,
	combout => \mem|Mux33~5_combout\);

-- Location: LCCOMB_X82_Y48_N8
\mem|RAM[25][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[25][30]~feeder_combout\);

-- Location: FF_X82_Y48_N9
\mem|RAM[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][30]~q\);

-- Location: FF_X82_Y47_N15
\mem|RAM[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][30]~q\);

-- Location: LCCOMB_X82_Y44_N18
\mem|RAM[21][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][30]~feeder_combout\ = \r_f|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux33~4_combout\,
	combout => \mem|RAM[21][30]~feeder_combout\);

-- Location: FF_X82_Y44_N19
\mem|RAM[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][30]~q\);

-- Location: FF_X82_Y47_N13
\mem|RAM[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][30]~q\);

-- Location: LCCOMB_X82_Y47_N12
\mem|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][30]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][30]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][30]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][30]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux33~2_combout\);

-- Location: LCCOMB_X82_Y47_N14
\mem|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux33~2_combout\ & ((\mem|RAM[29][30]~q\))) # (!\mem|Mux33~2_combout\ & (\mem|RAM[25][30]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][30]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[29][30]~q\,
	datad => \mem|Mux33~2_combout\,
	combout => \mem|Mux33~3_combout\);

-- Location: LCCOMB_X89_Y43_N20
\mem|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux33~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux33~5_combout\,
	datad => \mem|Mux33~3_combout\,
	combout => \mem|Mux33~6_combout\);

-- Location: LCCOMB_X89_Y43_N16
\mem|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux33~6_combout\ & ((\mem|Mux33~8_combout\))) # (!\mem|Mux33~6_combout\ & (\mem|Mux33~1_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|Mux33~1_combout\,
	datac => \mem|Mux33~8_combout\,
	datad => \mem|Mux33~6_combout\,
	combout => \mem|Mux33~9_combout\);

-- Location: LCCOMB_X89_Y43_N10
\mem|Mux33~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux33~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux33~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux33~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux33~19_combout\,
	datad => \mem|Mux33~9_combout\,
	combout => \mem|Mux33~20_combout\);

-- Location: LCCOMB_X89_Y43_N14
\mux_mem|MemtoReg_out[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[30]~30_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux33~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[31]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \t1|Add0|auto_generated|result_int[31]~62_combout\,
	datad => \mem|Mux33~20_combout\,
	combout => \mux_mem|MemtoReg_out[30]~30_combout\);

-- Location: FF_X89_Y40_N11
\r_f|rf_regs[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[30]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][30]~q\);

-- Location: LCCOMB_X89_Y40_N30
\r_f|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux1~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][30]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][30]~q\,
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(11),
	datad => \r_f|rf_regs[0][30]~q\,
	combout => \r_f|Mux1~0_combout\);

-- Location: LCCOMB_X88_Y40_N12
\t1|Add0|auto_generated|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~43_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux33~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datab => \r_f|Mux33~4_combout\,
	datac => \inst_mem|RD\(29),
	combout => \t1|Add0|auto_generated|_~43_combout\);

-- Location: LCCOMB_X89_Y40_N16
\r_f|rf_regs[1][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][29]~feeder_combout\ = \mux_mem|MemtoReg_out[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[29]~29_combout\,
	combout => \r_f|rf_regs[1][29]~feeder_combout\);

-- Location: FF_X89_Y40_N17
\r_f|rf_regs[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][29]~q\);

-- Location: FF_X88_Y40_N23
\r_f|rf_regs[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[29]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][29]~q\);

-- Location: FF_X87_Y40_N17
\r_f|rf_regs[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[29]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][29]~q\);

-- Location: LCCOMB_X87_Y40_N8
\r_f|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux34~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][29]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[6][29]~q\,
	datac => \r_f|rf_regs[0][29]~q\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux34~2_combout\);

-- Location: LCCOMB_X88_Y40_N22
\r_f|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux34~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux34~2_combout\ & ((\r_f|rf_regs[7][29]~q\))) # (!\r_f|Mux34~2_combout\ & (\r_f|rf_regs[1][29]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[1][29]~q\,
	datac => \r_f|rf_regs[7][29]~q\,
	datad => \r_f|Mux34~2_combout\,
	combout => \r_f|Mux34~3_combout\);

-- Location: FF_X90_Y40_N5
\r_f|rf_regs[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[29]~29_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][29]~q\);

-- Location: LCCOMB_X89_Y40_N24
\r_f|rf_regs[14][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][29]~feeder_combout\ = \mux_mem|MemtoReg_out[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[29]~29_combout\,
	combout => \r_f|rf_regs[14][29]~feeder_combout\);

-- Location: FF_X89_Y40_N25
\r_f|rf_regs[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][29]~q\);

-- Location: FF_X89_Y41_N13
\r_f|rf_regs[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[29]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][29]~q\);

-- Location: FF_X89_Y41_N3
\r_f|rf_regs[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[29]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][29]~q\);

-- Location: LCCOMB_X89_Y41_N30
\r_f|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux34~0_combout\ = (\inst_mem|RD\(16) & ((\r_f|rf_regs[9][29]~q\) # ((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & (((!\inst_mem|RD\(17) & \r_f|rf_regs[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][29]~q\,
	datab => \inst_mem|RD\(16),
	datac => \inst_mem|RD\(17),
	datad => \r_f|rf_regs[8][29]~q\,
	combout => \r_f|Mux34~0_combout\);

-- Location: LCCOMB_X89_Y40_N4
\r_f|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux34~1_combout\ = (\r_f|Mux34~0_combout\ & ((\r_f|rf_regs[15][29]~q\) # ((!\inst_mem|RD\(17))))) # (!\r_f|Mux34~0_combout\ & (((\r_f|rf_regs[14][29]~q\ & \inst_mem|RD\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][29]~q\,
	datab => \r_f|rf_regs[14][29]~q\,
	datac => \r_f|Mux34~0_combout\,
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux34~1_combout\);

-- Location: LCCOMB_X88_Y40_N24
\r_f|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux34~4_combout\ = (\inst_mem|RD\(19) & ((\r_f|Mux34~1_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux34~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux34~3_combout\,
	datab => \inst_mem|RD\(19),
	datad => \r_f|Mux34~1_combout\,
	combout => \r_f|Mux34~4_combout\);

-- Location: LCCOMB_X88_Y40_N28
\t1|Add0|auto_generated|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~42_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux34~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(29),
	datad => \r_f|Mux34~4_combout\,
	combout => \t1|Add0|auto_generated|_~42_combout\);

-- Location: LCCOMB_X87_Y43_N12
\t1|Add0|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[30]~60_combout\ = ((\r_f|Mux2~0_combout\ $ (\t1|Add0|auto_generated|_~42_combout\ $ (!\t1|Add0|auto_generated|result_int[29]~59\)))) # (GND)
-- \t1|Add0|auto_generated|result_int[30]~61\ = CARRY((\r_f|Mux2~0_combout\ & ((\t1|Add0|auto_generated|_~42_combout\) # (!\t1|Add0|auto_generated|result_int[29]~59\))) # (!\r_f|Mux2~0_combout\ & (\t1|Add0|auto_generated|_~42_combout\ & 
-- !\t1|Add0|auto_generated|result_int[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux2~0_combout\,
	datab => \t1|Add0|auto_generated|_~42_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[29]~59\,
	combout => \t1|Add0|auto_generated|result_int[30]~60_combout\,
	cout => \t1|Add0|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X91_Y40_N10
\mem|RAM[14][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[14][29]~feeder_combout\);

-- Location: FF_X91_Y40_N11
\mem|RAM[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][29]~q\);

-- Location: FF_X88_Y40_N25
\mem|RAM[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][29]~q\);

-- Location: LCCOMB_X92_Y43_N30
\mem|RAM[12][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[12][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[12][29]~feeder_combout\);

-- Location: FF_X92_Y43_N31
\mem|RAM[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[12][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][29]~q\);

-- Location: LCCOMB_X92_Y43_N24
\mem|RAM[13][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[13][29]~feeder_combout\);

-- Location: FF_X92_Y43_N25
\mem|RAM[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][29]~q\);

-- Location: LCCOMB_X91_Y40_N14
\mem|Mux34~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~17_combout\ = (\t1|Selector31~0_combout\ & (((\mem|RAM[13][29]~q\) # (\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[12][29]~q\ & ((!\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[12][29]~q\,
	datab => \mem|RAM[13][29]~q\,
	datac => \t1|Selector31~0_combout\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux34~17_combout\);

-- Location: LCCOMB_X91_Y40_N24
\mem|Mux34~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~18_combout\ = (\mem|Mux34~17_combout\ & (((\mem|RAM[15][29]~q\) # (!\t1|Selector30~0_combout\)))) # (!\mem|Mux34~17_combout\ & (\mem|RAM[14][29]~q\ & ((\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[14][29]~q\,
	datab => \mem|RAM[15][29]~q\,
	datac => \mem|Mux34~17_combout\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux34~18_combout\);

-- Location: LCCOMB_X95_Y43_N8
\mem|RAM[7][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[7][29]~feeder_combout\);

-- Location: FF_X95_Y43_N9
\mem|RAM[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][29]~q\);

-- Location: FF_X91_Y41_N25
\mem|RAM[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][29]~q\);

-- Location: LCCOMB_X96_Y45_N16
\mem|RAM[5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[5][29]~feeder_combout\);

-- Location: FF_X96_Y45_N17
\mem|RAM[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][29]~q\);

-- Location: FF_X94_Y45_N23
\mem|RAM[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][29]~q\);

-- Location: LCCOMB_X94_Y45_N22
\mem|Mux34~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][29]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][29]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][29]~q\,
	datac => \mem|RAM[4][29]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux34~10_combout\);

-- Location: LCCOMB_X91_Y41_N24
\mem|Mux34~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux34~10_combout\ & (\mem|RAM[7][29]~q\)) # (!\mem|Mux34~10_combout\ & ((\mem|RAM[6][29]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux34~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[7][29]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[6][29]~q\,
	datad => \mem|Mux34~10_combout\,
	combout => \mem|Mux34~11_combout\);

-- Location: LCCOMB_X94_Y44_N12
\mem|RAM[1][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[1][29]~feeder_combout\);

-- Location: FF_X94_Y44_N13
\mem|RAM[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][29]~q\);

-- Location: FF_X90_Y44_N1
\mem|RAM[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][29]~q\);

-- Location: FF_X90_Y44_N3
\mem|RAM[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][29]~q\);

-- Location: LCCOMB_X90_Y48_N24
\mem|RAM[2][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[2][29]~feeder_combout\);

-- Location: FF_X90_Y48_N25
\mem|RAM[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][29]~q\);

-- Location: LCCOMB_X90_Y44_N2
\mem|Mux34~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~14_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|RAM[2][29]~q\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|RAM[0][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][29]~q\,
	datad => \mem|RAM[2][29]~q\,
	combout => \mem|Mux34~14_combout\);

-- Location: LCCOMB_X90_Y44_N0
\mem|Mux34~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux34~14_combout\ & ((\mem|RAM[3][29]~q\))) # (!\mem|Mux34~14_combout\ & (\mem|RAM[1][29]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][29]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[3][29]~q\,
	datad => \mem|Mux34~14_combout\,
	combout => \mem|Mux34~15_combout\);

-- Location: LCCOMB_X92_Y49_N28
\mem|RAM[9][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[9][29]~feeder_combout\);

-- Location: FF_X92_Y49_N29
\mem|RAM[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][29]~q\);

-- Location: FF_X91_Y49_N1
\mem|RAM[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][29]~q\);

-- Location: LCCOMB_X89_Y49_N18
\mem|RAM[10][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[10][29]~feeder_combout\);

-- Location: FF_X89_Y49_N19
\mem|RAM[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][29]~q\);

-- Location: FF_X91_Y49_N11
\mem|RAM[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][29]~q\);

-- Location: LCCOMB_X91_Y49_N10
\mem|Mux34~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][29]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[10][29]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][29]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux34~12_combout\);

-- Location: LCCOMB_X91_Y49_N0
\mem|Mux34~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux34~12_combout\ & ((\mem|RAM[11][29]~q\))) # (!\mem|Mux34~12_combout\ & (\mem|RAM[9][29]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][29]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[11][29]~q\,
	datad => \mem|Mux34~12_combout\,
	combout => \mem|Mux34~13_combout\);

-- Location: LCCOMB_X90_Y40_N0
\mem|Mux34~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~16_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\) # (\mem|Mux34~13_combout\)))) # (!\t1|Selector28~0_combout\ & (\mem|Mux34~15_combout\ & (!\t1|Selector29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux34~15_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux34~13_combout\,
	combout => \mem|Mux34~16_combout\);

-- Location: LCCOMB_X90_Y40_N8
\mem|Mux34~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux34~16_combout\ & (\mem|Mux34~18_combout\)) # (!\mem|Mux34~16_combout\ & ((\mem|Mux34~11_combout\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|Mux34~18_combout\,
	datac => \mem|Mux34~11_combout\,
	datad => \mem|Mux34~16_combout\,
	combout => \mem|Mux34~19_combout\);

-- Location: LCCOMB_X81_Y43_N20
\mem|RAM[20][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[20][29]~feeder_combout\);

-- Location: FF_X81_Y43_N21
\mem|RAM[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][29]~q\);

-- Location: FF_X89_Y42_N3
\mem|RAM[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][29]~q\);

-- Location: LCCOMB_X90_Y40_N30
\mem|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][29]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][29]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[20][29]~q\,
	datab => \mem|RAM[16][29]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux34~4_combout\);

-- Location: LCCOMB_X89_Y42_N18
\mem|RAM[24][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[24][29]~feeder_combout\);

-- Location: FF_X89_Y42_N19
\mem|RAM[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][29]~q\);

-- Location: FF_X90_Y40_N27
\mem|RAM[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][29]~q\);

-- Location: LCCOMB_X90_Y40_N26
\mem|Mux34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~5_combout\ = (\mem|Mux34~4_combout\ & (((\mem|RAM[28][29]~q\) # (!\t1|Selector28~0_combout\)))) # (!\mem|Mux34~4_combout\ & (\mem|RAM[24][29]~q\ & ((\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux34~4_combout\,
	datab => \mem|RAM[24][29]~q\,
	datac => \mem|RAM[28][29]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux34~5_combout\);

-- Location: FF_X87_Y45_N21
\mem|RAM[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][29]~q\);

-- Location: FF_X89_Y44_N13
\mem|RAM[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][29]~q\);

-- Location: LCCOMB_X89_Y48_N6
\mem|RAM[18][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[18][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[18][29]~feeder_combout\);

-- Location: FF_X89_Y48_N7
\mem|RAM[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[18][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][29]~q\);

-- Location: LCCOMB_X89_Y48_N14
\mem|RAM[22][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[22][29]~feeder_combout\);

-- Location: FF_X89_Y48_N15
\mem|RAM[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][29]~q\);

-- Location: LCCOMB_X89_Y44_N24
\mem|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~2_combout\ = (\t1|Selector29~0_combout\ & (((\mem|RAM[22][29]~q\) # (\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (\mem|RAM[18][29]~q\ & ((!\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[18][29]~q\,
	datab => \mem|RAM[22][29]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux34~2_combout\);

-- Location: LCCOMB_X89_Y44_N12
\mem|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux34~2_combout\ & ((\mem|RAM[30][29]~q\))) # (!\mem|Mux34~2_combout\ & (\mem|RAM[26][29]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][29]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][29]~q\,
	datad => \mem|Mux34~2_combout\,
	combout => \mem|Mux34~3_combout\);

-- Location: LCCOMB_X90_Y40_N10
\mem|Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~6_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & ((\mem|Mux34~3_combout\))) # (!\t1|Selector30~0_combout\ & (\mem|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux34~5_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \t1|Selector30~0_combout\,
	datad => \mem|Mux34~3_combout\,
	combout => \mem|Mux34~6_combout\);

-- Location: LCCOMB_X90_Y48_N10
\mem|RAM[23][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[23][29]~feeder_combout\);

-- Location: FF_X90_Y48_N11
\mem|RAM[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][29]~q\);

-- Location: FF_X87_Y48_N5
\mem|RAM[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][29]~q\);

-- Location: LCCOMB_X88_Y48_N18
\mem|RAM[27][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[27][29]~feeder_combout\);

-- Location: FF_X88_Y48_N19
\mem|RAM[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][29]~q\);

-- Location: FF_X87_Y48_N19
\mem|RAM[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][29]~q\);

-- Location: LCCOMB_X87_Y48_N18
\mem|Mux34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[27][29]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[19][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[27][29]~q\,
	datac => \mem|RAM[19][29]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux34~7_combout\);

-- Location: LCCOMB_X87_Y48_N4
\mem|Mux34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux34~7_combout\ & ((\mem|RAM[31][29]~q\))) # (!\mem|Mux34~7_combout\ & (\mem|RAM[23][29]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][29]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][29]~q\,
	datad => \mem|Mux34~7_combout\,
	combout => \mem|Mux34~8_combout\);

-- Location: LCCOMB_X83_Y48_N12
\mem|RAM[29][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[29][29]~feeder_combout\);

-- Location: FF_X83_Y48_N13
\mem|RAM[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][29]~q\);

-- Location: FF_X86_Y48_N9
\mem|RAM[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][29]~q\);

-- Location: LCCOMB_X82_Y48_N4
\mem|RAM[25][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][29]~feeder_combout\ = \r_f|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux34~4_combout\,
	combout => \mem|RAM[25][29]~feeder_combout\);

-- Location: FF_X82_Y48_N5
\mem|RAM[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][29]~q\);

-- Location: FF_X83_Y48_N19
\mem|RAM[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][29]~q\);

-- Location: LCCOMB_X83_Y48_N18
\mem|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][29]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][29]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][29]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux34~0_combout\);

-- Location: LCCOMB_X86_Y48_N8
\mem|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux34~0_combout\ & (\mem|RAM[29][29]~q\)) # (!\mem|Mux34~0_combout\ & ((\mem|RAM[21][29]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][29]~q\,
	datac => \mem|RAM[21][29]~q\,
	datad => \mem|Mux34~0_combout\,
	combout => \mem|Mux34~1_combout\);

-- Location: LCCOMB_X90_Y40_N6
\mem|Mux34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~9_combout\ = (\mem|Mux34~6_combout\ & (((\mem|Mux34~8_combout\)) # (!\t1|Selector31~0_combout\))) # (!\mem|Mux34~6_combout\ & (\t1|Selector31~0_combout\ & ((\mem|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux34~6_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux34~8_combout\,
	datad => \mem|Mux34~1_combout\,
	combout => \mem|Mux34~9_combout\);

-- Location: LCCOMB_X90_Y40_N20
\mem|Mux34~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux34~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux34~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux34~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux34~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux34~19_combout\,
	datad => \mem|Mux34~9_combout\,
	combout => \mem|Mux34~20_combout\);

-- Location: LCCOMB_X90_Y40_N4
\mux_mem|MemtoReg_out[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[29]~29_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux34~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[30]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[30]~60_combout\,
	datad => \mem|Mux34~20_combout\,
	combout => \mux_mem|MemtoReg_out[29]~29_combout\);

-- Location: FF_X87_Y40_N9
\r_f|rf_regs[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[29]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][29]~q\);

-- Location: LCCOMB_X87_Y40_N26
\r_f|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux2~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][29]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|rf_regs[0][29]~q\,
	datac => \r_f|rf_regs[1][29]~q\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux2~0_combout\);

-- Location: LCCOMB_X87_Y43_N14
\t1|Add0|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[31]~62_combout\ = (\r_f|Mux1~0_combout\ & ((\t1|Add0|auto_generated|_~43_combout\ & (\t1|Add0|auto_generated|result_int[30]~61\ & VCC)) # (!\t1|Add0|auto_generated|_~43_combout\ & 
-- (!\t1|Add0|auto_generated|result_int[30]~61\)))) # (!\r_f|Mux1~0_combout\ & ((\t1|Add0|auto_generated|_~43_combout\ & (!\t1|Add0|auto_generated|result_int[30]~61\)) # (!\t1|Add0|auto_generated|_~43_combout\ & ((\t1|Add0|auto_generated|result_int[30]~61\) 
-- # (GND)))))
-- \t1|Add0|auto_generated|result_int[31]~63\ = CARRY((\r_f|Mux1~0_combout\ & (!\t1|Add0|auto_generated|_~43_combout\ & !\t1|Add0|auto_generated|result_int[30]~61\)) # (!\r_f|Mux1~0_combout\ & ((!\t1|Add0|auto_generated|result_int[30]~61\) # 
-- (!\t1|Add0|auto_generated|_~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux1~0_combout\,
	datab => \t1|Add0|auto_generated|_~43_combout\,
	datad => VCC,
	cin => \t1|Add0|auto_generated|result_int[30]~61\,
	combout => \t1|Add0|auto_generated|result_int[31]~62_combout\,
	cout => \t1|Add0|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X87_Y43_N28
\mem|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~3_combout\ = (\t1|Add0|auto_generated|result_int[19]~38_combout\) # ((\t1|Add0|auto_generated|result_int[18]~36_combout\) # ((\t1|Add0|auto_generated|result_int[20]~40_combout\) # (\t1|Add0|auto_generated|result_int[21]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[19]~38_combout\,
	datab => \t1|Add0|auto_generated|result_int[18]~36_combout\,
	datac => \t1|Add0|auto_generated|result_int[20]~40_combout\,
	datad => \t1|Add0|auto_generated|result_int[21]~42_combout\,
	combout => \mem|LessThan0~3_combout\);

-- Location: LCCOMB_X87_Y43_N18
\mem|LessThan0~8_RESYN6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~8_RESYN6_BDD7\ = (\t1|Add0|auto_generated|result_int[29]~58_combout\) # ((\t1|Add0|auto_generated|result_int[26]~52_combout\) # ((\t1|Add0|auto_generated|result_int[31]~62_combout\) # (\mem|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[29]~58_combout\,
	datab => \t1|Add0|auto_generated|result_int[26]~52_combout\,
	datac => \t1|Add0|auto_generated|result_int[31]~62_combout\,
	datad => \mem|LessThan0~3_combout\,
	combout => \mem|LessThan0~8_RESYN6_BDD7\);

-- Location: LCCOMB_X88_Y43_N8
\mem|Decoder0~83_RESYN38_RESYN56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~83_RESYN38_RESYN56_BDD57\ = (\mem|Decoder0~48_combout\ & (!\mem|LessThan0~0_combout\ & (!\t1|Selector27~0_combout\ & \mem|Decoder0~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~48_combout\,
	datab => \mem|LessThan0~0_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|Decoder0~97_combout\,
	combout => \mem|Decoder0~83_RESYN38_RESYN56_BDD57\);

-- Location: LCCOMB_X88_Y43_N18
\mem|Decoder0~83_RESYN38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~83_RESYN38_BDD39\ = (!\mem|LessThan0~1_combout\ & (!\t1|Add0|auto_generated|result_int[23]~46_combout\ & (\mem|Decoder0~83_RESYN38_RESYN56_BDD57\ & !\mem|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~1_combout\,
	datab => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datac => \mem|Decoder0~83_RESYN38_RESYN56_BDD57\,
	datad => \mem|LessThan0~2_combout\,
	combout => \mem|Decoder0~83_RESYN38_BDD39\);

-- Location: LCCOMB_X95_Y43_N6
\mem|Decoder0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~83_combout\ = (!\mem|LessThan0~8_RESYN6_BDD7\ & (!\mem|LessThan0~8_RESYN4_BDD5\ & (\mem|Decoder0~83_RESYN38_BDD39\ & !\mem|LessThan0~8_RESYN8_BDD9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~8_RESYN6_BDD7\,
	datab => \mem|LessThan0~8_RESYN4_BDD5\,
	datac => \mem|Decoder0~83_RESYN38_BDD39\,
	datad => \mem|LessThan0~8_RESYN8_BDD9\,
	combout => \mem|Decoder0~83_combout\);

-- Location: FF_X95_Y43_N23
\mem|RAM[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][31]~q\);

-- Location: FF_X94_Y43_N1
\mem|RAM[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][31]~q\);

-- Location: LCCOMB_X95_Y46_N30
\mem|RAM[5][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[5][31]~feeder_combout\);

-- Location: FF_X95_Y46_N31
\mem|RAM[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][31]~q\);

-- Location: FF_X94_Y43_N17
\mem|RAM[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][31]~q\);

-- Location: LCCOMB_X94_Y43_N16
\mem|Mux32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][31]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][31]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[5][31]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[4][31]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux32~10_combout\);

-- Location: LCCOMB_X94_Y43_N0
\mem|Mux32~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux32~10_combout\ & (\mem|RAM[7][31]~q\)) # (!\mem|Mux32~10_combout\ & ((\mem|RAM[6][31]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[7][31]~q\,
	datac => \mem|RAM[6][31]~q\,
	datad => \mem|Mux32~10_combout\,
	combout => \mem|Mux32~11_combout\);

-- Location: LCCOMB_X94_Y44_N24
\mem|RAM[1][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[1][31]~feeder_combout\);

-- Location: FF_X94_Y44_N25
\mem|RAM[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][31]~q\);

-- Location: FF_X90_Y44_N23
\mem|RAM[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][31]~q\);

-- Location: LCCOMB_X92_Y44_N12
\mem|RAM[2][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[2][31]~feeder_combout\);

-- Location: FF_X92_Y44_N13
\mem|RAM[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][31]~q\);

-- Location: FF_X90_Y44_N19
\mem|RAM[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][31]~q\);

-- Location: LCCOMB_X90_Y44_N18
\mem|Mux32~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][31]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][31]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][31]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux32~14_combout\);

-- Location: LCCOMB_X90_Y44_N22
\mem|Mux32~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux32~14_combout\ & ((\mem|RAM[3][31]~q\))) # (!\mem|Mux32~14_combout\ & (\mem|RAM[1][31]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][31]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[3][31]~q\,
	datad => \mem|Mux32~14_combout\,
	combout => \mem|Mux32~15_combout\);

-- Location: LCCOMB_X95_Y46_N18
\mem|RAM[9][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[9][31]~feeder_combout\);

-- Location: FF_X95_Y46_N19
\mem|RAM[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][31]~q\);

-- Location: FF_X91_Y47_N5
\mem|RAM[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][31]~q\);

-- Location: LCCOMB_X89_Y49_N22
\mem|RAM[10][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[10][31]~feeder_combout\);

-- Location: FF_X89_Y49_N23
\mem|RAM[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][31]~q\);

-- Location: FF_X91_Y47_N11
\mem|RAM[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][31]~q\);

-- Location: LCCOMB_X91_Y47_N10
\mem|Mux32~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[10][31]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[10][31]~q\,
	datac => \mem|RAM[8][31]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux32~12_combout\);

-- Location: LCCOMB_X91_Y47_N4
\mem|Mux32~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux32~12_combout\ & ((\mem|RAM[11][31]~q\))) # (!\mem|Mux32~12_combout\ & (\mem|RAM[9][31]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[9][31]~q\,
	datac => \mem|RAM[11][31]~q\,
	datad => \mem|Mux32~12_combout\,
	combout => \mem|Mux32~13_combout\);

-- Location: LCCOMB_X90_Y44_N26
\mem|Mux32~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~16_combout\ = (\t1|Selector29~0_combout\ & (\t1|Selector28~0_combout\)) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|Mux32~13_combout\))) # (!\t1|Selector28~0_combout\ & (\mem|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux32~15_combout\,
	datad => \mem|Mux32~13_combout\,
	combout => \mem|Mux32~16_combout\);

-- Location: FF_X88_Y42_N5
\mem|RAM[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][31]~q\);

-- Location: FF_X91_Y43_N1
\mem|RAM[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][31]~q\);

-- Location: LCCOMB_X92_Y43_N8
\mem|RAM[13][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[13][31]~feeder_combout\);

-- Location: FF_X92_Y43_N9
\mem|RAM[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][31]~q\);

-- Location: FF_X92_Y43_N3
\mem|RAM[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][31]~q\);

-- Location: LCCOMB_X92_Y43_N2
\mem|Mux32~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~17_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[13][31]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[12][31]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[13][31]~q\,
	datac => \mem|RAM[12][31]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux32~17_combout\);

-- Location: LCCOMB_X91_Y43_N0
\mem|Mux32~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux32~17_combout\ & (\mem|RAM[15][31]~q\)) # (!\mem|Mux32~17_combout\ & ((\mem|RAM[14][31]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][31]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[14][31]~q\,
	datad => \mem|Mux32~17_combout\,
	combout => \mem|Mux32~18_combout\);

-- Location: LCCOMB_X90_Y44_N4
\mem|Mux32~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux32~16_combout\ & ((\mem|Mux32~18_combout\))) # (!\mem|Mux32~16_combout\ & (\mem|Mux32~11_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux32~11_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux32~16_combout\,
	datad => \mem|Mux32~18_combout\,
	combout => \mem|Mux32~19_combout\);

-- Location: LCCOMB_X87_Y50_N8
\mem|RAM[23][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[23][31]~feeder_combout\);

-- Location: FF_X87_Y50_N9
\mem|RAM[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][31]~q\);

-- Location: FF_X87_Y48_N1
\mem|RAM[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][31]~q\);

-- Location: LCCOMB_X89_Y49_N30
\mem|RAM[27][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[27][31]~feeder_combout\);

-- Location: FF_X89_Y49_N31
\mem|RAM[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][31]~q\);

-- Location: FF_X87_Y48_N21
\mem|RAM[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][31]~q\);

-- Location: LCCOMB_X87_Y48_N20
\mem|Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[27][31]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[19][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[27][31]~q\,
	datac => \mem|RAM[19][31]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux32~7_combout\);

-- Location: LCCOMB_X87_Y48_N0
\mem|Mux32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux32~7_combout\ & ((\mem|RAM[31][31]~q\))) # (!\mem|Mux32~7_combout\ & (\mem|RAM[23][31]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][31]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[31][31]~q\,
	datad => \mem|Mux32~7_combout\,
	combout => \mem|Mux32~8_combout\);

-- Location: LCCOMB_X83_Y48_N2
\mem|RAM[29][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[29][31]~feeder_combout\);

-- Location: FF_X83_Y48_N3
\mem|RAM[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][31]~q\);

-- Location: FF_X86_Y48_N15
\mem|RAM[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][31]~q\);

-- Location: LCCOMB_X86_Y50_N2
\mem|RAM[25][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[25][31]~feeder_combout\);

-- Location: FF_X86_Y50_N3
\mem|RAM[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][31]~q\);

-- Location: FF_X85_Y48_N23
\mem|RAM[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][31]~q\);

-- Location: LCCOMB_X85_Y48_N22
\mem|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][31]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][31]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][31]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux32~0_combout\);

-- Location: LCCOMB_X86_Y48_N14
\mem|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux32~0_combout\ & (\mem|RAM[29][31]~q\)) # (!\mem|Mux32~0_combout\ & ((\mem|RAM[21][31]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][31]~q\,
	datac => \mem|RAM[21][31]~q\,
	datad => \mem|Mux32~0_combout\,
	combout => \mem|Mux32~1_combout\);

-- Location: LCCOMB_X90_Y46_N4
\mem|RAM[24][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[24][31]~feeder_combout\);

-- Location: FF_X90_Y46_N5
\mem|RAM[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][31]~q\);

-- Location: FF_X89_Y44_N17
\mem|RAM[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][31]~q\);

-- Location: LCCOMB_X81_Y43_N4
\mem|RAM[20][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[20][31]~feeder_combout\);

-- Location: FF_X81_Y43_N5
\mem|RAM[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][31]~q\);

-- Location: FF_X88_Y45_N15
\mem|RAM[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][31]~q\);

-- Location: LCCOMB_X88_Y45_N14
\mem|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][31]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][31]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[20][31]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[16][31]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux32~4_combout\);

-- Location: LCCOMB_X89_Y44_N16
\mem|Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux32~4_combout\ & ((\mem|RAM[28][31]~q\))) # (!\mem|Mux32~4_combout\ & (\mem|RAM[24][31]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][31]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][31]~q\,
	datad => \mem|Mux32~4_combout\,
	combout => \mem|Mux32~5_combout\);

-- Location: FF_X87_Y45_N23
\mem|RAM[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][31]~q\);

-- Location: FF_X89_Y44_N15
\mem|RAM[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][31]~q\);

-- Location: LCCOMB_X89_Y48_N28
\mem|RAM[22][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][31]~feeder_combout\ = \r_f|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux32~4_combout\,
	combout => \mem|RAM[22][31]~feeder_combout\);

-- Location: FF_X89_Y48_N29
\mem|RAM[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][31]~q\);

-- Location: FF_X89_Y48_N17
\mem|RAM[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][31]~q\);

-- Location: LCCOMB_X89_Y48_N16
\mem|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][31]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][31]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][31]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][31]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux32~2_combout\);

-- Location: LCCOMB_X89_Y44_N14
\mem|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux32~2_combout\ & ((\mem|RAM[30][31]~q\))) # (!\mem|Mux32~2_combout\ & (\mem|RAM[26][31]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][31]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[30][31]~q\,
	datad => \mem|Mux32~2_combout\,
	combout => \mem|Mux32~3_combout\);

-- Location: LCCOMB_X90_Y44_N10
\mem|Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux32~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|Mux32~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux32~5_combout\,
	datad => \mem|Mux32~3_combout\,
	combout => \mem|Mux32~6_combout\);

-- Location: LCCOMB_X90_Y44_N12
\mem|Mux32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux32~6_combout\ & (\mem|Mux32~8_combout\)) # (!\mem|Mux32~6_combout\ & ((\mem|Mux32~1_combout\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|Mux32~8_combout\,
	datac => \mem|Mux32~1_combout\,
	datad => \mem|Mux32~6_combout\,
	combout => \mem|Mux32~9_combout\);

-- Location: LCCOMB_X90_Y44_N14
\mem|Mux32~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux32~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux32~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux32~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux32~19_combout\,
	datad => \mem|Mux32~9_combout\,
	combout => \mem|Mux32~20_combout\);

-- Location: LCCOMB_X86_Y40_N30
\mux_mem|MemtoReg_out[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[31]~31_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux32~20_combout\)))) # (!\inst_mem|RD\(1) & (\t1|Add0|auto_generated|result_int[32]~64_combout\ & (\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[32]~64_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux32~20_combout\,
	combout => \mux_mem|MemtoReg_out[31]~31_combout\);

-- Location: FF_X87_Y40_N23
\r_f|rf_regs[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[31]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][31]~q\);

-- Location: LCCOMB_X87_Y40_N18
\r_f|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux0~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][31]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][31]~q\,
	datab => \r_f|rf_regs[1][31]~q\,
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux0~0_combout\);

-- Location: LCCOMB_X88_Y42_N28
\t1|Add0|auto_generated|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~44_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux32~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(29),
	datab => \inst_mem|RD\(30),
	datad => \r_f|Mux32~4_combout\,
	combout => \t1|Add0|auto_generated|_~44_combout\);

-- Location: LCCOMB_X87_Y43_N16
\t1|Add0|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|result_int[32]~64_combout\ = \r_f|Mux0~0_combout\ $ (\t1|Add0|auto_generated|result_int[31]~63\ $ (!\t1|Add0|auto_generated|_~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux0~0_combout\,
	datad => \t1|Add0|auto_generated|_~44_combout\,
	cin => \t1|Add0|auto_generated|result_int[31]~63\,
	combout => \t1|Add0|auto_generated|result_int[32]~64_combout\);

-- Location: LCCOMB_X87_Y43_N24
\mem|LessThan0~8_RESYN8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~8_RESYN8_BDD9\ = (\t1|Add0|auto_generated|result_int[32]~64_combout\) # ((\t1|Add0|auto_generated|result_int[28]~56_combout\) # (\t1|Add0|auto_generated|result_int[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t1|Add0|auto_generated|result_int[32]~64_combout\,
	datac => \t1|Add0|auto_generated|result_int[28]~56_combout\,
	datad => \t1|Add0|auto_generated|result_int[30]~60_combout\,
	combout => \mem|LessThan0~8_RESYN8_BDD9\);

-- Location: LCCOMB_X95_Y42_N0
\mem|Decoder0~78_RESYN36_RESYN54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~78_RESYN36_RESYN54_BDD55\ = (\mem|Decoder0~97_combout\ & (\mem|Decoder0~59_combout\ & (!\mem|LessThan0~0_combout\ & !\t1|Selector27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~97_combout\,
	datab => \mem|Decoder0~59_combout\,
	datac => \mem|LessThan0~0_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \mem|Decoder0~78_RESYN36_RESYN54_BDD55\);

-- Location: LCCOMB_X96_Y43_N18
\mem|Decoder0~78_RESYN36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~78_RESYN36_BDD37\ = (!\mem|LessThan0~2_combout\ & (!\t1|Add0|auto_generated|result_int[23]~46_combout\ & (\mem|Decoder0~78_RESYN36_RESYN54_BDD55\ & !\mem|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~2_combout\,
	datab => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datac => \mem|Decoder0~78_RESYN36_RESYN54_BDD55\,
	datad => \mem|LessThan0~1_combout\,
	combout => \mem|Decoder0~78_RESYN36_BDD37\);

-- Location: LCCOMB_X96_Y43_N0
\mem|Decoder0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~78_combout\ = (!\mem|LessThan0~8_RESYN8_BDD9\ & (!\mem|LessThan0~8_RESYN4_BDD5\ & (!\mem|LessThan0~8_RESYN6_BDD7\ & \mem|Decoder0~78_RESYN36_BDD37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~8_RESYN8_BDD9\,
	datab => \mem|LessThan0~8_RESYN4_BDD5\,
	datac => \mem|LessThan0~8_RESYN6_BDD7\,
	datad => \mem|Decoder0~78_RESYN36_BDD37\,
	combout => \mem|Decoder0~78_combout\);

-- Location: FF_X96_Y45_N13
\mem|RAM[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][26]~q\);

-- Location: FF_X94_Y45_N9
\mem|RAM[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][26]~q\);

-- Location: LCCOMB_X97_Y43_N16
\mem|RAM[6][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[6][26]~feeder_combout\);

-- Location: FF_X97_Y43_N17
\mem|RAM[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][26]~q\);

-- Location: FF_X94_Y45_N19
\mem|RAM[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][26]~q\);

-- Location: LCCOMB_X94_Y45_N18
\mem|Mux37~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][26]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][26]~q\,
	datac => \mem|RAM[4][26]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux37~12_combout\);

-- Location: LCCOMB_X94_Y45_N8
\mem|Mux37~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux37~12_combout\ & ((\mem|RAM[7][26]~q\))) # (!\mem|Mux37~12_combout\ & (\mem|RAM[5][26]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][26]~q\,
	datac => \mem|RAM[7][26]~q\,
	datad => \mem|Mux37~12_combout\,
	combout => \mem|Mux37~13_combout\);

-- Location: LCCOMB_X90_Y48_N8
\mem|RAM[2][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[2][26]~feeder_combout\);

-- Location: FF_X90_Y48_N9
\mem|RAM[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][26]~q\);

-- Location: FF_X91_Y44_N29
\mem|RAM[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][26]~q\);

-- Location: LCCOMB_X94_Y44_N2
\mem|RAM[1][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[1][26]~feeder_combout\);

-- Location: FF_X94_Y44_N3
\mem|RAM[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][26]~q\);

-- Location: FF_X91_Y46_N9
\mem|RAM[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][26]~q\);

-- Location: LCCOMB_X91_Y46_N8
\mem|Mux37~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][26]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][26]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][26]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][26]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux37~14_combout\);

-- Location: LCCOMB_X91_Y44_N28
\mem|Mux37~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux37~14_combout\ & ((\mem|RAM[3][26]~q\))) # (!\mem|Mux37~14_combout\ & (\mem|RAM[2][26]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][26]~q\,
	datac => \mem|RAM[3][26]~q\,
	datad => \mem|Mux37~14_combout\,
	combout => \mem|Mux37~15_combout\);

-- Location: LCCOMB_X90_Y41_N20
\mem|Mux37~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~16_combout\ = (\t1|Selector28~0_combout\ & (\t1|Selector29~0_combout\)) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|Mux37~13_combout\)) # (!\t1|Selector29~0_combout\ & ((\mem|Mux37~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux37~13_combout\,
	datad => \mem|Mux37~15_combout\,
	combout => \mem|Mux37~16_combout\);

-- Location: LCCOMB_X90_Y41_N14
\mem|Mux37~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux37~16_combout\ & ((\mem|Mux37~18_combout\))) # (!\mem|Mux37~16_combout\ & (\mem|Mux37~11_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux37~11_combout\,
	datac => \mem|Mux37~18_combout\,
	datad => \mem|Mux37~16_combout\,
	combout => \mem|Mux37~19_combout\);

-- Location: LCCOMB_X88_Y49_N8
\mem|RAM[30][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[30][26]~feeder_combout\);

-- Location: FF_X88_Y49_N9
\mem|RAM[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][26]~q\);

-- Location: FF_X89_Y48_N19
\mem|RAM[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][26]~q\);

-- Location: LCCOMB_X88_Y49_N30
\mem|RAM[26][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[26][26]~feeder_combout\);

-- Location: FF_X88_Y49_N31
\mem|RAM[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][26]~q\);

-- Location: FF_X89_Y48_N13
\mem|RAM[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][26]~q\);

-- Location: LCCOMB_X89_Y48_N12
\mem|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][26]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][26]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][26]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux37~0_combout\);

-- Location: LCCOMB_X89_Y48_N18
\mem|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux37~0_combout\ & (\mem|RAM[30][26]~q\)) # (!\mem|Mux37~0_combout\ & ((\mem|RAM[22][26]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][26]~q\,
	datac => \mem|RAM[22][26]~q\,
	datad => \mem|Mux37~0_combout\,
	combout => \mem|Mux37~1_combout\);

-- Location: LCCOMB_X87_Y50_N14
\mem|RAM[23][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[23][26]~feeder_combout\);

-- Location: FF_X87_Y50_N15
\mem|RAM[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][26]~q\);

-- Location: FF_X87_Y48_N31
\mem|RAM[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][26]~q\);

-- Location: LCCOMB_X87_Y48_N30
\mem|Mux37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~7_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|RAM[23][26]~q\)) # (!\t1|Selector29~0_combout\ & ((\mem|RAM[19][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[23][26]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][26]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux37~7_combout\);

-- Location: LCCOMB_X88_Y48_N28
\mem|RAM[27][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[27][26]~feeder_combout\);

-- Location: FF_X88_Y48_N29
\mem|RAM[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][26]~q\);

-- Location: FF_X87_Y48_N11
\mem|RAM[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][26]~q\);

-- Location: LCCOMB_X87_Y48_N10
\mem|Mux37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~8_combout\ = (\mem|Mux37~7_combout\ & (((\mem|RAM[31][26]~q\) # (!\t1|Selector28~0_combout\)))) # (!\mem|Mux37~7_combout\ & (\mem|RAM[27][26]~q\ & ((\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux37~7_combout\,
	datab => \mem|RAM[27][26]~q\,
	datac => \mem|RAM[31][26]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux37~8_combout\);

-- Location: LCCOMB_X82_Y43_N2
\mem|RAM[20][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[20][26]~feeder_combout\);

-- Location: FF_X82_Y43_N3
\mem|RAM[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][26]~q\);

-- Location: FF_X90_Y41_N5
\mem|RAM[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][26]~q\);

-- Location: LCCOMB_X89_Y42_N16
\mem|RAM[24][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[24][26]~feeder_combout\);

-- Location: FF_X89_Y42_N17
\mem|RAM[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][26]~q\);

-- Location: FF_X89_Y42_N1
\mem|RAM[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][26]~q\);

-- Location: LCCOMB_X89_Y42_N0
\mem|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~4_combout\ = (\t1|Selector28~0_combout\ & ((\mem|RAM[24][26]~q\) # ((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|RAM[16][26]~q\ & !\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[24][26]~q\,
	datac => \mem|RAM[16][26]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux37~4_combout\);

-- Location: LCCOMB_X90_Y41_N4
\mem|Mux37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux37~4_combout\ & ((\mem|RAM[28][26]~q\))) # (!\mem|Mux37~4_combout\ & (\mem|RAM[20][26]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[20][26]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[28][26]~q\,
	datad => \mem|Mux37~4_combout\,
	combout => \mem|Mux37~5_combout\);

-- Location: LCCOMB_X82_Y48_N6
\mem|RAM[25][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[25][26]~feeder_combout\);

-- Location: FF_X82_Y48_N7
\mem|RAM[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][26]~q\);

-- Location: FF_X82_Y47_N11
\mem|RAM[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][26]~q\);

-- Location: LCCOMB_X82_Y44_N14
\mem|RAM[21][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][26]~feeder_combout\ = \r_f|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux37~4_combout\,
	combout => \mem|RAM[21][26]~feeder_combout\);

-- Location: FF_X82_Y44_N15
\mem|RAM[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][26]~q\);

-- Location: FF_X82_Y47_N29
\mem|RAM[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][26]~q\);

-- Location: LCCOMB_X82_Y47_N28
\mem|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[21][26]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][26]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][26]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][26]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux37~2_combout\);

-- Location: LCCOMB_X82_Y47_N10
\mem|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux37~2_combout\ & ((\mem|RAM[29][26]~q\))) # (!\mem|Mux37~2_combout\ & (\mem|RAM[25][26]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][26]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[29][26]~q\,
	datad => \mem|Mux37~2_combout\,
	combout => \mem|Mux37~3_combout\);

-- Location: LCCOMB_X90_Y41_N0
\mem|Mux37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux37~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux37~5_combout\,
	datad => \mem|Mux37~3_combout\,
	combout => \mem|Mux37~6_combout\);

-- Location: LCCOMB_X90_Y41_N18
\mem|Mux37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux37~6_combout\ & ((\mem|Mux37~8_combout\))) # (!\mem|Mux37~6_combout\ & (\mem|Mux37~1_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|Mux37~1_combout\,
	datac => \mem|Mux37~8_combout\,
	datad => \mem|Mux37~6_combout\,
	combout => \mem|Mux37~9_combout\);

-- Location: LCCOMB_X90_Y41_N24
\mem|Mux37~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux37~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux37~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux37~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux37~19_combout\,
	datad => \mem|Mux37~9_combout\,
	combout => \mem|Mux37~20_combout\);

-- Location: LCCOMB_X90_Y41_N30
\mux_mem|MemtoReg_out[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[26]~26_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux37~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[27]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \inst_mem|RD\(28),
	datac => \t1|Add0|auto_generated|result_int[27]~54_combout\,
	datad => \mem|Mux37~20_combout\,
	combout => \mux_mem|MemtoReg_out[26]~26_combout\);

-- Location: FF_X88_Y41_N17
\r_f|rf_regs[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[26]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][26]~q\);

-- Location: FF_X90_Y41_N31
\r_f|rf_regs[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_mem|MemtoReg_out[26]~26_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][26]~q\);

-- Location: FF_X89_Y41_N11
\r_f|rf_regs[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[26]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][26]~q\);

-- Location: FF_X89_Y41_N17
\r_f|rf_regs[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[26]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][26]~q\);

-- Location: LCCOMB_X89_Y41_N10
\r_f|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux37~0_combout\ = (\inst_mem|RD\(17) & (\inst_mem|RD\(16))) # (!\inst_mem|RD\(17) & ((\inst_mem|RD\(16) & ((\r_f|rf_regs[9][26]~q\))) # (!\inst_mem|RD\(16) & (\r_f|rf_regs[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(17),
	datab => \inst_mem|RD\(16),
	datac => \r_f|rf_regs[8][26]~q\,
	datad => \r_f|rf_regs[9][26]~q\,
	combout => \r_f|Mux37~0_combout\);

-- Location: LCCOMB_X89_Y41_N28
\r_f|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux37~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux37~0_combout\ & ((\r_f|rf_regs[15][26]~q\))) # (!\r_f|Mux37~0_combout\ & (\r_f|rf_regs[14][26]~q\)))) # (!\inst_mem|RD\(17) & (((\r_f|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][26]~q\,
	datab => \r_f|rf_regs[15][26]~q\,
	datac => \inst_mem|RD\(17),
	datad => \r_f|Mux37~0_combout\,
	combout => \r_f|Mux37~1_combout\);

-- Location: FF_X88_Y40_N19
\r_f|rf_regs[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[26]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[7][26]~q\);

-- Location: FF_X87_Y40_N7
\r_f|rf_regs[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[26]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[6][26]~q\);

-- Location: LCCOMB_X87_Y40_N30
\r_f|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux37~2_combout\ = (\inst_mem|RD\(16) & (((\inst_mem|RD\(17))))) # (!\inst_mem|RD\(16) & ((\inst_mem|RD\(17) & (\r_f|rf_regs[6][26]~q\)) # (!\inst_mem|RD\(17) & ((\r_f|rf_regs[0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][26]~q\,
	datab => \r_f|rf_regs[0][26]~q\,
	datac => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(17),
	combout => \r_f|Mux37~2_combout\);

-- Location: LCCOMB_X88_Y40_N18
\r_f|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux37~3_combout\ = (\inst_mem|RD\(16) & ((\r_f|Mux37~2_combout\ & ((\r_f|rf_regs[7][26]~q\))) # (!\r_f|Mux37~2_combout\ & (\r_f|rf_regs[1][26]~q\)))) # (!\inst_mem|RD\(16) & (((\r_f|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \r_f|rf_regs[1][26]~q\,
	datac => \r_f|rf_regs[7][26]~q\,
	datad => \r_f|Mux37~2_combout\,
	combout => \r_f|Mux37~3_combout\);

-- Location: LCCOMB_X88_Y40_N0
\r_f|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux37~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux37~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux37~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux37~1_combout\,
	datab => \inst_mem|RD\(19),
	datad => \r_f|Mux37~3_combout\,
	combout => \r_f|Mux37~4_combout\);

-- Location: LCCOMB_X88_Y40_N16
\t1|Add0|auto_generated|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~39_combout\ = \inst_mem|RD\(29) $ (((!\inst_mem|RD\(30) & \r_f|Mux37~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(29),
	datad => \r_f|Mux37~4_combout\,
	combout => \t1|Add0|auto_generated|_~39_combout\);

-- Location: LCCOMB_X87_Y43_N30
\mem|LessThan0~8_RESYN4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~8_RESYN4_BDD5\ = (\t1|Add0|auto_generated|result_int[27]~54_combout\) # ((\t1|Add0|auto_generated|result_int[24]~48_combout\) # ((\t1|Add0|auto_generated|result_int[22]~44_combout\) # (\t1|Add0|auto_generated|result_int[25]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[27]~54_combout\,
	datab => \t1|Add0|auto_generated|result_int[24]~48_combout\,
	datac => \t1|Add0|auto_generated|result_int[22]~44_combout\,
	datad => \t1|Add0|auto_generated|result_int[25]~50_combout\,
	combout => \mem|LessThan0~8_RESYN4_BDD5\);

-- Location: LCCOMB_X87_Y43_N22
\mem|LessThan0~8_RESYN2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~8_RESYN2_BDD3\ = (\mem|LessThan0~0_combout\) # ((\mem|LessThan0~1_combout\) # ((\t1|Add0|auto_generated|result_int[23]~46_combout\) # (\mem|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~0_combout\,
	datab => \mem|LessThan0~1_combout\,
	datac => \t1|Add0|auto_generated|result_int[23]~46_combout\,
	datad => \mem|LessThan0~2_combout\,
	combout => \mem|LessThan0~8_RESYN2_BDD3\);

-- Location: LCCOMB_X87_Y43_N26
\mem|LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|LessThan0~8_combout\ = (\mem|LessThan0~8_RESYN4_BDD5\) # ((\mem|LessThan0~8_RESYN8_BDD9\) # ((\mem|LessThan0~8_RESYN2_BDD3\) # (\mem|LessThan0~8_RESYN6_BDD7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|LessThan0~8_RESYN4_BDD5\,
	datab => \mem|LessThan0~8_RESYN8_BDD9\,
	datac => \mem|LessThan0~8_RESYN2_BDD3\,
	datad => \mem|LessThan0~8_RESYN6_BDD7\,
	combout => \mem|LessThan0~8_combout\);

-- Location: LCCOMB_X88_Y43_N20
\mem|Decoder0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~79_combout\ = (\MemWrite~input_o\ & (!\t1|Selector28~0_combout\ & (!\t1|Selector27~0_combout\ & \mem|Decoder0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemWrite~input_o\,
	datab => \t1|Selector28~0_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|Decoder0~48_combout\,
	combout => \mem|Decoder0~79_combout\);

-- Location: LCCOMB_X88_Y43_N2
\mem|Decoder0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~80_combout\ = (\mem|Decoder0~79_combout\ & (((!\t1|Add0|auto_generated|result_int[1]~2_combout\ & !\mem|LessThan0~8_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|LessThan0~8_combout\,
	datad => \mem|Decoder0~79_combout\,
	combout => \mem|Decoder0~80_combout\);

-- Location: FF_X97_Y43_N3
\mem|RAM[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][3]~q\);

-- Location: FF_X95_Y45_N21
\mem|RAM[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][3]~q\);

-- Location: LCCOMB_X96_Y43_N4
\mem|RAM[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][3]~feeder_combout\ = \r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[5][3]~feeder_combout\);

-- Location: FF_X96_Y43_N5
\mem|RAM[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][3]~q\);

-- Location: FF_X95_Y45_N13
\mem|RAM[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][3]~q\);

-- Location: LCCOMB_X95_Y45_N12
\mem|Mux60~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[5][3]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[4][3]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][3]~q\,
	datac => \mem|RAM[4][3]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux60~10_combout\);

-- Location: LCCOMB_X95_Y45_N20
\mem|Mux60~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux60~10_combout\ & ((\mem|RAM[7][3]~q\))) # (!\mem|Mux60~10_combout\ & (\mem|RAM[6][3]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[6][3]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[7][3]~q\,
	datad => \mem|Mux60~10_combout\,
	combout => \mem|Mux60~11_combout\);

-- Location: LCCOMB_X91_Y43_N20
\mem|RAM[14][3]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][3]~60_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[14][3]~60_combout\);

-- Location: FF_X91_Y43_N21
\mem|RAM[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][3]~60_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][3]~q\);

-- Location: LCCOMB_X88_Y42_N8
\mem|RAM[15][3]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][3]~63_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[15][3]~63_combout\);

-- Location: FF_X88_Y42_N9
\mem|RAM[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][3]~63_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][3]~q\);

-- Location: LCCOMB_X92_Y45_N22
\mem|RAM[13][3]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][3]~61_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[13][3]~61_combout\);

-- Location: FF_X92_Y45_N23
\mem|RAM[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][3]~61_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][3]~q\);

-- Location: LCCOMB_X96_Y45_N14
\mem|RAM[12][3]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[12][3]~62_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[12][3]~62_combout\);

-- Location: FF_X96_Y45_N15
\mem|RAM[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[12][3]~62_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][3]~q\);

-- Location: LCCOMB_X88_Y45_N18
\mem|Mux60~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~17_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & (!\mem|RAM[13][3]~q\)) # (!\t1|Selector31~0_combout\ & ((!\mem|RAM[12][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[13][3]~q\,
	datab => \mem|RAM[12][3]~q\,
	datac => \t1|Selector30~0_combout\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux60~17_combout\);

-- Location: LCCOMB_X88_Y45_N2
\mem|Mux60~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux60~17_combout\ & ((!\mem|RAM[15][3]~q\))) # (!\mem|Mux60~17_combout\ & (!\mem|RAM[14][3]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[14][3]~q\,
	datab => \mem|RAM[15][3]~q\,
	datac => \t1|Selector30~0_combout\,
	datad => \mem|Mux60~17_combout\,
	combout => \mem|Mux60~18_combout\);

-- Location: LCCOMB_X91_Y49_N8
\mem|RAM[11][3]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][3]~59_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[11][3]~59_combout\);

-- Location: FF_X91_Y49_N9
\mem|RAM[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][3]~59_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][3]~q\);

-- Location: LCCOMB_X88_Y46_N30
\mem|RAM[9][3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][3]~56_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[9][3]~56_combout\);

-- Location: FF_X88_Y46_N31
\mem|RAM[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][3]~56_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][3]~q\);

-- Location: LCCOMB_X89_Y49_N24
\mem|RAM[10][3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][3]~57_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[10][3]~57_combout\);

-- Location: FF_X89_Y49_N25
\mem|RAM[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][3]~57_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][3]~q\);

-- Location: LCCOMB_X89_Y46_N14
\mem|RAM[8][3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[8][3]~58_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[8][3]~58_combout\);

-- Location: FF_X89_Y46_N15
\mem|RAM[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[8][3]~58_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][3]~q\);

-- Location: LCCOMB_X88_Y45_N10
\mem|Mux60~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~12_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)) # (!\mem|RAM[10][3]~q\))) # (!\t1|Selector30~0_combout\ & (((!\mem|RAM[8][3]~q\ & !\t1|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[10][3]~q\,
	datac => \mem|RAM[8][3]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux60~12_combout\);

-- Location: LCCOMB_X88_Y45_N6
\mem|Mux60~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux60~12_combout\ & (!\mem|RAM[11][3]~q\)) # (!\mem|Mux60~12_combout\ & ((!\mem|RAM[9][3]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][3]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[9][3]~q\,
	datad => \mem|Mux60~12_combout\,
	combout => \mem|Mux60~13_combout\);

-- Location: LCCOMB_X94_Y46_N14
\mem|RAM[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][3]~feeder_combout\ = \r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[1][3]~feeder_combout\);

-- Location: FF_X94_Y46_N15
\mem|RAM[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][3]~q\);

-- Location: FF_X94_Y42_N25
\mem|RAM[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][3]~q\);

-- Location: LCCOMB_X92_Y49_N8
\mem|RAM[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][3]~feeder_combout\ = \r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[2][3]~feeder_combout\);

-- Location: FF_X92_Y49_N9
\mem|RAM[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][3]~q\);

-- Location: FF_X91_Y46_N23
\mem|RAM[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][3]~q\);

-- Location: LCCOMB_X91_Y46_N22
\mem|Mux60~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[2][3]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][3]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][3]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux60~14_combout\);

-- Location: LCCOMB_X91_Y46_N26
\mem|Mux60~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~15_combout\ = (\mem|Mux60~14_combout\ & (((\mem|RAM[3][3]~q\) # (!\t1|Selector31~0_combout\)))) # (!\mem|Mux60~14_combout\ & (\mem|RAM[1][3]~q\ & ((\t1|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][3]~q\,
	datab => \mem|RAM[3][3]~q\,
	datac => \mem|Mux60~14_combout\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux60~15_combout\);

-- Location: LCCOMB_X88_Y45_N28
\mem|Mux60~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~16_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|Mux60~13_combout\)) # (!\t1|Selector28~0_combout\ & ((\mem|Mux60~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux60~13_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux60~15_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux60~16_combout\);

-- Location: LCCOMB_X88_Y45_N4
\mem|Mux60~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux60~16_combout\ & ((\mem|Mux60~18_combout\))) # (!\mem|Mux60~16_combout\ & (\mem|Mux60~11_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux60~11_combout\,
	datab => \mem|Mux60~18_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux60~16_combout\,
	combout => \mem|Mux60~19_combout\);

-- Location: LCCOMB_X83_Y48_N8
\mem|RAM[29][3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][3]~49_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[29][3]~49_combout\);

-- Location: FF_X83_Y48_N9
\mem|RAM[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][3]~49_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][3]~q\);

-- Location: FF_X86_Y48_N13
\mem|RAM[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][3]~q\);

-- Location: LCCOMB_X85_Y48_N4
\mem|RAM[25][3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][3]~48_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[25][3]~48_combout\);

-- Location: FF_X85_Y48_N5
\mem|RAM[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][3]~48_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][3]~q\);

-- Location: LCCOMB_X85_Y48_N18
\mem|RAM[17][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][3]~feeder_combout\ = \r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[17][3]~feeder_combout\);

-- Location: FF_X85_Y48_N19
\mem|RAM[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][3]~q\);

-- Location: LCCOMB_X86_Y48_N16
\mem|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (!\mem|RAM[25][3]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[25][3]~q\,
	datac => \mem|RAM[17][3]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux60~0_combout\);

-- Location: LCCOMB_X86_Y48_N12
\mem|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux60~0_combout\ & (!\mem|RAM[29][3]~q\)) # (!\mem|Mux60~0_combout\ & ((\mem|RAM[21][3]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[29][3]~q\,
	datac => \mem|RAM[21][3]~q\,
	datad => \mem|Mux60~0_combout\,
	combout => \mem|Mux60~1_combout\);

-- Location: LCCOMB_X89_Y45_N12
\mem|RAM[26][3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][3]~50_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[26][3]~50_combout\);

-- Location: FF_X89_Y45_N13
\mem|RAM[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][3]~50_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][3]~q\);

-- Location: LCCOMB_X89_Y44_N0
\mem|RAM[30][3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][3]~51_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[30][3]~51_combout\);

-- Location: FF_X89_Y44_N1
\mem|RAM[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][3]~51_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][3]~q\);

-- Location: LCCOMB_X89_Y47_N4
\mem|RAM[22][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][3]~feeder_combout\ = \r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[22][3]~feeder_combout\);

-- Location: FF_X89_Y47_N5
\mem|RAM[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][3]~q\);

-- Location: FF_X89_Y45_N5
\mem|RAM[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][3]~q\);

-- Location: LCCOMB_X89_Y45_N4
\mem|Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~2_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[22][3]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[18][3]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[22][3]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][3]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux60~2_combout\);

-- Location: LCCOMB_X89_Y45_N6
\mem|Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~3_combout\ = (\mem|Mux60~2_combout\ & (((!\t1|Selector28~0_combout\) # (!\mem|RAM[30][3]~q\)))) # (!\mem|Mux60~2_combout\ & (!\mem|RAM[26][3]~q\ & ((\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][3]~q\,
	datab => \mem|RAM[30][3]~q\,
	datac => \mem|Mux60~2_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux60~3_combout\);

-- Location: LCCOMB_X89_Y47_N12
\mem|RAM[28][3]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[28][3]~53_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[28][3]~53_combout\);

-- Location: FF_X89_Y47_N13
\mem|RAM[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[28][3]~53_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][3]~q\);

-- Location: LCCOMB_X82_Y46_N0
\mem|RAM[24][3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][3]~52_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[24][3]~52_combout\);

-- Location: FF_X82_Y46_N1
\mem|RAM[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][3]~52_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][3]~q\);

-- Location: LCCOMB_X81_Y46_N10
\mem|RAM[20][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][3]~feeder_combout\ = \r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[20][3]~feeder_combout\);

-- Location: FF_X81_Y46_N11
\mem|RAM[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][3]~q\);

-- Location: FF_X82_Y46_N27
\mem|RAM[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][3]~q\);

-- Location: LCCOMB_X82_Y46_N26
\mem|Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][3]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][3]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[20][3]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[16][3]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux60~4_combout\);

-- Location: LCCOMB_X82_Y46_N8
\mem|Mux60~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~5_combout\ = (\mem|Mux60~4_combout\ & (((!\t1|Selector28~0_combout\)) # (!\mem|RAM[28][3]~q\))) # (!\mem|Mux60~4_combout\ & (((!\mem|RAM[24][3]~q\ & \t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[28][3]~q\,
	datab => \mem|RAM[24][3]~q\,
	datac => \mem|Mux60~4_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux60~5_combout\);

-- Location: LCCOMB_X86_Y45_N8
\mem|Mux60~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~6_combout\ = (\t1|Selector31~0_combout\ & (\t1|Selector30~0_combout\)) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|Mux60~3_combout\)) # (!\t1|Selector30~0_combout\ & ((\mem|Mux60~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux60~3_combout\,
	datad => \mem|Mux60~5_combout\,
	combout => \mem|Mux60~6_combout\);

-- Location: LCCOMB_X84_Y47_N22
\mem|RAM[31][3]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[31][3]~55_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[31][3]~55_combout\);

-- Location: FF_X84_Y47_N23
\mem|RAM[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[31][3]~55_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][3]~q\);

-- Location: FF_X83_Y49_N15
\mem|RAM[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][3]~q\);

-- Location: LCCOMB_X84_Y48_N10
\mem|RAM[27][3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][3]~54_combout\ = !\r_f|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux60~4_combout\,
	combout => \mem|RAM[27][3]~54_combout\);

-- Location: FF_X84_Y48_N11
\mem|RAM[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][3]~54_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][3]~q\);

-- Location: FF_X84_Y48_N1
\mem|RAM[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][3]~q\);

-- Location: LCCOMB_X84_Y48_N0
\mem|Mux60~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (!\mem|RAM[27][3]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[27][3]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[19][3]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux60~7_combout\);

-- Location: LCCOMB_X83_Y49_N14
\mem|Mux60~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux60~7_combout\ & (!\mem|RAM[31][3]~q\)) # (!\mem|Mux60~7_combout\ & ((\mem|RAM[23][3]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[31][3]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[23][3]~q\,
	datad => \mem|Mux60~7_combout\,
	combout => \mem|Mux60~8_combout\);

-- Location: LCCOMB_X86_Y45_N24
\mem|Mux60~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~9_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux60~6_combout\ & ((\mem|Mux60~8_combout\))) # (!\mem|Mux60~6_combout\ & (\mem|Mux60~1_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux60~1_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux60~6_combout\,
	datad => \mem|Mux60~8_combout\,
	combout => \mem|Mux60~9_combout\);

-- Location: LCCOMB_X86_Y45_N0
\mem|Mux60~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux60~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux60~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux60~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (\mem|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux60~19_combout\,
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux60~9_combout\,
	combout => \mem|Mux60~20_combout\);

-- Location: LCCOMB_X86_Y46_N10
\mux_mem|MemtoReg_out[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[3]~3_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux60~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \mem|Mux60~20_combout\,
	datac => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	datad => \inst_mem|RD\(1),
	combout => \mux_mem|MemtoReg_out[3]~3_combout\);

-- Location: FF_X86_Y46_N21
\r_f|rf_regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[3]~3_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][3]~q\);

-- Location: LCCOMB_X87_Y46_N28
\r_f|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux28~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][3]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|rf_regs[1][3]~q\,
	datac => \r_f|rf_regs[0][3]~q\,
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux28~0_combout\);

-- Location: LCCOMB_X88_Y45_N22
\mem|Decoder0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~51_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\inst_mem|RD\(28) & \t1|Add0|auto_generated|result_int[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datad => \t1|Add0|auto_generated|result_int[4]~8_combout\,
	combout => \mem|Decoder0~51_combout\);

-- Location: LCCOMB_X88_Y43_N12
\mem|Decoder0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~56_combout\ = (\mem|Decoder0~51_combout\ & (\mem|Decoder0~95_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~51_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|LessThan0~8_combout\,
	datad => \mem|Decoder0~95_combout\,
	combout => \mem|Decoder0~56_combout\);

-- Location: FF_X89_Y44_N21
\mem|RAM[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][2]~33_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][2]~q\);

-- Location: LCCOMB_X89_Y47_N16
\mem|RAM[22][2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][2]~32_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[22][2]~32_combout\);

-- Location: FF_X89_Y47_N17
\mem|RAM[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][2]~32_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][2]~q\);

-- Location: LCCOMB_X89_Y45_N18
\mem|RAM[26][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][2]~feeder_combout\ = \r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[26][2]~feeder_combout\);

-- Location: FF_X89_Y45_N19
\mem|RAM[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][2]~q\);

-- Location: FF_X89_Y45_N3
\mem|RAM[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][2]~q\);

-- Location: LCCOMB_X89_Y45_N2
\mem|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][2]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][2]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][2]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux61~0_combout\);

-- Location: LCCOMB_X89_Y46_N8
\mem|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux61~0_combout\ & (!\mem|RAM[30][2]~q\)) # (!\mem|Mux61~0_combout\ & ((!\mem|RAM[22][2]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[30][2]~q\,
	datac => \mem|RAM[22][2]~q\,
	datad => \mem|Mux61~0_combout\,
	combout => \mem|Mux61~1_combout\);

-- Location: LCCOMB_X86_Y48_N30
\mem|RAM[31][2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[31][2]~39_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[31][2]~39_combout\);

-- Location: FF_X86_Y48_N31
\mem|RAM[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[31][2]~39_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][2]~q\);

-- Location: FF_X88_Y47_N31
\mem|RAM[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][2]~q\);

-- Location: FF_X87_Y47_N3
\mem|RAM[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][2]~q\);

-- Location: LCCOMB_X81_Y47_N22
\mem|RAM[23][2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][2]~38_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[23][2]~38_combout\);

-- Location: FF_X81_Y47_N23
\mem|RAM[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][2]~38_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][2]~q\);

-- Location: LCCOMB_X87_Y47_N2
\mem|Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~7_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((!\mem|RAM[23][2]~q\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|RAM[19][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[19][2]~q\,
	datad => \mem|RAM[23][2]~q\,
	combout => \mem|Mux61~7_combout\);

-- Location: LCCOMB_X88_Y47_N30
\mem|Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux61~7_combout\ & (!\mem|RAM[31][2]~q\)) # (!\mem|Mux61~7_combout\ & ((\mem|RAM[27][2]~q\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[31][2]~q\,
	datac => \mem|RAM[27][2]~q\,
	datad => \mem|Mux61~7_combout\,
	combout => \mem|Mux61~8_combout\);

-- Location: LCCOMB_X89_Y47_N10
\mem|RAM[28][2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[28][2]~37_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[28][2]~37_combout\);

-- Location: FF_X89_Y47_N11
\mem|RAM[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[28][2]~37_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][2]~q\);

-- Location: LCCOMB_X81_Y46_N8
\mem|RAM[20][2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][2]~36_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[20][2]~36_combout\);

-- Location: FF_X81_Y46_N9
\mem|RAM[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][2]~36_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][2]~q\);

-- Location: LCCOMB_X82_Y46_N16
\mem|RAM[16][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[16][2]~feeder_combout\ = \r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[16][2]~feeder_combout\);

-- Location: FF_X82_Y46_N17
\mem|RAM[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[16][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][2]~q\);

-- Location: LCCOMB_X82_Y46_N28
\mem|RAM[24][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][2]~feeder_combout\ = \r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[24][2]~feeder_combout\);

-- Location: FF_X82_Y46_N29
\mem|RAM[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][2]~q\);

-- Location: LCCOMB_X89_Y46_N18
\mem|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((\mem|RAM[24][2]~q\))) # (!\t1|Selector28~0_combout\ & (\mem|RAM[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[16][2]~q\,
	datac => \mem|RAM[24][2]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux61~4_combout\);

-- Location: LCCOMB_X89_Y46_N22
\mem|Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux61~4_combout\ & (!\mem|RAM[28][2]~q\)) # (!\mem|Mux61~4_combout\ & ((!\mem|RAM[20][2]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[28][2]~q\,
	datac => \mem|RAM[20][2]~q\,
	datad => \mem|Mux61~4_combout\,
	combout => \mem|Mux61~5_combout\);

-- Location: LCCOMB_X83_Y48_N4
\mem|RAM[29][2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][2]~35_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[29][2]~35_combout\);

-- Location: FF_X83_Y48_N5
\mem|RAM[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][2]~35_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][2]~q\);

-- Location: FF_X85_Y48_N17
\mem|RAM[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][2]~q\);

-- Location: LCCOMB_X82_Y44_N6
\mem|RAM[21][2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][2]~34_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[21][2]~34_combout\);

-- Location: FF_X82_Y44_N7
\mem|RAM[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][2]~34_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][2]~q\);

-- Location: FF_X85_Y48_N1
\mem|RAM[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][2]~q\);

-- Location: LCCOMB_X85_Y48_N0
\mem|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~2_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)) # (!\mem|RAM[21][2]~q\))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[17][2]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][2]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][2]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux61~2_combout\);

-- Location: LCCOMB_X85_Y48_N16
\mem|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux61~2_combout\ & (!\mem|RAM[29][2]~q\)) # (!\mem|Mux61~2_combout\ & ((\mem|RAM[25][2]~q\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[29][2]~q\,
	datac => \mem|RAM[25][2]~q\,
	datad => \mem|Mux61~2_combout\,
	combout => \mem|Mux61~3_combout\);

-- Location: LCCOMB_X89_Y46_N28
\mem|Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|Mux61~3_combout\))) # (!\t1|Selector31~0_combout\ & (\mem|Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux61~5_combout\,
	datad => \mem|Mux61~3_combout\,
	combout => \mem|Mux61~6_combout\);

-- Location: LCCOMB_X89_Y46_N30
\mem|Mux61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux61~6_combout\ & ((\mem|Mux61~8_combout\))) # (!\mem|Mux61~6_combout\ & (\mem|Mux61~1_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|Mux61~1_combout\,
	datac => \mem|Mux61~8_combout\,
	datad => \mem|Mux61~6_combout\,
	combout => \mem|Mux61~9_combout\);

-- Location: LCCOMB_X87_Y42_N20
\mem|RAM[15][2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][2]~47_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[15][2]~47_combout\);

-- Location: FF_X87_Y42_N21
\mem|RAM[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][2]~47_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][2]~q\);

-- Location: LCCOMB_X90_Y42_N28
\mem|RAM[13][2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][2]~44_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[13][2]~44_combout\);

-- Location: FF_X90_Y42_N29
\mem|RAM[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][2]~44_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][2]~q\);

-- Location: LCCOMB_X96_Y46_N24
\mem|RAM[12][2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[12][2]~46_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[12][2]~46_combout\);

-- Location: FF_X96_Y46_N25
\mem|RAM[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[12][2]~46_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][2]~q\);

-- Location: LCCOMB_X92_Y42_N26
\mem|RAM[14][2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][2]~45_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[14][2]~45_combout\);

-- Location: FF_X92_Y42_N27
\mem|RAM[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][2]~45_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][2]~q\);

-- Location: LCCOMB_X86_Y46_N28
\mem|Mux61~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & ((!\mem|RAM[14][2]~q\))) # (!\t1|Selector30~0_combout\ & (!\mem|RAM[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[12][2]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[14][2]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux61~17_combout\);

-- Location: LCCOMB_X86_Y46_N14
\mem|Mux61~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux61~17_combout\ & (!\mem|RAM[15][2]~q\)) # (!\mem|Mux61~17_combout\ & ((!\mem|RAM[13][2]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][2]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][2]~q\,
	datad => \mem|Mux61~17_combout\,
	combout => \mem|Mux61~18_combout\);

-- Location: LCCOMB_X92_Y47_N18
\mem|RAM[10][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][2]~feeder_combout\ = \r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[10][2]~feeder_combout\);

-- Location: FF_X92_Y47_N19
\mem|RAM[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][2]~q\);

-- Location: FF_X90_Y47_N27
\mem|RAM[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][2]~q\);

-- Location: LCCOMB_X88_Y46_N14
\mem|RAM[9][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][2]~feeder_combout\ = \r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[9][2]~feeder_combout\);

-- Location: FF_X88_Y46_N15
\mem|RAM[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][2]~q\);

-- Location: FF_X90_Y47_N1
\mem|RAM[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][2]~q\);

-- Location: LCCOMB_X90_Y47_N0
\mem|Mux61~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~10_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[9][2]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][2]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][2]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][2]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux61~10_combout\);

-- Location: LCCOMB_X90_Y47_N26
\mem|Mux61~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux61~10_combout\ & ((\mem|RAM[11][2]~q\))) # (!\mem|Mux61~10_combout\ & (\mem|RAM[10][2]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[10][2]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[11][2]~q\,
	datad => \mem|Mux61~10_combout\,
	combout => \mem|Mux61~11_combout\);

-- Location: LCCOMB_X94_Y45_N26
\mem|RAM[7][2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][2]~43_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[7][2]~43_combout\);

-- Location: FF_X94_Y45_N27
\mem|RAM[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][2]~43_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][2]~q\);

-- Location: LCCOMB_X96_Y43_N26
\mem|RAM[5][2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][2]~40_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[5][2]~40_combout\);

-- Location: FF_X96_Y43_N27
\mem|RAM[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][2]~40_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][2]~q\);

-- Location: LCCOMB_X94_Y43_N14
\mem|RAM[4][2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[4][2]~42_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[4][2]~42_combout\);

-- Location: FF_X94_Y43_N15
\mem|RAM[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[4][2]~42_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][2]~q\);

-- Location: LCCOMB_X94_Y43_N22
\mem|RAM[6][2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][2]~41_combout\ = !\r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[6][2]~41_combout\);

-- Location: FF_X94_Y43_N23
\mem|RAM[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][2]~41_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][2]~q\);

-- Location: LCCOMB_X90_Y45_N2
\mem|Mux61~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & ((!\mem|RAM[6][2]~q\))) # (!\t1|Selector30~0_combout\ & (!\mem|RAM[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[4][2]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[6][2]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux61~12_combout\);

-- Location: LCCOMB_X90_Y45_N0
\mem|Mux61~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux61~12_combout\ & (!\mem|RAM[7][2]~q\)) # (!\mem|Mux61~12_combout\ & ((!\mem|RAM[5][2]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[7][2]~q\,
	datac => \mem|RAM[5][2]~q\,
	datad => \mem|Mux61~12_combout\,
	combout => \mem|Mux61~13_combout\);

-- Location: FF_X94_Y42_N27
\mem|RAM[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][2]~q\);

-- Location: FF_X92_Y46_N17
\mem|RAM[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][2]~q\);

-- Location: LCCOMB_X94_Y44_N16
\mem|RAM[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][2]~feeder_combout\ = \r_f|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux61~4_combout\,
	combout => \mem|RAM[1][2]~feeder_combout\);

-- Location: FF_X94_Y44_N17
\mem|RAM[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][2]~q\);

-- Location: FF_X91_Y45_N1
\mem|RAM[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][2]~q\);

-- Location: LCCOMB_X91_Y45_N0
\mem|Mux61~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][2]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][2]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][2]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][2]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux61~14_combout\);

-- Location: LCCOMB_X92_Y46_N16
\mem|Mux61~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux61~14_combout\ & (\mem|RAM[3][2]~q\)) # (!\mem|Mux61~14_combout\ & ((\mem|RAM[2][2]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[3][2]~q\,
	datac => \mem|RAM[2][2]~q\,
	datad => \mem|Mux61~14_combout\,
	combout => \mem|Mux61~15_combout\);

-- Location: LCCOMB_X86_Y46_N6
\mem|Mux61~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~16_combout\ = (\t1|Selector28~0_combout\ & (\t1|Selector29~0_combout\)) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (\mem|Mux61~13_combout\)) # (!\t1|Selector29~0_combout\ & ((\mem|Mux61~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux61~13_combout\,
	datad => \mem|Mux61~15_combout\,
	combout => \mem|Mux61~16_combout\);

-- Location: LCCOMB_X86_Y46_N24
\mem|Mux61~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux61~16_combout\ & (\mem|Mux61~18_combout\)) # (!\mem|Mux61~16_combout\ & ((\mem|Mux61~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux61~18_combout\,
	datac => \mem|Mux61~11_combout\,
	datad => \mem|Mux61~16_combout\,
	combout => \mem|Mux61~19_combout\);

-- Location: LCCOMB_X89_Y46_N20
\mem|Mux61~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux61~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & (\mem|Mux61~9_combout\)) # (!\inst_mem|RD\(28) & ((\mem|Mux61~19_combout\))))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux61~9_combout\,
	datad => \mem|Mux61~19_combout\,
	combout => \mem|Mux61~20_combout\);

-- Location: LCCOMB_X87_Y46_N20
\r_f|rf_regs[15][2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[15][2]~20_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux61~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[3]~6_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \mem|Mux61~20_combout\,
	datad => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	combout => \r_f|rf_regs[15][2]~20_combout\);

-- Location: FF_X87_Y46_N21
\r_f|rf_regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[15][2]~20_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[15][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[15][2]~q\);

-- Location: LCCOMB_X87_Y46_N6
\r_f|rf_regs[14][2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[14][2]~19_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux61~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\t1|Add0|auto_generated|result_int[3]~6_combout\)) # (!\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \inst_mem|RD\(1),
	datac => \mem|Mux61~20_combout\,
	datad => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	combout => \r_f|rf_regs[14][2]~19_combout\);

-- Location: FF_X87_Y46_N7
\r_f|rf_regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[14][2]~19_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[14][2]~q\);

-- Location: FF_X86_Y45_N19
\r_f|rf_regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[2]~2_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][2]~q\);

-- Location: FF_X90_Y42_N5
\r_f|rf_regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[2]~2_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[8][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[8][2]~q\);

-- Location: LCCOMB_X86_Y45_N18
\r_f|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux61~0_combout\ = (\inst_mem|RD\(16) & ((\inst_mem|RD\(17)) # ((\r_f|rf_regs[9][2]~q\)))) # (!\inst_mem|RD\(16) & (!\inst_mem|RD\(17) & ((\r_f|rf_regs[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[9][2]~q\,
	datad => \r_f|rf_regs[8][2]~q\,
	combout => \r_f|Mux61~0_combout\);

-- Location: LCCOMB_X86_Y45_N16
\r_f|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux61~1_combout\ = (\inst_mem|RD\(17) & ((\r_f|Mux61~0_combout\ & (!\r_f|rf_regs[15][2]~q\)) # (!\r_f|Mux61~0_combout\ & ((!\r_f|rf_regs[14][2]~q\))))) # (!\inst_mem|RD\(17) & (((\r_f|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][2]~q\,
	datab => \inst_mem|RD\(17),
	datac => \r_f|rf_regs[14][2]~q\,
	datad => \r_f|Mux61~0_combout\,
	combout => \r_f|Mux61~1_combout\);

-- Location: LCCOMB_X84_Y45_N18
\inst_mem|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst_mem|Mux30~3_combout\ = (!\instruction_A[0]~input_o\ & (\instruction_A[1]~input_o\ & !\instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datab => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \inst_mem|Mux30~3_combout\);

-- Location: FF_X86_Y45_N23
\inst_mem|RD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst_mem|Mux30~3_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_mem|RD\(2));

-- Location: LCCOMB_X86_Y45_N22
\t1|Add0|auto_generated|_~0_RESYN12\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~0_RESYN12_BDD13\ = (\inst_mem|RD\(30) & (\inst_mem|RD\(2))) # (!\inst_mem|RD\(30) & ((!\inst_mem|RD\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(2),
	datad => \inst_mem|RD\(19),
	combout => \t1|Add0|auto_generated|_~0_RESYN12_BDD13\);

-- Location: LCCOMB_X87_Y45_N6
\t1|Add0|auto_generated|_~0_RESYN10\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~0_RESYN10_BDD11\ = \inst_mem|RD\(29) $ (((\inst_mem|RD\(19)) # ((\inst_mem|RD\(30)) # (\r_f|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(30),
	datac => \inst_mem|RD\(29),
	datad => \r_f|Mux61~3_combout\,
	combout => \t1|Add0|auto_generated|_~0_RESYN10_BDD11\);

-- Location: LCCOMB_X87_Y45_N12
\t1|Add0|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Add0|auto_generated|_~0_combout\ = \t1|Add0|auto_generated|_~0_RESYN10_BDD11\ $ (((!\t1|Add0|auto_generated|_~0_RESYN12_BDD13\ & ((\inst_mem|RD\(30)) # (!\r_f|Mux61~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux61~1_combout\,
	datab => \t1|Add0|auto_generated|_~0_RESYN12_BDD13\,
	datac => \inst_mem|RD\(30),
	datad => \t1|Add0|auto_generated|_~0_RESYN10_BDD11\,
	combout => \t1|Add0|auto_generated|_~0_combout\);

-- Location: LCCOMB_X88_Y43_N26
\mem|Decoder0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~48_combout\ = (\t1|Add0|auto_generated|result_int[3]~6_combout\ & (\inst_mem|RD\(28) & \t1|Add0|auto_generated|result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[3]~6_combout\,
	datab => \inst_mem|RD\(28),
	datad => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	combout => \mem|Decoder0~48_combout\);

-- Location: LCCOMB_X88_Y43_N6
\mem|Decoder0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~95_combout\ = (\MemWrite~input_o\ & (\mem|Decoder0~48_combout\ & ((!\inst_mem|RD\(28)) # (!\t1|Add0|auto_generated|result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datab => \inst_mem|RD\(28),
	datac => \MemWrite~input_o\,
	datad => \mem|Decoder0~48_combout\,
	combout => \mem|Decoder0~95_combout\);

-- Location: LCCOMB_X88_Y43_N28
\mem|Decoder0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Decoder0~91_combout\ = (\mem|Decoder0~95_combout\ & (\mem|Decoder0~73_combout\ & ((!\mem|LessThan0~8_combout\) # (!\inst_mem|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \mem|Decoder0~95_combout\,
	datac => \mem|LessThan0~8_combout\,
	datad => \mem|Decoder0~73_combout\,
	combout => \mem|Decoder0~91_combout\);

-- Location: FF_X91_Y41_N19
\mem|RAM[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][1]~30_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][1]~q\);

-- Location: LCCOMB_X88_Y41_N20
\mem|RAM[15][1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][1]~31_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[15][1]~31_combout\);

-- Location: FF_X88_Y41_N21
\mem|RAM[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][1]~31_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][1]~q\);

-- Location: LCCOMB_X92_Y45_N30
\mem|RAM[12][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[12][1]~feeder_combout\ = \r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[12][1]~feeder_combout\);

-- Location: FF_X92_Y45_N31
\mem|RAM[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[12][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][1]~q\);

-- Location: FF_X92_Y45_N1
\mem|RAM[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][1]~q\);

-- Location: LCCOMB_X92_Y45_N0
\mem|Mux62~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~17_combout\ = (\t1|Selector31~0_combout\ & (((\mem|RAM[13][1]~q\) # (\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[12][1]~q\ & ((!\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[12][1]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][1]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux62~17_combout\);

-- Location: LCCOMB_X88_Y45_N26
\mem|Mux62~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~18_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux62~17_combout\ & ((!\mem|RAM[15][1]~q\))) # (!\mem|Mux62~17_combout\ & (!\mem|RAM[14][1]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[14][1]~q\,
	datab => \mem|RAM[15][1]~q\,
	datac => \t1|Selector30~0_combout\,
	datad => \mem|Mux62~17_combout\,
	combout => \mem|Mux62~18_combout\);

-- Location: LCCOMB_X97_Y43_N28
\mem|RAM[6][1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][1]~24_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[6][1]~24_combout\);

-- Location: FF_X97_Y43_N29
\mem|RAM[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][1]~24_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][1]~q\);

-- Location: LCCOMB_X95_Y45_N4
\mem|RAM[7][1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][1]~25_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[7][1]~25_combout\);

-- Location: FF_X95_Y45_N5
\mem|RAM[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][1]~25_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][1]~q\);

-- Location: LCCOMB_X95_Y45_N14
\mem|RAM[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[4][1]~feeder_combout\ = \r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[4][1]~feeder_combout\);

-- Location: FF_X95_Y45_N15
\mem|RAM[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[4][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][1]~q\);

-- Location: LCCOMB_X96_Y43_N20
\mem|RAM[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][1]~feeder_combout\ = \r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[5][1]~feeder_combout\);

-- Location: FF_X96_Y43_N21
\mem|RAM[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][1]~q\);

-- Location: LCCOMB_X88_Y45_N20
\mem|Mux62~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~10_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & ((\mem|RAM[5][1]~q\))) # (!\t1|Selector31~0_combout\ & (\mem|RAM[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[4][1]~q\,
	datab => \mem|RAM[5][1]~q\,
	datac => \t1|Selector30~0_combout\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux62~10_combout\);

-- Location: LCCOMB_X88_Y45_N8
\mem|Mux62~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux62~10_combout\ & ((!\mem|RAM[7][1]~q\))) # (!\mem|Mux62~10_combout\ & (!\mem|RAM[6][1]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[6][1]~q\,
	datac => \mem|RAM[7][1]~q\,
	datad => \mem|Mux62~10_combout\,
	combout => \mem|Mux62~11_combout\);

-- Location: LCCOMB_X91_Y47_N30
\mem|RAM[11][1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][1]~27_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[11][1]~27_combout\);

-- Location: FF_X91_Y47_N31
\mem|RAM[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][1]~27_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][1]~q\);

-- Location: FF_X89_Y46_N13
\mem|RAM[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][1]~q\);

-- Location: LCCOMB_X90_Y49_N14
\mem|RAM[10][1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][1]~26_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[10][1]~26_combout\);

-- Location: LCCOMB_X89_Y49_N14
\mem|RAM[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][1]~feeder_combout\ = \mem|RAM[10][1]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|RAM[10][1]~26_combout\,
	combout => \mem|RAM[10][1]~feeder_combout\);

-- Location: FF_X89_Y49_N15
\mem|RAM[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][1]~q\);

-- Location: FF_X89_Y46_N3
\mem|RAM[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][1]~q\);

-- Location: LCCOMB_X89_Y46_N2
\mem|Mux62~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (!\mem|RAM[10][1]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[10][1]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][1]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux62~12_combout\);

-- Location: LCCOMB_X89_Y46_N12
\mem|Mux62~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux62~12_combout\ & (!\mem|RAM[11][1]~q\)) # (!\mem|Mux62~12_combout\ & ((\mem|RAM[9][1]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][1]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[9][1]~q\,
	datad => \mem|Mux62~12_combout\,
	combout => \mem|Mux62~13_combout\);

-- Location: LCCOMB_X92_Y46_N24
\mem|RAM[3][1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[3][1]~29_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[3][1]~29_combout\);

-- Location: FF_X92_Y46_N25
\mem|RAM[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[3][1]~29_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][1]~q\);

-- Location: FF_X91_Y46_N25
\mem|RAM[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][1]~q\);

-- Location: LCCOMB_X90_Y49_N6
\mem|RAM[2][1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][1]~28_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[2][1]~28_combout\);

-- Location: FF_X90_Y49_N7
\mem|RAM[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][1]~28_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][1]~q\);

-- Location: FF_X91_Y46_N7
\mem|RAM[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][1]~q\);

-- Location: LCCOMB_X91_Y46_N6
\mem|Mux62~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (!\mem|RAM[2][1]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[2][1]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][1]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux62~14_combout\);

-- Location: LCCOMB_X91_Y46_N24
\mem|Mux62~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~15_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux62~14_combout\ & (!\mem|RAM[3][1]~q\)) # (!\mem|Mux62~14_combout\ & ((\mem|RAM[1][1]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[3][1]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[1][1]~q\,
	datad => \mem|Mux62~14_combout\,
	combout => \mem|Mux62~15_combout\);

-- Location: LCCOMB_X88_Y45_N16
\mem|Mux62~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~16_combout\ = (\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\) # ((\mem|Mux62~13_combout\)))) # (!\t1|Selector28~0_combout\ & (!\t1|Selector29~0_combout\ & ((\mem|Mux62~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|Mux62~13_combout\,
	datad => \mem|Mux62~15_combout\,
	combout => \mem|Mux62~16_combout\);

-- Location: LCCOMB_X88_Y45_N12
\mem|Mux62~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~19_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux62~16_combout\ & (\mem|Mux62~18_combout\)) # (!\mem|Mux62~16_combout\ & ((\mem|Mux62~11_combout\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux62~18_combout\,
	datab => \mem|Mux62~11_combout\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux62~16_combout\,
	combout => \mem|Mux62~19_combout\);

-- Location: LCCOMB_X81_Y46_N2
\mem|RAM[24][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][1]~feeder_combout\ = \r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[24][1]~feeder_combout\);

-- Location: FF_X81_Y46_N3
\mem|RAM[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][1]~q\);

-- Location: FF_X81_Y44_N23
\mem|RAM[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][1]~q\);

-- Location: LCCOMB_X81_Y43_N0
\mem|RAM[20][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][1]~feeder_combout\ = \r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[20][1]~feeder_combout\);

-- Location: FF_X81_Y43_N1
\mem|RAM[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][1]~q\);

-- Location: FF_X81_Y44_N3
\mem|RAM[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][1]~q\);

-- Location: LCCOMB_X81_Y44_N2
\mem|Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~4_combout\ = (\t1|Selector29~0_combout\ & ((\mem|RAM[20][1]~q\) # ((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & (((\mem|RAM[16][1]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][1]~q\,
	datac => \mem|RAM[16][1]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux62~4_combout\);

-- Location: LCCOMB_X81_Y44_N22
\mem|Mux62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~5_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux62~4_combout\ & ((\mem|RAM[28][1]~q\))) # (!\mem|Mux62~4_combout\ & (\mem|RAM[24][1]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[24][1]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[28][1]~q\,
	datad => \mem|Mux62~4_combout\,
	combout => \mem|Mux62~5_combout\);

-- Location: LCCOMB_X84_Y49_N12
\mem|RAM[26][1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][1]~16_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[26][1]~16_combout\);

-- Location: FF_X84_Y49_N13
\mem|RAM[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][1]~16_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][1]~q\);

-- Location: LCCOMB_X89_Y44_N26
\mem|RAM[30][1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][1]~19_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[30][1]~19_combout\);

-- Location: FF_X89_Y44_N27
\mem|RAM[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][1]~19_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][1]~q\);

-- Location: LCCOMB_X85_Y47_N16
\mem|RAM[22][1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][1]~17_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[22][1]~17_combout\);

-- Location: FF_X85_Y47_N17
\mem|RAM[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][1]~17_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][1]~q\);

-- Location: LCCOMB_X89_Y48_N4
\mem|RAM[18][1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[18][1]~18_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[18][1]~18_combout\);

-- Location: FF_X89_Y48_N5
\mem|RAM[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[18][1]~18_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][1]~q\);

-- Location: LCCOMB_X81_Y44_N14
\mem|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~2_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)) # (!\mem|RAM[22][1]~q\))) # (!\t1|Selector29~0_combout\ & (((!\mem|RAM[18][1]~q\ & !\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[22][1]~q\,
	datac => \mem|RAM[18][1]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux62~2_combout\);

-- Location: LCCOMB_X81_Y44_N28
\mem|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~3_combout\ = (\mem|Mux62~2_combout\ & (((!\t1|Selector28~0_combout\) # (!\mem|RAM[30][1]~q\)))) # (!\mem|Mux62~2_combout\ & (!\mem|RAM[26][1]~q\ & ((\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][1]~q\,
	datab => \mem|RAM[30][1]~q\,
	datac => \mem|Mux62~2_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux62~3_combout\);

-- Location: LCCOMB_X81_Y44_N26
\mem|Mux62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~6_combout\ = (\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\) # ((\mem|Mux62~3_combout\)))) # (!\t1|Selector30~0_combout\ & (!\t1|Selector31~0_combout\ & (\mem|Mux62~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux62~5_combout\,
	datad => \mem|Mux62~3_combout\,
	combout => \mem|Mux62~6_combout\);

-- Location: LCCOMB_X86_Y49_N8
\mem|RAM[21][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][1]~feeder_combout\ = \r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[21][1]~feeder_combout\);

-- Location: FF_X86_Y49_N9
\mem|RAM[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][1]~q\);

-- Location: FF_X82_Y47_N21
\mem|RAM[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][1]~q\);

-- Location: LCCOMB_X85_Y48_N26
\mem|RAM[25][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][1]~feeder_combout\ = \r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[25][1]~feeder_combout\);

-- Location: FF_X85_Y48_N27
\mem|RAM[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][1]~q\);

-- Location: FF_X85_Y48_N7
\mem|RAM[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][1]~q\);

-- Location: LCCOMB_X85_Y48_N6
\mem|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[25][1]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[25][1]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[17][1]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux62~0_combout\);

-- Location: LCCOMB_X82_Y47_N20
\mem|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux62~0_combout\ & ((\mem|RAM[29][1]~q\))) # (!\mem|Mux62~0_combout\ & (\mem|RAM[21][1]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[21][1]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[29][1]~q\,
	datad => \mem|Mux62~0_combout\,
	combout => \mem|Mux62~1_combout\);

-- Location: LCCOMB_X84_Y47_N4
\mem|RAM[31][1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[31][1]~23_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[31][1]~23_combout\);

-- Location: FF_X84_Y47_N5
\mem|RAM[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[31][1]~23_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][1]~q\);

-- Location: LCCOMB_X81_Y47_N8
\mem|RAM[23][1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][1]~20_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[23][1]~20_combout\);

-- Location: FF_X81_Y47_N9
\mem|RAM[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][1]~20_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][1]~q\);

-- Location: LCCOMB_X84_Y48_N28
\mem|RAM[27][1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][1]~21_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[27][1]~21_combout\);

-- Location: FF_X84_Y48_N29
\mem|RAM[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][1]~21_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][1]~q\);

-- Location: LCCOMB_X84_Y48_N26
\mem|RAM[19][1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[19][1]~22_combout\ = !\r_f|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux62~4_combout\,
	combout => \mem|RAM[19][1]~22_combout\);

-- Location: FF_X84_Y48_N27
\mem|RAM[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[19][1]~22_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][1]~q\);

-- Location: LCCOMB_X85_Y43_N0
\mem|Mux62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (!\mem|RAM[27][1]~q\)) # (!\t1|Selector28~0_combout\ & ((!\mem|RAM[19][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[27][1]~q\,
	datab => \mem|RAM[19][1]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux62~7_combout\);

-- Location: LCCOMB_X85_Y43_N6
\mem|Mux62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~8_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux62~7_combout\ & (!\mem|RAM[31][1]~q\)) # (!\mem|Mux62~7_combout\ & ((!\mem|RAM[23][1]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[31][1]~q\,
	datab => \mem|RAM[23][1]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux62~7_combout\,
	combout => \mem|Mux62~8_combout\);

-- Location: LCCOMB_X81_Y44_N0
\mem|Mux62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~9_combout\ = (\mem|Mux62~6_combout\ & (((\mem|Mux62~8_combout\)) # (!\t1|Selector31~0_combout\))) # (!\mem|Mux62~6_combout\ & (\t1|Selector31~0_combout\ & (\mem|Mux62~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux62~6_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux62~1_combout\,
	datad => \mem|Mux62~8_combout\,
	combout => \mem|Mux62~9_combout\);

-- Location: LCCOMB_X81_Y45_N28
\mem|Mux62~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux62~20_combout\ = (\inst_mem|RD\(28) & ((\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\mem|Mux62~9_combout\))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & (\mem|Mux62~19_combout\)))) # (!\inst_mem|RD\(28) & 
-- (((\mem|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux62~19_combout\,
	datad => \mem|Mux62~9_combout\,
	combout => \mem|Mux62~20_combout\);

-- Location: LCCOMB_X81_Y45_N22
\mux_mem|MemtoReg_out[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[1]~1_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux62~20_combout\)))) # (!\inst_mem|RD\(1) & (\inst_mem|RD\(28) & (\t1|Add0|auto_generated|result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(28),
	datab => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	datac => \inst_mem|RD\(1),
	datad => \mem|Mux62~20_combout\,
	combout => \mux_mem|MemtoReg_out[1]~1_combout\);

-- Location: LCCOMB_X83_Y45_N8
\r_f|rf_regs[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[1][1]~feeder_combout\ = \mux_mem|MemtoReg_out[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_mem|MemtoReg_out[1]~1_combout\,
	combout => \r_f|rf_regs[1][1]~feeder_combout\);

-- Location: FF_X83_Y45_N9
\r_f|rf_regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[1][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[1][1]~q\);

-- Location: LCCOMB_X83_Y45_N16
\r_f|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux30~0_combout\ = (\inst_mem|RD\(11)) # ((\inst_mem|RD\(19) & (\r_f|rf_regs[1][1]~q\)) # (!\inst_mem|RD\(19) & ((\r_f|rf_regs[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|rf_regs[1][1]~q\,
	datac => \inst_mem|RD\(11),
	datad => \r_f|rf_regs[0][1]~q\,
	combout => \r_f|Mux30~0_combout\);

-- Location: LCCOMB_X88_Y45_N30
\t1|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \t1|Selector30~0_combout\ = (\inst_mem|RD\(28) & \t1|Add0|auto_generated|result_int[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_mem|RD\(28),
	datad => \t1|Add0|auto_generated|result_int[2]~4_combout\,
	combout => \t1|Selector30~0_combout\);

-- Location: LCCOMB_X83_Y43_N16
\r_f|Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux59~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux59~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux59~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux59~1_combout\,
	datab => \inst_mem|RD\(19),
	datad => \r_f|Mux59~3_combout\,
	combout => \r_f|Mux59~4_combout\);

-- Location: LCCOMB_X89_Y44_N6
\mem|RAM[30][4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[30][4]~67_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[30][4]~67_combout\);

-- Location: FF_X89_Y44_N7
\mem|RAM[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[30][4]~67_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][4]~q\);

-- Location: LCCOMB_X89_Y47_N24
\mem|RAM[22][4]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][4]~64_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[22][4]~64_combout\);

-- Location: FF_X89_Y47_N25
\mem|RAM[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][4]~64_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][4]~q\);

-- Location: LCCOMB_X89_Y48_N24
\mem|RAM[18][4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[18][4]~66_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[18][4]~66_combout\);

-- Location: FF_X89_Y48_N25
\mem|RAM[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[18][4]~66_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][4]~q\);

-- Location: LCCOMB_X88_Y49_N6
\mem|RAM[26][4]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][4]~65_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[26][4]~65_combout\);

-- Location: FF_X88_Y49_N7
\mem|RAM[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][4]~65_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][4]~q\);

-- Location: LCCOMB_X85_Y46_N2
\mem|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((!\mem|RAM[26][4]~q\))) # (!\t1|Selector28~0_combout\ & (!\mem|RAM[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[18][4]~q\,
	datac => \t1|Selector28~0_combout\,
	datad => \mem|RAM[26][4]~q\,
	combout => \mem|Mux59~0_combout\);

-- Location: LCCOMB_X85_Y46_N26
\mem|Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~1_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux59~0_combout\ & (!\mem|RAM[30][4]~q\)) # (!\mem|Mux59~0_combout\ & ((!\mem|RAM[22][4]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[30][4]~q\,
	datab => \mem|RAM[22][4]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux59~0_combout\,
	combout => \mem|Mux59~1_combout\);

-- Location: LCCOMB_X84_Y48_N6
\mem|RAM[27][4]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][4]~76_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[27][4]~76_combout\);

-- Location: FF_X84_Y48_N7
\mem|RAM[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][4]~76_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][4]~q\);

-- Location: LCCOMB_X81_Y47_N12
\mem|RAM[23][4]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][4]~77_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[23][4]~77_combout\);

-- Location: FF_X81_Y47_N13
\mem|RAM[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][4]~77_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][4]~q\);

-- Location: LCCOMB_X84_Y48_N16
\mem|RAM[19][4]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[19][4]~78_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[19][4]~78_combout\);

-- Location: FF_X84_Y48_N17
\mem|RAM[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[19][4]~78_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][4]~q\);

-- Location: LCCOMB_X85_Y46_N8
\mem|Mux59~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~7_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & (!\mem|RAM[23][4]~q\)) # (!\t1|Selector29~0_combout\ & ((!\mem|RAM[19][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[23][4]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|RAM[19][4]~q\,
	combout => \mem|Mux59~7_combout\);

-- Location: LCCOMB_X86_Y48_N22
\mem|RAM[31][4]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[31][4]~79_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[31][4]~79_combout\);

-- Location: FF_X86_Y48_N23
\mem|RAM[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[31][4]~79_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][4]~q\);

-- Location: LCCOMB_X85_Y46_N12
\mem|Mux59~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux59~7_combout\ & ((!\mem|RAM[31][4]~q\))) # (!\mem|Mux59~7_combout\ & (!\mem|RAM[27][4]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[27][4]~q\,
	datac => \mem|Mux59~7_combout\,
	datad => \mem|RAM[31][4]~q\,
	combout => \mem|Mux59~8_combout\);

-- Location: LCCOMB_X86_Y50_N28
\mem|RAM[25][4]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][4]~68_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[25][4]~68_combout\);

-- Location: FF_X86_Y50_N29
\mem|RAM[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][4]~68_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][4]~q\);

-- Location: LCCOMB_X83_Y48_N14
\mem|RAM[29][4]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][4]~71_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[29][4]~71_combout\);

-- Location: FF_X83_Y48_N15
\mem|RAM[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][4]~71_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][4]~q\);

-- Location: LCCOMB_X86_Y47_N0
\mem|RAM[17][4]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][4]~70_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[17][4]~70_combout\);

-- Location: FF_X86_Y47_N1
\mem|RAM[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][4]~70_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][4]~q\);

-- Location: LCCOMB_X86_Y48_N6
\mem|RAM[21][4]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][4]~69_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[21][4]~69_combout\);

-- Location: FF_X86_Y48_N7
\mem|RAM[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][4]~69_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][4]~q\);

-- Location: LCCOMB_X85_Y46_N6
\mem|Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~2_combout\ = (\t1|Selector28~0_combout\ & (((\t1|Selector29~0_combout\)))) # (!\t1|Selector28~0_combout\ & ((\t1|Selector29~0_combout\ & ((!\mem|RAM[21][4]~q\))) # (!\t1|Selector29~0_combout\ & (!\mem|RAM[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[17][4]~q\,
	datab => \mem|RAM[21][4]~q\,
	datac => \t1|Selector28~0_combout\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux59~2_combout\);

-- Location: LCCOMB_X85_Y46_N20
\mem|Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux59~2_combout\ & ((!\mem|RAM[29][4]~q\))) # (!\mem|Mux59~2_combout\ & (!\mem|RAM[25][4]~q\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|RAM[25][4]~q\,
	datac => \mem|RAM[29][4]~q\,
	datad => \mem|Mux59~2_combout\,
	combout => \mem|Mux59~3_combout\);

-- Location: LCCOMB_X83_Y46_N12
\mem|RAM[28][4]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[28][4]~75_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[28][4]~75_combout\);

-- Location: FF_X83_Y46_N13
\mem|RAM[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[28][4]~75_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][4]~q\);

-- Location: LCCOMB_X81_Y46_N24
\mem|RAM[20][4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][4]~72_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[20][4]~72_combout\);

-- Location: FF_X81_Y46_N25
\mem|RAM[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][4]~72_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][4]~q\);

-- Location: LCCOMB_X82_Y46_N4
\mem|RAM[16][4]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[16][4]~74_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[16][4]~74_combout\);

-- Location: FF_X82_Y46_N5
\mem|RAM[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[16][4]~74_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][4]~q\);

-- Location: LCCOMB_X81_Y46_N20
\mem|RAM[24][4]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][4]~73_combout\ = !\r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[24][4]~73_combout\);

-- Location: FF_X81_Y46_N21
\mem|RAM[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][4]~73_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][4]~q\);

-- Location: LCCOMB_X84_Y46_N0
\mem|Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & ((!\mem|RAM[24][4]~q\))) # (!\t1|Selector28~0_combout\ & (!\mem|RAM[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[16][4]~q\,
	datac => \mem|RAM[24][4]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux59~4_combout\);

-- Location: LCCOMB_X84_Y46_N24
\mem|Mux59~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux59~4_combout\ & (!\mem|RAM[28][4]~q\)) # (!\mem|Mux59~4_combout\ & ((!\mem|RAM[20][4]~q\))))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[28][4]~q\,
	datab => \mem|RAM[20][4]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \mem|Mux59~4_combout\,
	combout => \mem|Mux59~5_combout\);

-- Location: LCCOMB_X84_Y46_N10
\mem|Mux59~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~6_combout\ = (\t1|Selector30~0_combout\ & (\t1|Selector31~0_combout\)) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & (\mem|Mux59~3_combout\)) # (!\t1|Selector31~0_combout\ & ((\mem|Mux59~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|Mux59~3_combout\,
	datad => \mem|Mux59~5_combout\,
	combout => \mem|Mux59~6_combout\);

-- Location: LCCOMB_X84_Y46_N22
\mem|Mux59~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux59~6_combout\ & ((\mem|Mux59~8_combout\))) # (!\mem|Mux59~6_combout\ & (\mem|Mux59~1_combout\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|Mux59~1_combout\,
	datac => \mem|Mux59~8_combout\,
	datad => \mem|Mux59~6_combout\,
	combout => \mem|Mux59~9_combout\);

-- Location: LCCOMB_X88_Y43_N22
\mem|RAM[15][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[15][4]~feeder_combout\);

-- Location: FF_X88_Y43_N23
\mem|RAM[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][4]~q\);

-- Location: FF_X92_Y45_N29
\mem|RAM[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][4]~q\);

-- Location: LCCOMB_X91_Y43_N26
\mem|RAM[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[14][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[14][4]~feeder_combout\);

-- Location: FF_X91_Y43_N27
\mem|RAM[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[14][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][4]~q\);

-- Location: FF_X92_Y45_N17
\mem|RAM[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][4]~q\);

-- Location: LCCOMB_X92_Y45_N16
\mem|Mux59~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[14][4]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[14][4]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[12][4]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux59~17_combout\);

-- Location: LCCOMB_X92_Y45_N28
\mem|Mux59~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux59~17_combout\ & (\mem|RAM[15][4]~q\)) # (!\mem|Mux59~17_combout\ & ((\mem|RAM[13][4]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[15][4]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[13][4]~q\,
	datad => \mem|Mux59~17_combout\,
	combout => \mem|Mux59~18_combout\);

-- Location: LCCOMB_X90_Y47_N24
\mem|RAM[11][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[11][4]~feeder_combout\);

-- Location: FF_X90_Y47_N25
\mem|RAM[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][4]~q\);

-- Location: LCCOMB_X89_Y49_N12
\mem|RAM[10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[10][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[10][4]~feeder_combout\);

-- Location: FF_X89_Y49_N13
\mem|RAM[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[10][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][4]~q\);

-- Location: LCCOMB_X88_Y46_N26
\mem|RAM[9][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[9][4]~feeder_combout\);

-- Location: FF_X88_Y46_N27
\mem|RAM[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][4]~q\);

-- Location: FF_X89_Y46_N1
\mem|RAM[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][4]~q\);

-- Location: LCCOMB_X89_Y46_N0
\mem|Mux59~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~10_combout\ = (\t1|Selector30~0_combout\ & (((\t1|Selector31~0_combout\)))) # (!\t1|Selector30~0_combout\ & ((\t1|Selector31~0_combout\ & (\mem|RAM[9][4]~q\)) # (!\t1|Selector31~0_combout\ & ((\mem|RAM[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[9][4]~q\,
	datac => \mem|RAM[8][4]~q\,
	datad => \t1|Selector31~0_combout\,
	combout => \mem|Mux59~10_combout\);

-- Location: LCCOMB_X89_Y46_N4
\mem|Mux59~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux59~10_combout\ & (\mem|RAM[11][4]~q\)) # (!\mem|Mux59~10_combout\ & ((\mem|RAM[10][4]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[11][4]~q\,
	datac => \mem|RAM[10][4]~q\,
	datad => \mem|Mux59~10_combout\,
	combout => \mem|Mux59~11_combout\);

-- Location: LCCOMB_X92_Y49_N26
\mem|RAM[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[2][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[2][4]~feeder_combout\);

-- Location: FF_X92_Y49_N27
\mem|RAM[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[2][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][4]~q\);

-- Location: FF_X92_Y46_N7
\mem|RAM[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][4]~q\);

-- Location: LCCOMB_X95_Y44_N4
\mem|RAM[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[1][4]~feeder_combout\);

-- Location: FF_X95_Y44_N5
\mem|RAM[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][4]~q\);

-- Location: FF_X91_Y45_N3
\mem|RAM[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][4]~q\);

-- Location: LCCOMB_X91_Y45_N2
\mem|Mux59~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~14_combout\ = (\t1|Selector31~0_combout\ & ((\mem|RAM[1][4]~q\) # ((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][4]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][4]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][4]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux59~14_combout\);

-- Location: LCCOMB_X92_Y46_N6
\mem|Mux59~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~15_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux59~14_combout\ & ((\mem|RAM[3][4]~q\))) # (!\mem|Mux59~14_combout\ & (\mem|RAM[2][4]~q\)))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|RAM[2][4]~q\,
	datac => \mem|RAM[3][4]~q\,
	datad => \mem|Mux59~14_combout\,
	combout => \mem|Mux59~15_combout\);

-- Location: LCCOMB_X96_Y43_N6
\mem|RAM[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[5][4]~feeder_combout\);

-- Location: FF_X96_Y43_N7
\mem|RAM[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][4]~q\);

-- Location: FF_X95_Y45_N1
\mem|RAM[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][4]~q\);

-- Location: LCCOMB_X95_Y44_N0
\mem|RAM[6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][4]~feeder_combout\ = \r_f|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux59~4_combout\,
	combout => \mem|RAM[6][4]~feeder_combout\);

-- Location: FF_X95_Y44_N1
\mem|RAM[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][4]~q\);

-- Location: FF_X95_Y45_N11
\mem|RAM[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][4]~q\);

-- Location: LCCOMB_X95_Y45_N10
\mem|Mux59~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][4]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[6][4]~q\,
	datac => \mem|RAM[4][4]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux59~12_combout\);

-- Location: LCCOMB_X95_Y45_N0
\mem|Mux59~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux59~12_combout\ & ((\mem|RAM[7][4]~q\))) # (!\mem|Mux59~12_combout\ & (\mem|RAM[5][4]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[5][4]~q\,
	datac => \mem|RAM[7][4]~q\,
	datad => \mem|Mux59~12_combout\,
	combout => \mem|Mux59~13_combout\);

-- Location: LCCOMB_X84_Y46_N2
\mem|Mux59~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~16_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|Mux59~13_combout\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|Mux59~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux59~15_combout\,
	datad => \mem|Mux59~13_combout\,
	combout => \mem|Mux59~16_combout\);

-- Location: LCCOMB_X84_Y46_N6
\mem|Mux59~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux59~16_combout\ & (\mem|Mux59~18_combout\)) # (!\mem|Mux59~16_combout\ & ((\mem|Mux59~11_combout\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux59~18_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux59~11_combout\,
	datad => \mem|Mux59~16_combout\,
	combout => \mem|Mux59~19_combout\);

-- Location: LCCOMB_X84_Y46_N14
\mux_mem|MemtoReg_out[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[4]~4_combout\ = (\t1|Selector27~0_combout\ & (((\mem|Mux59~9_combout\)) # (!\inst_mem|RD\(1)))) # (!\t1|Selector27~0_combout\ & (\inst_mem|RD\(1) & ((\mem|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \inst_mem|RD\(1),
	datac => \mem|Mux59~9_combout\,
	datad => \mem|Mux59~19_combout\,
	combout => \mux_mem|MemtoReg_out[4]~4_combout\);

-- Location: FF_X84_Y42_N15
\r_f|rf_regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[4]~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][4]~q\);

-- Location: LCCOMB_X84_Y45_N22
\r_f|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux27~0_combout\ = (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|rf_regs[1][4]~q\))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][4]~q\,
	datab => \r_f|rf_regs[1][4]~q\,
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux27~0_combout\);

-- Location: LCCOMB_X92_Y45_N4
\r_f|Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux63~4_combout\ = (\inst_mem|RD\(19) & (\r_f|Mux63~1_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux63~1_combout\,
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux63~3_combout\,
	combout => \r_f|Mux63~4_combout\);

-- Location: LCCOMB_X90_Y47_N10
\mem|RAM[11][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[11][0]~9_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[11][0]~9_combout\);

-- Location: FF_X90_Y47_N11
\mem|RAM[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[11][0]~9_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[11][0]~q\);

-- Location: FF_X89_Y49_N21
\mem|RAM[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[10][0]~q\);

-- Location: LCCOMB_X89_Y46_N16
\mem|RAM[9][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[9][0]~8_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[9][0]~8_combout\);

-- Location: FF_X89_Y46_N17
\mem|RAM[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[9][0]~8_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[9][0]~q\);

-- Location: FF_X89_Y46_N25
\mem|RAM[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[8][0]~q\);

-- Location: LCCOMB_X89_Y46_N24
\mem|Mux63~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~10_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)) # (!\mem|RAM[9][0]~q\))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[8][0]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[9][0]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[8][0]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux63~10_combout\);

-- Location: LCCOMB_X89_Y49_N20
\mem|Mux63~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~11_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux63~10_combout\ & (!\mem|RAM[11][0]~q\)) # (!\mem|Mux63~10_combout\ & ((\mem|RAM[10][0]~q\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[11][0]~q\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|RAM[10][0]~q\,
	datad => \mem|Mux63~10_combout\,
	combout => \mem|Mux63~11_combout\);

-- Location: LCCOMB_X92_Y45_N14
\mem|RAM[13][0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[13][0]~14_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[13][0]~14_combout\);

-- Location: FF_X92_Y45_N15
\mem|RAM[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[13][0]~14_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[13][0]~q\);

-- Location: LCCOMB_X88_Y42_N6
\mem|RAM[15][0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[15][0]~15_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[15][0]~15_combout\);

-- Location: FF_X88_Y42_N7
\mem|RAM[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[15][0]~15_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[15][0]~q\);

-- Location: FF_X92_Y42_N21
\mem|RAM[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[12][0]~q\);

-- Location: FF_X92_Y42_N25
\mem|RAM[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[14][0]~q\);

-- Location: LCCOMB_X92_Y42_N24
\mem|Mux63~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~17_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & ((\mem|RAM[14][0]~q\))) # (!\t1|Selector30~0_combout\ & (\mem|RAM[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[12][0]~q\,
	datac => \mem|RAM[14][0]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux63~17_combout\);

-- Location: LCCOMB_X90_Y45_N22
\mem|Mux63~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~18_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux63~17_combout\ & ((!\mem|RAM[15][0]~q\))) # (!\mem|Mux63~17_combout\ & (!\mem|RAM[13][0]~q\)))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[13][0]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[15][0]~q\,
	datad => \mem|Mux63~17_combout\,
	combout => \mem|Mux63~18_combout\);

-- Location: LCCOMB_X91_Y46_N12
\mem|RAM[1][0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[1][0]~12_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[1][0]~12_combout\);

-- Location: FF_X91_Y46_N13
\mem|RAM[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[1][0]~12_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[1][0]~q\);

-- Location: FF_X91_Y46_N1
\mem|RAM[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[0][0]~q\);

-- Location: LCCOMB_X91_Y46_N0
\mem|Mux63~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~14_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)) # (!\mem|RAM[1][0]~q\))) # (!\t1|Selector31~0_combout\ & (((\mem|RAM[0][0]~q\ & !\t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[1][0]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[0][0]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux63~14_combout\);

-- Location: LCCOMB_X92_Y46_N8
\mem|RAM[3][0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[3][0]~13_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[3][0]~13_combout\);

-- Location: FF_X92_Y46_N9
\mem|RAM[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[3][0]~13_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[3][0]~q\);

-- Location: FF_X92_Y46_N31
\mem|RAM[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[2][0]~q\);

-- Location: LCCOMB_X92_Y46_N30
\mem|Mux63~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~15_combout\ = (\mem|Mux63~14_combout\ & (((!\t1|Selector30~0_combout\)) # (!\mem|RAM[3][0]~q\))) # (!\mem|Mux63~14_combout\ & (((\mem|RAM[2][0]~q\ & \t1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux63~14_combout\,
	datab => \mem|RAM[3][0]~q\,
	datac => \mem|RAM[2][0]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux63~15_combout\);

-- Location: LCCOMB_X94_Y45_N30
\mem|RAM[7][0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[7][0]~11_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[7][0]~11_combout\);

-- Location: FF_X94_Y45_N31
\mem|RAM[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[7][0]~11_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[7][0]~q\);

-- Location: LCCOMB_X96_Y43_N16
\mem|RAM[5][0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[5][0]~10_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[5][0]~10_combout\);

-- Location: FF_X96_Y43_N17
\mem|RAM[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[5][0]~10_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[5][0]~q\);

-- Location: LCCOMB_X94_Y43_N26
\mem|RAM[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[6][0]~feeder_combout\ = \r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[6][0]~feeder_combout\);

-- Location: FF_X94_Y43_N27
\mem|RAM[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[6][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[6][0]~q\);

-- Location: FF_X94_Y43_N11
\mem|RAM[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[4][0]~q\);

-- Location: LCCOMB_X94_Y43_N10
\mem|Mux63~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~12_combout\ = (\t1|Selector31~0_combout\ & (((\t1|Selector30~0_combout\)))) # (!\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\ & (\mem|RAM[6][0]~q\)) # (!\t1|Selector30~0_combout\ & ((\mem|RAM[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[6][0]~q\,
	datab => \t1|Selector31~0_combout\,
	datac => \mem|RAM[4][0]~q\,
	datad => \t1|Selector30~0_combout\,
	combout => \mem|Mux63~12_combout\);

-- Location: LCCOMB_X90_Y45_N12
\mem|Mux63~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~13_combout\ = (\t1|Selector31~0_combout\ & ((\mem|Mux63~12_combout\ & (!\mem|RAM[7][0]~q\)) # (!\mem|Mux63~12_combout\ & ((!\mem|RAM[5][0]~q\))))) # (!\t1|Selector31~0_combout\ & (((\mem|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \mem|RAM[7][0]~q\,
	datac => \mem|RAM[5][0]~q\,
	datad => \mem|Mux63~12_combout\,
	combout => \mem|Mux63~13_combout\);

-- Location: LCCOMB_X90_Y45_N24
\mem|Mux63~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~16_combout\ = (\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\) # ((\mem|Mux63~13_combout\)))) # (!\t1|Selector29~0_combout\ & (!\t1|Selector28~0_combout\ & (\mem|Mux63~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|Mux63~15_combout\,
	datad => \mem|Mux63~13_combout\,
	combout => \mem|Mux63~16_combout\);

-- Location: LCCOMB_X90_Y45_N14
\mem|Mux63~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~19_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux63~16_combout\ & ((\mem|Mux63~18_combout\))) # (!\mem|Mux63~16_combout\ & (\mem|Mux63~11_combout\)))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector28~0_combout\,
	datab => \mem|Mux63~11_combout\,
	datac => \mem|Mux63~18_combout\,
	datad => \mem|Mux63~16_combout\,
	combout => \mem|Mux63~19_combout\);

-- Location: LCCOMB_X86_Y48_N18
\mem|RAM[31][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[31][0]~7_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[31][0]~7_combout\);

-- Location: FF_X86_Y48_N19
\mem|RAM[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[31][0]~7_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[31][0]~q\);

-- Location: LCCOMB_X89_Y49_N10
\mem|RAM[27][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[27][0]~4_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[27][0]~4_combout\);

-- Location: FF_X89_Y49_N11
\mem|RAM[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[27][0]~4_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[27][0]~q\);

-- Location: LCCOMB_X87_Y47_N30
\mem|RAM[19][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[19][0]~6_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[19][0]~6_combout\);

-- Location: FF_X87_Y47_N31
\mem|RAM[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[19][0]~6_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[19][0]~q\);

-- Location: LCCOMB_X87_Y50_N28
\mem|RAM[23][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[23][0]~5_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[23][0]~5_combout\);

-- Location: FF_X87_Y50_N29
\mem|RAM[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[23][0]~5_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[23][0]~q\);

-- Location: LCCOMB_X90_Y45_N10
\mem|Mux63~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~7_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\) # (!\mem|RAM[23][0]~q\)))) # (!\t1|Selector29~0_combout\ & (!\mem|RAM[19][0]~q\ & ((!\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[19][0]~q\,
	datab => \mem|RAM[23][0]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux63~7_combout\);

-- Location: LCCOMB_X90_Y45_N8
\mem|Mux63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~8_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux63~7_combout\ & (!\mem|RAM[31][0]~q\)) # (!\mem|Mux63~7_combout\ & ((!\mem|RAM[27][0]~q\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[31][0]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[27][0]~q\,
	datad => \mem|Mux63~7_combout\,
	combout => \mem|Mux63~8_combout\);

-- Location: LCCOMB_X89_Y45_N28
\mem|RAM[26][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[26][0]~feeder_combout\ = \r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[26][0]~feeder_combout\);

-- Location: FF_X89_Y45_N29
\mem|RAM[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[26][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[26][0]~q\);

-- Location: FF_X89_Y45_N31
\mem|RAM[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[18][0]~q\);

-- Location: LCCOMB_X89_Y45_N30
\mem|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~0_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[26][0]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[26][0]~q\,
	datab => \t1|Selector29~0_combout\,
	datac => \mem|RAM[18][0]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux63~0_combout\);

-- Location: LCCOMB_X89_Y47_N14
\mem|RAM[22][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[22][0]~feeder_combout\ = \r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[22][0]~feeder_combout\);

-- Location: FF_X89_Y47_N15
\mem|RAM[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[22][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[22][0]~q\);

-- Location: FF_X89_Y44_N3
\mem|RAM[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[30][0]~q\);

-- Location: LCCOMB_X89_Y44_N2
\mem|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~1_combout\ = (\mem|Mux63~0_combout\ & (((\mem|RAM[30][0]~q\) # (!\t1|Selector29~0_combout\)))) # (!\mem|Mux63~0_combout\ & (\mem|RAM[22][0]~q\ & ((\t1|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux63~0_combout\,
	datab => \mem|RAM[22][0]~q\,
	datac => \mem|RAM[30][0]~q\,
	datad => \t1|Selector29~0_combout\,
	combout => \mem|Mux63~1_combout\);

-- Location: LCCOMB_X83_Y48_N10
\mem|RAM[29][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[29][0]~3_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[29][0]~3_combout\);

-- Location: FF_X83_Y48_N11
\mem|RAM[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[29][0]~3_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[29][0]~q\);

-- Location: LCCOMB_X85_Y48_N8
\mem|RAM[25][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[25][0]~0_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[25][0]~0_combout\);

-- Location: FF_X85_Y48_N9
\mem|RAM[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[25][0]~0_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[25][0]~q\);

-- Location: LCCOMB_X83_Y48_N22
\mem|RAM[17][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[17][0]~2_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[17][0]~2_combout\);

-- Location: FF_X83_Y48_N23
\mem|RAM[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[17][0]~2_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[17][0]~q\);

-- Location: LCCOMB_X86_Y48_N10
\mem|RAM[21][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[21][0]~1_combout\ = !\r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[21][0]~1_combout\);

-- Location: FF_X86_Y48_N11
\mem|RAM[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[21][0]~1_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[21][0]~q\);

-- Location: LCCOMB_X90_Y45_N16
\mem|Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~2_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\) # (!\mem|RAM[21][0]~q\)))) # (!\t1|Selector29~0_combout\ & (!\mem|RAM[17][0]~q\ & ((!\t1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[17][0]~q\,
	datab => \mem|RAM[21][0]~q\,
	datac => \t1|Selector29~0_combout\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux63~2_combout\);

-- Location: LCCOMB_X90_Y45_N4
\mem|Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~3_combout\ = (\t1|Selector28~0_combout\ & ((\mem|Mux63~2_combout\ & (!\mem|RAM[29][0]~q\)) # (!\mem|Mux63~2_combout\ & ((!\mem|RAM[25][0]~q\))))) # (!\t1|Selector28~0_combout\ & (((\mem|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|RAM[29][0]~q\,
	datab => \t1|Selector28~0_combout\,
	datac => \mem|RAM[25][0]~q\,
	datad => \mem|Mux63~2_combout\,
	combout => \mem|Mux63~3_combout\);

-- Location: LCCOMB_X81_Y43_N14
\mem|RAM[20][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[20][0]~feeder_combout\ = \r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[20][0]~feeder_combout\);

-- Location: FF_X81_Y43_N15
\mem|RAM[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[20][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[20][0]~q\);

-- Location: FF_X85_Y43_N13
\mem|RAM[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[28][0]~q\);

-- Location: LCCOMB_X81_Y46_N6
\mem|RAM[24][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|RAM[24][0]~feeder_combout\ = \r_f|Mux63~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \r_f|Mux63~4_combout\,
	combout => \mem|RAM[24][0]~feeder_combout\);

-- Location: FF_X81_Y46_N7
\mem|RAM[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mem|RAM[24][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \mem|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[24][0]~q\);

-- Location: FF_X85_Y43_N21
\mem|RAM[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \r_f|Mux63~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \mem|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|RAM[16][0]~q\);

-- Location: LCCOMB_X85_Y43_N20
\mem|Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~4_combout\ = (\t1|Selector29~0_combout\ & (((\t1|Selector28~0_combout\)))) # (!\t1|Selector29~0_combout\ & ((\t1|Selector28~0_combout\ & (\mem|RAM[24][0]~q\)) # (!\t1|Selector28~0_combout\ & ((\mem|RAM[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[24][0]~q\,
	datac => \mem|RAM[16][0]~q\,
	datad => \t1|Selector28~0_combout\,
	combout => \mem|Mux63~4_combout\);

-- Location: LCCOMB_X85_Y43_N12
\mem|Mux63~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~5_combout\ = (\t1|Selector29~0_combout\ & ((\mem|Mux63~4_combout\ & ((\mem|RAM[28][0]~q\))) # (!\mem|Mux63~4_combout\ & (\mem|RAM[20][0]~q\)))) # (!\t1|Selector29~0_combout\ & (((\mem|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector29~0_combout\,
	datab => \mem|RAM[20][0]~q\,
	datac => \mem|RAM[28][0]~q\,
	datad => \mem|Mux63~4_combout\,
	combout => \mem|Mux63~5_combout\);

-- Location: LCCOMB_X90_Y45_N28
\mem|Mux63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~6_combout\ = (\t1|Selector31~0_combout\ & ((\t1|Selector30~0_combout\) # ((\mem|Mux63~3_combout\)))) # (!\t1|Selector31~0_combout\ & (!\t1|Selector30~0_combout\ & ((\mem|Mux63~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector31~0_combout\,
	datab => \t1|Selector30~0_combout\,
	datac => \mem|Mux63~3_combout\,
	datad => \mem|Mux63~5_combout\,
	combout => \mem|Mux63~6_combout\);

-- Location: LCCOMB_X90_Y45_N20
\mem|Mux63~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~9_combout\ = (\t1|Selector30~0_combout\ & ((\mem|Mux63~6_combout\ & (\mem|Mux63~8_combout\)) # (!\mem|Mux63~6_combout\ & ((\mem|Mux63~1_combout\))))) # (!\t1|Selector30~0_combout\ & (((\mem|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector30~0_combout\,
	datab => \mem|Mux63~8_combout\,
	datac => \mem|Mux63~1_combout\,
	datad => \mem|Mux63~6_combout\,
	combout => \mem|Mux63~9_combout\);

-- Location: LCCOMB_X90_Y45_N6
\mem|Mux63~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux63~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux63~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux63~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (((\mem|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datab => \inst_mem|RD\(28),
	datac => \mem|Mux63~19_combout\,
	datad => \mem|Mux63~9_combout\,
	combout => \mem|Mux63~20_combout\);

-- Location: LCCOMB_X90_Y45_N26
\mux_mem|MemtoReg_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_mem|MemtoReg_out[0]~0_combout\ = (\inst_mem|RD\(1) & (((\mem|Mux63~20_combout\)))) # (!\inst_mem|RD\(1) & (\t1|Add0|auto_generated|result_int[1]~2_combout\ & (\inst_mem|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux63~20_combout\,
	combout => \mux_mem|MemtoReg_out[0]~0_combout\);

-- Location: FF_X87_Y41_N19
\r_f|rf_regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_mem|MemtoReg_out[0]~0_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \r_f|rf_regs[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[0][0]~q\);

-- Location: LCCOMB_X87_Y41_N4
\r_f|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux31~0_combout\ = (\inst_mem|RD\(19) & (((\inst_mem|RD\(11)) # (!\r_f|rf_regs[1][0]~q\)))) # (!\inst_mem|RD\(19) & (\r_f|rf_regs[0][0]~q\ & ((!\inst_mem|RD\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[0][0]~q\,
	datab => \r_f|rf_regs[1][0]~q\,
	datac => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux31~0_combout\);

-- Location: LCCOMB_X86_Y45_N4
\r_f|rf_regs[9][0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|rf_regs[9][0]~11_combout\ = (\inst_mem|RD\(1) & (((!\mem|Mux63~20_combout\)))) # (!\inst_mem|RD\(1) & (((!\inst_mem|RD\(28))) # (!\t1|Add0|auto_generated|result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(1),
	datab => \t1|Add0|auto_generated|result_int[1]~2_combout\,
	datac => \inst_mem|RD\(28),
	datad => \mem|Mux63~20_combout\,
	combout => \r_f|rf_regs[9][0]~11_combout\);

-- Location: FF_X86_Y45_N5
\r_f|rf_regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \r_f|rf_regs[9][0]~11_combout\,
	clrn => \rst~input_o\,
	ena => \r_f|rf_regs[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_f|rf_regs[9][0]~q\);

-- Location: LCCOMB_X89_Y40_N2
\mux_reg|RegDst_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_reg|RegDst_out[1]~0_combout\ = (!\inst_mem|RD\(11) & \inst_mem|RD\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(17),
	combout => \mux_reg|RegDst_out[1]~0_combout\);

-- Location: LCCOMB_X82_Y45_N24
\mux_reg|RegDst_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_reg|RegDst_out[0]~1_combout\ = (\inst_mem|RD\(16)) # (\inst_mem|RD\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(16),
	datad => \inst_mem|RD\(11),
	combout => \mux_reg|RegDst_out[0]~1_combout\);

-- Location: LCCOMB_X85_Y45_N20
\r_f|Mux95~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux95~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[14][0]~q\) # (\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[8][0]~q\ & ((!\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[8][0]~q\,
	datac => \r_f|rf_regs[14][0]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux95~2_combout\);

-- Location: LCCOMB_X85_Y45_N26
\r_f|Mux95~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux95~3_combout\ = (\r_f|Mux95~2_combout\ & (((!\mux_reg|RegDst_out[0]~1_combout\) # (!\r_f|rf_regs[15][0]~q\)))) # (!\r_f|Mux95~2_combout\ & (!\r_f|rf_regs[9][0]~q\ & ((\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][0]~q\,
	datab => \r_f|Mux95~2_combout\,
	datac => \r_f|rf_regs[15][0]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux95~3_combout\);

-- Location: LCCOMB_X87_Y41_N18
\r_f|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux95~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (\mux_reg|RegDst_out[0]~1_combout\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & ((!\r_f|rf_regs[1][0]~q\))) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- (\r_f|rf_regs[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[0][0]~q\,
	datad => \r_f|rf_regs[1][0]~q\,
	combout => \r_f|Mux95~0_combout\);

-- Location: LCCOMB_X83_Y41_N12
\r_f|Mux95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux95~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux95~0_combout\ & (!\r_f|rf_regs[7][0]~q\)) # (!\r_f|Mux95~0_combout\ & ((\r_f|rf_regs[6][0]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[7][0]~q\,
	datac => \r_f|rf_regs[6][0]~q\,
	datad => \r_f|Mux95~0_combout\,
	combout => \r_f|Mux95~1_combout\);

-- Location: LCCOMB_X83_Y41_N22
\r_f|Mux95~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux95~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux95~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux95~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux95~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~3_combout\,
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(11),
	datad => \r_f|Mux95~1_combout\,
	combout => \r_f|Mux95~4_combout\);

-- Location: LCCOMB_X79_Y45_N12
\r_f|Mux94~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux94~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)) # (!\r_f|rf_regs[14][1]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][1]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][1]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[8][1]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux94~2_combout\);

-- Location: LCCOMB_X79_Y45_N18
\r_f|Mux94~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux94~3_combout\ = (\r_f|Mux94~2_combout\ & (((!\mux_reg|RegDst_out[0]~1_combout\) # (!\r_f|rf_regs[15][1]~q\)))) # (!\r_f|Mux94~2_combout\ & (\r_f|rf_regs[9][1]~q\ & ((\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux94~2_combout\,
	datab => \r_f|rf_regs[9][1]~q\,
	datac => \r_f|rf_regs[15][1]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux94~3_combout\);

-- Location: LCCOMB_X82_Y45_N4
\r_f|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux94~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\) # ((\r_f|rf_regs[1][1]~q\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (!\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[1][1]~q\,
	datad => \r_f|rf_regs[0][1]~q\,
	combout => \r_f|Mux94~0_combout\);

-- Location: LCCOMB_X82_Y45_N10
\r_f|Mux94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux94~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux94~0_combout\ & ((!\r_f|rf_regs[7][1]~q\))) # (!\r_f|Mux94~0_combout\ & (!\r_f|rf_regs[6][1]~q\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux94~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][1]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|Mux94~0_combout\,
	datad => \r_f|rf_regs[7][1]~q\,
	combout => \r_f|Mux94~1_combout\);

-- Location: LCCOMB_X79_Y45_N4
\r_f|Mux94~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux94~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux94~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux94~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux94~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux94~3_combout\,
	datac => \r_f|Mux94~1_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux94~4_combout\);

-- Location: LCCOMB_X83_Y42_N4
\r_f|Mux93~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux93~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)) # (!\r_f|rf_regs[14][2]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][2]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[14][2]~q\,
	datac => \r_f|rf_regs[8][2]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux93~2_combout\);

-- Location: LCCOMB_X83_Y45_N24
\r_f|Mux93~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux93~3_combout\ = (\r_f|Mux93~2_combout\ & (((!\mux_reg|RegDst_out[0]~1_combout\)) # (!\r_f|rf_regs[15][2]~q\))) # (!\r_f|Mux93~2_combout\ & (((\r_f|rf_regs[9][2]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux93~2_combout\,
	datab => \r_f|rf_regs[15][2]~q\,
	datac => \r_f|rf_regs[9][2]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux93~3_combout\);

-- Location: LCCOMB_X82_Y45_N20
\r_f|Mux93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux93~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][2]~q\) # ((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|rf_regs[0][2]~q\ & !\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[1][2]~q\,
	datac => \r_f|rf_regs[0][2]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux93~0_combout\);

-- Location: LCCOMB_X82_Y45_N26
\r_f|Mux93~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux93~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux93~0_combout\ & (!\r_f|rf_regs[7][2]~q\)) # (!\r_f|Mux93~0_combout\ & ((!\r_f|rf_regs[6][2]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux93~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][2]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][2]~q\,
	datad => \r_f|Mux93~0_combout\,
	combout => \r_f|Mux93~1_combout\);

-- Location: LCCOMB_X79_Y45_N22
\r_f|Mux93~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux93~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux93~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux93~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux93~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux93~3_combout\,
	datac => \r_f|Mux93~1_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux93~4_combout\);

-- Location: LCCOMB_X82_Y45_N28
\r_f|Mux92~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux92~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (\mux_reg|RegDst_out[1]~0_combout\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & ((!\r_f|rf_regs[14][3]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- (!\r_f|rf_regs[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[8][3]~q\,
	datad => \r_f|rf_regs[14][3]~q\,
	combout => \r_f|Mux92~2_combout\);

-- Location: LCCOMB_X82_Y45_N30
\r_f|Mux92~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux92~3_combout\ = (\r_f|Mux92~2_combout\ & (((!\r_f|rf_regs[15][3]~q\) # (!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux92~2_combout\ & (!\r_f|rf_regs[9][3]~q\ & (\mux_reg|RegDst_out[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[9][3]~q\,
	datab => \r_f|Mux92~2_combout\,
	datac => \mux_reg|RegDst_out[0]~1_combout\,
	datad => \r_f|rf_regs[15][3]~q\,
	combout => \r_f|Mux92~3_combout\);

-- Location: LCCOMB_X85_Y46_N28
\r_f|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux92~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (\mux_reg|RegDst_out[0]~1_combout\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][3]~q\))) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- (\r_f|rf_regs[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[0][3]~q\,
	datad => \r_f|rf_regs[1][3]~q\,
	combout => \r_f|Mux92~0_combout\);

-- Location: LCCOMB_X85_Y46_N14
\r_f|Mux92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux92~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux92~0_combout\ & ((\r_f|rf_regs[7][3]~q\))) # (!\r_f|Mux92~0_combout\ & (\r_f|rf_regs[6][3]~q\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|Mux92~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|Mux92~0_combout\,
	datac => \r_f|rf_regs[6][3]~q\,
	datad => \r_f|rf_regs[7][3]~q\,
	combout => \r_f|Mux92~1_combout\);

-- Location: LCCOMB_X76_Y44_N4
\r_f|Mux92~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux92~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux92~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux92~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux92~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux92~3_combout\,
	datab => \r_f|Mux92~1_combout\,
	datac => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux92~4_combout\);

-- Location: LCCOMB_X82_Y42_N0
\r_f|Mux91~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux91~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[14][4]~q\) # (\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[8][4]~q\ & ((!\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][4]~q\,
	datab => \r_f|rf_regs[14][4]~q\,
	datac => \mux_reg|RegDst_out[1]~0_combout\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux91~2_combout\);

-- Location: LCCOMB_X82_Y42_N28
\r_f|Mux91~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux91~3_combout\ = (\r_f|Mux91~2_combout\ & ((\r_f|rf_regs[15][4]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux91~2_combout\ & (((\r_f|rf_regs[9][4]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][4]~q\,
	datab => \r_f|Mux91~2_combout\,
	datac => \r_f|rf_regs[9][4]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux91~3_combout\);

-- Location: LCCOMB_X84_Y42_N14
\r_f|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux91~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][4]~q\) # ((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|rf_regs[0][4]~q\ & !\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][4]~q\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[0][4]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux91~0_combout\);

-- Location: LCCOMB_X85_Y42_N4
\r_f|Mux91~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux91~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux91~0_combout\ & (\r_f|rf_regs[7][4]~q\)) # (!\r_f|Mux91~0_combout\ & ((\r_f|rf_regs[6][4]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux91~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][4]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][4]~q\,
	datad => \r_f|Mux91~0_combout\,
	combout => \r_f|Mux91~1_combout\);

-- Location: LCCOMB_X82_Y42_N8
\r_f|Mux91~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux91~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux91~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux91~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux91~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux91~3_combout\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux91~1_combout\,
	combout => \r_f|Mux91~4_combout\);

-- Location: LCCOMB_X85_Y46_N0
\r_f|Mux90~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux90~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[14][5]~q\) # (\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[8][5]~q\ & ((!\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][5]~q\,
	datab => \r_f|rf_regs[14][5]~q\,
	datac => \mux_reg|RegDst_out[1]~0_combout\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux90~2_combout\);

-- Location: LCCOMB_X84_Y44_N22
\r_f|Mux90~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux90~3_combout\ = (\r_f|Mux90~2_combout\ & ((\r_f|rf_regs[15][5]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux90~2_combout\ & (((\r_f|rf_regs[9][5]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][5]~q\,
	datab => \r_f|Mux90~2_combout\,
	datac => \r_f|rf_regs[9][5]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux90~3_combout\);

-- Location: LCCOMB_X84_Y42_N8
\r_f|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux90~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (\mux_reg|RegDst_out[0]~1_combout\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][5]~q\))) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- (\r_f|rf_regs[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[0][5]~q\,
	datad => \r_f|rf_regs[1][5]~q\,
	combout => \r_f|Mux90~0_combout\);

-- Location: LCCOMB_X85_Y42_N2
\r_f|Mux90~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux90~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux90~0_combout\ & (\r_f|rf_regs[7][5]~q\)) # (!\r_f|Mux90~0_combout\ & ((\r_f|rf_regs[6][5]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux90~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[7][5]~q\,
	datac => \r_f|rf_regs[6][5]~q\,
	datad => \r_f|Mux90~0_combout\,
	combout => \r_f|Mux90~1_combout\);

-- Location: LCCOMB_X84_Y42_N4
\r_f|Mux90~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux90~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux90~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux90~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux90~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux90~3_combout\,
	datab => \inst_mem|RD\(11),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux90~1_combout\,
	combout => \r_f|Mux90~4_combout\);

-- Location: LCCOMB_X84_Y45_N2
\r_f|Mux89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux89~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[14][6]~q\) # (\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[8][6]~q\ & ((!\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[8][6]~q\,
	datac => \r_f|rf_regs[14][6]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux89~2_combout\);

-- Location: LCCOMB_X84_Y44_N12
\r_f|Mux89~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux89~3_combout\ = (\r_f|Mux89~2_combout\ & ((\r_f|rf_regs[15][6]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux89~2_combout\ & (((\r_f|rf_regs[9][6]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][6]~q\,
	datab => \r_f|Mux89~2_combout\,
	datac => \r_f|rf_regs[9][6]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux89~3_combout\);

-- Location: LCCOMB_X83_Y42_N18
\r_f|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux89~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (\mux_reg|RegDst_out[0]~1_combout\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][6]~q\))) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- (\r_f|rf_regs[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[0][6]~q\,
	datad => \r_f|rf_regs[1][6]~q\,
	combout => \r_f|Mux89~0_combout\);

-- Location: LCCOMB_X83_Y42_N30
\r_f|Mux89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux89~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux89~0_combout\ & ((\r_f|rf_regs[7][6]~q\))) # (!\r_f|Mux89~0_combout\ & (\r_f|rf_regs[6][6]~q\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|Mux89~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|Mux89~0_combout\,
	datac => \r_f|rf_regs[6][6]~q\,
	datad => \r_f|rf_regs[7][6]~q\,
	combout => \r_f|Mux89~1_combout\);

-- Location: LCCOMB_X80_Y44_N24
\r_f|Mux89~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux89~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux89~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux89~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux89~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux89~3_combout\,
	datad => \r_f|Mux89~1_combout\,
	combout => \r_f|Mux89~4_combout\);

-- Location: LCCOMB_X84_Y44_N6
\r_f|Mux88~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux88~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (\mux_reg|RegDst_out[1]~0_combout\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][7]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- (\r_f|rf_regs[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[8][7]~q\,
	datad => \r_f|rf_regs[14][7]~q\,
	combout => \r_f|Mux88~2_combout\);

-- Location: LCCOMB_X84_Y44_N4
\r_f|Mux88~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux88~3_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|Mux88~2_combout\ & (\r_f|rf_regs[15][7]~q\)) # (!\r_f|Mux88~2_combout\ & ((\r_f|rf_regs[9][7]~q\))))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|Mux88~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[15][7]~q\,
	datac => \r_f|rf_regs[9][7]~q\,
	datad => \r_f|Mux88~2_combout\,
	combout => \r_f|Mux88~3_combout\);

-- Location: LCCOMB_X83_Y45_N18
\r_f|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux88~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|rf_regs[1][7]~q\) # (\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[0][7]~q\ & ((!\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[0][7]~q\,
	datac => \r_f|rf_regs[1][7]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux88~0_combout\);

-- Location: LCCOMB_X83_Y45_N28
\r_f|Mux88~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux88~1_combout\ = (\r_f|Mux88~0_combout\ & (((\r_f|rf_regs[7][7]~q\) # (!\mux_reg|RegDst_out[1]~0_combout\)))) # (!\r_f|Mux88~0_combout\ & (\r_f|rf_regs[6][7]~q\ & ((\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][7]~q\,
	datab => \r_f|Mux88~0_combout\,
	datac => \r_f|rf_regs[7][7]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux88~1_combout\);

-- Location: LCCOMB_X79_Y45_N10
\r_f|Mux88~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux88~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux88~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux88~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(11),
	datac => \r_f|Mux88~3_combout\,
	datad => \r_f|Mux88~1_combout\,
	combout => \r_f|Mux88~4_combout\);

-- Location: LCCOMB_X84_Y44_N14
\r_f|Mux87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux87~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][8]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][8]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[14][8]~q\,
	datac => \r_f|rf_regs[8][8]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux87~2_combout\);

-- Location: LCCOMB_X84_Y44_N2
\r_f|Mux87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux87~3_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|Mux87~2_combout\ & ((\r_f|rf_regs[15][8]~q\))) # (!\r_f|Mux87~2_combout\ & (\r_f|rf_regs[9][8]~q\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|Mux87~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|Mux87~2_combout\,
	datac => \r_f|rf_regs[9][8]~q\,
	datad => \r_f|rf_regs[15][8]~q\,
	combout => \r_f|Mux87~3_combout\);

-- Location: LCCOMB_X84_Y42_N26
\r_f|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux87~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][8]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[1][8]~q\,
	datac => \r_f|rf_regs[0][8]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux87~0_combout\);

-- Location: LCCOMB_X83_Y42_N28
\r_f|Mux87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux87~1_combout\ = (\r_f|Mux87~0_combout\ & ((\r_f|rf_regs[7][8]~q\) # ((!\mux_reg|RegDst_out[1]~0_combout\)))) # (!\r_f|Mux87~0_combout\ & (((\r_f|rf_regs[6][8]~q\ & \mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux87~0_combout\,
	datab => \r_f|rf_regs[7][8]~q\,
	datac => \r_f|rf_regs[6][8]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux87~1_combout\);

-- Location: LCCOMB_X80_Y40_N2
\r_f|Mux87~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux87~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux87~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux87~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux87~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux87~3_combout\,
	datac => \r_f|Mux87~1_combout\,
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux87~4_combout\);

-- Location: LCCOMB_X84_Y40_N22
\r_f|Mux86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux86~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][9]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- (\r_f|rf_regs[8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][9]~q\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[14][9]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux86~2_combout\);

-- Location: LCCOMB_X84_Y40_N2
\r_f|Mux86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux86~3_combout\ = (\r_f|Mux86~2_combout\ & ((\r_f|rf_regs[15][9]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux86~2_combout\ & (((\r_f|rf_regs[9][9]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux86~2_combout\,
	datab => \r_f|rf_regs[15][9]~q\,
	datac => \r_f|rf_regs[9][9]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux86~3_combout\);

-- Location: LCCOMB_X85_Y44_N2
\r_f|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux86~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][9]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[1][9]~q\,
	datac => \mux_reg|RegDst_out[0]~1_combout\,
	datad => \r_f|rf_regs[0][9]~q\,
	combout => \r_f|Mux86~0_combout\);

-- Location: LCCOMB_X85_Y44_N24
\r_f|Mux86~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux86~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux86~0_combout\ & (\r_f|rf_regs[7][9]~q\)) # (!\r_f|Mux86~0_combout\ & ((\r_f|rf_regs[6][9]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|Mux86~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|Mux86~0_combout\,
	datac => \r_f|rf_regs[7][9]~q\,
	datad => \r_f|rf_regs[6][9]~q\,
	combout => \r_f|Mux86~1_combout\);

-- Location: LCCOMB_X84_Y40_N0
\r_f|Mux86~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux86~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux86~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux86~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux86~3_combout\,
	datac => \inst_mem|RD\(11),
	datad => \r_f|Mux86~1_combout\,
	combout => \r_f|Mux86~4_combout\);

-- Location: LCCOMB_X83_Y42_N12
\r_f|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux85~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (\mux_reg|RegDst_out[0]~1_combout\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][10]~q\))) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- (\r_f|rf_regs[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[0][10]~q\,
	datad => \r_f|rf_regs[1][10]~q\,
	combout => \r_f|Mux85~0_combout\);

-- Location: LCCOMB_X83_Y42_N0
\r_f|Mux85~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux85~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux85~0_combout\ & (\r_f|rf_regs[7][10]~q\)) # (!\r_f|Mux85~0_combout\ & ((\r_f|rf_regs[6][10]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux85~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[7][10]~q\,
	datac => \r_f|rf_regs[6][10]~q\,
	datad => \r_f|Mux85~0_combout\,
	combout => \r_f|Mux85~1_combout\);

-- Location: LCCOMB_X84_Y44_N10
\r_f|Mux85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux85~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[14][10]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- ((\r_f|rf_regs[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[14][10]~q\,
	datac => \r_f|rf_regs[8][10]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux85~2_combout\);

-- Location: LCCOMB_X84_Y44_N24
\r_f|Mux85~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux85~3_combout\ = (\r_f|Mux85~2_combout\ & ((\r_f|rf_regs[15][10]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux85~2_combout\ & (((\r_f|rf_regs[9][10]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux85~2_combout\,
	datab => \r_f|rf_regs[15][10]~q\,
	datac => \r_f|rf_regs[9][10]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux85~3_combout\);

-- Location: LCCOMB_X83_Y38_N28
\r_f|Mux85~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux85~4_combout\ = (\inst_mem|RD\(11) & (\r_f|Mux85~1_combout\)) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|Mux85~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux85~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux85~1_combout\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux85~3_combout\,
	combout => \r_f|Mux85~4_combout\);

-- Location: LCCOMB_X84_Y42_N30
\r_f|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux84~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][11]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[1][11]~q\,
	datac => \r_f|rf_regs[0][11]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux84~0_combout\);

-- Location: LCCOMB_X83_Y42_N20
\r_f|Mux84~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux84~1_combout\ = (\r_f|Mux84~0_combout\ & ((\r_f|rf_regs[7][11]~q\) # ((!\mux_reg|RegDst_out[1]~0_combout\)))) # (!\r_f|Mux84~0_combout\ & (((\r_f|rf_regs[6][11]~q\ & \mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux84~0_combout\,
	datab => \r_f|rf_regs[7][11]~q\,
	datac => \r_f|rf_regs[6][11]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux84~1_combout\);

-- Location: LCCOMB_X83_Y44_N18
\r_f|Mux84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux84~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][11]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- (\r_f|rf_regs[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][11]~q\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \mux_reg|RegDst_out[1]~0_combout\,
	datad => \r_f|rf_regs[14][11]~q\,
	combout => \r_f|Mux84~2_combout\);

-- Location: LCCOMB_X84_Y44_N30
\r_f|Mux84~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux84~3_combout\ = (\r_f|Mux84~2_combout\ & ((\r_f|rf_regs[15][11]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux84~2_combout\ & (((\r_f|rf_regs[9][11]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][11]~q\,
	datab => \r_f|Mux84~2_combout\,
	datac => \r_f|rf_regs[9][11]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux84~3_combout\);

-- Location: LCCOMB_X82_Y40_N4
\r_f|Mux84~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux84~4_combout\ = (\inst_mem|RD\(11) & (\r_f|Mux84~1_combout\)) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|Mux84~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux84~1_combout\,
	datab => \inst_mem|RD\(11),
	datac => \r_f|Mux84~3_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux84~4_combout\);

-- Location: LCCOMB_X84_Y40_N18
\r_f|Mux83~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux83~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[14][12]~q\) # (\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[8][12]~q\ & ((!\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[8][12]~q\,
	datac => \r_f|rf_regs[14][12]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux83~2_combout\);

-- Location: LCCOMB_X84_Y40_N12
\r_f|Mux83~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux83~3_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|Mux83~2_combout\ & (\r_f|rf_regs[15][12]~q\)) # (!\r_f|Mux83~2_combout\ & ((\r_f|rf_regs[9][12]~q\))))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|Mux83~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[15][12]~q\,
	datac => \r_f|rf_regs[9][12]~q\,
	datad => \r_f|Mux83~2_combout\,
	combout => \r_f|Mux83~3_combout\);

-- Location: LCCOMB_X83_Y45_N10
\r_f|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux83~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\) # ((\r_f|rf_regs[1][12]~q\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (!\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[1][12]~q\,
	datad => \r_f|rf_regs[0][12]~q\,
	combout => \r_f|Mux83~0_combout\);

-- Location: LCCOMB_X83_Y42_N10
\r_f|Mux83~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux83~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux83~0_combout\ & ((\r_f|rf_regs[7][12]~q\))) # (!\r_f|Mux83~0_combout\ & (\r_f|rf_regs[6][12]~q\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|Mux83~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|Mux83~0_combout\,
	datac => \r_f|rf_regs[6][12]~q\,
	datad => \r_f|rf_regs[7][12]~q\,
	combout => \r_f|Mux83~1_combout\);

-- Location: LCCOMB_X79_Y40_N0
\r_f|Mux83~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux83~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux83~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux83~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux83~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux83~3_combout\,
	datac => \r_f|Mux83~1_combout\,
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux83~4_combout\);

-- Location: LCCOMB_X84_Y45_N20
\r_f|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux82~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][13]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][13]~q\,
	datab => \r_f|rf_regs[0][13]~q\,
	datac => \mux_reg|RegDst_out[1]~0_combout\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux82~0_combout\);

-- Location: LCCOMB_X83_Y45_N26
\r_f|Mux82~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux82~1_combout\ = (\r_f|Mux82~0_combout\ & (((\r_f|rf_regs[7][13]~q\) # (!\mux_reg|RegDst_out[1]~0_combout\)))) # (!\r_f|Mux82~0_combout\ & (\r_f|rf_regs[6][13]~q\ & ((\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux82~0_combout\,
	datab => \r_f|rf_regs[6][13]~q\,
	datac => \r_f|rf_regs[7][13]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux82~1_combout\);

-- Location: LCCOMB_X84_Y44_N8
\r_f|Mux82~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux82~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[14][13]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- ((\r_f|rf_regs[8][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[14][13]~q\,
	datac => \r_f|rf_regs[8][13]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux82~2_combout\);

-- Location: LCCOMB_X84_Y44_N26
\r_f|Mux82~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux82~3_combout\ = (\r_f|Mux82~2_combout\ & ((\r_f|rf_regs[15][13]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux82~2_combout\ & (((\r_f|rf_regs[9][13]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][13]~q\,
	datab => \r_f|Mux82~2_combout\,
	datac => \r_f|rf_regs[9][13]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux82~3_combout\);

-- Location: LCCOMB_X79_Y40_N14
\r_f|Mux82~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux82~4_combout\ = (\inst_mem|RD\(11) & (\r_f|Mux82~1_combout\)) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|Mux82~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux82~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux82~1_combout\,
	datab => \r_f|Mux82~3_combout\,
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux82~4_combout\);

-- Location: LCCOMB_X82_Y45_N16
\r_f|Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux81~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][14]~q\) # ((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|rf_regs[0][14]~q\ & !\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[1][14]~q\,
	datac => \r_f|rf_regs[0][14]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux81~0_combout\);

-- Location: LCCOMB_X82_Y45_N2
\r_f|Mux81~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux81~1_combout\ = (\r_f|Mux81~0_combout\ & (((\r_f|rf_regs[7][14]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\))) # (!\r_f|Mux81~0_combout\ & (\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[6][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux81~0_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][14]~q\,
	datad => \r_f|rf_regs[7][14]~q\,
	combout => \r_f|Mux81~1_combout\);

-- Location: LCCOMB_X82_Y42_N2
\r_f|Mux81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux81~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (\mux_reg|RegDst_out[1]~0_combout\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][14]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- (\r_f|rf_regs[8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[8][14]~q\,
	datad => \r_f|rf_regs[14][14]~q\,
	combout => \r_f|Mux81~2_combout\);

-- Location: LCCOMB_X82_Y42_N16
\r_f|Mux81~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux81~3_combout\ = (\r_f|Mux81~2_combout\ & ((\r_f|rf_regs[15][14]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux81~2_combout\ & (((\r_f|rf_regs[9][14]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][14]~q\,
	datab => \r_f|Mux81~2_combout\,
	datac => \r_f|rf_regs[9][14]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux81~3_combout\);

-- Location: LCCOMB_X79_Y38_N28
\r_f|Mux81~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux81~4_combout\ = (\inst_mem|RD\(11) & (\r_f|Mux81~1_combout\)) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|Mux81~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux81~1_combout\,
	datab => \r_f|Mux81~3_combout\,
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux81~4_combout\);

-- Location: LCCOMB_X83_Y42_N6
\r_f|Mux80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux80~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[14][15]~q\) # (\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[8][15]~q\ & ((!\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[8][15]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[14][15]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux80~2_combout\);

-- Location: LCCOMB_X82_Y42_N22
\r_f|Mux80~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux80~3_combout\ = (\r_f|Mux80~2_combout\ & ((\r_f|rf_regs[15][15]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux80~2_combout\ & (((\r_f|rf_regs[9][15]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux80~2_combout\,
	datab => \r_f|rf_regs[15][15]~q\,
	datac => \r_f|rf_regs[9][15]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux80~3_combout\);

-- Location: LCCOMB_X86_Y40_N4
\r_f|Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux80~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (\mux_reg|RegDst_out[0]~1_combout\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][15]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[1][15]~q\,
	datad => \r_f|rf_regs[0][15]~q\,
	combout => \r_f|Mux80~0_combout\);

-- Location: LCCOMB_X85_Y42_N18
\r_f|Mux80~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux80~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux80~0_combout\ & ((\r_f|rf_regs[7][15]~q\))) # (!\r_f|Mux80~0_combout\ & (\r_f|rf_regs[6][15]~q\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|Mux80~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|Mux80~0_combout\,
	datac => \r_f|rf_regs[6][15]~q\,
	datad => \r_f|rf_regs[7][15]~q\,
	combout => \r_f|Mux80~1_combout\);

-- Location: LCCOMB_X79_Y38_N12
\r_f|Mux80~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux80~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux80~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux80~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux80~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux80~3_combout\,
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(11),
	datad => \r_f|Mux80~1_combout\,
	combout => \r_f|Mux80~4_combout\);

-- Location: LCCOMB_X85_Y41_N0
\r_f|Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux79~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|rf_regs[1][16]~q\) # (\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[0][16]~q\ & ((!\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[0][16]~q\,
	datac => \r_f|rf_regs[1][16]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux79~0_combout\);

-- Location: LCCOMB_X85_Y42_N30
\r_f|Mux79~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux79~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux79~0_combout\ & (\r_f|rf_regs[7][16]~q\)) # (!\r_f|Mux79~0_combout\ & ((\r_f|rf_regs[6][16]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[7][16]~q\,
	datac => \r_f|rf_regs[6][16]~q\,
	datad => \r_f|Mux79~0_combout\,
	combout => \r_f|Mux79~1_combout\);

-- Location: LCCOMB_X83_Y42_N24
\r_f|Mux79~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux79~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][16]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][16]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[14][16]~q\,
	datac => \r_f|rf_regs[8][16]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux79~2_combout\);

-- Location: LCCOMB_X82_Y42_N12
\r_f|Mux79~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux79~3_combout\ = (\r_f|Mux79~2_combout\ & ((\r_f|rf_regs[15][16]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux79~2_combout\ & (((\r_f|rf_regs[9][16]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][16]~q\,
	datab => \r_f|Mux79~2_combout\,
	datac => \r_f|rf_regs[9][16]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux79~3_combout\);

-- Location: LCCOMB_X77_Y42_N18
\r_f|Mux79~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux79~4_combout\ = (\inst_mem|RD\(11) & (\r_f|Mux79~1_combout\)) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|Mux79~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux79~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux79~1_combout\,
	datab => \r_f|Mux79~3_combout\,
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux79~4_combout\);

-- Location: LCCOMB_X85_Y42_N10
\r_f|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux78~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][17]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][17]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[0][17]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux78~0_combout\);

-- Location: LCCOMB_X83_Y42_N26
\r_f|Mux78~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux78~1_combout\ = (\r_f|Mux78~0_combout\ & ((\r_f|rf_regs[7][17]~q\) # ((!\mux_reg|RegDst_out[1]~0_combout\)))) # (!\r_f|Mux78~0_combout\ & (((\r_f|rf_regs[6][17]~q\ & \mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux78~0_combout\,
	datab => \r_f|rf_regs[7][17]~q\,
	datac => \r_f|rf_regs[6][17]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux78~1_combout\);

-- Location: LCCOMB_X82_Y42_N4
\r_f|Mux78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux78~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][17]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][17]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][17]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[8][17]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux78~2_combout\);

-- Location: LCCOMB_X82_Y42_N18
\r_f|Mux78~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux78~3_combout\ = (\r_f|Mux78~2_combout\ & ((\r_f|rf_regs[15][17]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux78~2_combout\ & (((\r_f|rf_regs[9][17]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][17]~q\,
	datab => \r_f|Mux78~2_combout\,
	datac => \r_f|rf_regs[9][17]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux78~3_combout\);

-- Location: LCCOMB_X77_Y42_N20
\r_f|Mux78~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux78~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & (\r_f|Mux78~1_combout\)) # (!\inst_mem|RD\(11) & ((\r_f|Mux78~3_combout\))))) # (!\inst_mem|RD\(19) & (\r_f|Mux78~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux78~1_combout\,
	datac => \r_f|Mux78~3_combout\,
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux78~4_combout\);

-- Location: LCCOMB_X82_Y42_N24
\r_f|Mux77~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux77~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][18]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][18]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[14][18]~q\,
	datac => \r_f|rf_regs[8][18]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux77~2_combout\);

-- Location: LCCOMB_X82_Y42_N30
\r_f|Mux77~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux77~3_combout\ = (\r_f|Mux77~2_combout\ & ((\r_f|rf_regs[15][18]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux77~2_combout\ & (((\r_f|rf_regs[9][18]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux77~2_combout\,
	datab => \r_f|rf_regs[15][18]~q\,
	datac => \r_f|rf_regs[9][18]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux77~3_combout\);

-- Location: LCCOMB_X85_Y42_N26
\r_f|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux77~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][18]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[1][18]~q\,
	datac => \r_f|rf_regs[0][18]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux77~0_combout\);

-- Location: LCCOMB_X85_Y42_N14
\r_f|Mux77~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux77~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux77~0_combout\ & (\r_f|rf_regs[7][18]~q\)) # (!\r_f|Mux77~0_combout\ & ((\r_f|rf_regs[6][18]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[7][18]~q\,
	datac => \r_f|rf_regs[6][18]~q\,
	datad => \r_f|Mux77~0_combout\,
	combout => \r_f|Mux77~1_combout\);

-- Location: LCCOMB_X77_Y41_N28
\r_f|Mux77~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux77~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux77~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux77~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux77~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux77~3_combout\,
	datac => \inst_mem|RD\(11),
	datad => \r_f|Mux77~1_combout\,
	combout => \r_f|Mux77~4_combout\);

-- Location: LCCOMB_X86_Y40_N10
\r_f|Mux76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux76~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[14][19]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- ((\r_f|rf_regs[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][19]~q\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[8][19]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux76~2_combout\);

-- Location: LCCOMB_X84_Y40_N14
\r_f|Mux76~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux76~3_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|Mux76~2_combout\ & ((\r_f|rf_regs[15][19]~q\))) # (!\r_f|Mux76~2_combout\ & (\r_f|rf_regs[9][19]~q\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|Mux76~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|Mux76~2_combout\,
	datac => \r_f|rf_regs[9][19]~q\,
	datad => \r_f|rf_regs[15][19]~q\,
	combout => \r_f|Mux76~3_combout\);

-- Location: LCCOMB_X85_Y44_N8
\r_f|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux76~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][19]~q\) # ((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|rf_regs[0][19]~q\ & !\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][19]~q\,
	datab => \r_f|rf_regs[0][19]~q\,
	datac => \mux_reg|RegDst_out[0]~1_combout\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux76~0_combout\);

-- Location: LCCOMB_X85_Y42_N0
\r_f|Mux76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux76~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux76~0_combout\ & ((\r_f|rf_regs[7][19]~q\))) # (!\r_f|Mux76~0_combout\ & (\r_f|rf_regs[6][19]~q\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|Mux76~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|Mux76~0_combout\,
	datac => \r_f|rf_regs[6][19]~q\,
	datad => \r_f|rf_regs[7][19]~q\,
	combout => \r_f|Mux76~1_combout\);

-- Location: LCCOMB_X77_Y41_N6
\r_f|Mux76~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux76~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux76~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux76~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux76~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(11),
	datac => \r_f|Mux76~3_combout\,
	datad => \r_f|Mux76~1_combout\,
	combout => \r_f|Mux76~4_combout\);

-- Location: LCCOMB_X85_Y44_N30
\r_f|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux75~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|rf_regs[1][20]~q\) # (\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[0][20]~q\ & ((!\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[0][20]~q\,
	datac => \r_f|rf_regs[1][20]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux75~0_combout\);

-- Location: LCCOMB_X85_Y42_N12
\r_f|Mux75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux75~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux75~0_combout\ & (\r_f|rf_regs[7][20]~q\)) # (!\r_f|Mux75~0_combout\ & ((\r_f|rf_regs[6][20]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][20]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][20]~q\,
	datad => \r_f|Mux75~0_combout\,
	combout => \r_f|Mux75~1_combout\);

-- Location: LCCOMB_X84_Y40_N4
\r_f|Mux75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux75~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][20]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][20]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[14][20]~q\,
	datac => \r_f|rf_regs[8][20]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux75~2_combout\);

-- Location: LCCOMB_X84_Y40_N10
\r_f|Mux75~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux75~3_combout\ = (\r_f|Mux75~2_combout\ & ((\r_f|rf_regs[15][20]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux75~2_combout\ & (((\r_f|rf_regs[9][20]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][20]~q\,
	datab => \r_f|Mux75~2_combout\,
	datac => \r_f|rf_regs[9][20]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux75~3_combout\);

-- Location: LCCOMB_X84_Y40_N26
\r_f|Mux75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux75~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & (\r_f|Mux75~1_combout\)) # (!\inst_mem|RD\(11) & ((\r_f|Mux75~3_combout\))))) # (!\inst_mem|RD\(19) & (\r_f|Mux75~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \r_f|Mux75~1_combout\,
	datac => \inst_mem|RD\(11),
	datad => \r_f|Mux75~3_combout\,
	combout => \r_f|Mux75~4_combout\);

-- Location: LCCOMB_X83_Y41_N4
\r_f|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux74~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][21]~q\))) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- (\r_f|rf_regs[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[0][21]~q\,
	datac => \r_f|rf_regs[1][21]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux74~0_combout\);

-- Location: LCCOMB_X83_Y41_N10
\r_f|Mux74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux74~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux74~0_combout\ & ((\r_f|rf_regs[7][21]~q\))) # (!\r_f|Mux74~0_combout\ & (\r_f|rf_regs[6][21]~q\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux74~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[6][21]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|Mux74~0_combout\,
	datad => \r_f|rf_regs[7][21]~q\,
	combout => \r_f|Mux74~1_combout\);

-- Location: LCCOMB_X85_Y41_N8
\r_f|Mux74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux74~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][21]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][21]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][21]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[8][21]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux74~2_combout\);

-- Location: LCCOMB_X85_Y41_N26
\r_f|Mux74~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux74~3_combout\ = (\r_f|Mux74~2_combout\ & ((\r_f|rf_regs[15][21]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux74~2_combout\ & (((\r_f|rf_regs[9][21]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux74~2_combout\,
	datab => \r_f|rf_regs[15][21]~q\,
	datac => \r_f|rf_regs[9][21]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux74~3_combout\);

-- Location: LCCOMB_X76_Y37_N8
\r_f|Mux74~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux74~4_combout\ = (\inst_mem|RD\(11) & (\r_f|Mux74~1_combout\)) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|Mux74~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux74~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux74~1_combout\,
	datab => \inst_mem|RD\(11),
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux74~3_combout\,
	combout => \r_f|Mux74~4_combout\);

-- Location: LCCOMB_X85_Y41_N4
\r_f|Mux73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux73~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[14][22]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- ((\r_f|rf_regs[8][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[14][22]~q\,
	datac => \r_f|rf_regs[8][22]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux73~2_combout\);

-- Location: LCCOMB_X85_Y41_N6
\r_f|Mux73~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux73~3_combout\ = (\r_f|Mux73~2_combout\ & ((\r_f|rf_regs[15][22]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux73~2_combout\ & (((\r_f|rf_regs[9][22]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][22]~q\,
	datab => \r_f|Mux73~2_combout\,
	datac => \r_f|rf_regs[9][22]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux73~3_combout\);

-- Location: LCCOMB_X87_Y41_N16
\r_f|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux73~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][22]~q\))) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- (\r_f|rf_regs[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[0][22]~q\,
	datac => \r_f|rf_regs[1][22]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux73~0_combout\);

-- Location: LCCOMB_X83_Y41_N2
\r_f|Mux73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux73~1_combout\ = (\r_f|Mux73~0_combout\ & (((\r_f|rf_regs[7][22]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\))) # (!\r_f|Mux73~0_combout\ & (\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[6][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux73~0_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][22]~q\,
	datad => \r_f|rf_regs[7][22]~q\,
	combout => \r_f|Mux73~1_combout\);

-- Location: LCCOMB_X79_Y37_N20
\r_f|Mux73~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux73~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux73~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux73~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux73~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux73~3_combout\,
	datab => \r_f|Mux73~1_combout\,
	datac => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux73~4_combout\);

-- Location: LCCOMB_X83_Y41_N0
\r_f|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux72~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][23]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][23]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[0][23]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux72~0_combout\);

-- Location: LCCOMB_X83_Y41_N24
\r_f|Mux72~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux72~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux72~0_combout\ & (\r_f|rf_regs[7][23]~q\)) # (!\r_f|Mux72~0_combout\ & ((\r_f|rf_regs[6][23]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux72~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[7][23]~q\,
	datac => \r_f|rf_regs[6][23]~q\,
	datad => \r_f|Mux72~0_combout\,
	combout => \r_f|Mux72~1_combout\);

-- Location: LCCOMB_X85_Y41_N12
\r_f|Mux72~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux72~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[14][23]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- ((\r_f|rf_regs[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[14][23]~q\,
	datac => \r_f|rf_regs[8][23]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux72~2_combout\);

-- Location: LCCOMB_X85_Y41_N14
\r_f|Mux72~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux72~3_combout\ = (\r_f|Mux72~2_combout\ & ((\r_f|rf_regs[15][23]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux72~2_combout\ & (((\r_f|rf_regs[9][23]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][23]~q\,
	datab => \r_f|Mux72~2_combout\,
	datac => \r_f|rf_regs[9][23]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux72~3_combout\);

-- Location: LCCOMB_X79_Y37_N4
\r_f|Mux72~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux72~4_combout\ = (\inst_mem|RD\(11) & (\r_f|Mux72~1_combout\)) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & ((\r_f|Mux72~3_combout\))) # (!\inst_mem|RD\(19) & (\r_f|Mux72~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux72~1_combout\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux72~3_combout\,
	combout => \r_f|Mux72~4_combout\);

-- Location: LCCOMB_X85_Y41_N18
\r_f|Mux71~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux71~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[14][24]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- ((\r_f|rf_regs[8][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[14][24]~q\,
	datac => \r_f|rf_regs[8][24]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux71~2_combout\);

-- Location: LCCOMB_X85_Y41_N30
\r_f|Mux71~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux71~3_combout\ = (\r_f|Mux71~2_combout\ & ((\r_f|rf_regs[15][24]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux71~2_combout\ & (((\r_f|rf_regs[9][24]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][24]~q\,
	datab => \r_f|Mux71~2_combout\,
	datac => \r_f|rf_regs[9][24]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux71~3_combout\);

-- Location: LCCOMB_X83_Y41_N20
\r_f|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux71~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\) # ((\r_f|rf_regs[1][24]~q\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[0][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[0][24]~q\,
	datad => \r_f|rf_regs[1][24]~q\,
	combout => \r_f|Mux71~0_combout\);

-- Location: LCCOMB_X83_Y41_N16
\r_f|Mux71~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux71~1_combout\ = (\r_f|Mux71~0_combout\ & ((\r_f|rf_regs[7][24]~q\) # ((!\mux_reg|RegDst_out[1]~0_combout\)))) # (!\r_f|Mux71~0_combout\ & (((\r_f|rf_regs[6][24]~q\ & \mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][24]~q\,
	datab => \r_f|Mux71~0_combout\,
	datac => \r_f|rf_regs[6][24]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux71~1_combout\);

-- Location: LCCOMB_X79_Y38_N10
\r_f|Mux71~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux71~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux71~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux71~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux71~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux71~3_combout\,
	datab => \inst_mem|RD\(19),
	datac => \inst_mem|RD\(11),
	datad => \r_f|Mux71~1_combout\,
	combout => \r_f|Mux71~4_combout\);

-- Location: LCCOMB_X85_Y41_N28
\r_f|Mux70~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux70~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (\mux_reg|RegDst_out[1]~0_combout\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][25]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- (\r_f|rf_regs[8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[8][25]~q\,
	datad => \r_f|rf_regs[14][25]~q\,
	combout => \r_f|Mux70~2_combout\);

-- Location: LCCOMB_X85_Y41_N10
\r_f|Mux70~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux70~3_combout\ = (\r_f|Mux70~2_combout\ & ((\r_f|rf_regs[15][25]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux70~2_combout\ & (((\r_f|rf_regs[9][25]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][25]~q\,
	datab => \r_f|Mux70~2_combout\,
	datac => \r_f|rf_regs[9][25]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux70~3_combout\);

-- Location: LCCOMB_X87_Y41_N20
\r_f|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux70~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (\mux_reg|RegDst_out[0]~1_combout\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][25]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[1][25]~q\,
	datad => \r_f|rf_regs[0][25]~q\,
	combout => \r_f|Mux70~0_combout\);

-- Location: LCCOMB_X83_Y41_N8
\r_f|Mux70~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux70~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux70~0_combout\ & (\r_f|rf_regs[7][25]~q\)) # (!\r_f|Mux70~0_combout\ & ((\r_f|rf_regs[6][25]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux70~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][25]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][25]~q\,
	datad => \r_f|Mux70~0_combout\,
	combout => \r_f|Mux70~1_combout\);

-- Location: LCCOMB_X79_Y38_N18
\r_f|Mux70~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux70~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux70~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux70~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux70~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux70~3_combout\,
	datab => \r_f|Mux70~1_combout\,
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \r_f|Mux70~4_combout\);

-- Location: LCCOMB_X88_Y41_N16
\r_f|Mux69~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux69~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][26]~q\))) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- (\r_f|rf_regs[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|rf_regs[8][26]~q\,
	datac => \r_f|rf_regs[14][26]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux69~2_combout\);

-- Location: LCCOMB_X89_Y41_N16
\r_f|Mux69~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux69~3_combout\ = (\r_f|Mux69~2_combout\ & ((\r_f|rf_regs[15][26]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux69~2_combout\ & (((\r_f|rf_regs[9][26]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux69~2_combout\,
	datab => \r_f|rf_regs[15][26]~q\,
	datac => \r_f|rf_regs[9][26]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux69~3_combout\);

-- Location: LCCOMB_X87_Y40_N20
\r_f|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux69~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\) # ((\r_f|rf_regs[1][26]~q\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[0][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[0][26]~q\,
	datad => \r_f|rf_regs[1][26]~q\,
	combout => \r_f|Mux69~0_combout\);

-- Location: LCCOMB_X87_Y40_N6
\r_f|Mux69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux69~1_combout\ = (\r_f|Mux69~0_combout\ & (((\r_f|rf_regs[7][26]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\))) # (!\r_f|Mux69~0_combout\ & (\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[6][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux69~0_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][26]~q\,
	datad => \r_f|rf_regs[7][26]~q\,
	combout => \r_f|Mux69~1_combout\);

-- Location: LCCOMB_X81_Y38_N26
\r_f|Mux69~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux69~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux69~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux69~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux69~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux69~3_combout\,
	datab => \inst_mem|RD\(19),
	datac => \r_f|Mux69~1_combout\,
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux69~4_combout\);

-- Location: LCCOMB_X87_Y40_N12
\r_f|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux68~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][27]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][27]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[0][27]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux68~0_combout\);

-- Location: LCCOMB_X87_Y40_N4
\r_f|Mux68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux68~1_combout\ = (\r_f|Mux68~0_combout\ & (((\r_f|rf_regs[7][27]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\))) # (!\r_f|Mux68~0_combout\ & (\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[6][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux68~0_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][27]~q\,
	datad => \r_f|rf_regs[7][27]~q\,
	combout => \r_f|Mux68~1_combout\);

-- Location: LCCOMB_X89_Y41_N26
\r_f|Mux68~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux68~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][27]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][27]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[14][27]~q\,
	datac => \r_f|rf_regs[8][27]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux68~2_combout\);

-- Location: LCCOMB_X89_Y41_N14
\r_f|Mux68~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux68~3_combout\ = (\r_f|Mux68~2_combout\ & ((\r_f|rf_regs[15][27]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux68~2_combout\ & (((\r_f|rf_regs[9][27]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux68~2_combout\,
	datab => \r_f|rf_regs[15][27]~q\,
	datac => \r_f|rf_regs[9][27]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux68~3_combout\);

-- Location: LCCOMB_X83_Y38_N18
\r_f|Mux68~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux68~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & (\r_f|Mux68~1_combout\)) # (!\inst_mem|RD\(11) & ((\r_f|Mux68~3_combout\))))) # (!\inst_mem|RD\(19) & (\r_f|Mux68~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux68~1_combout\,
	datab => \r_f|Mux68~3_combout\,
	datac => \inst_mem|RD\(19),
	datad => \inst_mem|RD\(11),
	combout => \r_f|Mux68~4_combout\);

-- Location: LCCOMB_X89_Y41_N6
\r_f|Mux67~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux67~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][28]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][28]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[14][28]~q\,
	datac => \r_f|rf_regs[8][28]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux67~2_combout\);

-- Location: LCCOMB_X89_Y41_N4
\r_f|Mux67~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux67~3_combout\ = (\r_f|Mux67~2_combout\ & ((\r_f|rf_regs[15][28]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux67~2_combout\ & (((\r_f|rf_regs[9][28]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][28]~q\,
	datab => \r_f|Mux67~2_combout\,
	datac => \r_f|rf_regs[9][28]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux67~3_combout\);

-- Location: LCCOMB_X87_Y40_N14
\r_f|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux67~0_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & (((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[1][28]~q\)) # (!\mux_reg|RegDst_out[0]~1_combout\ & 
-- ((\r_f|rf_regs[0][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][28]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[0][28]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux67~0_combout\);

-- Location: LCCOMB_X87_Y40_N28
\r_f|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux67~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux67~0_combout\ & (\r_f|rf_regs[7][28]~q\)) # (!\r_f|Mux67~0_combout\ & ((\r_f|rf_regs[6][28]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[7][28]~q\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][28]~q\,
	datad => \r_f|Mux67~0_combout\,
	combout => \r_f|Mux67~1_combout\);

-- Location: LCCOMB_X83_Y38_N22
\r_f|Mux67~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux67~4_combout\ = (\inst_mem|RD\(19) & ((\inst_mem|RD\(11) & ((\r_f|Mux67~1_combout\))) # (!\inst_mem|RD\(11) & (\r_f|Mux67~3_combout\)))) # (!\inst_mem|RD\(19) & (((\r_f|Mux67~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(19),
	datab => \inst_mem|RD\(11),
	datac => \r_f|Mux67~3_combout\,
	datad => \r_f|Mux67~1_combout\,
	combout => \r_f|Mux67~4_combout\);

-- Location: LCCOMB_X89_Y41_N2
\r_f|Mux66~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux66~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[14][29]~q\) # ((\mux_reg|RegDst_out[0]~1_combout\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|rf_regs[8][29]~q\ & !\mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[14][29]~q\,
	datac => \r_f|rf_regs[8][29]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux66~2_combout\);

-- Location: LCCOMB_X89_Y41_N12
\r_f|Mux66~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux66~3_combout\ = (\r_f|Mux66~2_combout\ & ((\r_f|rf_regs[15][29]~q\) # ((!\mux_reg|RegDst_out[0]~1_combout\)))) # (!\r_f|Mux66~2_combout\ & (((\r_f|rf_regs[9][29]~q\ & \mux_reg|RegDst_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux66~2_combout\,
	datab => \r_f|rf_regs[15][29]~q\,
	datac => \r_f|rf_regs[9][29]~q\,
	datad => \mux_reg|RegDst_out[0]~1_combout\,
	combout => \r_f|Mux66~3_combout\);

-- Location: LCCOMB_X86_Y40_N14
\r_f|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux66~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|rf_regs[1][29]~q\) # ((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|rf_regs[0][29]~q\ & !\mux_reg|RegDst_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[1][29]~q\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[0][29]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux66~0_combout\);

-- Location: LCCOMB_X87_Y40_N16
\r_f|Mux66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux66~1_combout\ = (\r_f|Mux66~0_combout\ & (((\r_f|rf_regs[7][29]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\))) # (!\r_f|Mux66~0_combout\ & (\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[6][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux66~0_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][29]~q\,
	datad => \r_f|rf_regs[7][29]~q\,
	combout => \r_f|Mux66~1_combout\);

-- Location: LCCOMB_X85_Y38_N26
\r_f|Mux66~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux66~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux66~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux66~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux66~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux66~3_combout\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux66~1_combout\,
	combout => \r_f|Mux66~4_combout\);

-- Location: LCCOMB_X89_Y41_N0
\r_f|Mux65~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux65~2_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\mux_reg|RegDst_out[0]~1_combout\) # ((\r_f|rf_regs[14][30]~q\)))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (!\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|rf_regs[8][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[8][30]~q\,
	datad => \r_f|rf_regs[14][30]~q\,
	combout => \r_f|Mux65~2_combout\);

-- Location: LCCOMB_X89_Y41_N24
\r_f|Mux65~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux65~3_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|Mux65~2_combout\ & (\r_f|rf_regs[15][30]~q\)) # (!\r_f|Mux65~2_combout\ & ((\r_f|rf_regs[9][30]~q\))))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (((\r_f|Mux65~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[15][30]~q\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[9][30]~q\,
	datad => \r_f|Mux65~2_combout\,
	combout => \r_f|Mux65~3_combout\);

-- Location: LCCOMB_X89_Y40_N10
\r_f|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux65~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\) # ((\r_f|rf_regs[1][30]~q\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (!\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|rf_regs[0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[1][30]~q\,
	datad => \r_f|rf_regs[0][30]~q\,
	combout => \r_f|Mux65~0_combout\);

-- Location: LCCOMB_X85_Y46_N30
\r_f|Mux65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux65~1_combout\ = (\mux_reg|RegDst_out[1]~0_combout\ & ((\r_f|Mux65~0_combout\ & (\r_f|rf_regs[7][30]~q\)) # (!\r_f|Mux65~0_combout\ & ((\r_f|rf_regs[6][30]~q\))))) # (!\mux_reg|RegDst_out[1]~0_combout\ & (((\r_f|Mux65~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[1]~0_combout\,
	datab => \r_f|rf_regs[7][30]~q\,
	datac => \r_f|rf_regs[6][30]~q\,
	datad => \r_f|Mux65~0_combout\,
	combout => \r_f|Mux65~1_combout\);

-- Location: LCCOMB_X85_Y38_N28
\r_f|Mux65~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux65~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux65~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux65~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux65~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux65~3_combout\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux65~1_combout\,
	combout => \r_f|Mux65~4_combout\);

-- Location: LCCOMB_X86_Y40_N20
\r_f|Mux64~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux64~2_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & (((\mux_reg|RegDst_out[1]~0_combout\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[14][31]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\ & 
-- ((\r_f|rf_regs[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|rf_regs[14][31]~q\,
	datab => \mux_reg|RegDst_out[0]~1_combout\,
	datac => \r_f|rf_regs[8][31]~q\,
	datad => \mux_reg|RegDst_out[1]~0_combout\,
	combout => \r_f|Mux64~2_combout\);

-- Location: LCCOMB_X86_Y40_N28
\r_f|Mux64~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux64~3_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\r_f|Mux64~2_combout\ & (\r_f|rf_regs[15][31]~q\)) # (!\r_f|Mux64~2_combout\ & ((\r_f|rf_regs[9][31]~q\))))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (\r_f|Mux64~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \r_f|Mux64~2_combout\,
	datac => \r_f|rf_regs[15][31]~q\,
	datad => \r_f|rf_regs[9][31]~q\,
	combout => \r_f|Mux64~3_combout\);

-- Location: LCCOMB_X87_Y40_N22
\r_f|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux64~0_combout\ = (\mux_reg|RegDst_out[0]~1_combout\ & ((\mux_reg|RegDst_out[1]~0_combout\) # ((\r_f|rf_regs[1][31]~q\)))) # (!\mux_reg|RegDst_out[0]~1_combout\ & (!\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[0][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[0]~1_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[0][31]~q\,
	datad => \r_f|rf_regs[1][31]~q\,
	combout => \r_f|Mux64~0_combout\);

-- Location: LCCOMB_X87_Y40_N0
\r_f|Mux64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux64~1_combout\ = (\r_f|Mux64~0_combout\ & (((\r_f|rf_regs[7][31]~q\)) # (!\mux_reg|RegDst_out[1]~0_combout\))) # (!\r_f|Mux64~0_combout\ & (\mux_reg|RegDst_out[1]~0_combout\ & (\r_f|rf_regs[6][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux64~0_combout\,
	datab => \mux_reg|RegDst_out[1]~0_combout\,
	datac => \r_f|rf_regs[6][31]~q\,
	datad => \r_f|rf_regs[7][31]~q\,
	combout => \r_f|Mux64~1_combout\);

-- Location: LCCOMB_X85_Y38_N30
\r_f|Mux64~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_f|Mux64~4_combout\ = (\inst_mem|RD\(11) & (((\r_f|Mux64~1_combout\)))) # (!\inst_mem|RD\(11) & ((\inst_mem|RD\(19) & (\r_f|Mux64~3_combout\)) # (!\inst_mem|RD\(19) & ((\r_f|Mux64~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_mem|RD\(11),
	datab => \r_f|Mux64~3_combout\,
	datac => \inst_mem|RD\(19),
	datad => \r_f|Mux64~1_combout\,
	combout => \r_f|Mux64~4_combout\);

-- Location: LCCOMB_X84_Y46_N8
\mem|Mux59~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Mux59~20_combout\ = (\t1|Add0|auto_generated|result_int[5]~10_combout\ & ((\inst_mem|RD\(28) & ((\mem|Mux59~9_combout\))) # (!\inst_mem|RD\(28) & (\mem|Mux59~19_combout\)))) # (!\t1|Add0|auto_generated|result_int[5]~10_combout\ & 
-- (\mem|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux59~19_combout\,
	datab => \t1|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \mem|Mux59~9_combout\,
	datad => \inst_mem|RD\(28),
	combout => \mem|Mux59~20_combout\);

-- Location: LCCOMB_X79_Y45_N28
\mux_reg|RegDst_out[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mux_reg|RegDst_out[3]~2_combout\ = (!\inst_mem|RD\(11) & \inst_mem|RD\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_mem|RD\(11),
	datad => \inst_mem|RD\(19),
	combout => \mux_reg|RegDst_out[3]~2_combout\);

-- Location: LCCOMB_X85_Y38_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\r_f|Mux66~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux66~4_combout\,
	datad => VCC,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X85_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\r_f|Mux65~4_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\r_f|Mux65~4_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\r_f|Mux65~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux65~4_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X85_Y38_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\r_f|Mux64~4_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\r_f|Mux64~4_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\r_f|Mux64~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux64~4_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X85_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X85_Y38_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[18]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[18]~82_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux64~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux64~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \r_f|Mux64~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux64~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[18]~82_combout\);

-- Location: LCCOMB_X85_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[18]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[18]~83_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[18]~83_combout\);

-- Location: LCCOMB_X85_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[17]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[17]~84_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux65~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux65~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[3]~2_combout\,
	datab => \r_f|Mux65~1_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \r_f|Mux65~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[17]~84_combout\);

-- Location: LCCOMB_X85_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[17]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[17]~85_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[17]~85_combout\);

-- Location: LCCOMB_X85_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[16]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[16]~86_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux66~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux66~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \r_f|Mux66~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux66~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[16]~86_combout\);

-- Location: LCCOMB_X84_Y38_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[16]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[16]~87_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\r_f|Mux66~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \r_f|Mux66~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[16]~87_combout\);

-- Location: LCCOMB_X83_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux67~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux67~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \r_f|Mux67~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux67~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89_combout\);

-- Location: LCCOMB_X83_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux67~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux67~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \r_f|Mux67~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux67~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88_combout\);

-- Location: LCCOMB_X84_Y38_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X84_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[16]~86_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[16]~87_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[16]~86_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[16]~87_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[16]~86_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[16]~87_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[16]~86_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[16]~87_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X84_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[17]~84_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[17]~85_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[17]~84_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[17]~85_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[17]~84_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[17]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[17]~84_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[17]~85_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X84_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[18]~82_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[18]~83_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[18]~82_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[18]~83_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X84_Y38_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X84_Y38_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[23]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[23]~91_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[23]~91_combout\);

-- Location: LCCOMB_X85_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[23]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[23]~90_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\r_f|Mux65~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \r_f|Mux65~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[23]~90_combout\);

-- Location: LCCOMB_X84_Y38_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~93_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~93_combout\);

-- Location: LCCOMB_X84_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ 
-- (!\r_f|Mux66~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \r_f|Mux66~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\);

-- Location: LCCOMB_X83_Y38_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[21]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[21]~94_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux67~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux67~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[3]~2_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \r_f|Mux67~3_combout\,
	datad => \r_f|Mux67~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[21]~94_combout\);

-- Location: LCCOMB_X84_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[21]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[21]~95_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~88_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[15]~89_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[21]~95_combout\);

-- Location: LCCOMB_X83_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux68~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux68~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux68~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux68~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97_combout\);

-- Location: LCCOMB_X83_Y38_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux68~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux68~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux68~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux68~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96_combout\);

-- Location: LCCOMB_X84_Y38_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X84_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[21]~94_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[21]~95_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[21]~94_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[21]~95_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[21]~94_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[21]~95_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[21]~94_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[21]~95_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X84_Y38_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~93_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~93_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~93_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~93_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X84_Y38_N28
\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[23]~91_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[23]~90_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[23]~91_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[23]~90_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X84_Y38_N30
\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X83_Y38_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[28]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[28]~98_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[28]~98_combout\);

-- Location: LCCOMB_X84_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[28]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[28]~274_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[22]~92_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[28]~274_combout\);

-- Location: LCCOMB_X83_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\r_f|Mux67~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \r_f|Mux67~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\);

-- Location: LCCOMB_X81_Y38_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~100_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~100_combout\);

-- Location: LCCOMB_X83_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[26]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[26]~102_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~97_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[20]~96_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[26]~102_combout\);

-- Location: LCCOMB_X83_Y38_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[26]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[26]~101_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux68~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux68~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[3]~2_combout\,
	datab => \r_f|Mux68~3_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \r_f|Mux68~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[26]~101_combout\);

-- Location: LCCOMB_X81_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux69~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux69~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux69~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \r_f|Mux69~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104_combout\);

-- Location: LCCOMB_X81_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux69~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux69~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux69~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \r_f|Mux69~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103_combout\);

-- Location: LCCOMB_X82_Y38_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X82_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[26]~102_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[26]~101_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[26]~102_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[26]~101_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[26]~102_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[26]~101_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[26]~102_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[26]~101_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X82_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~100_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~100_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~100_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X82_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[28]~98_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[28]~274_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[28]~98_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[28]~274_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X82_Y38_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y38_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[33]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[33]~275_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[27]~99_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[33]~275_combout\);

-- Location: LCCOMB_X81_Y38_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[33]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[33]~105_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[33]~105_combout\);

-- Location: LCCOMB_X81_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\);

-- Location: LCCOMB_X83_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\r_f|Mux68~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux68~4_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\);

-- Location: LCCOMB_X81_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[31]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux69~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux69~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux69~1_combout\,
	datad => \r_f|Mux69~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\);

-- Location: LCCOMB_X81_Y38_N22
\display_reg|Div0|auto_generated|divider|divider|StageOut[31]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[31]~109_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~104_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[25]~103_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[31]~109_combout\);

-- Location: LCCOMB_X79_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux70~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux70~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux70~3_combout\,
	datab => \r_f|Mux70~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110_combout\);

-- Location: LCCOMB_X79_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux70~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux70~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux70~3_combout\,
	datab => \r_f|Mux70~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111_combout\);

-- Location: LCCOMB_X80_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X80_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[31]~109_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[31]~109_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[31]~109_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[31]~109_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X80_Y38_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X80_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[33]~275_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[33]~105_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[33]~275_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[33]~105_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y38_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y38_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[38]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[38]~276_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[32]~106_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[38]~276_combout\);

-- Location: LCCOMB_X80_Y38_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[38]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\);

-- Location: LCCOMB_X81_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\r_f|Mux69~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \r_f|Mux69~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\);

-- Location: LCCOMB_X80_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~114_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~114_combout\);

-- Location: LCCOMB_X80_Y38_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[36]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[36]~116_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~111_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[30]~110_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[36]~116_combout\);

-- Location: LCCOMB_X79_Y38_N22
\display_reg|Div0|auto_generated|divider|divider|StageOut[36]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[36]~115_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux70~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux70~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux70~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \r_f|Mux70~1_combout\,
	datad => \mux_reg|RegDst_out[3]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[36]~115_combout\);

-- Location: LCCOMB_X79_Y38_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux71~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux71~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux71~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux71~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118_combout\);

-- Location: LCCOMB_X79_Y38_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux71~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux71~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux71~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux71~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117_combout\);

-- Location: LCCOMB_X80_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X80_Y38_N6
\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[36]~116_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[36]~115_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[36]~116_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[36]~115_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[36]~116_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[36]~115_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[36]~116_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[36]~115_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X80_Y38_N8
\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~114_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~114_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~114_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X80_Y38_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[38]~276_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[38]~276_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[43]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[43]~277_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[37]~113_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[43]~277_combout\);

-- Location: LCCOMB_X79_Y37_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[43]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[43]~119_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[43]~119_combout\);

-- Location: LCCOMB_X79_Y38_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\r_f|Mux70~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux70~4_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\);

-- Location: LCCOMB_X77_Y37_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~121_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~121_combout\);

-- Location: LCCOMB_X79_Y38_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[41]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[41]~122_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux71~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux71~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[3]~2_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \r_f|Mux71~3_combout\,
	datad => \r_f|Mux71~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[41]~122_combout\);

-- Location: LCCOMB_X79_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[41]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[41]~123_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~118_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[35]~117_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[41]~123_combout\);

-- Location: LCCOMB_X79_Y37_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux72~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux72~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux72~3_combout\,
	datab => \r_f|Mux72~1_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \mux_reg|RegDst_out[3]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124_combout\);

-- Location: LCCOMB_X79_Y37_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux72~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux72~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux72~3_combout\,
	datab => \r_f|Mux72~1_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \mux_reg|RegDst_out[3]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125_combout\);

-- Location: LCCOMB_X79_Y37_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X79_Y37_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[41]~122_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[41]~123_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[41]~122_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[41]~123_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[41]~122_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[41]~123_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[41]~122_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[41]~123_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X79_Y37_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~121_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~121_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~121_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X79_Y37_N28
\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[43]~277_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[43]~119_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[43]~277_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[43]~119_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y37_N30
\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y37_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[48]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[48]~278_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[48]~278_combout\);

-- Location: LCCOMB_X76_Y37_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[48]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[48]~126_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[48]~126_combout\);

-- Location: LCCOMB_X77_Y37_N22
\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~128_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~128_combout\);

-- Location: LCCOMB_X77_Y37_N18
\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\r_f|Mux71~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \r_f|Mux71~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\);

-- Location: LCCOMB_X79_Y37_N18
\display_reg|Div0|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[46]~130_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~125_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[40]~124_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X79_Y37_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[46]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[46]~129_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux72~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux72~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux72~3_combout\,
	datab => \r_f|Mux72~1_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \mux_reg|RegDst_out[3]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[46]~129_combout\);

-- Location: LCCOMB_X79_Y37_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux73~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux73~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux73~3_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux73~1_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131_combout\);

-- Location: LCCOMB_X79_Y37_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux73~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux73~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux73~3_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux73~1_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132_combout\);

-- Location: LCCOMB_X77_Y37_N4
\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X77_Y37_N6
\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[46]~130_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[46]~129_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[46]~130_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[46]~129_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[46]~130_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[46]~129_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[46]~129_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X77_Y37_N8
\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~128_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~128_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~128_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~128_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X77_Y37_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[48]~278_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[48]~126_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[48]~278_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[48]~126_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y37_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y37_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[53]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[53]~279_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[47]~127_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[53]~279_combout\);

-- Location: LCCOMB_X76_Y37_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[53]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\);

-- Location: LCCOMB_X76_Y37_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~135_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~135_combout\);

-- Location: LCCOMB_X79_Y37_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\r_f|Mux72~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \r_f|Mux72~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\);

-- Location: LCCOMB_X77_Y37_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[51]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[51]~137_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~132_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[45]~131_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[51]~137_combout\);

-- Location: LCCOMB_X79_Y37_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[51]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux73~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux73~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux73~1_combout\,
	datad => \r_f|Mux73~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\);

-- Location: LCCOMB_X76_Y37_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux74~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux74~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux74~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \r_f|Mux74~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139_combout\);

-- Location: LCCOMB_X76_Y37_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux74~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux74~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux74~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \r_f|Mux74~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138_combout\);

-- Location: LCCOMB_X76_Y37_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X76_Y37_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[51]~137_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[51]~137_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[51]~137_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[51]~137_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X76_Y37_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~135_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~135_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~135_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~135_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X76_Y37_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[53]~279_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[53]~279_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y37_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y37_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[58]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[58]~280_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[58]~280_combout\);

-- Location: LCCOMB_X75_Y37_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[58]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[58]~140_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[58]~140_combout\);

-- Location: LCCOMB_X76_Y37_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\r_f|Mux73~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \r_f|Mux73~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\);

-- Location: LCCOMB_X75_Y37_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~142_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~142_combout\);

-- Location: LCCOMB_X76_Y37_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[56]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[56]~144_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~139_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[50]~138_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[56]~144_combout\);

-- Location: LCCOMB_X75_Y37_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[56]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[56]~143_combout\ = (\r_f|Mux74~4_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux74~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[56]~143_combout\);

-- Location: LCCOMB_X75_Y37_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145_combout\ = (\r_f|Mux75~4_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux75~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145_combout\);

-- Location: LCCOMB_X75_Y37_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146_combout\ = (\r_f|Mux75~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux75~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146_combout\);

-- Location: LCCOMB_X75_Y37_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X75_Y37_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[56]~144_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[56]~143_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[56]~144_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[56]~143_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[56]~144_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[56]~143_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[56]~144_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[56]~143_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X75_Y37_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~142_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~142_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~142_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X75_Y37_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[58]~280_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[58]~140_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[58]~280_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[58]~140_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y37_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y37_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\r_f|Mux74~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \r_f|Mux74~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\);

-- Location: LCCOMB_X75_Y37_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[63]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[63]~147_combout\);

-- Location: LCCOMB_X76_Y37_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[63]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[63]~281_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[57]~141_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[63]~281_combout\);

-- Location: LCCOMB_X76_Y41_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~149_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~149_combout\);

-- Location: LCCOMB_X75_Y37_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[61]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[61]~150_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \r_f|Mux75~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \r_f|Mux75~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[61]~150_combout\);

-- Location: LCCOMB_X75_Y37_N22
\display_reg|Div0|auto_generated|divider|divider|StageOut[61]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[61]~151_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~145_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[55]~146_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[61]~151_combout\);

-- Location: LCCOMB_X76_Y41_N22
\display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \r_f|Mux76~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \r_f|Mux76~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152_combout\);

-- Location: LCCOMB_X76_Y41_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \r_f|Mux76~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \r_f|Mux76~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153_combout\);

-- Location: LCCOMB_X76_Y41_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X76_Y41_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[61]~150_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[61]~151_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[61]~150_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[61]~151_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[61]~150_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[61]~151_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[61]~150_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[61]~151_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X76_Y41_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~149_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~149_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~149_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X76_Y41_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[63]~281_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[63]~147_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[63]~281_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y41_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y41_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[68]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[68]~282_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[62]~148_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[68]~282_combout\);

-- Location: LCCOMB_X76_Y41_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[68]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[68]~154_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[68]~154_combout\);

-- Location: LCCOMB_X77_Y41_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~156_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~156_combout\);

-- Location: LCCOMB_X75_Y37_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (\r_f|Mux75~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \r_f|Mux75~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\);

-- Location: LCCOMB_X77_Y41_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[66]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[66]~157_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux76~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux76~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux76~3_combout\,
	datad => \r_f|Mux76~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[66]~157_combout\);

-- Location: LCCOMB_X76_Y41_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[66]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[66]~158_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~153_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[60]~152_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[66]~158_combout\);

-- Location: LCCOMB_X77_Y41_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux77~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux77~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \r_f|Mux77~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux77~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160_combout\);

-- Location: LCCOMB_X77_Y41_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux77~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux77~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \r_f|Mux77~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux77~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159_combout\);

-- Location: LCCOMB_X77_Y41_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X77_Y41_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[66]~157_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[66]~158_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[66]~157_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[66]~158_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[66]~157_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[66]~158_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[66]~157_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[66]~158_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X77_Y41_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~156_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~156_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~156_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~156_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X77_Y41_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[68]~282_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[68]~154_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[68]~282_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[68]~154_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y41_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y42_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[73]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[73]~161_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[73]~161_combout\);

-- Location: LCCOMB_X77_Y41_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[73]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[73]~283_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[67]~155_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[73]~283_combout\);

-- Location: LCCOMB_X77_Y42_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~163_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~163_combout\);

-- Location: LCCOMB_X76_Y41_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\r_f|Mux76~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \r_f|Mux76~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\);

-- Location: LCCOMB_X77_Y41_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[71]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[71]~165_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~159_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[65]~160_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[71]~165_combout\);

-- Location: LCCOMB_X77_Y41_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[71]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[71]~164_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux77~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux77~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux77~3_combout\,
	datad => \r_f|Mux77~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[71]~164_combout\);

-- Location: LCCOMB_X77_Y42_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux78~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux78~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \r_f|Mux78~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux78~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166_combout\);

-- Location: LCCOMB_X77_Y42_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux78~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux78~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \r_f|Mux78~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux78~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167_combout\);

-- Location: LCCOMB_X77_Y42_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X77_Y42_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[71]~165_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[71]~164_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[71]~165_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[71]~164_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[71]~165_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[71]~164_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[71]~165_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[71]~164_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X77_Y42_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~163_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~163_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~163_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~163_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X77_Y42_N28
\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[73]~161_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[73]~283_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[73]~161_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[73]~283_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y42_N30
\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y42_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[78]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[78]~168_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[78]~168_combout\);

-- Location: LCCOMB_X77_Y42_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[78]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[78]~284_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[72]~162_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[78]~284_combout\);

-- Location: LCCOMB_X76_Y42_N22
\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~170_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~170_combout\);

-- Location: LCCOMB_X77_Y41_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- ((\r_f|Mux77~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \r_f|Mux77~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\);

-- Location: LCCOMB_X77_Y42_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[76]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[76]~171_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \r_f|Mux78~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \r_f|Mux78~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[76]~171_combout\);

-- Location: LCCOMB_X77_Y42_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[76]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[76]~172_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~167_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[70]~166_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[76]~172_combout\);

-- Location: LCCOMB_X76_Y42_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \r_f|Mux79~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \r_f|Mux79~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174_combout\);

-- Location: LCCOMB_X76_Y42_N18
\display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \r_f|Mux79~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \r_f|Mux79~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173_combout\);

-- Location: LCCOMB_X76_Y42_N0
\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X76_Y42_N2
\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[76]~171_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[76]~172_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[76]~171_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[76]~172_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[76]~171_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[76]~172_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[76]~171_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[76]~172_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X76_Y42_N4
\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~170_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~170_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~170_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~170_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X76_Y42_N6
\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[78]~168_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[78]~284_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[78]~168_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[78]~284_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y42_N8
\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y38_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux80~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux80~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux80~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux80~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181_combout\);

-- Location: LCCOMB_X79_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux80~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux80~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux80~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux80~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180_combout\);

-- Location: LCCOMB_X79_Y42_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X76_Y42_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[83]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[83]~175_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[83]~175_combout\);

-- Location: LCCOMB_X76_Y42_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[83]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[83]~285_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[77]~169_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[83]~285_combout\);

-- Location: LCCOMB_X77_Y42_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\r_f|Mux78~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \r_f|Mux78~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\);

-- Location: LCCOMB_X79_Y42_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~177_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~177_combout\);

-- Location: LCCOMB_X77_Y42_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[81]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[81]~178_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux79~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux79~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[3]~2_combout\,
	datab => \r_f|Mux79~3_combout\,
	datac => \r_f|Mux79~1_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[81]~178_combout\);

-- Location: LCCOMB_X76_Y42_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[81]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[81]~179_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~174_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[75]~173_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[81]~179_combout\);

-- Location: LCCOMB_X79_Y42_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[81]~178_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[81]~179_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[81]~178_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[81]~179_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[81]~178_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[81]~179_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[81]~178_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[81]~179_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X79_Y42_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~177_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~177_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~177_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X79_Y42_N28
\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[83]~175_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[83]~285_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[83]~175_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[83]~285_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y42_N30
\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y42_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[88]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[88]~182_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[88]~182_combout\);

-- Location: LCCOMB_X79_Y42_N18
\display_reg|Div0|auto_generated|divider|divider|StageOut[88]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[88]~286_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[82]~176_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[88]~286_combout\);

-- Location: LCCOMB_X76_Y42_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- ((\r_f|Mux79~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \r_f|Mux79~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\);

-- Location: LCCOMB_X79_Y42_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~184_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~184_combout\);

-- Location: LCCOMB_X79_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[86]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[86]~185_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux80~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux80~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux80~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux80~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[86]~185_combout\);

-- Location: LCCOMB_X79_Y42_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[86]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[86]~186_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~181_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[80]~180_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[86]~186_combout\);

-- Location: LCCOMB_X79_Y41_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux81~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \r_f|Mux81~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux81~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187_combout\);

-- Location: LCCOMB_X79_Y41_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux81~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \r_f|Mux81~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux81~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188_combout\);

-- Location: LCCOMB_X79_Y42_N6
\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X79_Y42_N8
\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[86]~185_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[86]~186_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[86]~185_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[86]~186_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[86]~185_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[86]~186_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[86]~185_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[86]~186_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X79_Y42_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~184_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~184_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~184_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X79_Y42_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[88]~182_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[88]~286_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[88]~182_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[88]~286_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y42_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- (\r_f|Mux80~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux80~4_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\);

-- Location: LCCOMB_X79_Y42_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[93]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[93]~287_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[87]~183_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[93]~287_combout\);

-- Location: LCCOMB_X79_Y41_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[93]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[93]~189_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[93]~189_combout\);

-- Location: LCCOMB_X79_Y41_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~191_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~191_combout\);

-- Location: LCCOMB_X79_Y41_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux81~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux81~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux81~3_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \r_f|Mux81~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\);

-- Location: LCCOMB_X79_Y41_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~193_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~187_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[85]~188_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~193_combout\);

-- Location: LCCOMB_X79_Y41_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux82~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux82~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux82~3_combout\,
	datad => \r_f|Mux82~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195_combout\);

-- Location: LCCOMB_X79_Y41_N18
\display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux82~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux82~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux82~3_combout\,
	datad => \r_f|Mux82~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194_combout\);

-- Location: LCCOMB_X79_Y41_N0
\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X79_Y41_N2
\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~193_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~193_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~193_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~193_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X79_Y41_N4
\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~191_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~191_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~191_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X79_Y41_N6
\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[93]~287_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[93]~189_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[93]~287_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[93]~189_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y41_N8
\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y41_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[98]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[98]~288_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[92]~190_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[98]~288_combout\);

-- Location: LCCOMB_X79_Y40_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[98]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[98]~196_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[98]~196_combout\);

-- Location: LCCOMB_X79_Y40_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~197_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~197_combout\);

-- Location: LCCOMB_X79_Y41_N22
\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[91]~192_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\);

-- Location: LCCOMB_X79_Y40_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[96]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[96]~198_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux82~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux82~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux82~1_combout\,
	datab => \r_f|Mux82~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[96]~198_combout\);

-- Location: LCCOMB_X79_Y41_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[96]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[96]~199_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~195_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[90]~194_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[96]~199_combout\);

-- Location: LCCOMB_X79_Y40_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux83~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux83~1_combout\,
	datab => \r_f|Mux83~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201_combout\);

-- Location: LCCOMB_X79_Y40_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux83~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux83~1_combout\,
	datab => \r_f|Mux83~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200_combout\);

-- Location: LCCOMB_X79_Y40_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X79_Y40_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[96]~198_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[96]~199_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[96]~198_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[96]~199_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[96]~198_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[96]~199_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[96]~198_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[96]~199_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X79_Y40_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~197_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~197_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~197_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~197_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X79_Y40_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[98]~288_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[98]~196_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[98]~288_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[98]~196_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y40_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y40_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux83~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux83~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \r_f|Mux83~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\);

-- Location: LCCOMB_X79_Y40_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~206_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~201_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[95]~200_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~206_combout\);

-- Location: LCCOMB_X82_Y40_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux84~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux84~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux84~3_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207_combout\);

-- Location: LCCOMB_X82_Y40_N18
\display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux84~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux84~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux84~3_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208_combout\);

-- Location: LCCOMB_X81_Y40_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X81_Y40_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~206_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~206_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~206_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~206_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X81_Y40_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[103]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[103]~202_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[103]~202_combout\);

-- Location: LCCOMB_X79_Y40_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[103]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[103]~290_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[97]~289_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[103]~290_combout\);

-- Location: LCCOMB_X79_Y40_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (\r_f|Mux82~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \r_f|Mux82~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\);

-- Location: LCCOMB_X82_Y40_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~204_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~204_combout\);

-- Location: LCCOMB_X81_Y40_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~204_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~204_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~204_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X81_Y40_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[103]~202_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[103]~290_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[103]~202_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[103]~290_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y40_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\);

-- Location: LCCOMB_X82_Y40_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~210_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~210_combout\);

-- Location: LCCOMB_X82_Y40_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[101]~205_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\);

-- Location: LCCOMB_X82_Y40_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[106]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[106]~211_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux84~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux84~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux84~3_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux84~1_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[106]~211_combout\);

-- Location: LCCOMB_X82_Y40_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[106]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[106]~212_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~208_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[100]~207_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[106]~212_combout\);

-- Location: LCCOMB_X83_Y38_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux85~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux85~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \r_f|Mux85~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux85~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214_combout\);

-- Location: LCCOMB_X83_Y38_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux85~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux85~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \r_f|Mux85~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux85~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213_combout\);

-- Location: LCCOMB_X82_Y40_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X82_Y40_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[106]~211_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[106]~212_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[106]~211_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[106]~212_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[106]~211_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[106]~212_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[106]~211_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[106]~212_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X82_Y40_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~210_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~210_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~210_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~210_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X81_Y40_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[108]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[108]~209_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[108]~209_combout\);

-- Location: LCCOMB_X82_Y40_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[108]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[108]~291_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[102]~203_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[108]~291_combout\);

-- Location: LCCOMB_X82_Y40_N28
\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[108]~209_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[108]~291_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[108]~209_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[108]~291_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\);

-- Location: LCCOMB_X82_Y40_N30
\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\);

-- Location: LCCOMB_X83_Y40_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[113]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[113]~215_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[113]~215_combout\);

-- Location: LCCOMB_X83_Y40_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[113]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[113]~293_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[107]~292_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[113]~293_combout\);

-- Location: LCCOMB_X82_Y40_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & 
-- (\r_f|Mux84~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \r_f|Mux84~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\);

-- Location: LCCOMB_X83_Y40_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~217_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~217_combout\);

-- Location: LCCOMB_X83_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux85~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux85~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_reg|RegDst_out[3]~2_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \r_f|Mux85~1_combout\,
	datad => \r_f|Mux85~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\);

-- Location: LCCOMB_X82_Y40_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~219_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~214_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[105]~213_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~219_combout\);

-- Location: LCCOMB_X84_Y40_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux86~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \r_f|Mux86~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux86~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220_combout\);

-- Location: LCCOMB_X84_Y40_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux86~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \r_f|Mux86~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux86~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221_combout\);

-- Location: LCCOMB_X83_Y40_N4
\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X83_Y40_N6
\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~219_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~219_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~219_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~219_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X83_Y40_N8
\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~217_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~217_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~217_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X83_Y40_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[113]~215_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[113]~293_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[113]~215_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[113]~293_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\);

-- Location: LCCOMB_X83_Y40_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\);

-- Location: LCCOMB_X83_Y40_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[118]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[118]~294_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[112]~216_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[118]~294_combout\);

-- Location: LCCOMB_X84_Y40_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[118]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[118]~222_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[118]~222_combout\);

-- Location: LCCOMB_X84_Y40_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~223_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~223_combout\);

-- Location: LCCOMB_X83_Y40_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[111]~218_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\);

-- Location: LCCOMB_X84_Y40_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[116]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[116]~225_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~221_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[110]~220_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[116]~225_combout\);

-- Location: LCCOMB_X84_Y40_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[116]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[116]~224_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux86~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \r_f|Mux86~1_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux86~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[116]~224_combout\);

-- Location: LCCOMB_X80_Y40_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux87~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux87~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux87~1_combout\,
	datab => \r_f|Mux87~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227_combout\);

-- Location: LCCOMB_X80_Y40_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux87~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux87~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux87~1_combout\,
	datab => \r_f|Mux87~3_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226_combout\);

-- Location: LCCOMB_X83_Y40_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X83_Y40_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[116]~225_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[116]~224_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[116]~225_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[116]~224_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[116]~225_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[116]~224_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[116]~225_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[116]~224_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X83_Y40_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~223_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X83_Y40_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[118]~294_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[118]~222_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[118]~294_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[118]~222_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\);

-- Location: LCCOMB_X83_Y40_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\);

-- Location: LCCOMB_X83_Y40_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[123]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[123]~296_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[117]~295_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[123]~296_combout\);

-- Location: LCCOMB_X80_Y40_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[123]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[123]~228_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[123]~228_combout\);

-- Location: LCCOMB_X80_Y40_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~230_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~230_combout\);

-- Location: LCCOMB_X80_Y40_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & 
-- (\r_f|Mux86~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \r_f|Mux86~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\);

-- Location: LCCOMB_X80_Y40_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[121]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[121]~231_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux87~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux87~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \r_f|Mux87~3_combout\,
	datac => \r_f|Mux87~1_combout\,
	datad => \mux_reg|RegDst_out[3]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[121]~231_combout\);

-- Location: LCCOMB_X80_Y40_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[121]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[121]~232_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~226_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[115]~227_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[121]~232_combout\);

-- Location: LCCOMB_X79_Y45_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux88~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux88~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux88~3_combout\,
	datad => \r_f|Mux88~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233_combout\);

-- Location: LCCOMB_X79_Y45_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux88~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux88~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux88~3_combout\,
	datad => \r_f|Mux88~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\);

-- Location: LCCOMB_X80_Y40_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X80_Y40_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[121]~231_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[121]~232_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[121]~231_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[121]~232_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[121]~231_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[121]~232_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[121]~231_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[121]~232_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X80_Y40_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~230_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~230_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~230_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~230_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X80_Y40_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[123]~296_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[123]~228_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[123]~296_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[123]~228_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y40_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y40_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- (\r_f|Mux87~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \r_f|Mux87~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\);

-- Location: LCCOMB_X80_Y40_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[128]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[128]~297_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[122]~229_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[128]~297_combout\);

-- Location: LCCOMB_X80_Y39_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[128]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[128]~235_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[128]~235_combout\);

-- Location: LCCOMB_X80_Y39_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~237_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~237_combout\);

-- Location: LCCOMB_X80_Y39_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[126]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[126]~238_combout\ = (\r_f|Mux88~4_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux88~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[126]~238_combout\);

-- Location: LCCOMB_X80_Y40_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[126]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[126]~239_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[120]~233_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[126]~239_combout\);

-- Location: LCCOMB_X80_Y39_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241_combout\ = (\r_f|Mux89~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux89~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241_combout\);

-- Location: LCCOMB_X80_Y39_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240_combout\ = (\r_f|Mux89~4_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux89~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240_combout\);

-- Location: LCCOMB_X80_Y39_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X80_Y39_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[126]~238_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[126]~239_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[126]~238_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[126]~239_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[126]~238_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[126]~239_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[126]~238_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[126]~239_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X80_Y39_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~237_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~237_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~237_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X80_Y39_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[128]~297_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[128]~235_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[128]~297_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[128]~235_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y39_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y39_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[133]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[133]~298_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[127]~236_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[133]~298_combout\);

-- Location: LCCOMB_X80_Y39_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[133]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[133]~242_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[133]~242_combout\);

-- Location: LCCOMB_X80_Y39_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & 
-- (\r_f|Mux88~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux88~4_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\);

-- Location: LCCOMB_X79_Y39_N18
\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~243_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~243_combout\);

-- Location: LCCOMB_X80_Y39_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[131]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[131]~244_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \r_f|Mux89~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \r_f|Mux89~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[131]~244_combout\);

-- Location: LCCOMB_X80_Y39_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[131]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[131]~245_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~241_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[125]~240_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[131]~245_combout\);

-- Location: LCCOMB_X79_Y39_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247_combout\ = (\r_f|Mux90~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux90~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247_combout\);

-- Location: LCCOMB_X79_Y39_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246_combout\ = (\r_f|Mux90~4_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux90~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246_combout\);

-- Location: LCCOMB_X79_Y39_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X79_Y39_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[131]~244_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[131]~245_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[131]~244_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[131]~245_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[131]~244_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[131]~245_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[131]~244_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[131]~245_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X79_Y39_N24
\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~243_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~243_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~243_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X79_Y39_N26
\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[133]~298_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[133]~242_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[133]~298_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[133]~242_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y39_N28
\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y38_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[138]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[138]~248_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[138]~248_combout\);

-- Location: LCCOMB_X79_Y39_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[138]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[138]~299_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[132]~303_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[138]~299_combout\);

-- Location: LCCOMB_X77_Y38_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~249_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~249_combout\);

-- Location: LCCOMB_X80_Y39_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- (\r_f|Mux89~4_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \r_f|Mux89~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\);

-- Location: LCCOMB_X77_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[136]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[136]~250_combout\ = (\r_f|Mux90~4_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_f|Mux90~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[136]~250_combout\);

-- Location: LCCOMB_X79_Y39_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[136]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[136]~251_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~246_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[130]~247_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[136]~251_combout\);

-- Location: LCCOMB_X77_Y38_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \r_f|Mux91~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \r_f|Mux91~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252_combout\);

-- Location: LCCOMB_X77_Y38_N8
\display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \r_f|Mux91~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \r_f|Mux91~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253_combout\);

-- Location: LCCOMB_X77_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X77_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[136]~250_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[136]~251_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[136]~250_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[136]~251_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[136]~250_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[136]~251_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[136]~250_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[136]~251_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X77_Y38_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~249_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~249_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~249_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~249_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X77_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[138]~248_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[138]~299_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[138]~248_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[138]~299_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y38_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[143]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[143]~254_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[143]~254_combout\);

-- Location: LCCOMB_X77_Y38_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[143]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[143]~300_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\) # 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[143]~300_combout\);

-- Location: LCCOMB_X77_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & 
-- ((\r_f|Mux90~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datac => \r_f|Mux90~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\);

-- Location: LCCOMB_X76_Y38_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~255_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~255_combout\);

-- Location: LCCOMB_X76_Y38_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[141]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[141]~256_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \r_f|Mux91~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \r_f|Mux91~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[141]~256_combout\);

-- Location: LCCOMB_X77_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[141]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[141]~257_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~252_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[135]~253_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[141]~257_combout\);

-- Location: LCCOMB_X76_Y38_N18
\display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258_combout\ = (\r_f|Mux92~4_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux92~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258_combout\);

-- Location: LCCOMB_X76_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259_combout\ = (\r_f|Mux92~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux92~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259_combout\);

-- Location: LCCOMB_X76_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259_combout\,
	datad => VCC,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X76_Y38_N6
\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[141]~256_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[141]~257_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[141]~256_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[141]~257_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[141]~256_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[141]~257_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[141]~256_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[141]~257_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X76_Y38_N8
\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~255_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~255_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~255_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X76_Y38_N10
\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[143]~254_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[143]~300_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[143]~254_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[143]~300_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|StageOut[148]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[148]~260_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[148]~260_combout\);

-- Location: LCCOMB_X76_Y38_N22
\display_reg|Div0|auto_generated|divider|divider|StageOut[148]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[148]~301_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[142]~305_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[148]~301_combout\);

-- Location: LCCOMB_X76_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- ((\r_f|Mux91~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datad => \r_f|Mux91~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\);

-- Location: LCCOMB_X76_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~262_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~262_combout\);

-- Location: LCCOMB_X76_Y38_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[146]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[146]~264_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~258_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[140]~259_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[146]~264_combout\);

-- Location: LCCOMB_X76_Y44_N16
\display_reg|Div0|auto_generated|divider|divider|StageOut[146]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[146]~263_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux92~3_combout\)) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux92~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux92~3_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \mux_reg|RegDst_out[3]~2_combout\,
	datad => \r_f|Mux92~1_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[146]~263_combout\);

-- Location: LCCOMB_X79_Y45_N6
\display_reg|Div0|auto_generated|divider|divider|StageOut[145]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~265_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux93~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux93~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux93~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \r_f|Mux93~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~265_combout\);

-- Location: LCCOMB_X79_Y45_N2
\display_reg|Div0|auto_generated|divider|divider|StageOut[145]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~266_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux93~3_combout\))) # 
-- (!\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux93~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux93~1_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \r_f|Mux93~3_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~266_combout\);

-- Location: LCCOMB_X75_Y38_N14
\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[145]~265_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[145]~266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~265_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~266_combout\,
	datad => VCC,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X75_Y38_N16
\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[146]~264_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[146]~263_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[146]~264_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|StageOut[146]~263_combout\)))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[146]~264_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[146]~263_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[146]~264_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[146]~263_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X75_Y38_N18
\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~262_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~262_combout\)))))
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\) # 
-- (\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~262_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X75_Y38_N20
\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[148]~260_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[148]~301_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[148]~260_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[148]~301_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y38_N22
\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y39_N8
\display_reg|Equal32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~1_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \display_reg|Equal32~1_combout\);

-- Location: LCCOMB_X76_Y39_N30
\display_reg|Equal32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~0_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Equal32~0_combout\);

-- Location: LCCOMB_X77_Y39_N12
\display_reg|Equal32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\display_reg|Equal32~1_combout\ & 
-- \display_reg|Equal32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \display_reg|Equal32~1_combout\,
	datad => \display_reg|Equal32~0_combout\,
	combout => \display_reg|Equal32~2_combout\);

-- Location: LCCOMB_X75_Y38_N12
\display_reg|Div0|auto_generated|divider|divider|StageOut[153]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[153]~267_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[153]~267_combout\);

-- Location: LCCOMB_X76_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[153]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[153]~302_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\) # 
-- ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|StageOut[147]~261_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[153]~302_combout\);

-- Location: LCCOMB_X75_Y38_N26
\display_reg|Div0|auto_generated|divider|divider|StageOut[152]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[152]~269_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[152]~269_combout\);

-- Location: LCCOMB_X76_Y38_N0
\display_reg|Div0|auto_generated|divider|divider|StageOut[152]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[152]~268_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- ((\r_f|Mux92~4_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \r_f|Mux92~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[152]~268_combout\);

-- Location: LCCOMB_X75_Y38_N30
\display_reg|Div0|auto_generated|divider|divider|StageOut[151]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[151]~271_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|StageOut[145]~266_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|StageOut[145]~265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~266_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|StageOut[145]~265_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[151]~271_combout\);

-- Location: LCCOMB_X75_Y38_N28
\display_reg|Div0|auto_generated|divider|divider|StageOut[151]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[151]~270_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \r_f|Mux93~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \r_f|Mux93~4_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[151]~270_combout\);

-- Location: LCCOMB_X75_Y38_N10
\display_reg|Div0|auto_generated|divider|divider|StageOut[150]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[150]~273_combout\ = (\r_f|Mux94~4_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux94~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[150]~273_combout\);

-- Location: LCCOMB_X75_Y38_N24
\display_reg|Div0|auto_generated|divider|divider|StageOut[150]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|StageOut[150]~272_combout\ = (\r_f|Mux94~4_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux94~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|StageOut[150]~272_combout\);

-- Location: LCCOMB_X75_Y38_N0
\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|StageOut[150]~273_combout\) # (\display_reg|Div0|auto_generated|divider|divider|StageOut[150]~272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[150]~273_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[150]~272_combout\,
	datad => VCC,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\);

-- Location: LCCOMB_X75_Y38_N2
\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[151]~271_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[151]~270_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[151]~271_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[151]~270_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\);

-- Location: LCCOMB_X75_Y38_N4
\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ & ((\display_reg|Div0|auto_generated|divider|divider|StageOut[152]~269_combout\) 
-- # (\display_reg|Div0|auto_generated|divider|divider|StageOut[152]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[152]~269_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[152]~268_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\);

-- Location: LCCOMB_X75_Y38_N6
\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|StageOut[153]~267_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|StageOut[153]~302_combout\ & 
-- !\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|StageOut[153]~267_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|StageOut[153]~302_combout\,
	datad => VCC,
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\,
	cout => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y38_N8
\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ = \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	combout => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y40_N0
\display_reg|Equal32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~4_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \display_reg|Equal32~4_combout\);

-- Location: LCCOMB_X76_Y40_N2
\display_reg|Equal32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~3_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \display_reg|Equal32~3_combout\);

-- Location: LCCOMB_X77_Y40_N30
\display_reg|Equal32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~5_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & (\display_reg|Equal32~4_combout\ & 
-- \display_reg|Equal32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datac => \display_reg|Equal32~4_combout\,
	datad => \display_reg|Equal32~3_combout\,
	combout => \display_reg|Equal32~5_combout\);

-- Location: LCCOMB_X77_Y39_N10
\display_reg|Equal32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~7_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \display_reg|Equal32~7_combout\);

-- Location: LCCOMB_X77_Y39_N18
\display_reg|Equal32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~6_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Equal32~6_combout\);

-- Location: LCCOMB_X77_Y39_N20
\display_reg|Equal32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~8_combout\ = (\display_reg|Equal32~7_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|Equal32~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal32~7_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~6_combout\,
	combout => \display_reg|Equal32~8_combout\);

-- Location: LCCOMB_X77_Y39_N2
\display_reg|Equal41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal41~0_combout\ = (\display_reg|Equal32~2_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\display_reg|Equal32~5_combout\ & \display_reg|Equal32~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal32~2_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \display_reg|Equal32~5_combout\,
	datad => \display_reg|Equal32~8_combout\,
	combout => \display_reg|Equal41~0_combout\);

-- Location: LCCOMB_X76_Y36_N22
\display_reg|Equal43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal43~0_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|Equal41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Equal41~0_combout\,
	combout => \display_reg|Equal43~0_combout\);

-- Location: LCCOMB_X77_Y39_N28
\display_reg|Equal32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~9_combout\ = (\display_reg|Equal32~2_combout\ & (\display_reg|Equal32~8_combout\ & (\display_reg|Equal32~5_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal32~2_combout\,
	datab => \display_reg|Equal32~8_combout\,
	datac => \display_reg|Equal32~5_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Equal32~9_combout\);

-- Location: LCCOMB_X76_Y36_N20
\display_reg|Equal38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal38~0_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|Equal32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~9_combout\,
	combout => \display_reg|Equal38~0_combout\);

-- Location: LCCOMB_X76_Y36_N4
\display_reg|Equal36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal36~3_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|Equal32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~9_combout\,
	combout => \display_reg|Equal36~3_combout\);

-- Location: LCCOMB_X77_Y39_N26
\display_reg|Equal32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal32~10_combout\ = (\display_reg|Equal32~2_combout\ & (\display_reg|Equal32~5_combout\ & \display_reg|Equal32~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal32~2_combout\,
	datac => \display_reg|Equal32~5_combout\,
	datad => \display_reg|Equal32~8_combout\,
	combout => \display_reg|Equal32~10_combout\);

-- Location: LCCOMB_X77_Y36_N6
\display_reg|Equal33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal33~0_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & \display_reg|Equal32~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~10_combout\,
	combout => \display_reg|Equal33~0_combout\);

-- Location: LCCOMB_X77_Y36_N28
\display_reg|Equal41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal41~1_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & \display_reg|Equal32~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~10_combout\,
	combout => \display_reg|Equal41~1_combout\);

-- Location: LCCOMB_X77_Y36_N30
\display_reg|two_segments[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[5]~5_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (!\display_reg|Equal33~0_combout\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ 
-- & ((!\display_reg|Equal41~1_combout\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \display_reg|Equal33~0_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Equal41~1_combout\,
	combout => \display_reg|two_segments[5]~5_combout\);

-- Location: LCCOMB_X77_Y36_N18
\display_reg|Equal36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal36~2_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|Equal36~2_combout\);

-- Location: LCCOMB_X76_Y36_N10
\display_reg|Equal47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal47~0_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|Equal41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Equal41~0_combout\,
	combout => \display_reg|Equal47~0_combout\);

-- Location: LCCOMB_X77_Y39_N4
\display_reg|Equal42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal42~0_combout\ = (\display_reg|Equal32~2_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\display_reg|Equal32~5_combout\ & \display_reg|Equal32~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal32~2_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datac => \display_reg|Equal32~5_combout\,
	datad => \display_reg|Equal32~8_combout\,
	combout => \display_reg|Equal42~0_combout\);

-- Location: LCCOMB_X77_Y36_N14
\display_reg|Equal46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal46~0_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \display_reg|Equal42~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Equal42~0_combout\,
	combout => \display_reg|Equal46~0_combout\);

-- Location: LCCOMB_X76_Y36_N2
\display_reg|WideNor2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor2~1_combout\ = (!\display_reg|Equal47~0_combout\ & (!\display_reg|Equal46~0_combout\ & ((!\display_reg|Equal33~0_combout\) # (!\display_reg|Equal36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal47~0_combout\,
	datab => \display_reg|Equal36~2_combout\,
	datac => \display_reg|Equal46~0_combout\,
	datad => \display_reg|Equal33~0_combout\,
	combout => \display_reg|WideNor2~1_combout\);

-- Location: LCCOMB_X76_Y36_N8
\display_reg|WideNor2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor2~0_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (\display_reg|Equal32~9_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~9_combout\,
	combout => \display_reg|WideNor2~0_combout\);

-- Location: LCCOMB_X76_Y36_N0
\display_reg|WideNor2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor2~2_combout\ = (\display_reg|Equal43~0_combout\) # (((\display_reg|WideNor2~0_combout\) # (\display_reg|Equal38~0_combout\)) # (!\display_reg|WideNor2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal43~0_combout\,
	datab => \display_reg|WideNor2~1_combout\,
	datac => \display_reg|WideNor2~0_combout\,
	datad => \display_reg|Equal38~0_combout\,
	combout => \display_reg|WideNor2~2_combout\);

-- Location: LCCOMB_X77_Y36_N2
\display_reg|WideNor2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor2~4_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & 
-- (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)))) # (!\display_reg|Equal32~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Equal32~9_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|WideNor2~4_combout\);

-- Location: LCCOMB_X77_Y36_N10
\display_reg|WideNor2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor2~5_combout\ = (\display_reg|WideNor2~4_combout\ & (((!\display_reg|Equal41~1_combout\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \display_reg|WideNor2~4_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Equal41~1_combout\,
	combout => \display_reg|WideNor2~5_combout\);

-- Location: LCCOMB_X77_Y36_N4
\display_reg|Equal42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal42~1_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \display_reg|Equal42~1_combout\);

-- Location: LCCOMB_X77_Y36_N16
\display_reg|Equal44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal44~0_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & \display_reg|Equal32~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~10_combout\,
	combout => \display_reg|Equal44~0_combout\);

-- Location: LCCOMB_X77_Y36_N22
\display_reg|WideNor2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor2~3_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Equal44~0_combout\) # ((!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- \display_reg|Equal41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \display_reg|Equal44~0_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Equal41~1_combout\,
	combout => \display_reg|WideNor2~3_combout\);

-- Location: LCCOMB_X77_Y36_N24
\display_reg|WideNor2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor2~6_combout\ = ((\display_reg|WideNor2~3_combout\) # ((\display_reg|Equal42~1_combout\ & \display_reg|Equal42~0_combout\))) # (!\display_reg|WideNor2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor2~5_combout\,
	datab => \display_reg|Equal42~1_combout\,
	datac => \display_reg|WideNor2~3_combout\,
	datad => \display_reg|Equal42~0_combout\,
	combout => \display_reg|WideNor2~6_combout\);

-- Location: LCCOMB_X77_Y36_N0
\display_reg|two_segments[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[5]~4_combout\ = (!\r_f|Mux64~4_combout\ & ((\display_reg|WideNor2~2_combout\) # (\display_reg|WideNor2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor2~2_combout\,
	datac => \r_f|Mux64~4_combout\,
	datad => \display_reg|WideNor2~6_combout\,
	combout => \display_reg|two_segments[5]~4_combout\);

-- Location: LCCOMB_X76_Y36_N24
\display_reg|two_segments[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[5]~6_combout\ = (\display_reg|two_segments[5]~5_combout\ & (\display_reg|two_segments[5]~4_combout\ & ((!\display_reg|Equal44~0_combout\) # (!\display_reg|Equal36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|two_segments[5]~5_combout\,
	datab => \display_reg|Equal36~2_combout\,
	datac => \display_reg|two_segments[5]~4_combout\,
	datad => \display_reg|Equal44~0_combout\,
	combout => \display_reg|two_segments[5]~6_combout\);

-- Location: LCCOMB_X76_Y36_N14
\display_reg|two_segments[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[0]~7_combout\ = (\display_reg|Equal43~0_combout\) # ((\display_reg|Equal38~0_combout\) # ((\display_reg|Equal36~3_combout\) # (!\display_reg|two_segments[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal43~0_combout\,
	datab => \display_reg|Equal38~0_combout\,
	datac => \display_reg|Equal36~3_combout\,
	datad => \display_reg|two_segments[5]~6_combout\,
	combout => \display_reg|two_segments[0]~7_combout\);

-- Location: LCCOMB_X76_Y36_N18
\display_reg|Equal34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal34~0_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|Equal32~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~9_combout\,
	combout => \display_reg|Equal34~0_combout\);

-- Location: LCCOMB_X76_Y36_N12
\display_reg|WideNor2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor2~7_combout\ = (\display_reg|WideNor2~1_combout\ & (!\display_reg|Equal43~0_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\) # (!\display_reg|Equal34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \display_reg|WideNor2~1_combout\,
	datac => \display_reg|Equal43~0_combout\,
	datad => \display_reg|Equal34~0_combout\,
	combout => \display_reg|WideNor2~7_combout\);

-- Location: LCCOMB_X76_Y36_N28
\display_reg|two_segments[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[1]~8_combout\ = (((\display_reg|Equal36~2_combout\ & \display_reg|Equal44~0_combout\)) # (!\display_reg|two_segments[5]~4_combout\)) # (!\display_reg|WideNor2~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor2~7_combout\,
	datab => \display_reg|Equal36~2_combout\,
	datac => \display_reg|two_segments[5]~4_combout\,
	datad => \display_reg|Equal44~0_combout\,
	combout => \display_reg|two_segments[1]~8_combout\);

-- Location: LCCOMB_X76_Y36_N30
\display_reg|two_segments[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[2]~9_combout\ = (\display_reg|Equal47~0_combout\) # ((\display_reg|Equal46~0_combout\) # ((\display_reg|Equal34~0_combout\ & \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal47~0_combout\,
	datab => \display_reg|Equal34~0_combout\,
	datac => \display_reg|Equal46~0_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \display_reg|two_segments[2]~9_combout\);

-- Location: LCCOMB_X76_Y36_N6
\display_reg|two_segments[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[2]~10_combout\ = (\display_reg|two_segments[2]~9_combout\) # (((\display_reg|Equal36~2_combout\ & \display_reg|Equal44~0_combout\)) # (!\display_reg|two_segments[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|two_segments[2]~9_combout\,
	datab => \display_reg|Equal36~2_combout\,
	datac => \display_reg|two_segments[5]~4_combout\,
	datad => \display_reg|Equal44~0_combout\,
	combout => \display_reg|two_segments[2]~10_combout\);

-- Location: LCCOMB_X77_Y36_N20
\display_reg|two_segments[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[4]~11_combout\ = (!\r_f|Mux64~4_combout\ & (\display_reg|WideNor2~5_combout\ & ((\display_reg|WideNor2~2_combout\) # (\display_reg|WideNor2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor2~2_combout\,
	datab => \display_reg|WideNor2~6_combout\,
	datac => \r_f|Mux64~4_combout\,
	datad => \display_reg|WideNor2~5_combout\,
	combout => \display_reg|two_segments[4]~11_combout\);

-- Location: LCCOMB_X77_Y36_N8
\display_reg|two_segments[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[3]~12_combout\ = (\display_reg|Equal47~0_combout\) # (((\display_reg|Equal42~1_combout\ & \display_reg|Equal42~0_combout\)) # (!\display_reg|two_segments[4]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal47~0_combout\,
	datab => \display_reg|two_segments[4]~11_combout\,
	datac => \display_reg|Equal42~1_combout\,
	datad => \display_reg|Equal42~0_combout\,
	combout => \display_reg|two_segments[3]~12_combout\);

-- Location: LCCOMB_X76_Y36_N26
\display_reg|two_segments[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[4]~13_combout\ = ((\display_reg|Equal33~0_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ 
-- (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)))) # (!\display_reg|two_segments[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|two_segments[4]~11_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Equal33~0_combout\,
	combout => \display_reg|two_segments[4]~13_combout\);

-- Location: LCCOMB_X76_Y36_N16
\display_reg|two_segments[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[5]~14_combout\ = (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\display_reg|Equal32~9_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\) 
-- # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Equal32~9_combout\,
	combout => \display_reg|two_segments[5]~14_combout\);

-- Location: LCCOMB_X75_Y36_N26
\display_reg|two_segments[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[5]~15_combout\ = (\display_reg|two_segments[5]~14_combout\) # (!\display_reg|two_segments[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|two_segments[5]~6_combout\,
	datad => \display_reg|two_segments[5]~14_combout\,
	combout => \display_reg|two_segments[5]~15_combout\);

-- Location: LCCOMB_X77_Y36_N12
\display_reg|two_segments[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[6]~16_combout\ = (\display_reg|Equal32~9_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Equal32~9_combout\,
	datac => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|two_segments[6]~16_combout\);

-- Location: LCCOMB_X77_Y36_N26
\display_reg|two_segments[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[6]~17_combout\ = (!\r_f|Mux64~4_combout\ & ((\display_reg|two_segments[6]~16_combout\) # ((!\display_reg|WideNor2~2_combout\ & !\display_reg|WideNor2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor2~2_combout\,
	datab => \display_reg|WideNor2~6_combout\,
	datac => \r_f|Mux64~4_combout\,
	datad => \display_reg|two_segments[6]~16_combout\,
	combout => \display_reg|two_segments[6]~17_combout\);

-- Location: LCCOMB_X72_Y38_N0
\display_reg|data_in_complement[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[0]~1_cout\ = CARRY(!\r_f|Mux95~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux95~4_combout\,
	datad => VCC,
	cout => \display_reg|data_in_complement[0]~1_cout\);

-- Location: LCCOMB_X72_Y38_N2
\display_reg|data_in_complement[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[1]~2_combout\ = (\r_f|Mux94~4_combout\ & ((\display_reg|data_in_complement[0]~1_cout\) # (GND))) # (!\r_f|Mux94~4_combout\ & (!\display_reg|data_in_complement[0]~1_cout\))
-- \display_reg|data_in_complement[1]~3\ = CARRY((\r_f|Mux94~4_combout\) # (!\display_reg|data_in_complement[0]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux94~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[0]~1_cout\,
	combout => \display_reg|data_in_complement[1]~2_combout\,
	cout => \display_reg|data_in_complement[1]~3\);

-- Location: LCCOMB_X72_Y38_N4
\display_reg|data_in_complement[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[2]~4_combout\ = (\r_f|Mux93~4_combout\ & (!\display_reg|data_in_complement[1]~3\ & VCC)) # (!\r_f|Mux93~4_combout\ & (\display_reg|data_in_complement[1]~3\ $ (GND)))
-- \display_reg|data_in_complement[2]~5\ = CARRY((!\r_f|Mux93~4_combout\ & !\display_reg|data_in_complement[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux93~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[1]~3\,
	combout => \display_reg|data_in_complement[2]~4_combout\,
	cout => \display_reg|data_in_complement[2]~5\);

-- Location: LCCOMB_X72_Y38_N6
\display_reg|data_in_complement[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[3]~6_combout\ = (\r_f|Mux92~4_combout\ & ((\display_reg|data_in_complement[2]~5\) # (GND))) # (!\r_f|Mux92~4_combout\ & (!\display_reg|data_in_complement[2]~5\))
-- \display_reg|data_in_complement[3]~7\ = CARRY((\r_f|Mux92~4_combout\) # (!\display_reg|data_in_complement[2]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux92~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[2]~5\,
	combout => \display_reg|data_in_complement[3]~6_combout\,
	cout => \display_reg|data_in_complement[3]~7\);

-- Location: LCCOMB_X72_Y38_N8
\display_reg|data_in_complement[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[4]~8_combout\ = (\r_f|Mux91~4_combout\ & (!\display_reg|data_in_complement[3]~7\ & VCC)) # (!\r_f|Mux91~4_combout\ & (\display_reg|data_in_complement[3]~7\ $ (GND)))
-- \display_reg|data_in_complement[4]~9\ = CARRY((!\r_f|Mux91~4_combout\ & !\display_reg|data_in_complement[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux91~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[3]~7\,
	combout => \display_reg|data_in_complement[4]~8_combout\,
	cout => \display_reg|data_in_complement[4]~9\);

-- Location: LCCOMB_X72_Y38_N10
\display_reg|data_in_complement[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[5]~10_combout\ = (\r_f|Mux90~4_combout\ & ((\display_reg|data_in_complement[4]~9\) # (GND))) # (!\r_f|Mux90~4_combout\ & (!\display_reg|data_in_complement[4]~9\))
-- \display_reg|data_in_complement[5]~11\ = CARRY((\r_f|Mux90~4_combout\) # (!\display_reg|data_in_complement[4]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux90~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[4]~9\,
	combout => \display_reg|data_in_complement[5]~10_combout\,
	cout => \display_reg|data_in_complement[5]~11\);

-- Location: LCCOMB_X72_Y38_N12
\display_reg|data_in_complement[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[6]~12_combout\ = (\r_f|Mux89~4_combout\ & (!\display_reg|data_in_complement[5]~11\ & VCC)) # (!\r_f|Mux89~4_combout\ & (\display_reg|data_in_complement[5]~11\ $ (GND)))
-- \display_reg|data_in_complement[6]~13\ = CARRY((!\r_f|Mux89~4_combout\ & !\display_reg|data_in_complement[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux89~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[5]~11\,
	combout => \display_reg|data_in_complement[6]~12_combout\,
	cout => \display_reg|data_in_complement[6]~13\);

-- Location: LCCOMB_X72_Y38_N14
\display_reg|data_in_complement[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[7]~14_combout\ = (\r_f|Mux88~4_combout\ & ((\display_reg|data_in_complement[6]~13\) # (GND))) # (!\r_f|Mux88~4_combout\ & (!\display_reg|data_in_complement[6]~13\))
-- \display_reg|data_in_complement[7]~15\ = CARRY((\r_f|Mux88~4_combout\) # (!\display_reg|data_in_complement[6]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux88~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[6]~13\,
	combout => \display_reg|data_in_complement[7]~14_combout\,
	cout => \display_reg|data_in_complement[7]~15\);

-- Location: LCCOMB_X72_Y38_N16
\display_reg|data_in_complement[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[8]~16_combout\ = (\r_f|Mux87~4_combout\ & (!\display_reg|data_in_complement[7]~15\ & VCC)) # (!\r_f|Mux87~4_combout\ & (\display_reg|data_in_complement[7]~15\ $ (GND)))
-- \display_reg|data_in_complement[8]~17\ = CARRY((!\r_f|Mux87~4_combout\ & !\display_reg|data_in_complement[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux87~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[7]~15\,
	combout => \display_reg|data_in_complement[8]~16_combout\,
	cout => \display_reg|data_in_complement[8]~17\);

-- Location: LCCOMB_X72_Y38_N18
\display_reg|data_in_complement[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[9]~18_combout\ = (\r_f|Mux86~4_combout\ & ((\display_reg|data_in_complement[8]~17\) # (GND))) # (!\r_f|Mux86~4_combout\ & (!\display_reg|data_in_complement[8]~17\))
-- \display_reg|data_in_complement[9]~19\ = CARRY((\r_f|Mux86~4_combout\) # (!\display_reg|data_in_complement[8]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux86~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[8]~17\,
	combout => \display_reg|data_in_complement[9]~18_combout\,
	cout => \display_reg|data_in_complement[9]~19\);

-- Location: LCCOMB_X72_Y38_N20
\display_reg|data_in_complement[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[10]~20_combout\ = (\r_f|Mux85~4_combout\ & (!\display_reg|data_in_complement[9]~19\ & VCC)) # (!\r_f|Mux85~4_combout\ & (\display_reg|data_in_complement[9]~19\ $ (GND)))
-- \display_reg|data_in_complement[10]~21\ = CARRY((!\r_f|Mux85~4_combout\ & !\display_reg|data_in_complement[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux85~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[9]~19\,
	combout => \display_reg|data_in_complement[10]~20_combout\,
	cout => \display_reg|data_in_complement[10]~21\);

-- Location: LCCOMB_X72_Y38_N22
\display_reg|data_in_complement[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[11]~22_combout\ = (\r_f|Mux84~4_combout\ & ((\display_reg|data_in_complement[10]~21\) # (GND))) # (!\r_f|Mux84~4_combout\ & (!\display_reg|data_in_complement[10]~21\))
-- \display_reg|data_in_complement[11]~23\ = CARRY((\r_f|Mux84~4_combout\) # (!\display_reg|data_in_complement[10]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux84~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[10]~21\,
	combout => \display_reg|data_in_complement[11]~22_combout\,
	cout => \display_reg|data_in_complement[11]~23\);

-- Location: LCCOMB_X72_Y38_N24
\display_reg|data_in_complement[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[12]~24_combout\ = (\r_f|Mux83~4_combout\ & (!\display_reg|data_in_complement[11]~23\ & VCC)) # (!\r_f|Mux83~4_combout\ & (\display_reg|data_in_complement[11]~23\ $ (GND)))
-- \display_reg|data_in_complement[12]~25\ = CARRY((!\r_f|Mux83~4_combout\ & !\display_reg|data_in_complement[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux83~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[11]~23\,
	combout => \display_reg|data_in_complement[12]~24_combout\,
	cout => \display_reg|data_in_complement[12]~25\);

-- Location: LCCOMB_X72_Y38_N26
\display_reg|data_in_complement[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[13]~26_combout\ = (\r_f|Mux82~4_combout\ & ((\display_reg|data_in_complement[12]~25\) # (GND))) # (!\r_f|Mux82~4_combout\ & (!\display_reg|data_in_complement[12]~25\))
-- \display_reg|data_in_complement[13]~27\ = CARRY((\r_f|Mux82~4_combout\) # (!\display_reg|data_in_complement[12]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux82~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[12]~25\,
	combout => \display_reg|data_in_complement[13]~26_combout\,
	cout => \display_reg|data_in_complement[13]~27\);

-- Location: LCCOMB_X72_Y38_N28
\display_reg|data_in_complement[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[14]~28_combout\ = (\r_f|Mux81~4_combout\ & (!\display_reg|data_in_complement[13]~27\ & VCC)) # (!\r_f|Mux81~4_combout\ & (\display_reg|data_in_complement[13]~27\ $ (GND)))
-- \display_reg|data_in_complement[14]~29\ = CARRY((!\r_f|Mux81~4_combout\ & !\display_reg|data_in_complement[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux81~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[13]~27\,
	combout => \display_reg|data_in_complement[14]~28_combout\,
	cout => \display_reg|data_in_complement[14]~29\);

-- Location: LCCOMB_X72_Y38_N30
\display_reg|data_in_complement[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[15]~30_combout\ = (\r_f|Mux80~4_combout\ & ((\display_reg|data_in_complement[14]~29\) # (GND))) # (!\r_f|Mux80~4_combout\ & (!\display_reg|data_in_complement[14]~29\))
-- \display_reg|data_in_complement[15]~31\ = CARRY((\r_f|Mux80~4_combout\) # (!\display_reg|data_in_complement[14]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux80~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[14]~29\,
	combout => \display_reg|data_in_complement[15]~30_combout\,
	cout => \display_reg|data_in_complement[15]~31\);

-- Location: LCCOMB_X72_Y37_N0
\display_reg|data_in_complement[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[16]~32_combout\ = (\r_f|Mux79~4_combout\ & (!\display_reg|data_in_complement[15]~31\ & VCC)) # (!\r_f|Mux79~4_combout\ & (\display_reg|data_in_complement[15]~31\ $ (GND)))
-- \display_reg|data_in_complement[16]~33\ = CARRY((!\r_f|Mux79~4_combout\ & !\display_reg|data_in_complement[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux79~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[15]~31\,
	combout => \display_reg|data_in_complement[16]~32_combout\,
	cout => \display_reg|data_in_complement[16]~33\);

-- Location: LCCOMB_X72_Y37_N2
\display_reg|data_in_complement[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[17]~34_combout\ = (\r_f|Mux78~4_combout\ & ((\display_reg|data_in_complement[16]~33\) # (GND))) # (!\r_f|Mux78~4_combout\ & (!\display_reg|data_in_complement[16]~33\))
-- \display_reg|data_in_complement[17]~35\ = CARRY((\r_f|Mux78~4_combout\) # (!\display_reg|data_in_complement[16]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux78~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[16]~33\,
	combout => \display_reg|data_in_complement[17]~34_combout\,
	cout => \display_reg|data_in_complement[17]~35\);

-- Location: LCCOMB_X72_Y37_N4
\display_reg|data_in_complement[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[18]~36_combout\ = (\r_f|Mux77~4_combout\ & (!\display_reg|data_in_complement[17]~35\ & VCC)) # (!\r_f|Mux77~4_combout\ & (\display_reg|data_in_complement[17]~35\ $ (GND)))
-- \display_reg|data_in_complement[18]~37\ = CARRY((!\r_f|Mux77~4_combout\ & !\display_reg|data_in_complement[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux77~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[17]~35\,
	combout => \display_reg|data_in_complement[18]~36_combout\,
	cout => \display_reg|data_in_complement[18]~37\);

-- Location: LCCOMB_X72_Y37_N6
\display_reg|data_in_complement[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[19]~38_combout\ = (\r_f|Mux76~4_combout\ & ((\display_reg|data_in_complement[18]~37\) # (GND))) # (!\r_f|Mux76~4_combout\ & (!\display_reg|data_in_complement[18]~37\))
-- \display_reg|data_in_complement[19]~39\ = CARRY((\r_f|Mux76~4_combout\) # (!\display_reg|data_in_complement[18]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux76~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[18]~37\,
	combout => \display_reg|data_in_complement[19]~38_combout\,
	cout => \display_reg|data_in_complement[19]~39\);

-- Location: LCCOMB_X72_Y37_N8
\display_reg|data_in_complement[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[20]~40_combout\ = (\r_f|Mux75~4_combout\ & (!\display_reg|data_in_complement[19]~39\ & VCC)) # (!\r_f|Mux75~4_combout\ & (\display_reg|data_in_complement[19]~39\ $ (GND)))
-- \display_reg|data_in_complement[20]~41\ = CARRY((!\r_f|Mux75~4_combout\ & !\display_reg|data_in_complement[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux75~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[19]~39\,
	combout => \display_reg|data_in_complement[20]~40_combout\,
	cout => \display_reg|data_in_complement[20]~41\);

-- Location: LCCOMB_X72_Y37_N10
\display_reg|data_in_complement[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[21]~42_combout\ = (\r_f|Mux74~4_combout\ & ((\display_reg|data_in_complement[20]~41\) # (GND))) # (!\r_f|Mux74~4_combout\ & (!\display_reg|data_in_complement[20]~41\))
-- \display_reg|data_in_complement[21]~43\ = CARRY((\r_f|Mux74~4_combout\) # (!\display_reg|data_in_complement[20]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux74~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[20]~41\,
	combout => \display_reg|data_in_complement[21]~42_combout\,
	cout => \display_reg|data_in_complement[21]~43\);

-- Location: LCCOMB_X72_Y37_N12
\display_reg|data_in_complement[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[22]~44_combout\ = (\r_f|Mux73~4_combout\ & (!\display_reg|data_in_complement[21]~43\ & VCC)) # (!\r_f|Mux73~4_combout\ & (\display_reg|data_in_complement[21]~43\ $ (GND)))
-- \display_reg|data_in_complement[22]~45\ = CARRY((!\r_f|Mux73~4_combout\ & !\display_reg|data_in_complement[21]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux73~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[21]~43\,
	combout => \display_reg|data_in_complement[22]~44_combout\,
	cout => \display_reg|data_in_complement[22]~45\);

-- Location: LCCOMB_X72_Y37_N14
\display_reg|data_in_complement[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[23]~46_combout\ = (\r_f|Mux72~4_combout\ & ((\display_reg|data_in_complement[22]~45\) # (GND))) # (!\r_f|Mux72~4_combout\ & (!\display_reg|data_in_complement[22]~45\))
-- \display_reg|data_in_complement[23]~47\ = CARRY((\r_f|Mux72~4_combout\) # (!\display_reg|data_in_complement[22]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux72~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[22]~45\,
	combout => \display_reg|data_in_complement[23]~46_combout\,
	cout => \display_reg|data_in_complement[23]~47\);

-- Location: LCCOMB_X72_Y37_N16
\display_reg|data_in_complement[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[24]~48_combout\ = (\r_f|Mux71~4_combout\ & (!\display_reg|data_in_complement[23]~47\ & VCC)) # (!\r_f|Mux71~4_combout\ & (\display_reg|data_in_complement[23]~47\ $ (GND)))
-- \display_reg|data_in_complement[24]~49\ = CARRY((!\r_f|Mux71~4_combout\ & !\display_reg|data_in_complement[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux71~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[23]~47\,
	combout => \display_reg|data_in_complement[24]~48_combout\,
	cout => \display_reg|data_in_complement[24]~49\);

-- Location: LCCOMB_X72_Y37_N18
\display_reg|data_in_complement[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[25]~50_combout\ = (\r_f|Mux70~4_combout\ & ((\display_reg|data_in_complement[24]~49\) # (GND))) # (!\r_f|Mux70~4_combout\ & (!\display_reg|data_in_complement[24]~49\))
-- \display_reg|data_in_complement[25]~51\ = CARRY((\r_f|Mux70~4_combout\) # (!\display_reg|data_in_complement[24]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux70~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[24]~49\,
	combout => \display_reg|data_in_complement[25]~50_combout\,
	cout => \display_reg|data_in_complement[25]~51\);

-- Location: LCCOMB_X72_Y37_N20
\display_reg|data_in_complement[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[26]~52_combout\ = (\r_f|Mux69~4_combout\ & (!\display_reg|data_in_complement[25]~51\ & VCC)) # (!\r_f|Mux69~4_combout\ & (\display_reg|data_in_complement[25]~51\ $ (GND)))
-- \display_reg|data_in_complement[26]~53\ = CARRY((!\r_f|Mux69~4_combout\ & !\display_reg|data_in_complement[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux69~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[25]~51\,
	combout => \display_reg|data_in_complement[26]~52_combout\,
	cout => \display_reg|data_in_complement[26]~53\);

-- Location: LCCOMB_X72_Y37_N22
\display_reg|data_in_complement[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[27]~54_combout\ = (\r_f|Mux68~4_combout\ & ((\display_reg|data_in_complement[26]~53\) # (GND))) # (!\r_f|Mux68~4_combout\ & (!\display_reg|data_in_complement[26]~53\))
-- \display_reg|data_in_complement[27]~55\ = CARRY((\r_f|Mux68~4_combout\) # (!\display_reg|data_in_complement[26]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux68~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[26]~53\,
	combout => \display_reg|data_in_complement[27]~54_combout\,
	cout => \display_reg|data_in_complement[27]~55\);

-- Location: LCCOMB_X72_Y37_N24
\display_reg|data_in_complement[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[28]~56_combout\ = (\r_f|Mux67~4_combout\ & (!\display_reg|data_in_complement[27]~55\ & VCC)) # (!\r_f|Mux67~4_combout\ & (\display_reg|data_in_complement[27]~55\ $ (GND)))
-- \display_reg|data_in_complement[28]~57\ = CARRY((!\r_f|Mux67~4_combout\ & !\display_reg|data_in_complement[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux67~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[27]~55\,
	combout => \display_reg|data_in_complement[28]~56_combout\,
	cout => \display_reg|data_in_complement[28]~57\);

-- Location: LCCOMB_X72_Y37_N26
\display_reg|data_in_complement[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[29]~58_combout\ = (\r_f|Mux66~4_combout\ & ((\display_reg|data_in_complement[28]~57\) # (GND))) # (!\r_f|Mux66~4_combout\ & (!\display_reg|data_in_complement[28]~57\))
-- \display_reg|data_in_complement[29]~59\ = CARRY((\r_f|Mux66~4_combout\) # (!\display_reg|data_in_complement[28]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux66~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[28]~57\,
	combout => \display_reg|data_in_complement[29]~58_combout\,
	cout => \display_reg|data_in_complement[29]~59\);

-- Location: LCCOMB_X72_Y37_N28
\display_reg|data_in_complement[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[30]~60_combout\ = (\r_f|Mux65~4_combout\ & (!\display_reg|data_in_complement[29]~59\ & VCC)) # (!\r_f|Mux65~4_combout\ & (\display_reg|data_in_complement[29]~59\ $ (GND)))
-- \display_reg|data_in_complement[30]~61\ = CARRY((!\r_f|Mux65~4_combout\ & !\display_reg|data_in_complement[29]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux65~4_combout\,
	datad => VCC,
	cin => \display_reg|data_in_complement[29]~59\,
	combout => \display_reg|data_in_complement[30]~60_combout\,
	cout => \display_reg|data_in_complement[30]~61\);

-- Location: LCCOMB_X72_Y37_N30
\display_reg|data_in_complement[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|data_in_complement[31]~62_combout\ = \r_f|Mux64~4_combout\ $ (!\display_reg|data_in_complement[30]~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux64~4_combout\,
	cin => \display_reg|data_in_complement[30]~61\,
	combout => \display_reg|data_in_complement[31]~62_combout\);

-- Location: LCCOMB_X69_Y38_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\display_reg|data_in_complement[29]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[29]~58_combout\,
	datad => VCC,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X69_Y38_N16
\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\display_reg|data_in_complement[30]~60_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\display_reg|data_in_complement[30]~60_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\display_reg|data_in_complement[30]~60_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[30]~60_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X69_Y38_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\display_reg|data_in_complement[31]~62_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\display_reg|data_in_complement[31]~62_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\display_reg|data_in_complement[31]~62_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[31]~62_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X69_Y38_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X69_Y38_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[18]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[18]~100_combout\ = (\display_reg|data_in_complement[31]~62_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[31]~62_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[18]~100_combout\);

-- Location: LCCOMB_X69_Y38_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[18]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[18]~101_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[18]~101_combout\);

-- Location: LCCOMB_X70_Y37_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[17]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\);

-- Location: LCCOMB_X70_Y38_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[17]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[17]~102_combout\ = (\display_reg|data_in_complement[30]~60_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[30]~60_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[17]~102_combout\);

-- Location: LCCOMB_X69_Y37_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[16]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[16]~105_combout\ = (!\display_reg|data_in_complement[29]~58_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[29]~58_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[16]~105_combout\);

-- Location: LCCOMB_X69_Y37_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[16]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[16]~104_combout\ = (\display_reg|data_in_complement[29]~58_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[29]~58_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[16]~104_combout\);

-- Location: LCCOMB_X69_Y37_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106_combout\ = (\display_reg|data_in_complement[28]~56_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[28]~56_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106_combout\);

-- Location: LCCOMB_X69_Y37_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107_combout\ = (\display_reg|data_in_complement[28]~56_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[28]~56_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107_combout\);

-- Location: LCCOMB_X69_Y37_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X69_Y37_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[16]~105_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[16]~104_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[16]~105_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[16]~104_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[16]~105_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[16]~104_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[16]~105_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[16]~104_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X69_Y37_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[17]~102_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[17]~102_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[17]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[17]~102_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X69_Y37_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[18]~100_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[18]~101_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[18]~100_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[18]~101_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y37_N28
\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y37_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|data_in_complement[27]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[27]~54_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115_combout\);

-- Location: LCCOMB_X70_Y37_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|data_in_complement[27]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[27]~54_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114_combout\);

-- Location: LCCOMB_X70_Y37_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X70_Y37_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\display_reg|data_in_complement[29]~58_combout\ $ 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \display_reg|data_in_complement[29]~58_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\);

-- Location: LCCOMB_X70_Y37_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[23]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[23]~108_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\display_reg|data_in_complement[30]~60_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \display_reg|data_in_complement[30]~60_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[23]~108_combout\);

-- Location: LCCOMB_X70_Y37_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[23]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[23]~109_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[23]~109_combout\);

-- Location: LCCOMB_X70_Y37_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~111_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~111_combout\);

-- Location: LCCOMB_X70_Y37_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[21]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[21]~112_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|data_in_complement[28]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[28]~56_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[21]~112_combout\);

-- Location: LCCOMB_X70_Y37_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[21]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[21]~113_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~106_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[15]~107_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[21]~113_combout\);

-- Location: LCCOMB_X70_Y37_N16
\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[21]~112_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[21]~113_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[21]~112_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[21]~113_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[21]~112_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[21]~113_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[21]~112_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[21]~113_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X70_Y37_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~111_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~111_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~111_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~111_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X70_Y37_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[23]~108_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[23]~109_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[23]~108_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[23]~109_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y37_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y37_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[28]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[28]~292_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[22]~110_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[28]~292_combout\);

-- Location: LCCOMB_X70_Y36_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[28]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[28]~116_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[28]~116_combout\);

-- Location: LCCOMB_X69_Y37_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[28]~56_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[28]~56_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\);

-- Location: LCCOMB_X70_Y36_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~118_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~118_combout\);

-- Location: LCCOMB_X70_Y36_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[26]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[26]~119_combout\ = (\display_reg|data_in_complement[27]~54_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[27]~54_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[26]~119_combout\);

-- Location: LCCOMB_X70_Y37_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~115_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[20]~114_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X70_Y36_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\display_reg|data_in_complement[26]~52_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[26]~52_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X70_Y36_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122_combout\ = (\display_reg|data_in_complement[26]~52_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[26]~52_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122_combout\);

-- Location: LCCOMB_X70_Y36_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X70_Y36_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[26]~119_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[26]~119_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[26]~119_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[26]~119_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X70_Y36_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~118_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~118_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~118_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X70_Y36_N16
\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[28]~292_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[28]~116_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[28]~292_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[28]~116_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y36_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y35_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[27]~54_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[27]~54_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\);

-- Location: LCCOMB_X70_Y35_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~125_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~125_combout\);

-- Location: LCCOMB_X70_Y35_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[31]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[31]~126_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \display_reg|data_in_complement[26]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[26]~52_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[31]~126_combout\);

-- Location: LCCOMB_X70_Y36_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[31]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[31]~127_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[25]~122_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[31]~127_combout\);

-- Location: LCCOMB_X70_Y35_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \display_reg|data_in_complement[25]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[25]~50_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128_combout\);

-- Location: LCCOMB_X70_Y35_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \display_reg|data_in_complement[25]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[25]~50_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129_combout\);

-- Location: LCCOMB_X70_Y35_N0
\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X70_Y35_N2
\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[31]~126_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[31]~127_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[31]~126_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[31]~127_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[31]~126_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[31]~127_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[31]~126_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[31]~127_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X70_Y35_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~125_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~125_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~125_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X70_Y36_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[33]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[33]~293_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[27]~117_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[33]~293_combout\);

-- Location: LCCOMB_X70_Y35_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[33]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[33]~123_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[33]~123_combout\);

-- Location: LCCOMB_X70_Y35_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[33]~293_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[33]~123_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[33]~293_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[33]~123_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y35_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y35_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[38]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[38]~130_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[38]~130_combout\);

-- Location: LCCOMB_X70_Y35_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[38]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[38]~294_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[32]~124_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[38]~294_combout\);

-- Location: LCCOMB_X69_Y35_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~132_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~132_combout\);

-- Location: LCCOMB_X70_Y36_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[26]~52_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[26]~52_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\);

-- Location: LCCOMB_X68_Y35_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[36]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[36]~133_combout\ = (\display_reg|data_in_complement[25]~50_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[25]~50_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[36]~133_combout\);

-- Location: LCCOMB_X70_Y35_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[36]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[36]~134_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~129_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[30]~128_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[36]~134_combout\);

-- Location: LCCOMB_X70_Y35_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135_combout\ = (\display_reg|data_in_complement[24]~48_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[24]~48_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135_combout\);

-- Location: LCCOMB_X69_Y35_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136_combout\ = (\display_reg|data_in_complement[24]~48_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[24]~48_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136_combout\);

-- Location: LCCOMB_X69_Y35_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X69_Y35_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[36]~133_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[36]~134_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[36]~133_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[36]~134_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[36]~133_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[36]~134_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[36]~133_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[36]~134_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X69_Y35_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~132_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~132_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~132_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~132_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X69_Y35_N28
\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[38]~130_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[38]~294_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[38]~130_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[38]~294_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y35_N30
\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y35_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[25]~50_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \display_reg|data_in_complement[25]~50_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\);

-- Location: LCCOMB_X69_Y35_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[43]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[43]~295_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[37]~131_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[43]~295_combout\);

-- Location: LCCOMB_X69_Y35_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[43]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[43]~137_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[43]~137_combout\);

-- Location: LCCOMB_X68_Y35_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~139_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~139_combout\);

-- Location: LCCOMB_X69_Y35_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[41]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[41]~141_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~135_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[35]~136_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[41]~141_combout\);

-- Location: LCCOMB_X68_Y35_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[41]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[41]~140_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \display_reg|data_in_complement[24]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[24]~48_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[41]~140_combout\);

-- Location: LCCOMB_X68_Y35_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142_combout\ = (\display_reg|data_in_complement[23]~46_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[23]~46_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142_combout\);

-- Location: LCCOMB_X69_Y35_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \display_reg|data_in_complement[23]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[23]~46_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143_combout\);

-- Location: LCCOMB_X68_Y35_N0
\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X68_Y35_N2
\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[41]~141_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[41]~140_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[41]~141_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[41]~140_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[41]~141_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[41]~140_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[41]~141_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[41]~140_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X68_Y35_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~139_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~139_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~139_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X68_Y35_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[43]~295_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[43]~137_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[43]~295_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[43]~137_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y35_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y35_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[48]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[48]~296_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[42]~138_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[48]~296_combout\);

-- Location: LCCOMB_X67_Y35_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[48]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[48]~144_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[48]~144_combout\);

-- Location: LCCOMB_X67_Y35_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~146_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~146_combout\);

-- Location: LCCOMB_X68_Y35_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[24]~48_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \display_reg|data_in_complement[24]~48_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\);

-- Location: LCCOMB_X67_Y35_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[46]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[46]~147_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|data_in_complement[23]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[23]~46_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[46]~147_combout\);

-- Location: LCCOMB_X68_Y35_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[46]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[46]~148_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~142_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[40]~143_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[46]~148_combout\);

-- Location: LCCOMB_X67_Y35_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|data_in_complement[22]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[22]~44_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149_combout\);

-- Location: LCCOMB_X67_Y35_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|data_in_complement[22]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[22]~44_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150_combout\);

-- Location: LCCOMB_X67_Y35_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X67_Y35_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[46]~147_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[46]~148_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[46]~147_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[46]~148_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[46]~147_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[46]~148_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[46]~147_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[46]~148_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X67_Y35_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~146_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~146_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~146_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~146_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X67_Y35_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[48]~296_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[48]~144_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[48]~296_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[48]~144_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y35_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y35_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[53]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[53]~151_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[53]~151_combout\);

-- Location: LCCOMB_X67_Y35_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[53]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[53]~297_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[47]~145_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[53]~297_combout\);

-- Location: LCCOMB_X66_Y35_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~153_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~153_combout\);

-- Location: LCCOMB_X67_Y35_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[23]~46_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \display_reg|data_in_complement[23]~46_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\);

-- Location: LCCOMB_X67_Y35_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[51]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~149_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[45]~150_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\);

-- Location: LCCOMB_X67_Y35_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[51]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[51]~154_combout\ = (\display_reg|data_in_complement[22]~44_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[22]~44_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[51]~154_combout\);

-- Location: LCCOMB_X65_Y35_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157_combout\ = (\display_reg|data_in_complement[21]~42_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[21]~42_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157_combout\);

-- Location: LCCOMB_X65_Y35_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156_combout\ = (\display_reg|data_in_complement[21]~42_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[21]~42_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156_combout\);

-- Location: LCCOMB_X66_Y35_N2
\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X66_Y35_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[51]~154_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[51]~154_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[51]~154_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[51]~154_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X66_Y35_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~153_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~153_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~153_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~153_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X66_Y35_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[53]~151_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[53]~297_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[53]~151_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[53]~297_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y35_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y35_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[58]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[58]~298_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[52]~152_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[58]~298_combout\);

-- Location: LCCOMB_X66_Y35_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[58]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[58]~158_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[58]~158_combout\);

-- Location: LCCOMB_X67_Y35_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[22]~44_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \display_reg|data_in_complement[22]~44_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\);

-- Location: LCCOMB_X66_Y35_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~160_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~160_combout\);

-- Location: LCCOMB_X65_Y35_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[56]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~157_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[50]~156_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\);

-- Location: LCCOMB_X66_Y35_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[56]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[56]~161_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|data_in_complement[21]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[21]~42_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[56]~161_combout\);

-- Location: LCCOMB_X66_Y36_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|data_in_complement[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[20]~40_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164_combout\);

-- Location: LCCOMB_X66_Y36_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|data_in_complement[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[20]~40_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163_combout\);

-- Location: LCCOMB_X66_Y35_N16
\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X66_Y35_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[56]~161_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[56]~161_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[56]~161_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[56]~161_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X66_Y35_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~160_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~160_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~160_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X66_Y35_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[58]~298_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[58]~158_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[58]~298_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[58]~158_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y35_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y36_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[63]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[63]~165_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[63]~165_combout\);

-- Location: LCCOMB_X67_Y35_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[63]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[63]~299_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[57]~159_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[63]~299_combout\);

-- Location: LCCOMB_X66_Y36_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~167_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~167_combout\);

-- Location: LCCOMB_X66_Y36_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[21]~42_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[21]~42_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\);

-- Location: LCCOMB_X66_Y36_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[61]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[61]~169_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~164_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[55]~163_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[61]~169_combout\);

-- Location: LCCOMB_X66_Y36_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[61]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[61]~168_combout\ = (\display_reg|data_in_complement[20]~40_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[20]~40_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[61]~168_combout\);

-- Location: LCCOMB_X67_Y36_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171_combout\ = (\display_reg|data_in_complement[19]~38_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[19]~38_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171_combout\);

-- Location: LCCOMB_X67_Y36_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170_combout\ = (\display_reg|data_in_complement[19]~38_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[19]~38_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170_combout\);

-- Location: LCCOMB_X66_Y36_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X66_Y36_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[61]~169_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[61]~168_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[61]~169_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[61]~168_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[61]~169_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[61]~168_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[61]~169_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[61]~168_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X66_Y36_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~167_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~167_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~167_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~167_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X66_Y36_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[63]~165_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[63]~299_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[63]~165_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[63]~299_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y36_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y36_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[68]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[68]~172_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[68]~172_combout\);

-- Location: LCCOMB_X66_Y36_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[68]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[68]~300_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[62]~166_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[68]~300_combout\);

-- Location: LCCOMB_X67_Y36_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~174_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~174_combout\);

-- Location: LCCOMB_X66_Y36_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[20]~40_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[20]~40_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\);

-- Location: LCCOMB_X67_Y36_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[66]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[66]~176_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~170_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[60]~171_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[66]~176_combout\);

-- Location: LCCOMB_X67_Y36_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[66]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[66]~175_combout\ = (\display_reg|data_in_complement[19]~38_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[19]~38_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[66]~175_combout\);

-- Location: LCCOMB_X66_Y36_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \display_reg|data_in_complement[18]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[18]~36_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178_combout\);

-- Location: LCCOMB_X67_Y36_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177_combout\ = (\display_reg|data_in_complement[18]~36_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[18]~36_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177_combout\);

-- Location: LCCOMB_X67_Y36_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X67_Y36_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[66]~176_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[66]~175_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[66]~176_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[66]~175_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[66]~176_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[66]~175_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[66]~176_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[66]~175_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X67_Y36_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~174_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~174_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~174_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~174_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X67_Y36_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[68]~172_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[68]~300_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[68]~172_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[68]~300_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y36_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y36_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[73]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[73]~179_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[73]~179_combout\);

-- Location: LCCOMB_X67_Y36_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[73]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[73]~301_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[67]~173_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[73]~301_combout\);

-- Location: LCCOMB_X68_Y36_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~181_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~181_combout\);

-- Location: LCCOMB_X67_Y36_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[19]~38_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datab => \display_reg|data_in_complement[19]~38_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\);

-- Location: LCCOMB_X68_Y36_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[71]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[71]~182_combout\ = (\display_reg|data_in_complement[18]~36_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[18]~36_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[71]~182_combout\);

-- Location: LCCOMB_X67_Y36_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[71]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[71]~183_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~178_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[65]~177_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[71]~183_combout\);

-- Location: LCCOMB_X68_Y36_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184_combout\ = (\display_reg|data_in_complement[17]~34_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[17]~34_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184_combout\);

-- Location: LCCOMB_X68_Y36_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185_combout\ = (\display_reg|data_in_complement[17]~34_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[17]~34_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185_combout\);

-- Location: LCCOMB_X68_Y36_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X68_Y36_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[71]~182_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[71]~183_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[71]~182_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[71]~183_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[71]~182_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[71]~183_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[71]~182_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[71]~183_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X68_Y36_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~181_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~181_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~181_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~181_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X68_Y36_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[73]~179_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[73]~301_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[73]~179_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[73]~301_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y36_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y36_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[78]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\);

-- Location: LCCOMB_X68_Y36_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[78]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[78]~302_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[72]~180_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[78]~302_combout\);

-- Location: LCCOMB_X68_Y36_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[18]~36_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datab => \display_reg|data_in_complement[18]~36_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\);

-- Location: LCCOMB_X69_Y36_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~188_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~188_combout\);

-- Location: LCCOMB_X68_Y36_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[76]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~185_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[70]~184_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[76]~190_combout\);

-- Location: LCCOMB_X69_Y36_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[76]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[76]~189_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \display_reg|data_in_complement[17]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[17]~34_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[76]~189_combout\);

-- Location: LCCOMB_X69_Y36_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191_combout\ = (\display_reg|data_in_complement[16]~32_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[16]~32_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191_combout\);

-- Location: LCCOMB_X69_Y36_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192_combout\ = (\display_reg|data_in_complement[16]~32_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[16]~32_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192_combout\);

-- Location: LCCOMB_X69_Y36_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X69_Y36_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[76]~190_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[76]~189_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[76]~189_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[76]~190_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[76]~189_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[76]~190_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[76]~189_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X69_Y36_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~188_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~188_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~188_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X69_Y36_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[78]~302_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[78]~302_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y36_N28
\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y36_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[83]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[83]~303_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[83]~303_combout\);

-- Location: LCCOMB_X65_Y36_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[83]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[83]~193_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[83]~193_combout\);

-- Location: LCCOMB_X65_Y36_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~195_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~195_combout\);

-- Location: LCCOMB_X68_Y36_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[17]~34_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[17]~34_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\);

-- Location: LCCOMB_X65_Y36_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[81]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[81]~196_combout\ = (\display_reg|data_in_complement[16]~32_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[16]~32_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[81]~196_combout\);

-- Location: LCCOMB_X69_Y36_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[81]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[81]~197_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~191_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[75]~192_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[81]~197_combout\);

-- Location: LCCOMB_X65_Y36_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198_combout\ = (\display_reg|data_in_complement[15]~30_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[15]~30_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198_combout\);

-- Location: LCCOMB_X65_Y36_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199_combout\ = (\display_reg|data_in_complement[15]~30_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[15]~30_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199_combout\);

-- Location: LCCOMB_X65_Y36_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X65_Y36_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[81]~196_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[81]~197_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[81]~196_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[81]~197_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[81]~196_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[81]~197_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[81]~196_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[81]~197_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X65_Y36_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~195_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~195_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~195_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~195_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X65_Y36_N16
\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[83]~303_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[83]~193_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[83]~303_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[83]~193_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y36_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y36_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[88]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[88]~304_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[82]~194_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[88]~304_combout\);

-- Location: LCCOMB_X65_Y37_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[88]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[88]~200_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[88]~200_combout\);

-- Location: LCCOMB_X67_Y37_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[16]~32_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[16]~32_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\);

-- Location: LCCOMB_X66_Y37_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~202_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~202_combout\);

-- Location: LCCOMB_X65_Y36_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[86]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[86]~204_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~198_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[80]~199_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[86]~204_combout\);

-- Location: LCCOMB_X66_Y37_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[86]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[86]~203_combout\ = (\display_reg|data_in_complement[15]~30_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[15]~30_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[86]~203_combout\);

-- Location: LCCOMB_X66_Y37_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205_combout\ = (\display_reg|data_in_complement[14]~28_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[14]~28_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205_combout\);

-- Location: LCCOMB_X66_Y37_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206_combout\ = (\display_reg|data_in_complement[14]~28_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[14]~28_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206_combout\);

-- Location: LCCOMB_X66_Y37_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X66_Y37_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[86]~204_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[86]~203_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[86]~204_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[86]~203_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[86]~204_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[86]~203_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[86]~204_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[86]~203_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X66_Y37_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~202_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~202_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~202_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X66_Y37_N28
\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[88]~304_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[88]~200_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[88]~304_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[88]~200_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y37_N30
\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y37_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[93]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[93]~305_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[87]~201_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[93]~305_combout\);

-- Location: LCCOMB_X65_Y37_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[93]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[93]~207_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[93]~207_combout\);

-- Location: LCCOMB_X65_Y37_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~208_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~208_combout\);

-- Location: LCCOMB_X65_Y37_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[15]~30_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \display_reg|data_in_complement[15]~30_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\);

-- Location: LCCOMB_X66_Y37_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[91]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[91]~209_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|data_in_complement[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[14]~28_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[91]~209_combout\);

-- Location: LCCOMB_X66_Y37_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[91]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[91]~210_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~206_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[85]~205_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[91]~210_combout\);

-- Location: LCCOMB_X65_Y37_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|data_in_complement[13]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[13]~26_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212_combout\);

-- Location: LCCOMB_X65_Y37_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|data_in_complement[13]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[13]~26_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211_combout\);

-- Location: LCCOMB_X65_Y37_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X65_Y37_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[91]~209_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[91]~210_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[91]~209_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[91]~210_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[91]~209_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[91]~210_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[91]~209_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[91]~210_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X65_Y37_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~208_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~208_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~208_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~208_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X65_Y37_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[93]~305_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[93]~207_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[93]~305_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[93]~207_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y37_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y37_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[98]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[98]~306_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[92]~318_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[98]~306_combout\);

-- Location: LCCOMB_X65_Y37_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[98]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[98]~213_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[98]~213_combout\);

-- Location: LCCOMB_X65_Y37_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~214_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~214_combout\);

-- Location: LCCOMB_X66_Y37_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[14]~28_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \display_reg|data_in_complement[14]~28_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\);

-- Location: LCCOMB_X65_Y38_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[96]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[96]~215_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \display_reg|data_in_complement[13]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[13]~26_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[96]~215_combout\);

-- Location: LCCOMB_X65_Y37_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[96]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[96]~216_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[90]~211_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[96]~216_combout\);

-- Location: LCCOMB_X65_Y38_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \display_reg|data_in_complement[12]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[12]~24_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218_combout\);

-- Location: LCCOMB_X65_Y38_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \display_reg|data_in_complement[12]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[12]~24_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217_combout\);

-- Location: LCCOMB_X65_Y38_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X65_Y38_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[96]~215_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[96]~216_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[96]~215_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[96]~216_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[96]~215_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[96]~216_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[96]~215_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[96]~216_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X65_Y38_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~214_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~214_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~214_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~214_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X65_Y38_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[98]~306_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[98]~213_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[98]~306_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[98]~213_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y38_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y38_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[103]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[103]~307_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[97]~319_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[103]~307_combout\);

-- Location: LCCOMB_X65_Y38_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[103]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[103]~219_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[103]~219_combout\);

-- Location: LCCOMB_X66_Y38_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[13]~26_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[13]~26_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\);

-- Location: LCCOMB_X65_Y38_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~221_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~221_combout\);

-- Location: LCCOMB_X65_Y38_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[101]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[101]~223_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~218_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[95]~217_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[101]~223_combout\);

-- Location: LCCOMB_X65_Y38_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[101]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[101]~222_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \display_reg|data_in_complement[12]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[12]~24_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[101]~222_combout\);

-- Location: LCCOMB_X67_Y38_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \display_reg|data_in_complement[11]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[11]~22_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224_combout\);

-- Location: LCCOMB_X67_Y38_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \display_reg|data_in_complement[11]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[11]~22_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225_combout\);

-- Location: LCCOMB_X66_Y38_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X66_Y38_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[101]~223_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[101]~222_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[101]~223_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[101]~222_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[101]~223_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[101]~222_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[101]~223_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[101]~222_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X66_Y38_N16
\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~221_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~221_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~221_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X66_Y38_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[103]~307_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[103]~219_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[103]~307_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[103]~219_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y38_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y38_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[108]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[108]~308_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[102]~220_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[108]~308_combout\);

-- Location: LCCOMB_X66_Y38_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[108]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[108]~226_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[108]~226_combout\);

-- Location: LCCOMB_X65_Y38_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[12]~24_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \display_reg|data_in_complement[12]~24_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\);

-- Location: LCCOMB_X66_Y38_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~228_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~228_combout\);

-- Location: LCCOMB_X66_Y38_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[106]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[106]~230_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~225_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[100]~224_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[106]~230_combout\);

-- Location: LCCOMB_X66_Y38_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[106]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[106]~229_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \display_reg|data_in_complement[11]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[11]~22_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[106]~229_combout\);

-- Location: LCCOMB_X66_Y39_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \display_reg|data_in_complement[10]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[10]~20_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232_combout\);

-- Location: LCCOMB_X65_Y39_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \display_reg|data_in_complement[10]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[10]~20_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231_combout\);

-- Location: LCCOMB_X66_Y38_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X66_Y38_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[106]~230_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[106]~229_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[106]~230_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[106]~229_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[106]~230_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[106]~229_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[106]~230_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[106]~229_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X66_Y38_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~228_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~228_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~228_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X66_Y38_N28
\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[108]~308_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[108]~226_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[108]~308_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[108]~226_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y38_N30
\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y38_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[113]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[113]~309_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[107]~227_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[113]~309_combout\);

-- Location: LCCOMB_X66_Y39_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[113]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[113]~233_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[113]~233_combout\);

-- Location: LCCOMB_X66_Y39_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~235_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~235_combout\);

-- Location: LCCOMB_X66_Y38_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[11]~22_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[11]~22_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\);

-- Location: LCCOMB_X66_Y39_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[111]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[111]~236_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \display_reg|data_in_complement[10]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[10]~20_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[111]~236_combout\);

-- Location: LCCOMB_X66_Y39_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[111]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[111]~237_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~231_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[105]~232_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[111]~237_combout\);

-- Location: LCCOMB_X66_Y39_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \display_reg|data_in_complement[9]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[9]~18_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239_combout\);

-- Location: LCCOMB_X66_Y39_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \display_reg|data_in_complement[9]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[9]~18_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238_combout\);

-- Location: LCCOMB_X66_Y39_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X66_Y39_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[111]~236_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[111]~237_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[111]~236_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[111]~237_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[111]~236_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[111]~237_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[111]~236_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[111]~237_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X66_Y39_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~235_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~235_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~235_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~235_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X66_Y39_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[113]~309_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[113]~233_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[113]~309_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[113]~233_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y39_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y39_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[118]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[118]~240_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[118]~240_combout\);

-- Location: LCCOMB_X66_Y39_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[118]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[118]~310_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[112]~234_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[118]~310_combout\);

-- Location: LCCOMB_X67_Y39_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~241_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~241_combout\);

-- Location: LCCOMB_X67_Y39_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[10]~20_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[10]~20_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\);

-- Location: LCCOMB_X66_Y39_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[116]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[116]~243_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~238_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[110]~239_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[116]~243_combout\);

-- Location: LCCOMB_X66_Y39_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[116]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[116]~242_combout\ = (\display_reg|data_in_complement[9]~18_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[9]~18_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[116]~242_combout\);

-- Location: LCCOMB_X67_Y39_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244_combout\ = (\display_reg|data_in_complement[8]~16_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[8]~16_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244_combout\);

-- Location: LCCOMB_X67_Y39_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245_combout\ = (\display_reg|data_in_complement[8]~16_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[8]~16_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245_combout\);

-- Location: LCCOMB_X67_Y39_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X67_Y39_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[116]~243_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[116]~242_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[116]~243_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[116]~242_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[116]~243_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[116]~242_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[116]~243_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[116]~242_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X67_Y39_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~241_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~241_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X67_Y39_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[118]~240_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[118]~310_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[118]~240_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[118]~310_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y39_N28
\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y39_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[123]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[123]~311_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[117]~320_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[123]~311_combout\);

-- Location: LCCOMB_X67_Y39_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[123]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[123]~246_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[123]~246_combout\);

-- Location: LCCOMB_X66_Y39_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[9]~18_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|data_in_complement[9]~18_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\);

-- Location: LCCOMB_X68_Y39_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~248_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~248_combout\);

-- Location: LCCOMB_X69_Y39_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[121]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[121]~249_combout\ = (\display_reg|data_in_complement[8]~16_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[8]~16_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[121]~249_combout\);

-- Location: LCCOMB_X67_Y39_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[121]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[121]~250_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~244_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[115]~245_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[121]~250_combout\);

-- Location: LCCOMB_X68_Y39_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252_combout\ = (\display_reg|data_in_complement[7]~14_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[7]~14_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252_combout\);

-- Location: LCCOMB_X68_Y39_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\ = (\display_reg|data_in_complement[7]~14_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[7]~14_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\);

-- Location: LCCOMB_X68_Y39_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X68_Y39_N16
\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[121]~249_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[121]~250_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[121]~249_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[121]~250_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[121]~249_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[121]~250_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[121]~249_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[121]~250_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X68_Y39_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~248_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~248_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~248_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X68_Y39_N20
\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[123]~311_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[123]~246_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[123]~311_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[123]~246_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y39_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y39_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[128]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[128]~312_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[122]~247_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[128]~312_combout\);

-- Location: LCCOMB_X69_Y39_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[128]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[128]~253_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[128]~253_combout\);

-- Location: LCCOMB_X68_Y39_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[8]~16_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[8]~16_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\);

-- Location: LCCOMB_X69_Y39_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~254_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~254_combout\);

-- Location: LCCOMB_X69_Y39_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[126]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[126]~255_combout\ = (\display_reg|data_in_complement[7]~14_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[7]~14_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[126]~255_combout\);

-- Location: LCCOMB_X68_Y39_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[126]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[126]~256_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[120]~252_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[126]~256_combout\);

-- Location: LCCOMB_X69_Y39_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258_combout\ = (\display_reg|data_in_complement[6]~12_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[6]~12_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258_combout\);

-- Location: LCCOMB_X68_Y39_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & \display_reg|data_in_complement[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[6]~12_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257_combout\);

-- Location: LCCOMB_X69_Y39_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X69_Y39_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[126]~255_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[126]~256_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[126]~255_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[126]~256_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[126]~255_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[126]~256_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[126]~255_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[126]~256_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X69_Y39_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~254_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~254_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~254_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X69_Y39_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[128]~312_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[128]~253_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[128]~312_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[128]~253_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y39_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y39_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[133]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[133]~259_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[133]~259_combout\);

-- Location: LCCOMB_X69_Y39_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[133]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[133]~313_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[127]~321_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[133]~313_combout\);

-- Location: LCCOMB_X70_Y39_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\);

-- Location: LCCOMB_X69_Y39_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[7]~14_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datac => \display_reg|data_in_complement[7]~14_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\);

-- Location: LCCOMB_X70_Y39_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[131]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\ = (\display_reg|data_in_complement[6]~12_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[6]~12_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\);

-- Location: LCCOMB_X69_Y39_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[131]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[131]~263_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~258_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|StageOut[125]~257_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[131]~263_combout\);

-- Location: LCCOMB_X70_Y39_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265_combout\ = (\display_reg|data_in_complement[5]~10_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[5]~10_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265_combout\);

-- Location: LCCOMB_X70_Y39_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264_combout\ = (\display_reg|data_in_complement[5]~10_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[5]~10_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264_combout\);

-- Location: LCCOMB_X70_Y39_N0
\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X70_Y39_N2
\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[131]~263_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[131]~263_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[131]~263_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[131]~263_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X70_Y39_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X70_Y39_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[133]~259_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[133]~313_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[133]~259_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[133]~313_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y39_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y40_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[138]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[138]~266_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[138]~266_combout\);

-- Location: LCCOMB_X69_Y39_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[138]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[138]~314_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[132]~260_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[138]~314_combout\);

-- Location: LCCOMB_X69_Y40_N26
\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~268_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~268_combout\);

-- Location: LCCOMB_X69_Y39_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[6]~12_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[6]~12_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\);

-- Location: LCCOMB_X70_Y39_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[136]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[136]~270_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~265_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[130]~264_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[136]~270_combout\);

-- Location: LCCOMB_X69_Y40_N16
\display_reg|Div1|auto_generated|divider|divider|StageOut[136]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[136]~269_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \display_reg|data_in_complement[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[5]~10_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[136]~269_combout\);

-- Location: LCCOMB_X69_Y40_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272_combout\ = (\display_reg|data_in_complement[4]~8_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[4]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272_combout\);

-- Location: LCCOMB_X69_Y40_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271_combout\ = (\display_reg|data_in_complement[4]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[4]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271_combout\);

-- Location: LCCOMB_X69_Y40_N2
\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X69_Y40_N4
\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[136]~270_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[136]~269_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[136]~270_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[136]~269_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[136]~270_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[136]~269_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[136]~270_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[136]~269_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X69_Y40_N6
\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~268_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~268_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~268_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~268_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X69_Y40_N8
\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[138]~266_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[138]~314_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[138]~266_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[138]~314_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y40_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y40_N28
\display_reg|Div1|auto_generated|divider|divider|StageOut[143]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\);

-- Location: LCCOMB_X69_Y40_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[143]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[137]~267_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\);

-- Location: LCCOMB_X68_Y40_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\);

-- Location: LCCOMB_X69_Y39_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & 
-- (\display_reg|data_in_complement[5]~10_combout\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[5]~10_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\);

-- Location: LCCOMB_X69_Y40_N30
\display_reg|Div1|auto_generated|divider|divider|StageOut[141]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[141]~276_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~272_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[135]~271_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[141]~276_combout\);

-- Location: LCCOMB_X69_Y40_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[141]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[141]~275_combout\ = (\display_reg|data_in_complement[4]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[4]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[141]~275_combout\);

-- Location: LCCOMB_X67_Y40_N8
\display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277_combout\ = (\display_reg|data_in_complement[3]~6_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[3]~6_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277_combout\);

-- Location: LCCOMB_X68_Y40_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278_combout\ = (\display_reg|data_in_complement[3]~6_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[3]~6_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278_combout\);

-- Location: LCCOMB_X68_Y40_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278_combout\,
	datad => VCC,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X68_Y40_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[141]~276_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[141]~275_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[141]~276_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[141]~275_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[141]~276_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[141]~275_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[141]~276_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[141]~275_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X68_Y40_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X68_Y40_N28
\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y40_N30
\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y40_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[148]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[148]~279_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[148]~279_combout\);

-- Location: LCCOMB_X68_Y40_N18
\display_reg|Div1|auto_generated|divider|divider|StageOut[148]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[148]~316_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\) # 
-- ((!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[142]~322_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[148]~316_combout\);

-- Location: LCCOMB_X67_Y40_N0
\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~280_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~280_combout\);

-- Location: LCCOMB_X69_Y40_N22
\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[4]~8_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datac => \display_reg|data_in_complement[4]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\);

-- Location: LCCOMB_X68_Y40_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[146]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[146]~282_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~277_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[140]~278_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[146]~282_combout\);

-- Location: LCCOMB_X66_Y40_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[146]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[146]~281_combout\ = (\display_reg|data_in_complement[3]~6_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[3]~6_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[146]~281_combout\);

-- Location: LCCOMB_X66_Y40_N10
\display_reg|Div1|auto_generated|divider|divider|StageOut[145]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~284_combout\ = (\display_reg|data_in_complement[2]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[2]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~284_combout\);

-- Location: LCCOMB_X66_Y40_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[145]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~283_combout\ = (\display_reg|data_in_complement[2]~4_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|data_in_complement[2]~4_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~283_combout\);

-- Location: LCCOMB_X67_Y40_N22
\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[145]~284_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[145]~283_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~284_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~283_combout\,
	datad => VCC,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X67_Y40_N24
\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[146]~282_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[146]~281_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[146]~282_combout\ & 
-- (!\display_reg|Div1|auto_generated|divider|divider|StageOut[146]~281_combout\)))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[146]~282_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[146]~281_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[146]~282_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[146]~281_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X67_Y40_N26
\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~280_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~280_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\)))))
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~280_combout\) # 
-- (\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~280_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X67_Y40_N28
\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[148]~279_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[148]~316_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[148]~279_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[148]~316_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y40_N30
\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y40_N6
\display_reg|Div1|auto_generated|divider|divider|StageOut[153]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[153]~285_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[153]~285_combout\);

-- Location: LCCOMB_X67_Y40_N4
\display_reg|Div1|auto_generated|divider|divider|StageOut[153]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[153]~317_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\) # 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|StageOut[147]~323_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[153]~317_combout\);

-- Location: LCCOMB_X68_Y40_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[152]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[152]~286_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- ((\display_reg|data_in_complement[3]~6_combout\))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datab => \display_reg|data_in_complement[3]~6_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[152]~286_combout\);

-- Location: LCCOMB_X67_Y40_N20
\display_reg|Div1|auto_generated|divider|divider|StageOut[152]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[152]~287_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[152]~287_combout\);

-- Location: LCCOMB_X66_Y40_N12
\display_reg|Div1|auto_generated|divider|divider|StageOut[151]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[151]~288_combout\ = (\display_reg|data_in_complement[2]~4_combout\ & \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[2]~4_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[151]~288_combout\);

-- Location: LCCOMB_X67_Y40_N2
\display_reg|Div1|auto_generated|divider|divider|StageOut[151]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[151]~289_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|StageOut[145]~284_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[145]~283_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~284_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[145]~283_combout\,
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[151]~289_combout\);

-- Location: LCCOMB_X66_Y40_N14
\display_reg|Div1|auto_generated|divider|divider|StageOut[150]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[150]~290_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|data_in_complement[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[1]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[150]~290_combout\);

-- Location: LCCOMB_X66_Y40_N24
\display_reg|Div1|auto_generated|divider|divider|StageOut[150]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|StageOut[150]~291_combout\ = (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \display_reg|data_in_complement[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \display_reg|data_in_complement[1]~2_combout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|StageOut[150]~291_combout\);

-- Location: LCCOMB_X67_Y40_N10
\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|StageOut[150]~290_combout\) # (\display_reg|Div1|auto_generated|divider|divider|StageOut[150]~291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[150]~290_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[150]~291_combout\,
	datad => VCC,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\);

-- Location: LCCOMB_X67_Y40_N12
\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[151]~288_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[151]~289_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[151]~288_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[151]~289_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\);

-- Location: LCCOMB_X67_Y40_N14
\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ & ((\display_reg|Div1|auto_generated|divider|divider|StageOut[152]~286_combout\) 
-- # (\display_reg|Div1|auto_generated|divider|divider|StageOut[152]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[152]~286_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[152]~287_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\);

-- Location: LCCOMB_X67_Y40_N16
\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|StageOut[153]~285_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|StageOut[153]~317_combout\ & 
-- !\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|StageOut[153]~285_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|StageOut[153]~317_combout\,
	datad => VCC,
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\,
	cout => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y40_N18
\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ = \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	combout => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y38_N4
\display_reg|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~0_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & VCC)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ (GND)))
-- \display_reg|Add3~1\ = CARRY((!\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & !\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => VCC,
	combout => \display_reg|Add3~0_combout\,
	cout => \display_reg|Add3~1\);

-- Location: LCCOMB_X67_Y38_N6
\display_reg|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~2_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Add3~1\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\display_reg|Add3~1\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\display_reg|Add3~1\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\display_reg|Add3~1\ & VCC))))
-- \display_reg|Add3~3\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\) # (!\display_reg|Add3~1\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & !\display_reg|Add3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~1\,
	combout => \display_reg|Add3~2_combout\,
	cout => \display_reg|Add3~3\);

-- Location: LCCOMB_X67_Y38_N8
\display_reg|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~4_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ (!\display_reg|Add3~3\)))) # (GND)
-- \display_reg|Add3~5\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & !\display_reg|Add3~3\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((!\display_reg|Add3~3\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~3\,
	combout => \display_reg|Add3~4_combout\,
	cout => \display_reg|Add3~5\);

-- Location: LCCOMB_X67_Y38_N10
\display_reg|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~6_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Add3~5\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\display_reg|Add3~5\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\display_reg|Add3~5\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\display_reg|Add3~5\ & VCC))))
-- \display_reg|Add3~7\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\) # (!\display_reg|Add3~5\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & !\display_reg|Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~5\,
	combout => \display_reg|Add3~6_combout\,
	cout => \display_reg|Add3~7\);

-- Location: LCCOMB_X67_Y38_N12
\display_reg|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~8_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ $ (!\display_reg|Add3~7\)))) # (GND)
-- \display_reg|Add3~9\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & !\display_reg|Add3~7\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((!\display_reg|Add3~7\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~7\,
	combout => \display_reg|Add3~8_combout\,
	cout => \display_reg|Add3~9\);

-- Location: LCCOMB_X67_Y38_N14
\display_reg|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~10_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Add3~9\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\display_reg|Add3~9\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\display_reg|Add3~9\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\display_reg|Add3~9\ & VCC))))
-- \display_reg|Add3~11\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\) # (!\display_reg|Add3~9\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & !\display_reg|Add3~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~9\,
	combout => \display_reg|Add3~10_combout\,
	cout => \display_reg|Add3~11\);

-- Location: LCCOMB_X67_Y38_N16
\display_reg|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~12_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ $ (!\display_reg|Add3~11\)))) # (GND)
-- \display_reg|Add3~13\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & !\display_reg|Add3~11\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((!\display_reg|Add3~11\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~11\,
	combout => \display_reg|Add3~12_combout\,
	cout => \display_reg|Add3~13\);

-- Location: LCCOMB_X67_Y38_N18
\display_reg|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~14_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Add3~13\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\display_reg|Add3~13\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\display_reg|Add3~13\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\display_reg|Add3~13\ & VCC))))
-- \display_reg|Add3~15\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\) # (!\display_reg|Add3~13\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & !\display_reg|Add3~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~13\,
	combout => \display_reg|Add3~14_combout\,
	cout => \display_reg|Add3~15\);

-- Location: LCCOMB_X67_Y38_N20
\display_reg|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~16_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ $ (!\display_reg|Add3~15\)))) # (GND)
-- \display_reg|Add3~17\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & !\display_reg|Add3~15\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((!\display_reg|Add3~15\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~15\,
	combout => \display_reg|Add3~16_combout\,
	cout => \display_reg|Add3~17\);

-- Location: LCCOMB_X67_Y38_N22
\display_reg|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~18_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Add3~17\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\display_reg|Add3~17\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\display_reg|Add3~17\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\display_reg|Add3~17\ & VCC))))
-- \display_reg|Add3~19\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\) # (!\display_reg|Add3~17\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & !\display_reg|Add3~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~17\,
	combout => \display_reg|Add3~18_combout\,
	cout => \display_reg|Add3~19\);

-- Location: LCCOMB_X67_Y38_N24
\display_reg|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~20_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ $ (!\display_reg|Add3~19\)))) # (GND)
-- \display_reg|Add3~21\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & !\display_reg|Add3~19\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((!\display_reg|Add3~19\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~19\,
	combout => \display_reg|Add3~20_combout\,
	cout => \display_reg|Add3~21\);

-- Location: LCCOMB_X67_Y38_N26
\display_reg|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~22_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Add3~21\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\display_reg|Add3~21\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\display_reg|Add3~21\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\display_reg|Add3~21\ & VCC))))
-- \display_reg|Add3~23\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\) # (!\display_reg|Add3~21\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & !\display_reg|Add3~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~21\,
	combout => \display_reg|Add3~22_combout\,
	cout => \display_reg|Add3~23\);

-- Location: LCCOMB_X67_Y38_N28
\display_reg|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~24_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ $ (!\display_reg|Add3~23\)))) # (GND)
-- \display_reg|Add3~25\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & !\display_reg|Add3~23\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((!\display_reg|Add3~23\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~23\,
	combout => \display_reg|Add3~24_combout\,
	cout => \display_reg|Add3~25\);

-- Location: LCCOMB_X67_Y38_N30
\display_reg|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~26_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Add3~25\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\display_reg|Add3~25\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\display_reg|Add3~25\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\display_reg|Add3~25\ & VCC))))
-- \display_reg|Add3~27\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\) # (!\display_reg|Add3~25\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\display_reg|Add3~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~25\,
	combout => \display_reg|Add3~26_combout\,
	cout => \display_reg|Add3~27\);

-- Location: LCCOMB_X67_Y37_N0
\display_reg|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~28_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (!\display_reg|Add3~27\)))) # (GND)
-- \display_reg|Add3~29\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\display_reg|Add3~27\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((!\display_reg|Add3~27\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~27\,
	combout => \display_reg|Add3~28_combout\,
	cout => \display_reg|Add3~29\);

-- Location: LCCOMB_X67_Y37_N2
\display_reg|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~30_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\display_reg|Add3~29\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\display_reg|Add3~29\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\display_reg|Add3~29\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\display_reg|Add3~29\ & VCC))))
-- \display_reg|Add3~31\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (!\display_reg|Add3~29\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\display_reg|Add3~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~29\,
	combout => \display_reg|Add3~30_combout\,
	cout => \display_reg|Add3~31\);

-- Location: LCCOMB_X67_Y37_N4
\display_reg|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~32_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (!\display_reg|Add3~31\)))) # (GND)
-- \display_reg|Add3~33\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\display_reg|Add3~31\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((!\display_reg|Add3~31\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~31\,
	combout => \display_reg|Add3~32_combout\,
	cout => \display_reg|Add3~33\);

-- Location: LCCOMB_X67_Y37_N6
\display_reg|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~34_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\display_reg|Add3~33\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\display_reg|Add3~33\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\display_reg|Add3~33\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\display_reg|Add3~33\ & VCC))))
-- \display_reg|Add3~35\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (!\display_reg|Add3~33\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\display_reg|Add3~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~33\,
	combout => \display_reg|Add3~34_combout\,
	cout => \display_reg|Add3~35\);

-- Location: LCCOMB_X67_Y37_N8
\display_reg|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~36_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (!\display_reg|Add3~35\)))) # (GND)
-- \display_reg|Add3~37\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\display_reg|Add3~35\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((!\display_reg|Add3~35\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~35\,
	combout => \display_reg|Add3~36_combout\,
	cout => \display_reg|Add3~37\);

-- Location: LCCOMB_X67_Y37_N10
\display_reg|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~38_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Add3~37\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\display_reg|Add3~37\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\display_reg|Add3~37\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\display_reg|Add3~37\ & VCC))))
-- \display_reg|Add3~39\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (!\display_reg|Add3~37\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\display_reg|Add3~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~37\,
	combout => \display_reg|Add3~38_combout\,
	cout => \display_reg|Add3~39\);

-- Location: LCCOMB_X67_Y37_N12
\display_reg|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~40_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (!\display_reg|Add3~39\)))) # (GND)
-- \display_reg|Add3~41\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\display_reg|Add3~39\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((!\display_reg|Add3~39\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~39\,
	combout => \display_reg|Add3~40_combout\,
	cout => \display_reg|Add3~41\);

-- Location: LCCOMB_X67_Y37_N14
\display_reg|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~42_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Add3~41\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\display_reg|Add3~41\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\display_reg|Add3~41\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\display_reg|Add3~41\ & VCC))))
-- \display_reg|Add3~43\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\display_reg|Add3~41\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\display_reg|Add3~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~41\,
	combout => \display_reg|Add3~42_combout\,
	cout => \display_reg|Add3~43\);

-- Location: LCCOMB_X68_Y38_N2
\display_reg|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~0_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & ((\display_reg|data_in_complement[1]~2_combout\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\display_reg|data_in_complement[1]~2_combout\ $ (VCC)))
-- \display_reg|Add4~1\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\) # (\display_reg|data_in_complement[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|data_in_complement[1]~2_combout\,
	datad => VCC,
	combout => \display_reg|Add4~0_combout\,
	cout => \display_reg|Add4~1\);

-- Location: LCCOMB_X68_Y38_N4
\display_reg|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~2_combout\ = (\display_reg|data_in_complement[2]~4_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\display_reg|Add4~1\ & VCC)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\display_reg|Add4~1\)))) # (!\display_reg|data_in_complement[2]~4_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ 
-- & (!\display_reg|Add4~1\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Add4~1\) # (GND)))))
-- \display_reg|Add4~3\ = CARRY((\display_reg|data_in_complement[2]~4_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & !\display_reg|Add4~1\)) # (!\display_reg|data_in_complement[2]~4_combout\ & 
-- ((!\display_reg|Add4~1\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[2]~4_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add4~1\,
	combout => \display_reg|Add4~2_combout\,
	cout => \display_reg|Add4~3\);

-- Location: LCCOMB_X68_Y38_N6
\display_reg|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~4_combout\ = ((\display_reg|data_in_complement[3]~6_combout\ $ (\display_reg|Add3~0_combout\ $ (\display_reg|Add4~3\)))) # (GND)
-- \display_reg|Add4~5\ = CARRY((\display_reg|data_in_complement[3]~6_combout\ & ((!\display_reg|Add4~3\) # (!\display_reg|Add3~0_combout\))) # (!\display_reg|data_in_complement[3]~6_combout\ & (!\display_reg|Add3~0_combout\ & !\display_reg|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[3]~6_combout\,
	datab => \display_reg|Add3~0_combout\,
	datad => VCC,
	cin => \display_reg|Add4~3\,
	combout => \display_reg|Add4~4_combout\,
	cout => \display_reg|Add4~5\);

-- Location: LCCOMB_X68_Y38_N8
\display_reg|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~6_combout\ = (\display_reg|data_in_complement[4]~8_combout\ & ((\display_reg|Add3~2_combout\ & (!\display_reg|Add4~5\)) # (!\display_reg|Add3~2_combout\ & (\display_reg|Add4~5\ & VCC)))) # (!\display_reg|data_in_complement[4]~8_combout\ 
-- & ((\display_reg|Add3~2_combout\ & ((\display_reg|Add4~5\) # (GND))) # (!\display_reg|Add3~2_combout\ & (!\display_reg|Add4~5\))))
-- \display_reg|Add4~7\ = CARRY((\display_reg|data_in_complement[4]~8_combout\ & (\display_reg|Add3~2_combout\ & !\display_reg|Add4~5\)) # (!\display_reg|data_in_complement[4]~8_combout\ & ((\display_reg|Add3~2_combout\) # (!\display_reg|Add4~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[4]~8_combout\,
	datab => \display_reg|Add3~2_combout\,
	datad => VCC,
	cin => \display_reg|Add4~5\,
	combout => \display_reg|Add4~6_combout\,
	cout => \display_reg|Add4~7\);

-- Location: LCCOMB_X68_Y38_N10
\display_reg|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~8_combout\ = ((\display_reg|Add3~4_combout\ $ (\display_reg|data_in_complement[5]~10_combout\ $ (\display_reg|Add4~7\)))) # (GND)
-- \display_reg|Add4~9\ = CARRY((\display_reg|Add3~4_combout\ & (\display_reg|data_in_complement[5]~10_combout\ & !\display_reg|Add4~7\)) # (!\display_reg|Add3~4_combout\ & ((\display_reg|data_in_complement[5]~10_combout\) # (!\display_reg|Add4~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~4_combout\,
	datab => \display_reg|data_in_complement[5]~10_combout\,
	datad => VCC,
	cin => \display_reg|Add4~7\,
	combout => \display_reg|Add4~8_combout\,
	cout => \display_reg|Add4~9\);

-- Location: LCCOMB_X68_Y38_N12
\display_reg|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~10_combout\ = (\display_reg|Add3~6_combout\ & ((\display_reg|data_in_complement[6]~12_combout\ & (!\display_reg|Add4~9\)) # (!\display_reg|data_in_complement[6]~12_combout\ & ((\display_reg|Add4~9\) # (GND))))) # 
-- (!\display_reg|Add3~6_combout\ & ((\display_reg|data_in_complement[6]~12_combout\ & (\display_reg|Add4~9\ & VCC)) # (!\display_reg|data_in_complement[6]~12_combout\ & (!\display_reg|Add4~9\))))
-- \display_reg|Add4~11\ = CARRY((\display_reg|Add3~6_combout\ & ((!\display_reg|Add4~9\) # (!\display_reg|data_in_complement[6]~12_combout\))) # (!\display_reg|Add3~6_combout\ & (!\display_reg|data_in_complement[6]~12_combout\ & !\display_reg|Add4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~6_combout\,
	datab => \display_reg|data_in_complement[6]~12_combout\,
	datad => VCC,
	cin => \display_reg|Add4~9\,
	combout => \display_reg|Add4~10_combout\,
	cout => \display_reg|Add4~11\);

-- Location: LCCOMB_X68_Y38_N14
\display_reg|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~12_combout\ = ((\display_reg|Add3~8_combout\ $ (\display_reg|data_in_complement[7]~14_combout\ $ (\display_reg|Add4~11\)))) # (GND)
-- \display_reg|Add4~13\ = CARRY((\display_reg|Add3~8_combout\ & (\display_reg|data_in_complement[7]~14_combout\ & !\display_reg|Add4~11\)) # (!\display_reg|Add3~8_combout\ & ((\display_reg|data_in_complement[7]~14_combout\) # (!\display_reg|Add4~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~8_combout\,
	datab => \display_reg|data_in_complement[7]~14_combout\,
	datad => VCC,
	cin => \display_reg|Add4~11\,
	combout => \display_reg|Add4~12_combout\,
	cout => \display_reg|Add4~13\);

-- Location: LCCOMB_X68_Y38_N16
\display_reg|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~14_combout\ = (\display_reg|Add3~10_combout\ & ((\display_reg|data_in_complement[8]~16_combout\ & (!\display_reg|Add4~13\)) # (!\display_reg|data_in_complement[8]~16_combout\ & ((\display_reg|Add4~13\) # (GND))))) # 
-- (!\display_reg|Add3~10_combout\ & ((\display_reg|data_in_complement[8]~16_combout\ & (\display_reg|Add4~13\ & VCC)) # (!\display_reg|data_in_complement[8]~16_combout\ & (!\display_reg|Add4~13\))))
-- \display_reg|Add4~15\ = CARRY((\display_reg|Add3~10_combout\ & ((!\display_reg|Add4~13\) # (!\display_reg|data_in_complement[8]~16_combout\))) # (!\display_reg|Add3~10_combout\ & (!\display_reg|data_in_complement[8]~16_combout\ & !\display_reg|Add4~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~10_combout\,
	datab => \display_reg|data_in_complement[8]~16_combout\,
	datad => VCC,
	cin => \display_reg|Add4~13\,
	combout => \display_reg|Add4~14_combout\,
	cout => \display_reg|Add4~15\);

-- Location: LCCOMB_X68_Y38_N18
\display_reg|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~16_combout\ = ((\display_reg|Add3~12_combout\ $ (\display_reg|data_in_complement[9]~18_combout\ $ (\display_reg|Add4~15\)))) # (GND)
-- \display_reg|Add4~17\ = CARRY((\display_reg|Add3~12_combout\ & (\display_reg|data_in_complement[9]~18_combout\ & !\display_reg|Add4~15\)) # (!\display_reg|Add3~12_combout\ & ((\display_reg|data_in_complement[9]~18_combout\) # (!\display_reg|Add4~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~12_combout\,
	datab => \display_reg|data_in_complement[9]~18_combout\,
	datad => VCC,
	cin => \display_reg|Add4~15\,
	combout => \display_reg|Add4~16_combout\,
	cout => \display_reg|Add4~17\);

-- Location: LCCOMB_X68_Y38_N20
\display_reg|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~18_combout\ = (\display_reg|data_in_complement[10]~20_combout\ & ((\display_reg|Add3~14_combout\ & (!\display_reg|Add4~17\)) # (!\display_reg|Add3~14_combout\ & (\display_reg|Add4~17\ & VCC)))) # 
-- (!\display_reg|data_in_complement[10]~20_combout\ & ((\display_reg|Add3~14_combout\ & ((\display_reg|Add4~17\) # (GND))) # (!\display_reg|Add3~14_combout\ & (!\display_reg|Add4~17\))))
-- \display_reg|Add4~19\ = CARRY((\display_reg|data_in_complement[10]~20_combout\ & (\display_reg|Add3~14_combout\ & !\display_reg|Add4~17\)) # (!\display_reg|data_in_complement[10]~20_combout\ & ((\display_reg|Add3~14_combout\) # (!\display_reg|Add4~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[10]~20_combout\,
	datab => \display_reg|Add3~14_combout\,
	datad => VCC,
	cin => \display_reg|Add4~17\,
	combout => \display_reg|Add4~18_combout\,
	cout => \display_reg|Add4~19\);

-- Location: LCCOMB_X68_Y38_N22
\display_reg|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~20_combout\ = ((\display_reg|data_in_complement[11]~22_combout\ $ (\display_reg|Add3~16_combout\ $ (\display_reg|Add4~19\)))) # (GND)
-- \display_reg|Add4~21\ = CARRY((\display_reg|data_in_complement[11]~22_combout\ & ((!\display_reg|Add4~19\) # (!\display_reg|Add3~16_combout\))) # (!\display_reg|data_in_complement[11]~22_combout\ & (!\display_reg|Add3~16_combout\ & 
-- !\display_reg|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[11]~22_combout\,
	datab => \display_reg|Add3~16_combout\,
	datad => VCC,
	cin => \display_reg|Add4~19\,
	combout => \display_reg|Add4~20_combout\,
	cout => \display_reg|Add4~21\);

-- Location: LCCOMB_X68_Y38_N24
\display_reg|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~22_combout\ = (\display_reg|data_in_complement[12]~24_combout\ & ((\display_reg|Add3~18_combout\ & (!\display_reg|Add4~21\)) # (!\display_reg|Add3~18_combout\ & (\display_reg|Add4~21\ & VCC)))) # 
-- (!\display_reg|data_in_complement[12]~24_combout\ & ((\display_reg|Add3~18_combout\ & ((\display_reg|Add4~21\) # (GND))) # (!\display_reg|Add3~18_combout\ & (!\display_reg|Add4~21\))))
-- \display_reg|Add4~23\ = CARRY((\display_reg|data_in_complement[12]~24_combout\ & (\display_reg|Add3~18_combout\ & !\display_reg|Add4~21\)) # (!\display_reg|data_in_complement[12]~24_combout\ & ((\display_reg|Add3~18_combout\) # (!\display_reg|Add4~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[12]~24_combout\,
	datab => \display_reg|Add3~18_combout\,
	datad => VCC,
	cin => \display_reg|Add4~21\,
	combout => \display_reg|Add4~22_combout\,
	cout => \display_reg|Add4~23\);

-- Location: LCCOMB_X68_Y38_N26
\display_reg|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~24_combout\ = ((\display_reg|data_in_complement[13]~26_combout\ $ (\display_reg|Add3~20_combout\ $ (\display_reg|Add4~23\)))) # (GND)
-- \display_reg|Add4~25\ = CARRY((\display_reg|data_in_complement[13]~26_combout\ & ((!\display_reg|Add4~23\) # (!\display_reg|Add3~20_combout\))) # (!\display_reg|data_in_complement[13]~26_combout\ & (!\display_reg|Add3~20_combout\ & 
-- !\display_reg|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[13]~26_combout\,
	datab => \display_reg|Add3~20_combout\,
	datad => VCC,
	cin => \display_reg|Add4~23\,
	combout => \display_reg|Add4~24_combout\,
	cout => \display_reg|Add4~25\);

-- Location: LCCOMB_X68_Y38_N28
\display_reg|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~26_combout\ = (\display_reg|Add3~22_combout\ & ((\display_reg|data_in_complement[14]~28_combout\ & (!\display_reg|Add4~25\)) # (!\display_reg|data_in_complement[14]~28_combout\ & ((\display_reg|Add4~25\) # (GND))))) # 
-- (!\display_reg|Add3~22_combout\ & ((\display_reg|data_in_complement[14]~28_combout\ & (\display_reg|Add4~25\ & VCC)) # (!\display_reg|data_in_complement[14]~28_combout\ & (!\display_reg|Add4~25\))))
-- \display_reg|Add4~27\ = CARRY((\display_reg|Add3~22_combout\ & ((!\display_reg|Add4~25\) # (!\display_reg|data_in_complement[14]~28_combout\))) # (!\display_reg|Add3~22_combout\ & (!\display_reg|data_in_complement[14]~28_combout\ & 
-- !\display_reg|Add4~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~22_combout\,
	datab => \display_reg|data_in_complement[14]~28_combout\,
	datad => VCC,
	cin => \display_reg|Add4~25\,
	combout => \display_reg|Add4~26_combout\,
	cout => \display_reg|Add4~27\);

-- Location: LCCOMB_X68_Y38_N30
\display_reg|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~28_combout\ = ((\display_reg|data_in_complement[15]~30_combout\ $ (\display_reg|Add3~24_combout\ $ (\display_reg|Add4~27\)))) # (GND)
-- \display_reg|Add4~29\ = CARRY((\display_reg|data_in_complement[15]~30_combout\ & ((!\display_reg|Add4~27\) # (!\display_reg|Add3~24_combout\))) # (!\display_reg|data_in_complement[15]~30_combout\ & (!\display_reg|Add3~24_combout\ & 
-- !\display_reg|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[15]~30_combout\,
	datab => \display_reg|Add3~24_combout\,
	datad => VCC,
	cin => \display_reg|Add4~27\,
	combout => \display_reg|Add4~28_combout\,
	cout => \display_reg|Add4~29\);

-- Location: LCCOMB_X68_Y37_N0
\display_reg|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~30_combout\ = (\display_reg|data_in_complement[16]~32_combout\ & ((\display_reg|Add3~26_combout\ & (!\display_reg|Add4~29\)) # (!\display_reg|Add3~26_combout\ & (\display_reg|Add4~29\ & VCC)))) # 
-- (!\display_reg|data_in_complement[16]~32_combout\ & ((\display_reg|Add3~26_combout\ & ((\display_reg|Add4~29\) # (GND))) # (!\display_reg|Add3~26_combout\ & (!\display_reg|Add4~29\))))
-- \display_reg|Add4~31\ = CARRY((\display_reg|data_in_complement[16]~32_combout\ & (\display_reg|Add3~26_combout\ & !\display_reg|Add4~29\)) # (!\display_reg|data_in_complement[16]~32_combout\ & ((\display_reg|Add3~26_combout\) # (!\display_reg|Add4~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[16]~32_combout\,
	datab => \display_reg|Add3~26_combout\,
	datad => VCC,
	cin => \display_reg|Add4~29\,
	combout => \display_reg|Add4~30_combout\,
	cout => \display_reg|Add4~31\);

-- Location: LCCOMB_X68_Y37_N2
\display_reg|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~32_combout\ = ((\display_reg|Add3~28_combout\ $ (\display_reg|data_in_complement[17]~34_combout\ $ (\display_reg|Add4~31\)))) # (GND)
-- \display_reg|Add4~33\ = CARRY((\display_reg|Add3~28_combout\ & (\display_reg|data_in_complement[17]~34_combout\ & !\display_reg|Add4~31\)) # (!\display_reg|Add3~28_combout\ & ((\display_reg|data_in_complement[17]~34_combout\) # (!\display_reg|Add4~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~28_combout\,
	datab => \display_reg|data_in_complement[17]~34_combout\,
	datad => VCC,
	cin => \display_reg|Add4~31\,
	combout => \display_reg|Add4~32_combout\,
	cout => \display_reg|Add4~33\);

-- Location: LCCOMB_X68_Y37_N4
\display_reg|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~34_combout\ = (\display_reg|Add3~30_combout\ & ((\display_reg|data_in_complement[18]~36_combout\ & (!\display_reg|Add4~33\)) # (!\display_reg|data_in_complement[18]~36_combout\ & ((\display_reg|Add4~33\) # (GND))))) # 
-- (!\display_reg|Add3~30_combout\ & ((\display_reg|data_in_complement[18]~36_combout\ & (\display_reg|Add4~33\ & VCC)) # (!\display_reg|data_in_complement[18]~36_combout\ & (!\display_reg|Add4~33\))))
-- \display_reg|Add4~35\ = CARRY((\display_reg|Add3~30_combout\ & ((!\display_reg|Add4~33\) # (!\display_reg|data_in_complement[18]~36_combout\))) # (!\display_reg|Add3~30_combout\ & (!\display_reg|data_in_complement[18]~36_combout\ & 
-- !\display_reg|Add4~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~30_combout\,
	datab => \display_reg|data_in_complement[18]~36_combout\,
	datad => VCC,
	cin => \display_reg|Add4~33\,
	combout => \display_reg|Add4~34_combout\,
	cout => \display_reg|Add4~35\);

-- Location: LCCOMB_X68_Y37_N6
\display_reg|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~36_combout\ = ((\display_reg|data_in_complement[19]~38_combout\ $ (\display_reg|Add3~32_combout\ $ (\display_reg|Add4~35\)))) # (GND)
-- \display_reg|Add4~37\ = CARRY((\display_reg|data_in_complement[19]~38_combout\ & ((!\display_reg|Add4~35\) # (!\display_reg|Add3~32_combout\))) # (!\display_reg|data_in_complement[19]~38_combout\ & (!\display_reg|Add3~32_combout\ & 
-- !\display_reg|Add4~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[19]~38_combout\,
	datab => \display_reg|Add3~32_combout\,
	datad => VCC,
	cin => \display_reg|Add4~35\,
	combout => \display_reg|Add4~36_combout\,
	cout => \display_reg|Add4~37\);

-- Location: LCCOMB_X68_Y37_N8
\display_reg|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~38_combout\ = (\display_reg|Add3~34_combout\ & ((\display_reg|data_in_complement[20]~40_combout\ & (!\display_reg|Add4~37\)) # (!\display_reg|data_in_complement[20]~40_combout\ & ((\display_reg|Add4~37\) # (GND))))) # 
-- (!\display_reg|Add3~34_combout\ & ((\display_reg|data_in_complement[20]~40_combout\ & (\display_reg|Add4~37\ & VCC)) # (!\display_reg|data_in_complement[20]~40_combout\ & (!\display_reg|Add4~37\))))
-- \display_reg|Add4~39\ = CARRY((\display_reg|Add3~34_combout\ & ((!\display_reg|Add4~37\) # (!\display_reg|data_in_complement[20]~40_combout\))) # (!\display_reg|Add3~34_combout\ & (!\display_reg|data_in_complement[20]~40_combout\ & 
-- !\display_reg|Add4~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~34_combout\,
	datab => \display_reg|data_in_complement[20]~40_combout\,
	datad => VCC,
	cin => \display_reg|Add4~37\,
	combout => \display_reg|Add4~38_combout\,
	cout => \display_reg|Add4~39\);

-- Location: LCCOMB_X68_Y37_N10
\display_reg|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~40_combout\ = ((\display_reg|data_in_complement[21]~42_combout\ $ (\display_reg|Add3~36_combout\ $ (\display_reg|Add4~39\)))) # (GND)
-- \display_reg|Add4~41\ = CARRY((\display_reg|data_in_complement[21]~42_combout\ & ((!\display_reg|Add4~39\) # (!\display_reg|Add3~36_combout\))) # (!\display_reg|data_in_complement[21]~42_combout\ & (!\display_reg|Add3~36_combout\ & 
-- !\display_reg|Add4~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[21]~42_combout\,
	datab => \display_reg|Add3~36_combout\,
	datad => VCC,
	cin => \display_reg|Add4~39\,
	combout => \display_reg|Add4~40_combout\,
	cout => \display_reg|Add4~41\);

-- Location: LCCOMB_X68_Y37_N12
\display_reg|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~42_combout\ = (\display_reg|Add3~38_combout\ & ((\display_reg|data_in_complement[22]~44_combout\ & (!\display_reg|Add4~41\)) # (!\display_reg|data_in_complement[22]~44_combout\ & ((\display_reg|Add4~41\) # (GND))))) # 
-- (!\display_reg|Add3~38_combout\ & ((\display_reg|data_in_complement[22]~44_combout\ & (\display_reg|Add4~41\ & VCC)) # (!\display_reg|data_in_complement[22]~44_combout\ & (!\display_reg|Add4~41\))))
-- \display_reg|Add4~43\ = CARRY((\display_reg|Add3~38_combout\ & ((!\display_reg|Add4~41\) # (!\display_reg|data_in_complement[22]~44_combout\))) # (!\display_reg|Add3~38_combout\ & (!\display_reg|data_in_complement[22]~44_combout\ & 
-- !\display_reg|Add4~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~38_combout\,
	datab => \display_reg|data_in_complement[22]~44_combout\,
	datad => VCC,
	cin => \display_reg|Add4~41\,
	combout => \display_reg|Add4~42_combout\,
	cout => \display_reg|Add4~43\);

-- Location: LCCOMB_X68_Y37_N14
\display_reg|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~44_combout\ = ((\display_reg|data_in_complement[23]~46_combout\ $ (\display_reg|Add3~40_combout\ $ (\display_reg|Add4~43\)))) # (GND)
-- \display_reg|Add4~45\ = CARRY((\display_reg|data_in_complement[23]~46_combout\ & ((!\display_reg|Add4~43\) # (!\display_reg|Add3~40_combout\))) # (!\display_reg|data_in_complement[23]~46_combout\ & (!\display_reg|Add3~40_combout\ & 
-- !\display_reg|Add4~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[23]~46_combout\,
	datab => \display_reg|Add3~40_combout\,
	datad => VCC,
	cin => \display_reg|Add4~43\,
	combout => \display_reg|Add4~44_combout\,
	cout => \display_reg|Add4~45\);

-- Location: LCCOMB_X68_Y37_N16
\display_reg|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~46_combout\ = (\display_reg|Add3~42_combout\ & ((\display_reg|data_in_complement[24]~48_combout\ & (!\display_reg|Add4~45\)) # (!\display_reg|data_in_complement[24]~48_combout\ & ((\display_reg|Add4~45\) # (GND))))) # 
-- (!\display_reg|Add3~42_combout\ & ((\display_reg|data_in_complement[24]~48_combout\ & (\display_reg|Add4~45\ & VCC)) # (!\display_reg|data_in_complement[24]~48_combout\ & (!\display_reg|Add4~45\))))
-- \display_reg|Add4~47\ = CARRY((\display_reg|Add3~42_combout\ & ((!\display_reg|Add4~45\) # (!\display_reg|data_in_complement[24]~48_combout\))) # (!\display_reg|Add3~42_combout\ & (!\display_reg|data_in_complement[24]~48_combout\ & 
-- !\display_reg|Add4~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~42_combout\,
	datab => \display_reg|data_in_complement[24]~48_combout\,
	datad => VCC,
	cin => \display_reg|Add4~45\,
	combout => \display_reg|Add4~46_combout\,
	cout => \display_reg|Add4~47\);

-- Location: LCCOMB_X67_Y37_N16
\display_reg|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~44_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (!\display_reg|Add3~43\)))) # (GND)
-- \display_reg|Add3~45\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\display_reg|Add3~43\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((!\display_reg|Add3~43\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~43\,
	combout => \display_reg|Add3~44_combout\,
	cout => \display_reg|Add3~45\);

-- Location: LCCOMB_X67_Y37_N18
\display_reg|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~46_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Add3~45\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\display_reg|Add3~45\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\display_reg|Add3~45\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\display_reg|Add3~45\ & VCC))))
-- \display_reg|Add3~47\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # (!\display_reg|Add3~45\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\display_reg|Add3~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~45\,
	combout => \display_reg|Add3~46_combout\,
	cout => \display_reg|Add3~47\);

-- Location: LCCOMB_X67_Y37_N20
\display_reg|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~48_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (!\display_reg|Add3~47\)))) # (GND)
-- \display_reg|Add3~49\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\display_reg|Add3~47\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((!\display_reg|Add3~47\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~47\,
	combout => \display_reg|Add3~48_combout\,
	cout => \display_reg|Add3~49\);

-- Location: LCCOMB_X68_Y37_N18
\display_reg|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~48_combout\ = ((\display_reg|Add3~44_combout\ $ (\display_reg|data_in_complement[25]~50_combout\ $ (\display_reg|Add4~47\)))) # (GND)
-- \display_reg|Add4~49\ = CARRY((\display_reg|Add3~44_combout\ & (\display_reg|data_in_complement[25]~50_combout\ & !\display_reg|Add4~47\)) # (!\display_reg|Add3~44_combout\ & ((\display_reg|data_in_complement[25]~50_combout\) # (!\display_reg|Add4~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add3~44_combout\,
	datab => \display_reg|data_in_complement[25]~50_combout\,
	datad => VCC,
	cin => \display_reg|Add4~47\,
	combout => \display_reg|Add4~48_combout\,
	cout => \display_reg|Add4~49\);

-- Location: LCCOMB_X68_Y37_N20
\display_reg|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~50_combout\ = (\display_reg|data_in_complement[26]~52_combout\ & ((\display_reg|Add3~46_combout\ & (!\display_reg|Add4~49\)) # (!\display_reg|Add3~46_combout\ & (\display_reg|Add4~49\ & VCC)))) # 
-- (!\display_reg|data_in_complement[26]~52_combout\ & ((\display_reg|Add3~46_combout\ & ((\display_reg|Add4~49\) # (GND))) # (!\display_reg|Add3~46_combout\ & (!\display_reg|Add4~49\))))
-- \display_reg|Add4~51\ = CARRY((\display_reg|data_in_complement[26]~52_combout\ & (\display_reg|Add3~46_combout\ & !\display_reg|Add4~49\)) # (!\display_reg|data_in_complement[26]~52_combout\ & ((\display_reg|Add3~46_combout\) # (!\display_reg|Add4~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[26]~52_combout\,
	datab => \display_reg|Add3~46_combout\,
	datad => VCC,
	cin => \display_reg|Add4~49\,
	combout => \display_reg|Add4~50_combout\,
	cout => \display_reg|Add4~51\);

-- Location: LCCOMB_X68_Y37_N22
\display_reg|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~52_combout\ = ((\display_reg|data_in_complement[27]~54_combout\ $ (\display_reg|Add3~48_combout\ $ (\display_reg|Add4~51\)))) # (GND)
-- \display_reg|Add4~53\ = CARRY((\display_reg|data_in_complement[27]~54_combout\ & ((!\display_reg|Add4~51\) # (!\display_reg|Add3~48_combout\))) # (!\display_reg|data_in_complement[27]~54_combout\ & (!\display_reg|Add3~48_combout\ & 
-- !\display_reg|Add4~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[27]~54_combout\,
	datab => \display_reg|Add3~48_combout\,
	datad => VCC,
	cin => \display_reg|Add4~51\,
	combout => \display_reg|Add4~52_combout\,
	cout => \display_reg|Add4~53\);

-- Location: LCCOMB_X69_Y37_N0
\display_reg|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~8_combout\ = (\display_reg|Add4~52_combout\) # ((\display_reg|Add4~48_combout\) # (\display_reg|Add4~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Add4~52_combout\,
	datac => \display_reg|Add4~48_combout\,
	datad => \display_reg|Add4~50_combout\,
	combout => \display_reg|Equal0~8_combout\);

-- Location: LCCOMB_X67_Y37_N22
\display_reg|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~50_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Add3~49\) # (GND))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\display_reg|Add3~49\)))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\display_reg|Add3~49\)) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\display_reg|Add3~49\ & VCC))))
-- \display_reg|Add3~51\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # (!\display_reg|Add3~49\))) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\display_reg|Add3~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~49\,
	combout => \display_reg|Add3~50_combout\,
	cout => \display_reg|Add3~51\);

-- Location: LCCOMB_X67_Y37_N24
\display_reg|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~52_combout\ = ((\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (!\display_reg|Add3~51\)))) # (GND)
-- \display_reg|Add3~53\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\display_reg|Add3~51\)) # 
-- (!\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((!\display_reg|Add3~51\) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \display_reg|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~51\,
	combout => \display_reg|Add3~52_combout\,
	cout => \display_reg|Add3~53\);

-- Location: LCCOMB_X68_Y37_N24
\display_reg|Add4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~54_combout\ = (\display_reg|data_in_complement[28]~56_combout\ & ((\display_reg|Add3~50_combout\ & (!\display_reg|Add4~53\)) # (!\display_reg|Add3~50_combout\ & (\display_reg|Add4~53\ & VCC)))) # 
-- (!\display_reg|data_in_complement[28]~56_combout\ & ((\display_reg|Add3~50_combout\ & ((\display_reg|Add4~53\) # (GND))) # (!\display_reg|Add3~50_combout\ & (!\display_reg|Add4~53\))))
-- \display_reg|Add4~55\ = CARRY((\display_reg|data_in_complement[28]~56_combout\ & (\display_reg|Add3~50_combout\ & !\display_reg|Add4~53\)) # (!\display_reg|data_in_complement[28]~56_combout\ & ((\display_reg|Add3~50_combout\) # (!\display_reg|Add4~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[28]~56_combout\,
	datab => \display_reg|Add3~50_combout\,
	datad => VCC,
	cin => \display_reg|Add4~53\,
	combout => \display_reg|Add4~54_combout\,
	cout => \display_reg|Add4~55\);

-- Location: LCCOMB_X68_Y37_N26
\display_reg|Add4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~56_combout\ = ((\display_reg|data_in_complement[29]~58_combout\ $ (\display_reg|Add3~52_combout\ $ (\display_reg|Add4~55\)))) # (GND)
-- \display_reg|Add4~57\ = CARRY((\display_reg|data_in_complement[29]~58_combout\ & ((!\display_reg|Add4~55\) # (!\display_reg|Add3~52_combout\))) # (!\display_reg|data_in_complement[29]~58_combout\ & (!\display_reg|Add3~52_combout\ & 
-- !\display_reg|Add4~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[29]~58_combout\,
	datab => \display_reg|Add3~52_combout\,
	datad => VCC,
	cin => \display_reg|Add4~55\,
	combout => \display_reg|Add4~56_combout\,
	cout => \display_reg|Add4~57\);

-- Location: LCCOMB_X67_Y37_N26
\display_reg|Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~54_combout\ = (\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\display_reg|Add3~53\) # (GND))) # (!\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\display_reg|Add3~53\))
-- \display_reg|Add3~55\ = CARRY((\display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\display_reg|Add3~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add3~53\,
	combout => \display_reg|Add3~54_combout\,
	cout => \display_reg|Add3~55\);

-- Location: LCCOMB_X68_Y37_N28
\display_reg|Add4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~58_combout\ = (\display_reg|data_in_complement[30]~60_combout\ & ((\display_reg|Add3~54_combout\ & (!\display_reg|Add4~57\)) # (!\display_reg|Add3~54_combout\ & (\display_reg|Add4~57\ & VCC)))) # 
-- (!\display_reg|data_in_complement[30]~60_combout\ & ((\display_reg|Add3~54_combout\ & ((\display_reg|Add4~57\) # (GND))) # (!\display_reg|Add3~54_combout\ & (!\display_reg|Add4~57\))))
-- \display_reg|Add4~59\ = CARRY((\display_reg|data_in_complement[30]~60_combout\ & (\display_reg|Add3~54_combout\ & !\display_reg|Add4~57\)) # (!\display_reg|data_in_complement[30]~60_combout\ & ((\display_reg|Add3~54_combout\) # (!\display_reg|Add4~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|data_in_complement[30]~60_combout\,
	datab => \display_reg|Add3~54_combout\,
	datad => VCC,
	cin => \display_reg|Add4~57\,
	combout => \display_reg|Add4~58_combout\,
	cout => \display_reg|Add4~59\);

-- Location: LCCOMB_X67_Y37_N28
\display_reg|Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add3~56_combout\ = \display_reg|Add3~55\ $ (\display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \display_reg|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	cin => \display_reg|Add3~55\,
	combout => \display_reg|Add3~56_combout\);

-- Location: LCCOMB_X68_Y37_N30
\display_reg|Add4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add4~60_combout\ = \display_reg|data_in_complement[31]~62_combout\ $ (\display_reg|Add4~59\ $ (\display_reg|Add3~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|data_in_complement[31]~62_combout\,
	datad => \display_reg|Add3~56_combout\,
	cin => \display_reg|Add4~59\,
	combout => \display_reg|Add4~60_combout\);

-- Location: LCCOMB_X69_Y37_N4
\display_reg|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~7_combout\ = (!\display_reg|Add4~56_combout\ & (!\display_reg|Add4~54_combout\ & (!\display_reg|Add4~58_combout\ & !\display_reg|Add4~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~56_combout\,
	datab => \display_reg|Add4~54_combout\,
	datac => \display_reg|Add4~58_combout\,
	datad => \display_reg|Add4~60_combout\,
	combout => \display_reg|Equal0~7_combout\);

-- Location: LCCOMB_X69_Y37_N6
\display_reg|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~6_combout\ = (!\display_reg|Add4~44_combout\ & (!\display_reg|Add4~42_combout\ & (!\display_reg|Add4~40_combout\ & !\display_reg|Add4~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~44_combout\,
	datab => \display_reg|Add4~42_combout\,
	datac => \display_reg|Add4~40_combout\,
	datad => \display_reg|Add4~38_combout\,
	combout => \display_reg|Equal0~6_combout\);

-- Location: LCCOMB_X69_Y37_N16
\display_reg|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~9_combout\ = (!\display_reg|Add4~46_combout\ & (!\display_reg|Equal0~8_combout\ & (\display_reg|Equal0~7_combout\ & \display_reg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~46_combout\,
	datab => \display_reg|Equal0~8_combout\,
	datac => \display_reg|Equal0~7_combout\,
	datad => \display_reg|Equal0~6_combout\,
	combout => \display_reg|Equal0~9_combout\);

-- Location: LCCOMB_X69_Y38_N6
\display_reg|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~3_combout\ = (!\display_reg|Add4~28_combout\ & (!\display_reg|Add4~26_combout\ & (!\display_reg|Add4~24_combout\ & !\display_reg|Add4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~28_combout\,
	datab => \display_reg|Add4~26_combout\,
	datac => \display_reg|Add4~24_combout\,
	datad => \display_reg|Add4~22_combout\,
	combout => \display_reg|Equal0~3_combout\);

-- Location: LCCOMB_X69_Y37_N18
\display_reg|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~4_combout\ = (!\display_reg|Add4~30_combout\ & !\display_reg|Add4~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~30_combout\,
	datad => \display_reg|Add4~32_combout\,
	combout => \display_reg|Equal0~4_combout\);

-- Location: LCCOMB_X69_Y37_N12
\display_reg|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~5_combout\ = (\display_reg|Equal0~3_combout\ & (!\display_reg|Add4~36_combout\ & (!\display_reg|Add4~34_combout\ & \display_reg|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal0~3_combout\,
	datab => \display_reg|Add4~36_combout\,
	datac => \display_reg|Add4~34_combout\,
	datad => \display_reg|Equal0~4_combout\,
	combout => \display_reg|Equal0~5_combout\);

-- Location: LCCOMB_X69_Y38_N12
\display_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~1_combout\ = (!\display_reg|Add4~14_combout\ & !\display_reg|Add4~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Add4~14_combout\,
	datad => \display_reg|Add4~16_combout\,
	combout => \display_reg|Equal0~1_combout\);

-- Location: LCCOMB_X68_Y38_N0
\display_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~0_combout\ = (!\display_reg|Add4~8_combout\ & (!\display_reg|Add4~12_combout\ & (!\display_reg|Add4~6_combout\ & !\display_reg|Add4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~8_combout\,
	datab => \display_reg|Add4~12_combout\,
	datac => \display_reg|Add4~6_combout\,
	datad => \display_reg|Add4~10_combout\,
	combout => \display_reg|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y38_N10
\display_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~2_combout\ = (\display_reg|Equal0~1_combout\ & (!\display_reg|Add4~20_combout\ & (\display_reg|Equal0~0_combout\ & !\display_reg|Add4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal0~1_combout\,
	datab => \display_reg|Add4~20_combout\,
	datac => \display_reg|Equal0~0_combout\,
	datad => \display_reg|Add4~18_combout\,
	combout => \display_reg|Equal0~2_combout\);

-- Location: LCCOMB_X70_Y38_N10
\display_reg|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~10_combout\ = (\display_reg|Equal0~9_combout\ & (\display_reg|Equal0~5_combout\ & (!\display_reg|Add4~0_combout\ & \display_reg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal0~9_combout\,
	datab => \display_reg|Equal0~5_combout\,
	datac => \display_reg|Add4~0_combout\,
	datad => \display_reg|Equal0~2_combout\,
	combout => \display_reg|Equal0~10_combout\);

-- Location: LCCOMB_X70_Y38_N12
\display_reg|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal1~0_combout\ = (\display_reg|Equal0~10_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux95~3_combout\)) # (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux95~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~3_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux95~1_combout\,
	datad => \display_reg|Equal0~10_combout\,
	combout => \display_reg|Equal1~0_combout\);

-- Location: LCCOMB_X70_Y38_N4
\display_reg|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal2~0_combout\ = (\display_reg|Equal0~9_combout\ & (\display_reg|Equal0~5_combout\ & (\display_reg|Add4~0_combout\ & \display_reg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal0~9_combout\,
	datab => \display_reg|Equal0~5_combout\,
	datac => \display_reg|Add4~0_combout\,
	datad => \display_reg|Equal0~2_combout\,
	combout => \display_reg|Equal2~0_combout\);

-- Location: LCCOMB_X73_Y38_N0
\display_reg|WideNor0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~2_combout\ = ((\display_reg|Add4~2_combout\) # (\display_reg|Add4~4_combout\)) # (!\display_reg|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal2~0_combout\,
	datab => \display_reg|Add4~2_combout\,
	datac => \display_reg|Add4~4_combout\,
	combout => \display_reg|WideNor0~2_combout\);

-- Location: LCCOMB_X73_Y38_N28
\display_reg|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal12~0_combout\ = (\display_reg|Add4~2_combout\ & \display_reg|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Add4~2_combout\,
	datac => \display_reg|Add4~4_combout\,
	combout => \display_reg|Equal12~0_combout\);

-- Location: LCCOMB_X74_Y38_N28
\display_reg|two_segments[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[9]~23_combout\ = ((!\display_reg|Equal2~0_combout\ & ((\r_f|Mux95~4_combout\) # (!\display_reg|Equal0~10_combout\)))) # (!\display_reg|Equal12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal0~10_combout\,
	datab => \r_f|Mux95~4_combout\,
	datac => \display_reg|Equal2~0_combout\,
	datad => \display_reg|Equal12~0_combout\,
	combout => \display_reg|two_segments[9]~23_combout\);

-- Location: LCCOMB_X73_Y38_N26
\display_reg|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal4~0_combout\ = (\display_reg|Add4~2_combout\ & !\display_reg|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Add4~2_combout\,
	datac => \display_reg|Add4~4_combout\,
	combout => \display_reg|Equal4~0_combout\);

-- Location: LCCOMB_X73_Y38_N10
\display_reg|WideNor0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~0_combout\ = ((\display_reg|Add4~2_combout\ & ((\display_reg|Add4~4_combout\) # (\r_f|Mux95~4_combout\))) # (!\display_reg|Add4~2_combout\ & ((!\r_f|Mux95~4_combout\) # (!\display_reg|Add4~4_combout\)))) # 
-- (!\display_reg|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal2~0_combout\,
	datab => \display_reg|Add4~2_combout\,
	datac => \display_reg|Add4~4_combout\,
	datad => \r_f|Mux95~4_combout\,
	combout => \display_reg|WideNor0~0_combout\);

-- Location: LCCOMB_X73_Y38_N30
\display_reg|WideNor0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~3_combout\ = (\display_reg|two_segments[9]~23_combout\ & (\display_reg|WideNor0~0_combout\ & ((!\display_reg|Equal4~0_combout\) # (!\display_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal1~0_combout\,
	datab => \display_reg|two_segments[9]~23_combout\,
	datac => \display_reg|Equal4~0_combout\,
	datad => \display_reg|WideNor0~0_combout\,
	combout => \display_reg|WideNor0~3_combout\);

-- Location: LCCOMB_X73_Y38_N22
\display_reg|WideNor0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~4_combout\ = (((\display_reg|Equal1~0_combout\ & \display_reg|Equal12~0_combout\)) # (!\display_reg|WideNor0~3_combout\)) # (!\display_reg|WideNor0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal1~0_combout\,
	datab => \display_reg|WideNor0~2_combout\,
	datac => \display_reg|WideNor0~3_combout\,
	datad => \display_reg|Equal12~0_combout\,
	combout => \display_reg|WideNor0~4_combout\);

-- Location: LCCOMB_X70_Y38_N24
\display_reg|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal3~0_combout\ = (\display_reg|Equal2~0_combout\ & ((\mux_reg|RegDst_out[3]~2_combout\ & (\r_f|Mux95~3_combout\)) # (!\mux_reg|RegDst_out[3]~2_combout\ & ((\r_f|Mux95~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~3_combout\,
	datab => \mux_reg|RegDst_out[3]~2_combout\,
	datac => \r_f|Mux95~1_combout\,
	datad => \display_reg|Equal2~0_combout\,
	combout => \display_reg|Equal3~0_combout\);

-- Location: LCCOMB_X73_Y38_N12
\display_reg|WideNor0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~5_combout\ = (\display_reg|Add4~2_combout\ & (((\display_reg|Add4~4_combout\) # (!\display_reg|Equal3~0_combout\)))) # (!\display_reg|Add4~2_combout\ & (!\display_reg|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal1~0_combout\,
	datab => \display_reg|Add4~2_combout\,
	datac => \display_reg|Add4~4_combout\,
	datad => \display_reg|Equal3~0_combout\,
	combout => \display_reg|WideNor0~5_combout\);

-- Location: LCCOMB_X73_Y38_N16
\display_reg|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal10~0_combout\ = (\display_reg|Equal2~0_combout\ & (!\display_reg|Add4~2_combout\ & (\display_reg|Add4~4_combout\ & !\r_f|Mux95~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal2~0_combout\,
	datab => \display_reg|Add4~2_combout\,
	datac => \display_reg|Add4~4_combout\,
	datad => \r_f|Mux95~4_combout\,
	combout => \display_reg|Equal10~0_combout\);

-- Location: LCCOMB_X74_Y38_N18
\display_reg|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~11_combout\ = (!\r_f|Mux95~4_combout\ & \display_reg|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux95~4_combout\,
	datad => \display_reg|Equal0~10_combout\,
	combout => \display_reg|Equal0~11_combout\);

-- Location: LCCOMB_X73_Y38_N6
\display_reg|WideNor0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~6_combout\ = (\display_reg|WideNor0~5_combout\ & (!\display_reg|Equal10~0_combout\ & ((!\display_reg|Equal0~11_combout\) # (!\display_reg|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor0~5_combout\,
	datab => \display_reg|Equal10~0_combout\,
	datac => \display_reg|Equal4~0_combout\,
	datad => \display_reg|Equal0~11_combout\,
	combout => \display_reg|WideNor0~6_combout\);

-- Location: LCCOMB_X74_Y38_N24
\display_reg|WideNor0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~1_combout\ = (!\display_reg|Add4~2_combout\ & (!\r_f|Mux95~4_combout\ & \display_reg|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~2_combout\,
	datab => \r_f|Mux95~4_combout\,
	datad => \display_reg|Equal0~10_combout\,
	combout => \display_reg|WideNor0~1_combout\);

-- Location: LCCOMB_X74_Y38_N10
\display_reg|WideNor0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~7_combout\ = (\display_reg|WideNor0~4_combout\) # ((\display_reg|WideNor0~1_combout\) # (!\display_reg|WideNor0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|WideNor0~4_combout\,
	datac => \display_reg|WideNor0~6_combout\,
	datad => \display_reg|WideNor0~1_combout\,
	combout => \display_reg|WideNor0~7_combout\);

-- Location: LCCOMB_X74_Y38_N8
\display_reg|two_segments[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[7]~21_combout\ = (\display_reg|Equal0~10_combout\ & (\display_reg|Add4~2_combout\ $ (((\r_f|Mux95~4_combout\ & !\display_reg|Add4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~2_combout\,
	datab => \r_f|Mux95~4_combout\,
	datac => \display_reg|Add4~4_combout\,
	datad => \display_reg|Equal0~10_combout\,
	combout => \display_reg|two_segments[7]~21_combout\);

-- Location: LCCOMB_X74_Y38_N30
\display_reg|two_segments[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[7]~22_combout\ = (\display_reg|two_segments[7]~21_combout\) # (!\display_reg|WideNor0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor0~0_combout\,
	datac => \display_reg|two_segments[7]~21_combout\,
	combout => \display_reg|two_segments[7]~22_combout\);

-- Location: LCCOMB_X76_Y40_N4
\display_reg|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~0_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & VCC)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ (GND)))
-- \display_reg|Add1~1\ = CARRY((!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & !\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => VCC,
	combout => \display_reg|Add1~0_combout\,
	cout => \display_reg|Add1~1\);

-- Location: LCCOMB_X76_Y40_N6
\display_reg|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Add1~1\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\display_reg|Add1~1\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\display_reg|Add1~1\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\display_reg|Add1~1\ & VCC))))
-- \display_reg|Add1~3\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\) # (!\display_reg|Add1~1\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & !\display_reg|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~1\,
	combout => \display_reg|Add1~2_combout\,
	cout => \display_reg|Add1~3\);

-- Location: LCCOMB_X76_Y40_N8
\display_reg|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~4_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ (!\display_reg|Add1~3\)))) # (GND)
-- \display_reg|Add1~5\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & !\display_reg|Add1~3\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((!\display_reg|Add1~3\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~3\,
	combout => \display_reg|Add1~4_combout\,
	cout => \display_reg|Add1~5\);

-- Location: LCCOMB_X76_Y40_N10
\display_reg|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~6_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\display_reg|Add1~5\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\display_reg|Add1~5\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\display_reg|Add1~5\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\display_reg|Add1~5\ & VCC))))
-- \display_reg|Add1~7\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\) # (!\display_reg|Add1~5\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & !\display_reg|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~5\,
	combout => \display_reg|Add1~6_combout\,
	cout => \display_reg|Add1~7\);

-- Location: LCCOMB_X76_Y40_N12
\display_reg|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~8_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ $ (!\display_reg|Add1~7\)))) # (GND)
-- \display_reg|Add1~9\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & !\display_reg|Add1~7\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((!\display_reg|Add1~7\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~7\,
	combout => \display_reg|Add1~8_combout\,
	cout => \display_reg|Add1~9\);

-- Location: LCCOMB_X76_Y40_N14
\display_reg|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~10_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\display_reg|Add1~9\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\display_reg|Add1~9\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\display_reg|Add1~9\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\display_reg|Add1~9\ & VCC))))
-- \display_reg|Add1~11\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\) # (!\display_reg|Add1~9\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & !\display_reg|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~9\,
	combout => \display_reg|Add1~10_combout\,
	cout => \display_reg|Add1~11\);

-- Location: LCCOMB_X76_Y40_N16
\display_reg|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~12_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ $ (!\display_reg|Add1~11\)))) # (GND)
-- \display_reg|Add1~13\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & !\display_reg|Add1~11\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((!\display_reg|Add1~11\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~11\,
	combout => \display_reg|Add1~12_combout\,
	cout => \display_reg|Add1~13\);

-- Location: LCCOMB_X76_Y40_N18
\display_reg|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~14_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Add1~13\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\display_reg|Add1~13\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\display_reg|Add1~13\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\display_reg|Add1~13\ & VCC))))
-- \display_reg|Add1~15\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\) # (!\display_reg|Add1~13\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & !\display_reg|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~13\,
	combout => \display_reg|Add1~14_combout\,
	cout => \display_reg|Add1~15\);

-- Location: LCCOMB_X76_Y40_N20
\display_reg|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~16_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ $ (!\display_reg|Add1~15\)))) # (GND)
-- \display_reg|Add1~17\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & !\display_reg|Add1~15\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((!\display_reg|Add1~15\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~15\,
	combout => \display_reg|Add1~16_combout\,
	cout => \display_reg|Add1~17\);

-- Location: LCCOMB_X76_Y40_N22
\display_reg|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~18_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Add1~17\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\display_reg|Add1~17\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\display_reg|Add1~17\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\display_reg|Add1~17\ & VCC))))
-- \display_reg|Add1~19\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\) # (!\display_reg|Add1~17\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & !\display_reg|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~17\,
	combout => \display_reg|Add1~18_combout\,
	cout => \display_reg|Add1~19\);

-- Location: LCCOMB_X76_Y40_N24
\display_reg|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~20_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ $ (!\display_reg|Add1~19\)))) # (GND)
-- \display_reg|Add1~21\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & !\display_reg|Add1~19\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((!\display_reg|Add1~19\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~19\,
	combout => \display_reg|Add1~20_combout\,
	cout => \display_reg|Add1~21\);

-- Location: LCCOMB_X76_Y40_N26
\display_reg|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~22_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\display_reg|Add1~21\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\display_reg|Add1~21\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\display_reg|Add1~21\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\display_reg|Add1~21\ & VCC))))
-- \display_reg|Add1~23\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\) # (!\display_reg|Add1~21\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & !\display_reg|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~21\,
	combout => \display_reg|Add1~22_combout\,
	cout => \display_reg|Add1~23\);

-- Location: LCCOMB_X76_Y40_N28
\display_reg|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~24_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ $ (!\display_reg|Add1~23\)))) # (GND)
-- \display_reg|Add1~25\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & !\display_reg|Add1~23\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((!\display_reg|Add1~23\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~23\,
	combout => \display_reg|Add1~24_combout\,
	cout => \display_reg|Add1~25\);

-- Location: LCCOMB_X76_Y40_N30
\display_reg|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~26_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Add1~25\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\display_reg|Add1~25\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\display_reg|Add1~25\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\display_reg|Add1~25\ & VCC))))
-- \display_reg|Add1~27\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\) # (!\display_reg|Add1~25\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\display_reg|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~25\,
	combout => \display_reg|Add1~26_combout\,
	cout => \display_reg|Add1~27\);

-- Location: LCCOMB_X76_Y39_N0
\display_reg|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~28_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ $ (!\display_reg|Add1~27\)))) # (GND)
-- \display_reg|Add1~29\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & !\display_reg|Add1~27\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((!\display_reg|Add1~27\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~27\,
	combout => \display_reg|Add1~28_combout\,
	cout => \display_reg|Add1~29\);

-- Location: LCCOMB_X76_Y39_N2
\display_reg|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~30_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\display_reg|Add1~29\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\display_reg|Add1~29\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\display_reg|Add1~29\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\display_reg|Add1~29\ & VCC))))
-- \display_reg|Add1~31\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (!\display_reg|Add1~29\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\display_reg|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~29\,
	combout => \display_reg|Add1~30_combout\,
	cout => \display_reg|Add1~31\);

-- Location: LCCOMB_X76_Y39_N4
\display_reg|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~32_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (!\display_reg|Add1~31\)))) # (GND)
-- \display_reg|Add1~33\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\display_reg|Add1~31\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((!\display_reg|Add1~31\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~31\,
	combout => \display_reg|Add1~32_combout\,
	cout => \display_reg|Add1~33\);

-- Location: LCCOMB_X76_Y39_N6
\display_reg|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~34_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\display_reg|Add1~33\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\display_reg|Add1~33\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\display_reg|Add1~33\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\display_reg|Add1~33\ & VCC))))
-- \display_reg|Add1~35\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (!\display_reg|Add1~33\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\display_reg|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~33\,
	combout => \display_reg|Add1~34_combout\,
	cout => \display_reg|Add1~35\);

-- Location: LCCOMB_X76_Y39_N8
\display_reg|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~36_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (!\display_reg|Add1~35\)))) # (GND)
-- \display_reg|Add1~37\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\display_reg|Add1~35\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((!\display_reg|Add1~35\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~35\,
	combout => \display_reg|Add1~36_combout\,
	cout => \display_reg|Add1~37\);

-- Location: LCCOMB_X75_Y40_N2
\display_reg|digits[0][1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][1]~0_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & ((\r_f|Mux94~4_combout\) # (GND))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & 
-- (\r_f|Mux94~4_combout\ $ (VCC)))
-- \display_reg|digits[0][1]~1\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\) # (\r_f|Mux94~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \r_f|Mux94~4_combout\,
	datad => VCC,
	combout => \display_reg|digits[0][1]~0_combout\,
	cout => \display_reg|digits[0][1]~1\);

-- Location: LCCOMB_X75_Y40_N4
\display_reg|digits[0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][2]~2_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\r_f|Mux93~4_combout\ & (\display_reg|digits[0][1]~1\ & VCC)) # (!\r_f|Mux93~4_combout\ & (!\display_reg|digits[0][1]~1\)))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\r_f|Mux93~4_combout\ & (!\display_reg|digits[0][1]~1\)) # (!\r_f|Mux93~4_combout\ & ((\display_reg|digits[0][1]~1\) # (GND)))))
-- \display_reg|digits[0][2]~3\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\r_f|Mux93~4_combout\ & !\display_reg|digits[0][1]~1\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((!\display_reg|digits[0][1]~1\) # (!\r_f|Mux93~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \r_f|Mux93~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][1]~1\,
	combout => \display_reg|digits[0][2]~2_combout\,
	cout => \display_reg|digits[0][2]~3\);

-- Location: LCCOMB_X75_Y40_N6
\display_reg|digits[0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][3]~4_combout\ = ((\display_reg|Add1~0_combout\ $ (\r_f|Mux92~4_combout\ $ (\display_reg|digits[0][2]~3\)))) # (GND)
-- \display_reg|digits[0][3]~5\ = CARRY((\display_reg|Add1~0_combout\ & (\r_f|Mux92~4_combout\ & !\display_reg|digits[0][2]~3\)) # (!\display_reg|Add1~0_combout\ & ((\r_f|Mux92~4_combout\) # (!\display_reg|digits[0][2]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~0_combout\,
	datab => \r_f|Mux92~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][2]~3\,
	combout => \display_reg|digits[0][3]~4_combout\,
	cout => \display_reg|digits[0][3]~5\);

-- Location: LCCOMB_X75_Y40_N8
\display_reg|digits[0][4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][4]~6_combout\ = (\display_reg|Add1~2_combout\ & ((\r_f|Mux91~4_combout\ & (!\display_reg|digits[0][3]~5\)) # (!\r_f|Mux91~4_combout\ & ((\display_reg|digits[0][3]~5\) # (GND))))) # (!\display_reg|Add1~2_combout\ & 
-- ((\r_f|Mux91~4_combout\ & (\display_reg|digits[0][3]~5\ & VCC)) # (!\r_f|Mux91~4_combout\ & (!\display_reg|digits[0][3]~5\))))
-- \display_reg|digits[0][4]~7\ = CARRY((\display_reg|Add1~2_combout\ & ((!\display_reg|digits[0][3]~5\) # (!\r_f|Mux91~4_combout\))) # (!\display_reg|Add1~2_combout\ & (!\r_f|Mux91~4_combout\ & !\display_reg|digits[0][3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~2_combout\,
	datab => \r_f|Mux91~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][3]~5\,
	combout => \display_reg|digits[0][4]~6_combout\,
	cout => \display_reg|digits[0][4]~7\);

-- Location: LCCOMB_X75_Y40_N10
\display_reg|digits[0][5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][5]~8_combout\ = ((\r_f|Mux90~4_combout\ $ (\display_reg|Add1~4_combout\ $ (\display_reg|digits[0][4]~7\)))) # (GND)
-- \display_reg|digits[0][5]~9\ = CARRY((\r_f|Mux90~4_combout\ & ((!\display_reg|digits[0][4]~7\) # (!\display_reg|Add1~4_combout\))) # (!\r_f|Mux90~4_combout\ & (!\display_reg|Add1~4_combout\ & !\display_reg|digits[0][4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux90~4_combout\,
	datab => \display_reg|Add1~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][4]~7\,
	combout => \display_reg|digits[0][5]~8_combout\,
	cout => \display_reg|digits[0][5]~9\);

-- Location: LCCOMB_X75_Y40_N12
\display_reg|digits[0][6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][6]~10_combout\ = (\r_f|Mux89~4_combout\ & ((\display_reg|Add1~6_combout\ & (!\display_reg|digits[0][5]~9\)) # (!\display_reg|Add1~6_combout\ & (\display_reg|digits[0][5]~9\ & VCC)))) # (!\r_f|Mux89~4_combout\ & 
-- ((\display_reg|Add1~6_combout\ & ((\display_reg|digits[0][5]~9\) # (GND))) # (!\display_reg|Add1~6_combout\ & (!\display_reg|digits[0][5]~9\))))
-- \display_reg|digits[0][6]~11\ = CARRY((\r_f|Mux89~4_combout\ & (\display_reg|Add1~6_combout\ & !\display_reg|digits[0][5]~9\)) # (!\r_f|Mux89~4_combout\ & ((\display_reg|Add1~6_combout\) # (!\display_reg|digits[0][5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux89~4_combout\,
	datab => \display_reg|Add1~6_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][5]~9\,
	combout => \display_reg|digits[0][6]~10_combout\,
	cout => \display_reg|digits[0][6]~11\);

-- Location: LCCOMB_X75_Y40_N14
\display_reg|digits[0][7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][7]~12_combout\ = ((\r_f|Mux88~4_combout\ $ (\display_reg|Add1~8_combout\ $ (\display_reg|digits[0][6]~11\)))) # (GND)
-- \display_reg|digits[0][7]~13\ = CARRY((\r_f|Mux88~4_combout\ & ((!\display_reg|digits[0][6]~11\) # (!\display_reg|Add1~8_combout\))) # (!\r_f|Mux88~4_combout\ & (!\display_reg|Add1~8_combout\ & !\display_reg|digits[0][6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux88~4_combout\,
	datab => \display_reg|Add1~8_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][6]~11\,
	combout => \display_reg|digits[0][7]~12_combout\,
	cout => \display_reg|digits[0][7]~13\);

-- Location: LCCOMB_X75_Y40_N16
\display_reg|digits[0][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][8]~14_combout\ = (\r_f|Mux87~4_combout\ & ((\display_reg|Add1~10_combout\ & (!\display_reg|digits[0][7]~13\)) # (!\display_reg|Add1~10_combout\ & (\display_reg|digits[0][7]~13\ & VCC)))) # (!\r_f|Mux87~4_combout\ & 
-- ((\display_reg|Add1~10_combout\ & ((\display_reg|digits[0][7]~13\) # (GND))) # (!\display_reg|Add1~10_combout\ & (!\display_reg|digits[0][7]~13\))))
-- \display_reg|digits[0][8]~15\ = CARRY((\r_f|Mux87~4_combout\ & (\display_reg|Add1~10_combout\ & !\display_reg|digits[0][7]~13\)) # (!\r_f|Mux87~4_combout\ & ((\display_reg|Add1~10_combout\) # (!\display_reg|digits[0][7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux87~4_combout\,
	datab => \display_reg|Add1~10_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][7]~13\,
	combout => \display_reg|digits[0][8]~14_combout\,
	cout => \display_reg|digits[0][8]~15\);

-- Location: LCCOMB_X75_Y40_N18
\display_reg|digits[0][9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][9]~16_combout\ = ((\r_f|Mux86~4_combout\ $ (\display_reg|Add1~12_combout\ $ (\display_reg|digits[0][8]~15\)))) # (GND)
-- \display_reg|digits[0][9]~17\ = CARRY((\r_f|Mux86~4_combout\ & ((!\display_reg|digits[0][8]~15\) # (!\display_reg|Add1~12_combout\))) # (!\r_f|Mux86~4_combout\ & (!\display_reg|Add1~12_combout\ & !\display_reg|digits[0][8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux86~4_combout\,
	datab => \display_reg|Add1~12_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][8]~15\,
	combout => \display_reg|digits[0][9]~16_combout\,
	cout => \display_reg|digits[0][9]~17\);

-- Location: LCCOMB_X75_Y40_N20
\display_reg|digits[0][10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][10]~18_combout\ = (\r_f|Mux85~4_combout\ & ((\display_reg|Add1~14_combout\ & (!\display_reg|digits[0][9]~17\)) # (!\display_reg|Add1~14_combout\ & (\display_reg|digits[0][9]~17\ & VCC)))) # (!\r_f|Mux85~4_combout\ & 
-- ((\display_reg|Add1~14_combout\ & ((\display_reg|digits[0][9]~17\) # (GND))) # (!\display_reg|Add1~14_combout\ & (!\display_reg|digits[0][9]~17\))))
-- \display_reg|digits[0][10]~19\ = CARRY((\r_f|Mux85~4_combout\ & (\display_reg|Add1~14_combout\ & !\display_reg|digits[0][9]~17\)) # (!\r_f|Mux85~4_combout\ & ((\display_reg|Add1~14_combout\) # (!\display_reg|digits[0][9]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux85~4_combout\,
	datab => \display_reg|Add1~14_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][9]~17\,
	combout => \display_reg|digits[0][10]~18_combout\,
	cout => \display_reg|digits[0][10]~19\);

-- Location: LCCOMB_X75_Y40_N22
\display_reg|digits[0][11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][11]~20_combout\ = ((\display_reg|Add1~16_combout\ $ (\r_f|Mux84~4_combout\ $ (\display_reg|digits[0][10]~19\)))) # (GND)
-- \display_reg|digits[0][11]~21\ = CARRY((\display_reg|Add1~16_combout\ & (\r_f|Mux84~4_combout\ & !\display_reg|digits[0][10]~19\)) # (!\display_reg|Add1~16_combout\ & ((\r_f|Mux84~4_combout\) # (!\display_reg|digits[0][10]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~16_combout\,
	datab => \r_f|Mux84~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][10]~19\,
	combout => \display_reg|digits[0][11]~20_combout\,
	cout => \display_reg|digits[0][11]~21\);

-- Location: LCCOMB_X75_Y40_N24
\display_reg|digits[0][12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][12]~22_combout\ = (\r_f|Mux83~4_combout\ & ((\display_reg|Add1~18_combout\ & (!\display_reg|digits[0][11]~21\)) # (!\display_reg|Add1~18_combout\ & (\display_reg|digits[0][11]~21\ & VCC)))) # (!\r_f|Mux83~4_combout\ & 
-- ((\display_reg|Add1~18_combout\ & ((\display_reg|digits[0][11]~21\) # (GND))) # (!\display_reg|Add1~18_combout\ & (!\display_reg|digits[0][11]~21\))))
-- \display_reg|digits[0][12]~23\ = CARRY((\r_f|Mux83~4_combout\ & (\display_reg|Add1~18_combout\ & !\display_reg|digits[0][11]~21\)) # (!\r_f|Mux83~4_combout\ & ((\display_reg|Add1~18_combout\) # (!\display_reg|digits[0][11]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux83~4_combout\,
	datab => \display_reg|Add1~18_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][11]~21\,
	combout => \display_reg|digits[0][12]~22_combout\,
	cout => \display_reg|digits[0][12]~23\);

-- Location: LCCOMB_X75_Y40_N26
\display_reg|digits[0][13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][13]~24_combout\ = ((\r_f|Mux82~4_combout\ $ (\display_reg|Add1~20_combout\ $ (\display_reg|digits[0][12]~23\)))) # (GND)
-- \display_reg|digits[0][13]~25\ = CARRY((\r_f|Mux82~4_combout\ & ((!\display_reg|digits[0][12]~23\) # (!\display_reg|Add1~20_combout\))) # (!\r_f|Mux82~4_combout\ & (!\display_reg|Add1~20_combout\ & !\display_reg|digits[0][12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux82~4_combout\,
	datab => \display_reg|Add1~20_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][12]~23\,
	combout => \display_reg|digits[0][13]~24_combout\,
	cout => \display_reg|digits[0][13]~25\);

-- Location: LCCOMB_X75_Y40_N28
\display_reg|digits[0][14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][14]~26_combout\ = (\display_reg|Add1~22_combout\ & ((\r_f|Mux81~4_combout\ & (!\display_reg|digits[0][13]~25\)) # (!\r_f|Mux81~4_combout\ & ((\display_reg|digits[0][13]~25\) # (GND))))) # (!\display_reg|Add1~22_combout\ & 
-- ((\r_f|Mux81~4_combout\ & (\display_reg|digits[0][13]~25\ & VCC)) # (!\r_f|Mux81~4_combout\ & (!\display_reg|digits[0][13]~25\))))
-- \display_reg|digits[0][14]~27\ = CARRY((\display_reg|Add1~22_combout\ & ((!\display_reg|digits[0][13]~25\) # (!\r_f|Mux81~4_combout\))) # (!\display_reg|Add1~22_combout\ & (!\r_f|Mux81~4_combout\ & !\display_reg|digits[0][13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~22_combout\,
	datab => \r_f|Mux81~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][13]~25\,
	combout => \display_reg|digits[0][14]~26_combout\,
	cout => \display_reg|digits[0][14]~27\);

-- Location: LCCOMB_X75_Y40_N30
\display_reg|digits[0][15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][15]~28_combout\ = ((\r_f|Mux80~4_combout\ $ (\display_reg|Add1~24_combout\ $ (\display_reg|digits[0][14]~27\)))) # (GND)
-- \display_reg|digits[0][15]~29\ = CARRY((\r_f|Mux80~4_combout\ & ((!\display_reg|digits[0][14]~27\) # (!\display_reg|Add1~24_combout\))) # (!\r_f|Mux80~4_combout\ & (!\display_reg|Add1~24_combout\ & !\display_reg|digits[0][14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux80~4_combout\,
	datab => \display_reg|Add1~24_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][14]~27\,
	combout => \display_reg|digits[0][15]~28_combout\,
	cout => \display_reg|digits[0][15]~29\);

-- Location: LCCOMB_X75_Y39_N0
\display_reg|digits[0][16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][16]~30_combout\ = (\display_reg|Add1~26_combout\ & ((\r_f|Mux79~4_combout\ & (!\display_reg|digits[0][15]~29\)) # (!\r_f|Mux79~4_combout\ & ((\display_reg|digits[0][15]~29\) # (GND))))) # (!\display_reg|Add1~26_combout\ & 
-- ((\r_f|Mux79~4_combout\ & (\display_reg|digits[0][15]~29\ & VCC)) # (!\r_f|Mux79~4_combout\ & (!\display_reg|digits[0][15]~29\))))
-- \display_reg|digits[0][16]~31\ = CARRY((\display_reg|Add1~26_combout\ & ((!\display_reg|digits[0][15]~29\) # (!\r_f|Mux79~4_combout\))) # (!\display_reg|Add1~26_combout\ & (!\r_f|Mux79~4_combout\ & !\display_reg|digits[0][15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~26_combout\,
	datab => \r_f|Mux79~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][15]~29\,
	combout => \display_reg|digits[0][16]~30_combout\,
	cout => \display_reg|digits[0][16]~31\);

-- Location: LCCOMB_X75_Y39_N2
\display_reg|digits[0][17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][17]~32_combout\ = ((\r_f|Mux78~4_combout\ $ (\display_reg|Add1~28_combout\ $ (\display_reg|digits[0][16]~31\)))) # (GND)
-- \display_reg|digits[0][17]~33\ = CARRY((\r_f|Mux78~4_combout\ & ((!\display_reg|digits[0][16]~31\) # (!\display_reg|Add1~28_combout\))) # (!\r_f|Mux78~4_combout\ & (!\display_reg|Add1~28_combout\ & !\display_reg|digits[0][16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux78~4_combout\,
	datab => \display_reg|Add1~28_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][16]~31\,
	combout => \display_reg|digits[0][17]~32_combout\,
	cout => \display_reg|digits[0][17]~33\);

-- Location: LCCOMB_X75_Y39_N4
\display_reg|digits[0][18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][18]~34_combout\ = (\display_reg|Add1~30_combout\ & ((\r_f|Mux77~4_combout\ & (!\display_reg|digits[0][17]~33\)) # (!\r_f|Mux77~4_combout\ & ((\display_reg|digits[0][17]~33\) # (GND))))) # (!\display_reg|Add1~30_combout\ & 
-- ((\r_f|Mux77~4_combout\ & (\display_reg|digits[0][17]~33\ & VCC)) # (!\r_f|Mux77~4_combout\ & (!\display_reg|digits[0][17]~33\))))
-- \display_reg|digits[0][18]~35\ = CARRY((\display_reg|Add1~30_combout\ & ((!\display_reg|digits[0][17]~33\) # (!\r_f|Mux77~4_combout\))) # (!\display_reg|Add1~30_combout\ & (!\r_f|Mux77~4_combout\ & !\display_reg|digits[0][17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~30_combout\,
	datab => \r_f|Mux77~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][17]~33\,
	combout => \display_reg|digits[0][18]~34_combout\,
	cout => \display_reg|digits[0][18]~35\);

-- Location: LCCOMB_X75_Y39_N6
\display_reg|digits[0][19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][19]~36_combout\ = ((\display_reg|Add1~32_combout\ $ (\r_f|Mux76~4_combout\ $ (\display_reg|digits[0][18]~35\)))) # (GND)
-- \display_reg|digits[0][19]~37\ = CARRY((\display_reg|Add1~32_combout\ & (\r_f|Mux76~4_combout\ & !\display_reg|digits[0][18]~35\)) # (!\display_reg|Add1~32_combout\ & ((\r_f|Mux76~4_combout\) # (!\display_reg|digits[0][18]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~32_combout\,
	datab => \r_f|Mux76~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][18]~35\,
	combout => \display_reg|digits[0][19]~36_combout\,
	cout => \display_reg|digits[0][19]~37\);

-- Location: LCCOMB_X75_Y39_N8
\display_reg|digits[0][20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][20]~38_combout\ = (\display_reg|Add1~34_combout\ & ((\r_f|Mux75~4_combout\ & (!\display_reg|digits[0][19]~37\)) # (!\r_f|Mux75~4_combout\ & ((\display_reg|digits[0][19]~37\) # (GND))))) # (!\display_reg|Add1~34_combout\ & 
-- ((\r_f|Mux75~4_combout\ & (\display_reg|digits[0][19]~37\ & VCC)) # (!\r_f|Mux75~4_combout\ & (!\display_reg|digits[0][19]~37\))))
-- \display_reg|digits[0][20]~39\ = CARRY((\display_reg|Add1~34_combout\ & ((!\display_reg|digits[0][19]~37\) # (!\r_f|Mux75~4_combout\))) # (!\display_reg|Add1~34_combout\ & (!\r_f|Mux75~4_combout\ & !\display_reg|digits[0][19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~34_combout\,
	datab => \r_f|Mux75~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][19]~37\,
	combout => \display_reg|digits[0][20]~38_combout\,
	cout => \display_reg|digits[0][20]~39\);

-- Location: LCCOMB_X75_Y39_N10
\display_reg|digits[0][21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][21]~40_combout\ = ((\r_f|Mux74~4_combout\ $ (\display_reg|Add1~36_combout\ $ (\display_reg|digits[0][20]~39\)))) # (GND)
-- \display_reg|digits[0][21]~41\ = CARRY((\r_f|Mux74~4_combout\ & ((!\display_reg|digits[0][20]~39\) # (!\display_reg|Add1~36_combout\))) # (!\r_f|Mux74~4_combout\ & (!\display_reg|Add1~36_combout\ & !\display_reg|digits[0][20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux74~4_combout\,
	datab => \display_reg|Add1~36_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][20]~39\,
	combout => \display_reg|digits[0][21]~40_combout\,
	cout => \display_reg|digits[0][21]~41\);

-- Location: LCCOMB_X76_Y39_N10
\display_reg|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~38_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Add1~37\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\display_reg|Add1~37\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\display_reg|Add1~37\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\display_reg|Add1~37\ & VCC))))
-- \display_reg|Add1~39\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\) # (!\display_reg|Add1~37\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\display_reg|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~37\,
	combout => \display_reg|Add1~38_combout\,
	cout => \display_reg|Add1~39\);

-- Location: LCCOMB_X75_Y39_N12
\display_reg|digits[0][22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][22]~42_combout\ = (\r_f|Mux73~4_combout\ & ((\display_reg|Add1~38_combout\ & (!\display_reg|digits[0][21]~41\)) # (!\display_reg|Add1~38_combout\ & (\display_reg|digits[0][21]~41\ & VCC)))) # (!\r_f|Mux73~4_combout\ & 
-- ((\display_reg|Add1~38_combout\ & ((\display_reg|digits[0][21]~41\) # (GND))) # (!\display_reg|Add1~38_combout\ & (!\display_reg|digits[0][21]~41\))))
-- \display_reg|digits[0][22]~43\ = CARRY((\r_f|Mux73~4_combout\ & (\display_reg|Add1~38_combout\ & !\display_reg|digits[0][21]~41\)) # (!\r_f|Mux73~4_combout\ & ((\display_reg|Add1~38_combout\) # (!\display_reg|digits[0][21]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux73~4_combout\,
	datab => \display_reg|Add1~38_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][21]~41\,
	combout => \display_reg|digits[0][22]~42_combout\,
	cout => \display_reg|digits[0][22]~43\);

-- Location: LCCOMB_X76_Y39_N12
\display_reg|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~40_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (!\display_reg|Add1~39\)))) # (GND)
-- \display_reg|Add1~41\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\display_reg|Add1~39\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((!\display_reg|Add1~39\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~39\,
	combout => \display_reg|Add1~40_combout\,
	cout => \display_reg|Add1~41\);

-- Location: LCCOMB_X75_Y39_N14
\display_reg|digits[0][23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][23]~44_combout\ = ((\r_f|Mux72~4_combout\ $ (\display_reg|Add1~40_combout\ $ (\display_reg|digits[0][22]~43\)))) # (GND)
-- \display_reg|digits[0][23]~45\ = CARRY((\r_f|Mux72~4_combout\ & ((!\display_reg|digits[0][22]~43\) # (!\display_reg|Add1~40_combout\))) # (!\r_f|Mux72~4_combout\ & (!\display_reg|Add1~40_combout\ & !\display_reg|digits[0][22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux72~4_combout\,
	datab => \display_reg|Add1~40_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][22]~43\,
	combout => \display_reg|digits[0][23]~44_combout\,
	cout => \display_reg|digits[0][23]~45\);

-- Location: LCCOMB_X74_Y39_N12
\display_reg|Equal16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~6_combout\ = (!\display_reg|digits[0][21]~40_combout\ & (!\display_reg|digits[0][22]~42_combout\ & (!\display_reg|digits[0][20]~38_combout\ & !\display_reg|digits[0][23]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][21]~40_combout\,
	datab => \display_reg|digits[0][22]~42_combout\,
	datac => \display_reg|digits[0][20]~38_combout\,
	datad => \display_reg|digits[0][23]~44_combout\,
	combout => \display_reg|Equal16~6_combout\);

-- Location: LCCOMB_X74_Y39_N8
\display_reg|Equal16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~4_combout\ = (!\display_reg|digits[0][16]~30_combout\ & !\display_reg|digits[0][17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|digits[0][16]~30_combout\,
	datad => \display_reg|digits[0][17]~32_combout\,
	combout => \display_reg|Equal16~4_combout\);

-- Location: LCCOMB_X74_Y40_N30
\display_reg|Equal16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~3_combout\ = (!\display_reg|digits[0][13]~24_combout\ & (!\display_reg|digits[0][14]~26_combout\ & (!\display_reg|digits[0][15]~28_combout\ & !\display_reg|digits[0][12]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][13]~24_combout\,
	datab => \display_reg|digits[0][14]~26_combout\,
	datac => \display_reg|digits[0][15]~28_combout\,
	datad => \display_reg|digits[0][12]~22_combout\,
	combout => \display_reg|Equal16~3_combout\);

-- Location: LCCOMB_X74_Y39_N20
\display_reg|Equal16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~5_combout\ = (!\display_reg|digits[0][19]~36_combout\ & (\display_reg|Equal16~4_combout\ & (\display_reg|Equal16~3_combout\ & !\display_reg|digits[0][18]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][19]~36_combout\,
	datab => \display_reg|Equal16~4_combout\,
	datac => \display_reg|Equal16~3_combout\,
	datad => \display_reg|digits[0][18]~34_combout\,
	combout => \display_reg|Equal16~5_combout\);

-- Location: LCCOMB_X75_Y40_N0
\display_reg|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~0_combout\ = (!\display_reg|digits[0][5]~8_combout\ & (!\display_reg|digits[0][4]~6_combout\ & (!\display_reg|digits[0][7]~12_combout\ & !\display_reg|digits[0][6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][5]~8_combout\,
	datab => \display_reg|digits[0][4]~6_combout\,
	datac => \display_reg|digits[0][7]~12_combout\,
	datad => \display_reg|digits[0][6]~10_combout\,
	combout => \display_reg|Equal16~0_combout\);

-- Location: LCCOMB_X74_Y40_N12
\display_reg|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~1_combout\ = (!\display_reg|digits[0][9]~16_combout\ & !\display_reg|digits[0][8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|digits[0][9]~16_combout\,
	datad => \display_reg|digits[0][8]~14_combout\,
	combout => \display_reg|Equal16~1_combout\);

-- Location: LCCOMB_X74_Y40_N14
\display_reg|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~2_combout\ = (!\display_reg|digits[0][10]~18_combout\ & (!\display_reg|digits[0][11]~20_combout\ & (\display_reg|Equal16~0_combout\ & \display_reg|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][10]~18_combout\,
	datab => \display_reg|digits[0][11]~20_combout\,
	datac => \display_reg|Equal16~0_combout\,
	datad => \display_reg|Equal16~1_combout\,
	combout => \display_reg|Equal16~2_combout\);

-- Location: LCCOMB_X76_Y39_N14
\display_reg|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~42_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Add1~41\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\display_reg|Add1~41\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\display_reg|Add1~41\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\display_reg|Add1~41\ & VCC))))
-- \display_reg|Add1~43\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\display_reg|Add1~41\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\display_reg|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~41\,
	combout => \display_reg|Add1~42_combout\,
	cout => \display_reg|Add1~43\);

-- Location: LCCOMB_X76_Y39_N16
\display_reg|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~44_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (!\display_reg|Add1~43\)))) # (GND)
-- \display_reg|Add1~45\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\display_reg|Add1~43\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((!\display_reg|Add1~43\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~43\,
	combout => \display_reg|Add1~44_combout\,
	cout => \display_reg|Add1~45\);

-- Location: LCCOMB_X75_Y39_N16
\display_reg|digits[0][24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][24]~46_combout\ = (\r_f|Mux71~4_combout\ & ((\display_reg|Add1~42_combout\ & (!\display_reg|digits[0][23]~45\)) # (!\display_reg|Add1~42_combout\ & (\display_reg|digits[0][23]~45\ & VCC)))) # (!\r_f|Mux71~4_combout\ & 
-- ((\display_reg|Add1~42_combout\ & ((\display_reg|digits[0][23]~45\) # (GND))) # (!\display_reg|Add1~42_combout\ & (!\display_reg|digits[0][23]~45\))))
-- \display_reg|digits[0][24]~47\ = CARRY((\r_f|Mux71~4_combout\ & (\display_reg|Add1~42_combout\ & !\display_reg|digits[0][23]~45\)) # (!\r_f|Mux71~4_combout\ & ((\display_reg|Add1~42_combout\) # (!\display_reg|digits[0][23]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux71~4_combout\,
	datab => \display_reg|Add1~42_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][23]~45\,
	combout => \display_reg|digits[0][24]~46_combout\,
	cout => \display_reg|digits[0][24]~47\);

-- Location: LCCOMB_X75_Y39_N18
\display_reg|digits[0][25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][25]~48_combout\ = ((\r_f|Mux70~4_combout\ $ (\display_reg|Add1~44_combout\ $ (\display_reg|digits[0][24]~47\)))) # (GND)
-- \display_reg|digits[0][25]~49\ = CARRY((\r_f|Mux70~4_combout\ & ((!\display_reg|digits[0][24]~47\) # (!\display_reg|Add1~44_combout\))) # (!\r_f|Mux70~4_combout\ & (!\display_reg|Add1~44_combout\ & !\display_reg|digits[0][24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux70~4_combout\,
	datab => \display_reg|Add1~44_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][24]~47\,
	combout => \display_reg|digits[0][25]~48_combout\,
	cout => \display_reg|digits[0][25]~49\);

-- Location: LCCOMB_X74_Y39_N10
\display_reg|Equal16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~7_combout\ = (!\display_reg|digits[0][25]~48_combout\ & !\display_reg|digits[0][24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|digits[0][25]~48_combout\,
	datad => \display_reg|digits[0][24]~46_combout\,
	combout => \display_reg|Equal16~7_combout\);

-- Location: LCCOMB_X76_Y39_N18
\display_reg|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~46_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\display_reg|Add1~45\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\display_reg|Add1~45\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\display_reg|Add1~45\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\display_reg|Add1~45\ & VCC))))
-- \display_reg|Add1~47\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\display_reg|Add1~45\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\display_reg|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~45\,
	combout => \display_reg|Add1~46_combout\,
	cout => \display_reg|Add1~47\);

-- Location: LCCOMB_X76_Y39_N20
\display_reg|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~48_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (!\display_reg|Add1~47\)))) # (GND)
-- \display_reg|Add1~49\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\display_reg|Add1~47\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((!\display_reg|Add1~47\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~47\,
	combout => \display_reg|Add1~48_combout\,
	cout => \display_reg|Add1~49\);

-- Location: LCCOMB_X76_Y39_N22
\display_reg|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~50_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\display_reg|Add1~49\) # (GND))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\display_reg|Add1~49\)))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\display_reg|Add1~49\)) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\display_reg|Add1~49\ & VCC))))
-- \display_reg|Add1~51\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\display_reg|Add1~49\))) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\display_reg|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~49\,
	combout => \display_reg|Add1~50_combout\,
	cout => \display_reg|Add1~51\);

-- Location: LCCOMB_X75_Y39_N20
\display_reg|digits[0][26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][26]~50_combout\ = (\r_f|Mux69~4_combout\ & ((\display_reg|Add1~46_combout\ & (!\display_reg|digits[0][25]~49\)) # (!\display_reg|Add1~46_combout\ & (\display_reg|digits[0][25]~49\ & VCC)))) # (!\r_f|Mux69~4_combout\ & 
-- ((\display_reg|Add1~46_combout\ & ((\display_reg|digits[0][25]~49\) # (GND))) # (!\display_reg|Add1~46_combout\ & (!\display_reg|digits[0][25]~49\))))
-- \display_reg|digits[0][26]~51\ = CARRY((\r_f|Mux69~4_combout\ & (\display_reg|Add1~46_combout\ & !\display_reg|digits[0][25]~49\)) # (!\r_f|Mux69~4_combout\ & ((\display_reg|Add1~46_combout\) # (!\display_reg|digits[0][25]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux69~4_combout\,
	datab => \display_reg|Add1~46_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][25]~49\,
	combout => \display_reg|digits[0][26]~50_combout\,
	cout => \display_reg|digits[0][26]~51\);

-- Location: LCCOMB_X75_Y39_N22
\display_reg|digits[0][27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][27]~52_combout\ = ((\display_reg|Add1~48_combout\ $ (\r_f|Mux68~4_combout\ $ (\display_reg|digits[0][26]~51\)))) # (GND)
-- \display_reg|digits[0][27]~53\ = CARRY((\display_reg|Add1~48_combout\ & (\r_f|Mux68~4_combout\ & !\display_reg|digits[0][26]~51\)) # (!\display_reg|Add1~48_combout\ & ((\r_f|Mux68~4_combout\) # (!\display_reg|digits[0][26]~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~48_combout\,
	datab => \r_f|Mux68~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][26]~51\,
	combout => \display_reg|digits[0][27]~52_combout\,
	cout => \display_reg|digits[0][27]~53\);

-- Location: LCCOMB_X75_Y39_N24
\display_reg|digits[0][28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][28]~54_combout\ = (\r_f|Mux67~4_combout\ & ((\display_reg|Add1~50_combout\ & (!\display_reg|digits[0][27]~53\)) # (!\display_reg|Add1~50_combout\ & (\display_reg|digits[0][27]~53\ & VCC)))) # (!\r_f|Mux67~4_combout\ & 
-- ((\display_reg|Add1~50_combout\ & ((\display_reg|digits[0][27]~53\) # (GND))) # (!\display_reg|Add1~50_combout\ & (!\display_reg|digits[0][27]~53\))))
-- \display_reg|digits[0][28]~55\ = CARRY((\r_f|Mux67~4_combout\ & (\display_reg|Add1~50_combout\ & !\display_reg|digits[0][27]~53\)) # (!\r_f|Mux67~4_combout\ & ((\display_reg|Add1~50_combout\) # (!\display_reg|digits[0][27]~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux67~4_combout\,
	datab => \display_reg|Add1~50_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][27]~53\,
	combout => \display_reg|digits[0][28]~54_combout\,
	cout => \display_reg|digits[0][28]~55\);

-- Location: LCCOMB_X76_Y39_N24
\display_reg|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~52_combout\ = ((\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (!\display_reg|Add1~51\)))) # (GND)
-- \display_reg|Add1~53\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\display_reg|Add1~51\)) # 
-- (!\display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((!\display_reg|Add1~51\) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \display_reg|Add1~51\,
	combout => \display_reg|Add1~52_combout\,
	cout => \display_reg|Add1~53\);

-- Location: LCCOMB_X76_Y39_N26
\display_reg|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~54_combout\ = (\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\display_reg|Add1~53\) # (GND))) # (!\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\display_reg|Add1~53\))
-- \display_reg|Add1~55\ = CARRY((\display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\display_reg|Add1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \display_reg|Add1~53\,
	combout => \display_reg|Add1~54_combout\,
	cout => \display_reg|Add1~55\);

-- Location: LCCOMB_X75_Y39_N26
\display_reg|digits[0][29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][29]~56_combout\ = ((\r_f|Mux66~4_combout\ $ (\display_reg|Add1~52_combout\ $ (\display_reg|digits[0][28]~55\)))) # (GND)
-- \display_reg|digits[0][29]~57\ = CARRY((\r_f|Mux66~4_combout\ & ((!\display_reg|digits[0][28]~55\) # (!\display_reg|Add1~52_combout\))) # (!\r_f|Mux66~4_combout\ & (!\display_reg|Add1~52_combout\ & !\display_reg|digits[0][28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux66~4_combout\,
	datab => \display_reg|Add1~52_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][28]~55\,
	combout => \display_reg|digits[0][29]~56_combout\,
	cout => \display_reg|digits[0][29]~57\);

-- Location: LCCOMB_X75_Y39_N28
\display_reg|digits[0][30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][30]~58_combout\ = (\display_reg|Add1~54_combout\ & ((\r_f|Mux65~4_combout\ & (!\display_reg|digits[0][29]~57\)) # (!\r_f|Mux65~4_combout\ & ((\display_reg|digits[0][29]~57\) # (GND))))) # (!\display_reg|Add1~54_combout\ & 
-- ((\r_f|Mux65~4_combout\ & (\display_reg|digits[0][29]~57\ & VCC)) # (!\r_f|Mux65~4_combout\ & (!\display_reg|digits[0][29]~57\))))
-- \display_reg|digits[0][30]~59\ = CARRY((\display_reg|Add1~54_combout\ & ((!\display_reg|digits[0][29]~57\) # (!\r_f|Mux65~4_combout\))) # (!\display_reg|Add1~54_combout\ & (!\r_f|Mux65~4_combout\ & !\display_reg|digits[0][29]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add1~54_combout\,
	datab => \r_f|Mux65~4_combout\,
	datad => VCC,
	cin => \display_reg|digits[0][29]~57\,
	combout => \display_reg|digits[0][30]~58_combout\,
	cout => \display_reg|digits[0][30]~59\);

-- Location: LCCOMB_X76_Y39_N28
\display_reg|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Add1~56_combout\ = \display_reg|Add1~55\ $ (\display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \display_reg|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	cin => \display_reg|Add1~55\,
	combout => \display_reg|Add1~56_combout\);

-- Location: LCCOMB_X75_Y39_N30
\display_reg|digits[0][31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|digits[0][31]~60_combout\ = \r_f|Mux64~4_combout\ $ (\display_reg|digits[0][30]~59\ $ (\display_reg|Add1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r_f|Mux64~4_combout\,
	datad => \display_reg|Add1~56_combout\,
	cin => \display_reg|digits[0][30]~59\,
	combout => \display_reg|digits[0][31]~60_combout\);

-- Location: LCCOMB_X74_Y39_N4
\display_reg|Equal16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~8_combout\ = (!\display_reg|digits[0][28]~54_combout\ & (!\display_reg|digits[0][30]~58_combout\ & (!\display_reg|digits[0][31]~60_combout\ & !\display_reg|digits[0][29]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][28]~54_combout\,
	datab => \display_reg|digits[0][30]~58_combout\,
	datac => \display_reg|digits[0][31]~60_combout\,
	datad => \display_reg|digits[0][29]~56_combout\,
	combout => \display_reg|Equal16~8_combout\);

-- Location: LCCOMB_X74_Y39_N18
\display_reg|Equal16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~9_combout\ = (\display_reg|Equal16~7_combout\ & (\display_reg|Equal16~8_combout\ & (!\display_reg|digits[0][26]~50_combout\ & !\display_reg|digits[0][27]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal16~7_combout\,
	datab => \display_reg|Equal16~8_combout\,
	datac => \display_reg|digits[0][26]~50_combout\,
	datad => \display_reg|digits[0][27]~52_combout\,
	combout => \display_reg|Equal16~9_combout\);

-- Location: LCCOMB_X74_Y39_N0
\display_reg|Equal16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~10_combout\ = (\display_reg|Equal16~6_combout\ & (\display_reg|Equal16~5_combout\ & (\display_reg|Equal16~2_combout\ & \display_reg|Equal16~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal16~6_combout\,
	datab => \display_reg|Equal16~5_combout\,
	datac => \display_reg|Equal16~2_combout\,
	datad => \display_reg|Equal16~9_combout\,
	combout => \display_reg|Equal16~10_combout\);

-- Location: LCCOMB_X73_Y40_N4
\display_reg|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal19~0_combout\ = (\display_reg|Equal16~10_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (!\r_f|Mux94~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \display_reg|Equal16~10_combout\,
	datad => \r_f|Mux94~4_combout\,
	combout => \display_reg|Equal19~0_combout\);

-- Location: LCCOMB_X73_Y40_N14
\display_reg|WideNor1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~4_combout\ = ((\r_f|Mux95~4_combout\ & ((\display_reg|digits[0][2]~2_combout\) # (!\display_reg|digits[0][3]~4_combout\))) # (!\r_f|Mux95~4_combout\ & ((\display_reg|digits[0][3]~4_combout\) # 
-- (!\display_reg|digits[0][2]~2_combout\)))) # (!\display_reg|Equal19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~4_combout\,
	datab => \display_reg|Equal19~0_combout\,
	datac => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|WideNor1~4_combout\);

-- Location: LCCOMB_X73_Y40_N6
\display_reg|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal18~0_combout\ = (!\r_f|Mux95~4_combout\ & (\display_reg|Equal16~10_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (!\r_f|Mux94~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~4_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \display_reg|Equal16~10_combout\,
	datad => \r_f|Mux94~4_combout\,
	combout => \display_reg|Equal18~0_combout\);

-- Location: LCCOMB_X73_Y40_N26
\display_reg|Equal19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal19~1_combout\ = (\r_f|Mux95~4_combout\ & (\display_reg|Equal16~10_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (!\r_f|Mux94~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~4_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \display_reg|Equal16~10_combout\,
	datad => \r_f|Mux94~4_combout\,
	combout => \display_reg|Equal19~1_combout\);

-- Location: LCCOMB_X73_Y40_N2
\display_reg|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal17~0_combout\ = (\r_f|Mux95~4_combout\ & (\display_reg|Equal16~10_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (\r_f|Mux94~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~4_combout\,
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \display_reg|Equal16~10_combout\,
	datad => \r_f|Mux94~4_combout\,
	combout => \display_reg|Equal17~0_combout\);

-- Location: LCCOMB_X73_Y40_N16
\display_reg|WideNor1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~7_combout\ = (\display_reg|digits[0][2]~2_combout\ & (((\display_reg|digits[0][3]~4_combout\)) # (!\display_reg|Equal19~1_combout\))) # (!\display_reg|digits[0][2]~2_combout\ & (((!\display_reg|Equal17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal19~1_combout\,
	datab => \display_reg|Equal17~0_combout\,
	datac => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|WideNor1~7_combout\);

-- Location: LCCOMB_X73_Y40_N22
\display_reg|Equal20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal20~0_combout\ = (\display_reg|digits[0][2]~2_combout\ & !\display_reg|digits[0][3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|Equal20~0_combout\);

-- Location: LCCOMB_X73_Y40_N20
\display_reg|Equal16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~11_combout\ = (\display_reg|Equal16~10_combout\ & (\display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (\r_f|Mux94~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \display_reg|Equal16~10_combout\,
	datad => \r_f|Mux94~4_combout\,
	combout => \display_reg|Equal16~11_combout\);

-- Location: LCCOMB_X73_Y40_N0
\display_reg|WideNor1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~8_combout\ = (\display_reg|WideNor1~7_combout\ & ((\r_f|Mux95~4_combout\) # ((!\display_reg|Equal16~11_combout\) # (!\display_reg|Equal20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~4_combout\,
	datab => \display_reg|WideNor1~7_combout\,
	datac => \display_reg|Equal20~0_combout\,
	datad => \display_reg|Equal16~11_combout\,
	combout => \display_reg|WideNor1~8_combout\);

-- Location: LCCOMB_X73_Y40_N28
\display_reg|WideNor1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~9_combout\ = (\display_reg|WideNor1~8_combout\ & (((\display_reg|digits[0][2]~2_combout\) # (!\display_reg|digits[0][3]~4_combout\)) # (!\display_reg|Equal18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal18~0_combout\,
	datab => \display_reg|WideNor1~8_combout\,
	datac => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|WideNor1~9_combout\);

-- Location: LCCOMB_X74_Y40_N28
\display_reg|WideNor1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~12_combout\ = (!\display_reg|digits[0][2]~2_combout\ & (\display_reg|Equal16~10_combout\ & (!\r_f|Mux95~4_combout\ & !\display_reg|digits[0][1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][2]~2_combout\,
	datab => \display_reg|Equal16~10_combout\,
	datac => \r_f|Mux95~4_combout\,
	datad => \display_reg|digits[0][1]~0_combout\,
	combout => \display_reg|WideNor1~12_combout\);

-- Location: LCCOMB_X73_Y40_N18
\display_reg|Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal28~0_combout\ = (\display_reg|digits[0][2]~2_combout\ & \display_reg|digits[0][3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|Equal28~0_combout\);

-- Location: LCCOMB_X74_Y40_N24
\display_reg|two_segments[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[9]~19_combout\ = (((!\display_reg|digits[0][1]~0_combout\ & \r_f|Mux95~4_combout\)) # (!\display_reg|Equal28~0_combout\)) # (!\display_reg|Equal16~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][1]~0_combout\,
	datab => \display_reg|Equal16~10_combout\,
	datac => \r_f|Mux95~4_combout\,
	datad => \display_reg|Equal28~0_combout\,
	combout => \display_reg|two_segments[9]~19_combout\);

-- Location: LCCOMB_X73_Y40_N10
\display_reg|WideNor1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~5_combout\ = (\display_reg|WideNor1~4_combout\ & (\display_reg|two_segments[9]~19_combout\ & ((!\display_reg|Equal17~0_combout\) # (!\display_reg|Equal20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal20~0_combout\,
	datab => \display_reg|Equal17~0_combout\,
	datac => \display_reg|WideNor1~4_combout\,
	datad => \display_reg|two_segments[9]~19_combout\,
	combout => \display_reg|WideNor1~5_combout\);

-- Location: LCCOMB_X74_Y40_N6
\display_reg|WideNor1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~13_combout\ = (((\display_reg|digits[0][2]~2_combout\) # (\display_reg|digits[0][3]~4_combout\)) # (!\display_reg|Equal16~10_combout\)) # (!\display_reg|digits[0][1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][1]~0_combout\,
	datab => \display_reg|Equal16~10_combout\,
	datac => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|WideNor1~13_combout\);

-- Location: LCCOMB_X73_Y40_N30
\display_reg|WideNor1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~6_combout\ = (((\display_reg|Equal17~0_combout\ & \display_reg|Equal28~0_combout\)) # (!\display_reg|WideNor1~13_combout\)) # (!\display_reg|WideNor1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor1~5_combout\,
	datab => \display_reg|Equal17~0_combout\,
	datac => \display_reg|Equal28~0_combout\,
	datad => \display_reg|WideNor1~13_combout\,
	combout => \display_reg|WideNor1~6_combout\);

-- Location: LCCOMB_X74_Y40_N4
\display_reg|WideNor1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~10_combout\ = ((\display_reg|WideNor1~12_combout\) # (\display_reg|WideNor1~6_combout\)) # (!\display_reg|WideNor1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \display_reg|WideNor1~9_combout\,
	datac => \display_reg|WideNor1~12_combout\,
	datad => \display_reg|WideNor1~6_combout\,
	combout => \display_reg|WideNor1~10_combout\);

-- Location: LCCOMB_X74_Y40_N0
\display_reg|two_segments[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[7]~18_combout\ = (\display_reg|Equal16~11_combout\ & (\display_reg|digits[0][2]~2_combout\ $ (((\r_f|Mux95~4_combout\ & !\display_reg|digits[0][3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][2]~2_combout\,
	datab => \display_reg|Equal16~11_combout\,
	datac => \r_f|Mux95~4_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|two_segments[7]~18_combout\);

-- Location: LCCOMB_X74_Y40_N18
\display_reg|two_segments[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[7]~20_combout\ = (!\r_f|Mux64~4_combout\ & (((\display_reg|two_segments[7]~18_combout\) # (!\display_reg|WideNor1~10_combout\)) # (!\display_reg|WideNor1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor1~4_combout\,
	datab => \r_f|Mux64~4_combout\,
	datac => \display_reg|WideNor1~10_combout\,
	datad => \display_reg|two_segments[7]~18_combout\,
	combout => \display_reg|two_segments[7]~20_combout\);

-- Location: LCCOMB_X74_Y38_N4
\display_reg|two_segments[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[7]~24_combout\ = (\display_reg|two_segments[7]~20_combout\) # ((\r_f|Mux64~4_combout\ & ((\display_reg|two_segments[7]~22_combout\) # (!\display_reg|WideNor0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor0~7_combout\,
	datab => \r_f|Mux64~4_combout\,
	datac => \display_reg|two_segments[7]~22_combout\,
	datad => \display_reg|two_segments[7]~20_combout\,
	combout => \display_reg|two_segments[7]~24_combout\);

-- Location: LCCOMB_X73_Y40_N24
\display_reg|two_segments[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[8]~25_combout\ = ((\display_reg|WideNor1~9_combout\ & (!\display_reg|WideNor1~6_combout\ & !\display_reg|WideNor1~12_combout\))) # (!\display_reg|WideNor1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor1~5_combout\,
	datab => \display_reg|WideNor1~9_combout\,
	datac => \display_reg|WideNor1~6_combout\,
	datad => \display_reg|WideNor1~12_combout\,
	combout => \display_reg|two_segments[8]~25_combout\);

-- Location: LCCOMB_X73_Y38_N2
\display_reg|two_segments[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[8]~26_combout\ = (\r_f|Mux64~4_combout\ & (((!\display_reg|WideNor0~7_combout\)) # (!\display_reg|WideNor0~3_combout\))) # (!\r_f|Mux64~4_combout\ & (((\display_reg|two_segments[8]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor0~3_combout\,
	datab => \display_reg|WideNor0~7_combout\,
	datac => \display_reg|two_segments[8]~25_combout\,
	datad => \r_f|Mux64~4_combout\,
	combout => \display_reg|two_segments[8]~26_combout\);

-- Location: LCCOMB_X74_Y40_N2
\display_reg|Equal16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~12_combout\ = (!\display_reg|digits[0][2]~2_combout\ & !\display_reg|digits[0][3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|Equal16~12_combout\);

-- Location: LCCOMB_X74_Y40_N16
\display_reg|two_segments[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[9]~28_combout\ = (((\display_reg|Equal18~0_combout\ & \display_reg|Equal16~12_combout\)) # (!\display_reg|WideNor1~10_combout\)) # (!\display_reg|two_segments[9]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|two_segments[9]~19_combout\,
	datab => \display_reg|WideNor1~10_combout\,
	datac => \display_reg|Equal18~0_combout\,
	datad => \display_reg|Equal16~12_combout\,
	combout => \display_reg|two_segments[9]~28_combout\);

-- Location: LCCOMB_X74_Y38_N20
\display_reg|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal0~12_combout\ = (!\display_reg|Add4~4_combout\ & !\display_reg|Add4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \display_reg|Add4~4_combout\,
	datad => \display_reg|Add4~2_combout\,
	combout => \display_reg|Equal0~12_combout\);

-- Location: LCCOMB_X73_Y38_N24
\display_reg|two_segments[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[9]~27_combout\ = ((\display_reg|Equal2~0_combout\ & (!\r_f|Mux95~4_combout\ & \display_reg|Equal0~12_combout\))) # (!\display_reg|two_segments[9]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal2~0_combout\,
	datab => \display_reg|two_segments[9]~23_combout\,
	datac => \r_f|Mux95~4_combout\,
	datad => \display_reg|Equal0~12_combout\,
	combout => \display_reg|two_segments[9]~27_combout\);

-- Location: LCCOMB_X73_Y38_N4
\display_reg|two_segments[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[9]~29_combout\ = (\r_f|Mux64~4_combout\ & (((\display_reg|two_segments[9]~27_combout\)) # (!\display_reg|WideNor0~7_combout\))) # (!\r_f|Mux64~4_combout\ & (((\display_reg|two_segments[9]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux64~4_combout\,
	datab => \display_reg|WideNor0~7_combout\,
	datac => \display_reg|two_segments[9]~28_combout\,
	datad => \display_reg|two_segments[9]~27_combout\,
	combout => \display_reg|two_segments[9]~29_combout\);

-- Location: LCCOMB_X74_Y40_N26
\display_reg|two_segments[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[10]~31_combout\ = ((\r_f|Mux95~4_combout\ & (\display_reg|Equal28~0_combout\ & \display_reg|Equal19~0_combout\))) # (!\display_reg|WideNor1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux95~4_combout\,
	datab => \display_reg|Equal28~0_combout\,
	datac => \display_reg|Equal19~0_combout\,
	datad => \display_reg|WideNor1~9_combout\,
	combout => \display_reg|two_segments[10]~31_combout\);

-- Location: LCCOMB_X74_Y38_N26
\display_reg|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal15~0_combout\ = (\display_reg|Add4~2_combout\ & (\display_reg|Add4~4_combout\ & (\display_reg|Equal2~0_combout\ & \r_f|Mux95~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~2_combout\,
	datab => \display_reg|Add4~4_combout\,
	datac => \display_reg|Equal2~0_combout\,
	datad => \r_f|Mux95~4_combout\,
	combout => \display_reg|Equal15~0_combout\);

-- Location: LCCOMB_X74_Y38_N6
\display_reg|two_segments[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[10]~30_combout\ = (\display_reg|Equal15~0_combout\) # (((!\display_reg|WideNor0~1_combout\ & !\display_reg|WideNor0~4_combout\)) # (!\display_reg|WideNor0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal15~0_combout\,
	datab => \display_reg|WideNor0~1_combout\,
	datac => \display_reg|WideNor0~6_combout\,
	datad => \display_reg|WideNor0~4_combout\,
	combout => \display_reg|two_segments[10]~30_combout\);

-- Location: LCCOMB_X74_Y38_N2
\display_reg|two_segments[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[10]~32_combout\ = (\r_f|Mux64~4_combout\ & (((\display_reg|two_segments[10]~30_combout\)))) # (!\r_f|Mux64~4_combout\ & (((\display_reg|two_segments[10]~31_combout\)) # (!\display_reg|WideNor1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor1~10_combout\,
	datab => \r_f|Mux64~4_combout\,
	datac => \display_reg|two_segments[10]~31_combout\,
	datad => \display_reg|two_segments[10]~30_combout\,
	combout => \display_reg|two_segments[10]~32_combout\);

-- Location: LCCOMB_X73_Y40_N12
\display_reg|two_segments[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[11]~35_combout\ = (!\display_reg|digits[0][3]~4_combout\ & ((\display_reg|digits[0][2]~2_combout\ & ((\display_reg|Equal17~0_combout\))) # (!\display_reg|digits[0][2]~2_combout\ & (\display_reg|Equal19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal19~1_combout\,
	datab => \display_reg|Equal17~0_combout\,
	datac => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|two_segments[11]~35_combout\);

-- Location: LCCOMB_X74_Y38_N16
\display_reg|two_segments[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[11]~36_combout\ = ((\display_reg|two_segments[11]~35_combout\) # (!\display_reg|WideNor1~10_combout\)) # (!\display_reg|WideNor1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor1~8_combout\,
	datac => \display_reg|WideNor1~10_combout\,
	datad => \display_reg|two_segments[11]~35_combout\,
	combout => \display_reg|two_segments[11]~36_combout\);

-- Location: LCCOMB_X73_Y38_N18
\display_reg|two_segments[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[11]~33_combout\ = (!\display_reg|Add4~4_combout\ & ((\display_reg|Add4~2_combout\ & (\display_reg|Equal1~0_combout\)) # (!\display_reg|Add4~2_combout\ & ((\display_reg|Equal3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal1~0_combout\,
	datab => \display_reg|Add4~2_combout\,
	datac => \display_reg|Add4~4_combout\,
	datad => \display_reg|Equal3~0_combout\,
	combout => \display_reg|two_segments[11]~33_combout\);

-- Location: LCCOMB_X73_Y38_N20
\display_reg|two_segments[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[11]~34_combout\ = ((\display_reg|two_segments[11]~33_combout\) # ((\display_reg|Equal4~0_combout\ & \display_reg|Equal0~11_combout\))) # (!\display_reg|WideNor0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor0~5_combout\,
	datab => \display_reg|two_segments[11]~33_combout\,
	datac => \display_reg|Equal4~0_combout\,
	datad => \display_reg|Equal0~11_combout\,
	combout => \display_reg|two_segments[11]~34_combout\);

-- Location: LCCOMB_X73_Y38_N8
\display_reg|two_segments[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[11]~37_combout\ = (\r_f|Mux64~4_combout\ & (((\display_reg|two_segments[11]~34_combout\) # (!\display_reg|WideNor0~7_combout\)))) # (!\r_f|Mux64~4_combout\ & (\display_reg|two_segments[11]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_f|Mux64~4_combout\,
	datab => \display_reg|two_segments[11]~36_combout\,
	datac => \display_reg|WideNor0~7_combout\,
	datad => \display_reg|two_segments[11]~34_combout\,
	combout => \display_reg|two_segments[11]~37_combout\);

-- Location: LCCOMB_X74_Y38_N22
\display_reg|two_segments[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[12]~44_combout\ = (\display_reg|Add4~2_combout\ & (((\display_reg|Add4~4_combout\ & \display_reg|Equal0~10_combout\)))) # (!\display_reg|Add4~2_combout\ & (\display_reg|Equal2~0_combout\ & (!\display_reg|Add4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Add4~2_combout\,
	datab => \display_reg|Equal2~0_combout\,
	datac => \display_reg|Add4~4_combout\,
	datad => \display_reg|Equal0~10_combout\,
	combout => \display_reg|two_segments[12]~44_combout\);

-- Location: LCCOMB_X73_Y38_N14
\display_reg|WideNor0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor0~8_combout\ = (\display_reg|Add4~4_combout\) # ((\display_reg|Add4~2_combout\ & ((!\display_reg|Equal3~0_combout\))) # (!\display_reg|Add4~2_combout\ & (!\display_reg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal1~0_combout\,
	datab => \display_reg|Add4~2_combout\,
	datac => \display_reg|Add4~4_combout\,
	datad => \display_reg|Equal3~0_combout\,
	combout => \display_reg|WideNor0~8_combout\);

-- Location: LCCOMB_X74_Y38_N14
\display_reg|two_segments[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[12]~40_combout\ = (\display_reg|WideNor0~8_combout\ & ((\display_reg|WideNor0~4_combout\) # ((\display_reg|WideNor0~1_combout\) # (!\display_reg|WideNor0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor0~8_combout\,
	datab => \display_reg|WideNor0~4_combout\,
	datac => \display_reg|WideNor0~6_combout\,
	datad => \display_reg|WideNor0~1_combout\,
	combout => \display_reg|two_segments[12]~40_combout\);

-- Location: LCCOMB_X73_Y40_N8
\display_reg|WideNor1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|WideNor1~11_combout\ = (\display_reg|digits[0][3]~4_combout\) # ((\display_reg|digits[0][2]~2_combout\ & (!\display_reg|Equal19~1_combout\)) # (!\display_reg|digits[0][2]~2_combout\ & ((!\display_reg|Equal17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal19~1_combout\,
	datab => \display_reg|Equal17~0_combout\,
	datac => \display_reg|digits[0][2]~2_combout\,
	datad => \display_reg|digits[0][3]~4_combout\,
	combout => \display_reg|WideNor1~11_combout\);

-- Location: LCCOMB_X74_Y40_N22
\display_reg|two_segments[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[12]~38_combout\ = (\display_reg|WideNor1~11_combout\ & (((\display_reg|WideNor1~12_combout\) # (\display_reg|WideNor1~6_combout\)) # (!\display_reg|WideNor1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor1~11_combout\,
	datab => \display_reg|WideNor1~9_combout\,
	datac => \display_reg|WideNor1~12_combout\,
	datad => \display_reg|WideNor1~6_combout\,
	combout => \display_reg|two_segments[12]~38_combout\);

-- Location: LCCOMB_X74_Y40_N8
\display_reg|two_segments[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[12]~39_combout\ = (((\display_reg|Equal28~0_combout\ & \display_reg|Equal16~11_combout\)) # (!\display_reg|two_segments[12]~38_combout\)) # (!\display_reg|WideNor1~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|WideNor1~13_combout\,
	datab => \display_reg|Equal28~0_combout\,
	datac => \display_reg|two_segments[12]~38_combout\,
	datad => \display_reg|Equal16~11_combout\,
	combout => \display_reg|two_segments[12]~39_combout\);

-- Location: LCCOMB_X74_Y38_N0
\display_reg|two_segments[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[12]~41_combout\ = (\r_f|Mux64~4_combout\ & ((\display_reg|two_segments[12]~44_combout\) # ((!\display_reg|two_segments[12]~40_combout\)))) # (!\r_f|Mux64~4_combout\ & (((\display_reg|two_segments[12]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|two_segments[12]~44_combout\,
	datab => \r_f|Mux64~4_combout\,
	datac => \display_reg|two_segments[12]~40_combout\,
	datad => \display_reg|two_segments[12]~39_combout\,
	combout => \display_reg|two_segments[12]~41_combout\);

-- Location: LCCOMB_X74_Y38_N12
\display_reg|two_segments[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[13]~42_combout\ = (\r_f|Mux64~4_combout\ & (((\display_reg|Equal0~12_combout\ & \display_reg|Equal0~11_combout\)) # (!\display_reg|two_segments[12]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|Equal0~12_combout\,
	datab => \r_f|Mux64~4_combout\,
	datac => \display_reg|two_segments[12]~40_combout\,
	datad => \display_reg|Equal0~11_combout\,
	combout => \display_reg|two_segments[13]~42_combout\);

-- Location: LCCOMB_X74_Y40_N10
\display_reg|Equal16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|Equal16~13_combout\ = (!\display_reg|digits[0][1]~0_combout\ & (\display_reg|Equal16~12_combout\ & (!\r_f|Mux95~4_combout\ & \display_reg|Equal16~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|digits[0][1]~0_combout\,
	datab => \display_reg|Equal16~12_combout\,
	datac => \r_f|Mux95~4_combout\,
	datad => \display_reg|Equal16~10_combout\,
	combout => \display_reg|Equal16~13_combout\);

-- Location: LCCOMB_X74_Y40_N20
\display_reg|two_segments[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \display_reg|two_segments[13]~43_combout\ = (\display_reg|two_segments[13]~42_combout\) # ((!\r_f|Mux64~4_combout\ & ((\display_reg|Equal16~13_combout\) # (!\display_reg|two_segments[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \display_reg|two_segments[12]~38_combout\,
	datab => \display_reg|two_segments[13]~42_combout\,
	datac => \r_f|Mux64~4_combout\,
	datad => \display_reg|Equal16~13_combout\,
	combout => \display_reg|two_segments[13]~43_combout\);

-- Location: LCCOMB_X89_Y42_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\mem|Mux34~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux34~20_combout\,
	datad => VCC,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X89_Y42_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\mem|Mux33~20_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\mem|Mux33~20_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\mem|Mux33~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux33~20_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X89_Y42_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\mem|Mux32~20_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\mem|Mux32~20_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\mem|Mux32~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux32~20_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X89_Y42_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X90_Y44_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~94_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux32~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux32~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux32~9_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux32~19_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~94_combout\);

-- Location: LCCOMB_X92_Y42_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~95_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~95_combout\);

-- Location: LCCOMB_X89_Y43_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~96_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux33~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux33~19_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \mem|Mux33~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~96_combout\);

-- Location: LCCOMB_X89_Y42_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~97_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~97_combout\);

-- Location: LCCOMB_X90_Y40_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~98_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux34~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux34~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux34~9_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \mem|Mux34~19_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~98_combout\);

-- Location: LCCOMB_X94_Y40_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~99_combout\ = (!\mem|Mux34~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux34~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~99_combout\);

-- Location: LCCOMB_X90_Y40_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux35~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux35~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux35~9_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \mem|Mux35~19_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101_combout\);

-- Location: LCCOMB_X90_Y40_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux35~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux35~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux35~9_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \mem|Mux35~19_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100_combout\);

-- Location: LCCOMB_X94_Y40_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X94_Y40_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~98_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~99_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~98_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~99_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~98_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~99_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~98_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[16]~99_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X94_Y40_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~96_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~97_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~96_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~97_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~96_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~96_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[17]~97_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X94_Y40_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~94_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~95_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~94_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[18]~95_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y40_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X89_Y42_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~102_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\mem|Mux33~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \mem|Mux33~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~102_combout\);

-- Location: LCCOMB_X94_Y40_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~103_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~103_combout\);

-- Location: LCCOMB_X92_Y40_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~105_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~105_combout\);

-- Location: LCCOMB_X94_Y40_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\mem|Mux34~20_combout\ $ 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux34~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\);

-- Location: LCCOMB_X89_Y40_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~106_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux35~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \mem|Mux35~19_combout\,
	datac => \mem|Mux35~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~106_combout\);

-- Location: LCCOMB_X94_Y40_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~107_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~101_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[15]~100_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~107_combout\);

-- Location: LCCOMB_X94_Y42_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux36~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \mem|Mux36~19_combout\,
	datac => \mem|Mux36~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109_combout\);

-- Location: LCCOMB_X94_Y42_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux36~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \mem|Mux36~19_combout\,
	datac => \mem|Mux36~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108_combout\);

-- Location: LCCOMB_X94_Y40_N22
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X94_Y40_N24
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~106_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~107_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~106_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~107_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~106_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~107_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~106_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[21]~107_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X94_Y40_N26
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~105_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X94_Y40_N28
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~102_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~103_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~102_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[23]~103_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y40_N30
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X94_Y40_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~283_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[22]~104_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~283_combout\);

-- Location: LCCOMB_X94_Y42_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\);

-- Location: LCCOMB_X94_Y41_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~112_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~112_combout\);

-- Location: LCCOMB_X94_Y40_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\mem|Mux35~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux35~20_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\);

-- Location: LCCOMB_X94_Y42_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~114_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~109_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[20]~108_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~114_combout\);

-- Location: LCCOMB_X94_Y42_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~113_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux36~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux36~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux36~9_combout\,
	datad => \mem|Mux36~19_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~113_combout\);

-- Location: LCCOMB_X90_Y41_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux37~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Mux37~19_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \mem|Mux37~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116_combout\);

-- Location: LCCOMB_X89_Y41_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux37~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \mem|Mux37~19_combout\,
	datad => \mem|Mux37~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115_combout\);

-- Location: LCCOMB_X94_Y41_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X94_Y41_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~114_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~113_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~114_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~113_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~114_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~113_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~114_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[26]~113_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X94_Y41_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~112_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~112_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~112_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~112_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X94_Y41_N18
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~283_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~283_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y41_N20
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X94_Y41_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\mem|Mux36~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux36~20_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\);

-- Location: LCCOMB_X94_Y41_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~119_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~119_combout\);

-- Location: LCCOMB_X90_Y41_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux37~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \mem|Mux37~19_combout\,
	datad => \mem|Mux37~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\);

-- Location: LCCOMB_X94_Y41_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~121_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~115_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[25]~116_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~121_combout\);

-- Location: LCCOMB_X92_Y41_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux38~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux38~19_combout\,
	datab => \mem|Mux38~9_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X92_Y41_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux38~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux38~19_combout\,
	datab => \mem|Mux38~9_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123_combout\);

-- Location: LCCOMB_X94_Y41_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X94_Y41_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~121_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~121_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~121_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[31]~121_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X94_Y41_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~119_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~119_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~119_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X94_Y41_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\);

-- Location: LCCOMB_X94_Y41_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~284_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[27]~111_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~284_combout\);

-- Location: LCCOMB_X94_Y41_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~284_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[33]~284_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y41_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y41_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~124_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~124_combout\);

-- Location: LCCOMB_X95_Y41_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~285_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~285_combout\);

-- Location: LCCOMB_X95_Y41_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~126_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~126_combout\);

-- Location: LCCOMB_X95_Y41_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\mem|Mux37~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \mem|Mux37~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\);

-- Location: LCCOMB_X95_Y41_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux38~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux38~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux38~9_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux38~19_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X95_Y41_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~123_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[30]~122_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\);

-- Location: LCCOMB_X96_Y41_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux39~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Mux39~19_combout\,
	datac => \mem|Mux39~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129_combout\);

-- Location: LCCOMB_X96_Y41_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux39~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Mux39~19_combout\,
	datac => \mem|Mux39~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\);

-- Location: LCCOMB_X96_Y41_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X96_Y41_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~127_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X96_Y41_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~126_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~126_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~126_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~126_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X96_Y41_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~124_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~285_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~124_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[38]~285_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y41_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y41_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~131_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~131_combout\);

-- Location: LCCOMB_X95_Y41_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~286_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[37]~125_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~286_combout\);

-- Location: LCCOMB_X95_Y41_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\);

-- Location: LCCOMB_X95_Y41_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\mem|Mux38~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \mem|Mux38~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\);

-- Location: LCCOMB_X96_Y41_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux39~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Mux39~19_combout\,
	datac => \mem|Mux39~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\);

-- Location: LCCOMB_X96_Y41_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~129_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\);

-- Location: LCCOMB_X95_Y41_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux40~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux40~19_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \mem|Mux40~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\);

-- Location: LCCOMB_X95_Y41_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux40~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux40~19_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \mem|Mux40~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\);

-- Location: LCCOMB_X96_Y41_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X96_Y41_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X96_Y41_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X96_Y41_N18
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~131_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~286_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~131_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[43]~286_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y41_N20
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y38_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~140_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~140_combout\);

-- Location: LCCOMB_X96_Y38_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\mem|Mux39~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \mem|Mux39~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\);

-- Location: LCCOMB_X96_Y41_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~142_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~142_combout\);

-- Location: LCCOMB_X96_Y38_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \mem|Mux40~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \mem|Mux40~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\);

-- Location: LCCOMB_X96_Y38_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \mem|Mux41~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \mem|Mux41~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144_combout\);

-- Location: LCCOMB_X96_Y38_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \mem|Mux41~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \mem|Mux41~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\);

-- Location: LCCOMB_X96_Y38_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X96_Y38_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~142_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~142_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~142_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~142_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X96_Y38_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~140_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~140_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~140_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~140_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X96_Y38_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\);

-- Location: LCCOMB_X96_Y41_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~287_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[42]~132_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~287_combout\);

-- Location: LCCOMB_X96_Y38_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~287_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[48]~287_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y38_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y38_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~145_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~145_combout\);

-- Location: LCCOMB_X96_Y38_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~288_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~288_combout\);

-- Location: LCCOMB_X95_Y38_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~147_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~147_combout\);

-- Location: LCCOMB_X96_Y38_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\mem|Mux40~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux40~20_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\);

-- Location: LCCOMB_X95_Y38_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~148_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \mem|Mux41~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \mem|Mux41~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~148_combout\);

-- Location: LCCOMB_X96_Y38_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~149_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~144_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~149_combout\);

-- Location: LCCOMB_X95_Y38_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \mem|Mux42~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \mem|Mux42~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151_combout\);

-- Location: LCCOMB_X95_Y38_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \mem|Mux42~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \mem|Mux42~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150_combout\);

-- Location: LCCOMB_X95_Y38_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X95_Y38_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~148_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~149_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~148_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~149_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~148_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~149_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~148_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[51]~149_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X95_Y38_N18
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~147_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~147_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~147_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~147_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X95_Y38_N20
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~145_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~288_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~145_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[53]~288_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y38_N22
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y38_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~152_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~152_combout\);

-- Location: LCCOMB_X95_Y38_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~289_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[52]~146_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~289_combout\);

-- Location: LCCOMB_X95_Y38_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\mem|Mux41~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \mem|Mux41~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\);

-- Location: LCCOMB_X94_Y38_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~154_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~154_combout\);

-- Location: LCCOMB_X95_Y38_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~156_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~150_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[50]~151_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~156_combout\);

-- Location: LCCOMB_X94_Y38_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~155_combout\ = (\mem|Mux42~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux42~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~155_combout\);

-- Location: LCCOMB_X94_Y38_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158_combout\ = (\mem|Mux43~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux43~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158_combout\);

-- Location: LCCOMB_X94_Y38_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157_combout\ = (\mem|Mux43~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux43~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157_combout\);

-- Location: LCCOMB_X94_Y38_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X94_Y38_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~156_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~155_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~156_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~155_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~156_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~155_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~156_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[56]~155_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X94_Y38_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~154_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~154_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~154_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X94_Y38_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~152_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~289_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~152_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[58]~289_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y38_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X94_Y38_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~159_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~159_combout\);

-- Location: LCCOMB_X94_Y38_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~290_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[57]~153_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~290_combout\);

-- Location: LCCOMB_X90_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~161_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~161_combout\);

-- Location: LCCOMB_X94_Y38_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (\mem|Mux42~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux42~20_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\);

-- Location: LCCOMB_X94_Y38_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~163_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~158_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[55]~157_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~163_combout\);

-- Location: LCCOMB_X85_Y40_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~162_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux43~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux43~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \mem|Mux43~9_combout\,
	datac => \mem|Mux43~19_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~162_combout\);

-- Location: LCCOMB_X85_Y40_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux44~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux44~19_combout\,
	datad => \mem|Mux44~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164_combout\);

-- Location: LCCOMB_X85_Y40_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux44~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux44~19_combout\,
	datad => \mem|Mux44~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165_combout\);

-- Location: LCCOMB_X90_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X90_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~163_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~162_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~163_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~162_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~163_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~162_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~163_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[61]~162_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X90_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~161_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~161_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~161_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~161_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X90_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~159_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~290_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~159_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[63]~290_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X90_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X90_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~166_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~166_combout\);

-- Location: LCCOMB_X90_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~291_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[62]~160_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~291_combout\);

-- Location: LCCOMB_X94_Y38_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (\mem|Mux43~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \mem|Mux43~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\);

-- Location: LCCOMB_X90_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~168_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~168_combout\);

-- Location: LCCOMB_X85_Y40_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~169_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux44~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux44~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux44~9_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \mem|Mux44~19_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~169_combout\);

-- Location: LCCOMB_X90_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~170_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~164_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[60]~165_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~170_combout\);

-- Location: LCCOMB_X91_Y42_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux45~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux45~19_combout\,
	datad => \mem|Mux45~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172_combout\);

-- Location: LCCOMB_X91_Y42_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux45~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux45~19_combout\,
	datad => \mem|Mux45~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171_combout\);

-- Location: LCCOMB_X90_Y42_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X90_Y42_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~169_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~170_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~169_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~170_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~169_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~170_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~169_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[66]~170_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X90_Y42_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~168_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~168_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~168_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X90_Y42_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~166_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~291_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~166_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[68]~291_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X90_Y42_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X90_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~292_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[67]~167_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~292_combout\);

-- Location: LCCOMB_X94_Y42_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~173_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~173_combout\);

-- Location: LCCOMB_X94_Y42_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~175_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~175_combout\);

-- Location: LCCOMB_X90_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (\mem|Mux44~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \mem|Mux44~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\);

-- Location: LCCOMB_X90_Y42_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~177_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~172_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[65]~171_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~177_combout\);

-- Location: LCCOMB_X94_Y42_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~176_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux45~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \mem|Mux45~19_combout\,
	datac => \mem|Mux45~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~176_combout\);

-- Location: LCCOMB_X95_Y42_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux46~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux46~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \mem|Mux46~9_combout\,
	datac => \mem|Mux46~19_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178_combout\);

-- Location: LCCOMB_X95_Y42_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux46~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \mem|Mux46~19_combout\,
	datac => \mem|Mux46~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179_combout\);

-- Location: LCCOMB_X94_Y42_N0
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X94_Y42_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~177_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~176_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~177_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~176_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~177_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~176_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[71]~176_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X94_Y42_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~175_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~175_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~175_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~175_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X94_Y42_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~292_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~173_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~292_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[73]~173_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y42_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y42_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux47~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux47~19_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux47~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186_combout\);

-- Location: LCCOMB_X81_Y42_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux47~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux47~19_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux47~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185_combout\);

-- Location: LCCOMB_X95_Y42_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X94_Y42_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- ((\mem|Mux45~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \mem|Mux45~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\);

-- Location: LCCOMB_X95_Y42_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~180_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~180_combout\);

-- Location: LCCOMB_X94_Y42_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~293_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[72]~174_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~293_combout\);

-- Location: LCCOMB_X95_Y42_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~182_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~182_combout\);

-- Location: LCCOMB_X95_Y42_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~184_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[70]~179_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~184_combout\);

-- Location: LCCOMB_X95_Y42_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux46~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux46~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \mem|Mux46~9_combout\,
	datac => \mem|Mux46~19_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\);

-- Location: LCCOMB_X95_Y42_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~184_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~184_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~184_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~184_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X95_Y42_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~182_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~182_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~182_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~182_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X95_Y42_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~180_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~293_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~180_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[78]~293_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y42_N18
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y42_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~294_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[77]~181_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~294_combout\);

-- Location: LCCOMB_X96_Y42_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~187_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~187_combout\);

-- Location: LCCOMB_X96_Y42_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~188_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~188_combout\);

-- Location: LCCOMB_X95_Y42_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[76]~183_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\);

-- Location: LCCOMB_X96_Y42_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~189_combout\ = (\mem|Mux47~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux47~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~189_combout\);

-- Location: LCCOMB_X95_Y42_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~190_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~186_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[75]~185_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~190_combout\);

-- Location: LCCOMB_X96_Y42_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192_combout\ = (\mem|Mux48~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux48~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192_combout\);

-- Location: LCCOMB_X96_Y42_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191_combout\ = (\mem|Mux48~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux48~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191_combout\);

-- Location: LCCOMB_X96_Y42_N0
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X96_Y42_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~189_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~190_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~189_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~190_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~189_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~190_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~189_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[81]~190_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X96_Y42_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~188_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~188_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~188_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~188_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X96_Y42_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~294_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~187_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~294_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[83]~187_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y42_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y42_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- ((\mem|Mux47~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datab => \mem|Mux47~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\);

-- Location: LCCOMB_X96_Y42_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~296_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[82]~295_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~296_combout\);

-- Location: LCCOMB_X96_Y42_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~193_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~193_combout\);

-- Location: LCCOMB_X95_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~194_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~194_combout\);

-- Location: LCCOMB_X95_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~195_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \mem|Mux48~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \mem|Mux48~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~195_combout\);

-- Location: LCCOMB_X96_Y42_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~196_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~192_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[80]~191_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~196_combout\);

-- Location: LCCOMB_X95_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198_combout\ = (\mem|Mux49~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux49~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198_combout\);

-- Location: LCCOMB_X95_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197_combout\ = (\mem|Mux49~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux49~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197_combout\);

-- Location: LCCOMB_X95_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X95_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~195_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~196_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~195_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~196_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~195_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~196_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~195_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[86]~196_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X95_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~194_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~194_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~194_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X95_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~296_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~193_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~296_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[88]~193_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~297_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[87]~314_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~297_combout\);

-- Location: LCCOMB_X95_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\);

-- Location: LCCOMB_X95_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- (\mem|Mux48~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \mem|Mux48~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\);

-- Location: LCCOMB_X95_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\);

-- Location: LCCOMB_X95_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~202_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~198_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[85]~197_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~202_combout\);

-- Location: LCCOMB_X95_Y46_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~201_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux49~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Mux49~19_combout\,
	datac => \mem|Mux49~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~201_combout\);

-- Location: LCCOMB_X95_Y46_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux50~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux50~19_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \mem|Mux50~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203_combout\);

-- Location: LCCOMB_X95_Y46_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux50~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux50~19_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \mem|Mux50~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204_combout\);

-- Location: LCCOMB_X94_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X94_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~202_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~201_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~202_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~201_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~202_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~201_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~202_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[91]~201_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X94_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X94_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~297_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~297_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\);

-- Location: LCCOMB_X94_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~208_combout\ = (\mem|Mux50~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux50~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~208_combout\);

-- Location: LCCOMB_X94_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~209_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~204_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[90]~203_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~209_combout\);

-- Location: LCCOMB_X87_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211_combout\ = (\mem|Mux51~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux51~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211_combout\);

-- Location: LCCOMB_X87_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210_combout\ = (\mem|Mux51~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux51~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210_combout\);

-- Location: LCCOMB_X94_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X94_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~208_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~209_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~208_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~209_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~208_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~209_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~208_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[96]~209_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X95_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~298_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[92]~315_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~298_combout\);

-- Location: LCCOMB_X94_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~205_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~205_combout\);

-- Location: LCCOMB_X95_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- ((\mem|Mux49~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datac => \mem|Mux49~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\);

-- Location: LCCOMB_X94_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~207_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~207_combout\);

-- Location: LCCOMB_X94_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~207_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~207_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~207_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X94_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~298_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~205_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~298_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[98]~205_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\);

-- Location: LCCOMB_X87_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~214_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~214_combout\);

-- Location: LCCOMB_X94_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (\mem|Mux50~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datac => \mem|Mux50~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\);

-- Location: LCCOMB_X87_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~216_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~210_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[95]~211_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~216_combout\);

-- Location: LCCOMB_X87_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~215_combout\ = (\mem|Mux51~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux51~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~215_combout\);

-- Location: LCCOMB_X87_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218_combout\ = (\mem|Mux52~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux52~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218_combout\);

-- Location: LCCOMB_X87_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217_combout\ = (\mem|Mux52~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux52~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217_combout\);

-- Location: LCCOMB_X87_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X87_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~216_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~215_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~216_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~215_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~216_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~215_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~216_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[101]~215_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X87_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~214_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~214_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~214_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~214_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X87_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~212_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~212_combout\);

-- Location: LCCOMB_X94_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~299_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[97]~206_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~299_combout\);

-- Location: LCCOMB_X87_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~212_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~299_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~212_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[103]~299_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\);

-- Location: LCCOMB_X87_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\);

-- Location: LCCOMB_X87_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~219_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~219_combout\);

-- Location: LCCOMB_X87_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~300_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[102]~213_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~300_combout\);

-- Location: LCCOMB_X86_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~220_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~220_combout\);

-- Location: LCCOMB_X91_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- (\mem|Mux51~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux51~20_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\);

-- Location: LCCOMB_X87_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~222_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~217_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[100]~218_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~222_combout\);

-- Location: LCCOMB_X86_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux52~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux52~19_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux52~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\);

-- Location: LCCOMB_X86_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux53~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux53~19_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux53~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223_combout\);

-- Location: LCCOMB_X86_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux53~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux53~19_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux53~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\);

-- Location: LCCOMB_X86_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X86_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~222_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~222_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~222_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~222_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X86_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~220_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~220_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~220_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~220_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X86_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~219_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~300_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~219_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[108]~300_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\);

-- Location: LCCOMB_X86_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\);

-- Location: LCCOMB_X86_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~301_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[107]~316_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~301_combout\);

-- Location: LCCOMB_X86_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~225_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~225_combout\);

-- Location: LCCOMB_X86_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~226_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~226_combout\);

-- Location: LCCOMB_X86_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[106]~221_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\);

-- Location: LCCOMB_X88_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~227_combout\ = (\mem|Mux53~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux53~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~227_combout\);

-- Location: LCCOMB_X86_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~228_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~223_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~228_combout\);

-- Location: LCCOMB_X85_Y38_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \mem|Mux54~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \mem|Mux54~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230_combout\);

-- Location: LCCOMB_X85_Y40_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \mem|Mux54~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \mem|Mux54~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229_combout\);

-- Location: LCCOMB_X85_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X85_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~227_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~228_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~227_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~228_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~227_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~228_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~227_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[111]~228_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X85_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~226_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~226_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~226_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~226_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X85_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~301_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~225_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~301_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[113]~225_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\);

-- Location: LCCOMB_X85_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\);

-- Location: LCCOMB_X86_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~231_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~231_combout\);

-- Location: LCCOMB_X86_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~303_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[112]~302_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~303_combout\);

-- Location: LCCOMB_X85_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~233_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~233_combout\);

-- Location: LCCOMB_X88_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- (\mem|Mux53~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \mem|Mux53~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\);

-- Location: LCCOMB_X85_Y47_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux54~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux54~19_combout\,
	datad => \mem|Mux54~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\);

-- Location: LCCOMB_X85_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~235_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~229_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[110]~230_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~235_combout\);

-- Location: LCCOMB_X82_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux55~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux55~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \mem|Mux55~9_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|Mux55~19_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236_combout\);

-- Location: LCCOMB_X82_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux55~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux55~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \mem|Mux55~9_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \mem|Mux55~19_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237_combout\);

-- Location: LCCOMB_X85_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X85_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~235_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~235_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~235_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~235_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X85_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~233_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~233_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~233_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~233_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X85_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~231_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~303_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~231_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[118]~303_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\);

-- Location: LCCOMB_X85_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\);

-- Location: LCCOMB_X85_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~238_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~238_combout\);

-- Location: LCCOMB_X85_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~304_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[117]~232_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~304_combout\);

-- Location: LCCOMB_X85_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[116]~234_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\);

-- Location: LCCOMB_X84_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~239_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~239_combout\);

-- Location: LCCOMB_X84_Y36_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~240_combout\ = (\mem|Mux55~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux55~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~240_combout\);

-- Location: LCCOMB_X85_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~241_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~236_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[115]~237_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~241_combout\);

-- Location: LCCOMB_X84_Y43_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243_combout\ = (\mem|Mux56~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux56~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243_combout\);

-- Location: LCCOMB_X84_Y43_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242_combout\ = (\mem|Mux56~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux56~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242_combout\);

-- Location: LCCOMB_X84_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X84_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~240_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~241_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~240_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~241_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~240_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~241_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~240_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[121]~241_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X84_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~239_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~239_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~239_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X84_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~238_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~304_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~238_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[123]~304_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\);

-- Location: LCCOMB_X84_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\);

-- Location: LCCOMB_X84_Y43_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~247_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux56~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux56~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Mux56~9_combout\,
	datac => \mem|Mux56~19_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~247_combout\);

-- Location: LCCOMB_X84_Y43_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~248_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~243_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[120]~242_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~248_combout\);

-- Location: LCCOMB_X87_Y46_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux57~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux57~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux57~19_combout\,
	datad => \mem|Mux57~9_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249_combout\);

-- Location: LCCOMB_X87_Y46_N22
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux57~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux57~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux57~9_combout\,
	datab => \mem|Mux57~19_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250_combout\);

-- Location: LCCOMB_X84_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X84_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~247_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~248_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~247_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~248_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~247_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~248_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~247_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[126]~248_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X84_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~306_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[122]~305_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~306_combout\);

-- Location: LCCOMB_X84_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~244_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~244_combout\);

-- Location: LCCOMB_X84_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- (\mem|Mux55~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux55~20_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\);

-- Location: LCCOMB_X84_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~246_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~246_combout\);

-- Location: LCCOMB_X84_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~246_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~246_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~246_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X84_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~306_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~244_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~306_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[128]~244_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\);

-- Location: LCCOMB_X84_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\);

-- Location: LCCOMB_X84_Y43_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & 
-- ((\mem|Mux56~20_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datac => \mem|Mux56~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\);

-- Location: LCCOMB_X83_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~251_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~251_combout\);

-- Location: LCCOMB_X84_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~307_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[127]~245_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~307_combout\);

-- Location: LCCOMB_X83_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~253_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~253_combout\);

-- Location: LCCOMB_X87_Y46_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux57~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux57~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \mem|Mux57~9_combout\,
	datac => \mem|Mux57~19_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\);

-- Location: LCCOMB_X87_Y46_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~255_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~250_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[125]~249_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~255_combout\);

-- Location: LCCOMB_X83_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux58~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux58~19_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \mem|Mux58~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256_combout\);

-- Location: LCCOMB_X83_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux58~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux58~19_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \mem|Mux58~9_combout\,
	datad => \t1|Selector27~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257_combout\);

-- Location: LCCOMB_X83_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X83_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~255_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~255_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~255_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~255_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X83_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~253_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~253_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~253_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~253_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X83_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~251_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~307_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~251_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[133]~307_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\);

-- Location: LCCOMB_X83_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\);

-- Location: LCCOMB_X83_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~308_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[132]~252_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~308_combout\);

-- Location: LCCOMB_X83_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~258_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~258_combout\);

-- Location: LCCOMB_X83_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[131]~254_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\);

-- Location: LCCOMB_X83_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~259_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~259_combout\);

-- Location: LCCOMB_X83_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux58~9_combout\))) # (!\t1|Selector27~0_combout\ & 
-- (\mem|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|Selector27~0_combout\,
	datab => \mem|Mux58~19_combout\,
	datac => \mem|Mux58~9_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\);

-- Location: LCCOMB_X83_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~261_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~257_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[130]~256_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~261_combout\);

-- Location: LCCOMB_X82_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux59~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux59~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux59~9_combout\,
	datab => \mem|Mux59~19_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263_combout\);

-- Location: LCCOMB_X82_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\t1|Selector27~0_combout\ & (\mem|Mux59~9_combout\)) # (!\t1|Selector27~0_combout\ & 
-- ((\mem|Mux59~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux59~9_combout\,
	datab => \mem|Mux59~19_combout\,
	datac => \t1|Selector27~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262_combout\);

-- Location: LCCOMB_X82_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X82_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~261_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~261_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~261_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~261_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X82_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~259_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~259_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~259_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X82_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~308_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~258_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~308_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[138]~258_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\);

-- Location: LCCOMB_X82_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\);

-- Location: LCCOMB_X82_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\);

-- Location: LCCOMB_X83_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~310_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[137]~309_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~310_combout\);

-- Location: LCCOMB_X82_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[136]~260_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\);

-- Location: LCCOMB_X82_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\);

-- Location: LCCOMB_X82_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \mem|Mux59~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \mem|Mux59~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\);

-- Location: LCCOMB_X82_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~263_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[135]~262_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\);

-- Location: LCCOMB_X81_Y39_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\ = (\mem|Mux60~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux60~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\);

-- Location: LCCOMB_X81_Y39_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\ = (\mem|Mux60~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux60~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\);

-- Location: LCCOMB_X81_Y39_N0
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\,
	datad => VCC,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X81_Y39_N2
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X81_Y39_N4
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X81_Y39_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~310_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[143]~310_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y39_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y39_N10
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~270_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~270_combout\);

-- Location: LCCOMB_X82_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~312_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\) # 
-- ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[142]~311_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~312_combout\);

-- Location: LCCOMB_X81_Y39_N12
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~272_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~272_combout\);

-- Location: LCCOMB_X82_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- (\mem|Mux59~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \mem|Mux59~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\);

-- Location: LCCOMB_X81_Y45_N24
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~273_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \mem|Mux60~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \mem|Mux60~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~273_combout\);

-- Location: LCCOMB_X81_Y39_N28
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~274_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~274_combout\);

-- Location: LCCOMB_X82_Y43_N18
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~275_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \mem|Mux61~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \mem|Mux61~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~275_combout\);

-- Location: LCCOMB_X82_Y43_N20
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~276_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \mem|Mux61~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \mem|Mux61~20_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~276_combout\);

-- Location: LCCOMB_X81_Y39_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~275_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~275_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~276_combout\,
	datad => VCC,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X81_Y39_N16
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~273_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~274_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~273_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~274_combout\)))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~273_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~274_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~273_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[146]~274_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X81_Y39_N18
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~272_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~272_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\)))))
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~272_combout\) # 
-- (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~272_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X81_Y39_N20
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~270_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~312_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~270_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[148]~312_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y39_N22
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y39_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~313_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\) # 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[147]~271_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~313_combout\);

-- Location: LCCOMB_X81_Y45_N0
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~277_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~277_combout\);

-- Location: LCCOMB_X81_Y45_N26
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~278_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~278_combout\);

-- Location: LCCOMB_X81_Y45_N2
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~317_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- (\mem|Mux60~20_combout\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux60~20_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~317_combout\);

-- Location: LCCOMB_X82_Y43_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~280_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~276_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~276_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[145]~275_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~280_combout\);

-- Location: LCCOMB_X82_Y45_N8
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~279_combout\ = (\mem|Mux61~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mux61~20_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~279_combout\);

-- Location: LCCOMB_X81_Y45_N30
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~282_combout\ = (\mem|Mux62~20_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux62~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~282_combout\);

-- Location: LCCOMB_X81_Y45_N16
\disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~281_combout\ = (\mem|Mux62~20_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux62~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~281_combout\);

-- Location: LCCOMB_X81_Y45_N6
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~282_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~281_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~282_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[150]~281_combout\,
	datad => VCC,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\);

-- Location: LCCOMB_X81_Y45_N8
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~280_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~279_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~280_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[151]~279_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\);

-- Location: LCCOMB_X81_Y45_N10
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~278_combout\) 
-- # (\disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~278_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[152]~317_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\);

-- Location: LCCOMB_X81_Y45_N12
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~313_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~277_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~313_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|StageOut[153]~277_combout\,
	datad => VCC,
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\,
	cout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y45_N14
\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ = \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	combout => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\);

-- Location: LCCOMB_X92_Y39_N2
\disaply_mem|Equal32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~3_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal32~3_combout\);

-- Location: LCCOMB_X92_Y39_N0
\disaply_mem|Equal32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal32~2_combout\);

-- Location: LCCOMB_X89_Y39_N4
\disaply_mem|Equal32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~4_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & (\disaply_mem|Equal32~3_combout\ & 
-- \disaply_mem|Equal32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal32~3_combout\,
	datad => \disaply_mem|Equal32~2_combout\,
	combout => \disaply_mem|Equal32~4_combout\);

-- Location: LCCOMB_X94_Y38_N30
\disaply_mem|Equal32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~0_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal32~0_combout\);

-- Location: LCCOMB_X92_Y37_N10
\disaply_mem|Equal32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~1_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal32~1_combout\);

-- Location: LCCOMB_X92_Y37_N18
\disaply_mem|Equal32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~9_combout\ = (\disaply_mem|Equal32~4_combout\ & (\disaply_mem|Equal32~0_combout\ & \disaply_mem|Equal32~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Equal32~4_combout\,
	datac => \disaply_mem|Equal32~0_combout\,
	datad => \disaply_mem|Equal32~1_combout\,
	combout => \disaply_mem|Equal32~9_combout\);

-- Location: LCCOMB_X92_Y37_N22
\disaply_mem|Equal32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~6_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal32~6_combout\);

-- Location: LCCOMB_X92_Y38_N30
\disaply_mem|Equal32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~5_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Equal32~5_combout\);

-- Location: LCCOMB_X92_Y37_N6
\disaply_mem|Equal32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~7_combout\ = (\disaply_mem|Equal32~6_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & \disaply_mem|Equal32~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal32~6_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal32~5_combout\,
	combout => \disaply_mem|Equal32~7_combout\);

-- Location: LCCOMB_X92_Y37_N8
\disaply_mem|Equal41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal41~0_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\disaply_mem|Equal32~9_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- \disaply_mem|Equal32~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Equal32~9_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~7_combout\,
	combout => \disaply_mem|Equal41~0_combout\);

-- Location: LCCOMB_X92_Y37_N16
\disaply_mem|Equal44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal44~1_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\disaply_mem|Equal32~9_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- \disaply_mem|Equal32~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Equal32~9_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~7_combout\,
	combout => \disaply_mem|Equal44~1_combout\);

-- Location: LCCOMB_X92_Y37_N12
\disaply_mem|WideNor2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~3_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|Equal44~1_combout\) # ((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- \disaply_mem|Equal41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \disaply_mem|Equal41~0_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal44~1_combout\,
	combout => \disaply_mem|WideNor2~3_combout\);

-- Location: LCCOMB_X92_Y37_N24
\disaply_mem|Equal42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal42~1_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal42~1_combout\);

-- Location: LCCOMB_X92_Y37_N28
\disaply_mem|Equal32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~8_combout\ = (\disaply_mem|Equal32~7_combout\ & (\disaply_mem|Equal32~0_combout\ & (\disaply_mem|Equal32~4_combout\ & \disaply_mem|Equal32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal32~7_combout\,
	datab => \disaply_mem|Equal32~0_combout\,
	datac => \disaply_mem|Equal32~4_combout\,
	datad => \disaply_mem|Equal32~1_combout\,
	combout => \disaply_mem|Equal32~8_combout\);

-- Location: LCCOMB_X92_Y37_N4
\disaply_mem|WideNor2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~4_combout\ = (\disaply_mem|WideNor2~3_combout\) # ((\disaply_mem|Equal42~1_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \disaply_mem|Equal32~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor2~3_combout\,
	datab => \disaply_mem|Equal42~1_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~8_combout\,
	combout => \disaply_mem|WideNor2~4_combout\);

-- Location: LCCOMB_X92_Y33_N24
\disaply_mem|Equal32~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~11_combout\ = (\disaply_mem|Equal32~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal32~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal32~11_combout\);

-- Location: LCCOMB_X96_Y33_N2
\disaply_mem|WideNor2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~5_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\) # (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\)))) # (!\disaply_mem|Equal32~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal32~11_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	combout => \disaply_mem|WideNor2~5_combout\);

-- Location: LCCOMB_X96_Y33_N24
\disaply_mem|WideNor2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~6_combout\ = (\disaply_mem|WideNor2~5_combout\ & (((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)) # 
-- (!\disaply_mem|Equal41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal41~0_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|WideNor2~5_combout\,
	combout => \disaply_mem|WideNor2~6_combout\);

-- Location: LCCOMB_X96_Y33_N16
\disaply_mem|Equal36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal36~0_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal36~0_combout\);

-- Location: LCCOMB_X92_Y33_N14
\disaply_mem|Equal46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal46~0_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal46~0_combout\);

-- Location: LCCOMB_X96_Y33_N14
\disaply_mem|Equal47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal47~0_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal47~0_combout\);

-- Location: LCCOMB_X92_Y33_N2
\disaply_mem|Equal47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal47~1_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\disaply_mem|Equal47~0_combout\ & (\disaply_mem|Equal32~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Equal47~0_combout\,
	datac => \disaply_mem|Equal32~8_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal47~1_combout\);

-- Location: LCCOMB_X92_Y33_N20
\disaply_mem|two_segments[2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[2]~57_combout\ = (!\disaply_mem|Equal47~1_combout\ & (((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\) # (!\disaply_mem|Equal46~0_combout\)) # (!\disaply_mem|Equal32~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal32~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal46~0_combout\,
	datad => \disaply_mem|Equal47~1_combout\,
	combout => \disaply_mem|two_segments[2]~57_combout\);

-- Location: LCCOMB_X92_Y33_N6
\disaply_mem|WideNor2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~1_combout\ = (\disaply_mem|two_segments[2]~57_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\) # ((!\disaply_mem|Equal36~0_combout\) # (!\disaply_mem|Equal32~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Equal32~11_combout\,
	datac => \disaply_mem|Equal36~0_combout\,
	datad => \disaply_mem|two_segments[2]~57_combout\,
	combout => \disaply_mem|WideNor2~1_combout\);

-- Location: LCCOMB_X92_Y33_N16
\disaply_mem|WideNor2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~0_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (\disaply_mem|Equal32~11_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~11_combout\,
	combout => \disaply_mem|WideNor2~0_combout\);

-- Location: LCCOMB_X92_Y37_N20
\disaply_mem|Equal42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal42~0_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal42~0_combout\);

-- Location: LCCOMB_X92_Y37_N26
\disaply_mem|Equal43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal43~0_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\disaply_mem|Equal42~0_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- \disaply_mem|Equal32~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Equal42~0_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~8_combout\,
	combout => \disaply_mem|Equal43~0_combout\);

-- Location: LCCOMB_X92_Y33_N10
\disaply_mem|Equal38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal38~0_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \disaply_mem|Equal32~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~11_combout\,
	combout => \disaply_mem|Equal38~0_combout\);

-- Location: LCCOMB_X92_Y33_N26
\disaply_mem|WideNor2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~2_combout\ = ((\disaply_mem|WideNor2~0_combout\) # ((\disaply_mem|Equal43~0_combout\) # (\disaply_mem|Equal38~0_combout\))) # (!\disaply_mem|WideNor2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor2~1_combout\,
	datab => \disaply_mem|WideNor2~0_combout\,
	datac => \disaply_mem|Equal43~0_combout\,
	datad => \disaply_mem|Equal38~0_combout\,
	combout => \disaply_mem|WideNor2~2_combout\);

-- Location: LCCOMB_X96_Y33_N8
\disaply_mem|two_segments[5]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[5]~58_combout\ = (!\mem|Mux32~20_combout\ & ((\disaply_mem|WideNor2~4_combout\) # ((\disaply_mem|WideNor2~2_combout\) # (!\disaply_mem|WideNor2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor2~4_combout\,
	datab => \disaply_mem|WideNor2~6_combout\,
	datac => \disaply_mem|WideNor2~2_combout\,
	datad => \mem|Mux32~20_combout\,
	combout => \disaply_mem|two_segments[5]~58_combout\);

-- Location: LCCOMB_X92_Y37_N14
\disaply_mem|Equal32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal32~10_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\disaply_mem|Equal32~9_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- \disaply_mem|Equal32~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Equal32~9_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~7_combout\,
	combout => \disaply_mem|Equal32~10_combout\);

-- Location: LCCOMB_X92_Y33_N0
\disaply_mem|two_segments[0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[0]~56_combout\ = (\disaply_mem|Equal43~0_combout\) # ((\disaply_mem|Equal32~10_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal32~10_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal43~0_combout\,
	combout => \disaply_mem|two_segments[0]~56_combout\);

-- Location: LCCOMB_X92_Y37_N30
\disaply_mem|Equal33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal33~0_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\disaply_mem|Equal32~9_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- \disaply_mem|Equal32~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Equal32~9_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~7_combout\,
	combout => \disaply_mem|Equal33~0_combout\);

-- Location: LCCOMB_X96_Y33_N28
\disaply_mem|two_segments[5]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[5]~59_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((!\disaply_mem|Equal33~0_combout\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (!\disaply_mem|Equal41~0_combout\))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal41~0_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal33~0_combout\,
	combout => \disaply_mem|two_segments[5]~59_combout\);

-- Location: LCCOMB_X92_Y33_N18
\disaply_mem|Equal44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal44~0_combout\ = (\disaply_mem|Equal32~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\disaply_mem|Equal36~0_combout\ & 
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal32~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal36~0_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal44~0_combout\);

-- Location: LCCOMB_X92_Y33_N30
\disaply_mem|two_segments[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[0]~60_combout\ = ((\disaply_mem|two_segments[0]~56_combout\) # ((\disaply_mem|Equal44~0_combout\) # (!\disaply_mem|two_segments[5]~59_combout\))) # (!\disaply_mem|two_segments[5]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[5]~58_combout\,
	datab => \disaply_mem|two_segments[0]~56_combout\,
	datac => \disaply_mem|two_segments[5]~59_combout\,
	datad => \disaply_mem|Equal44~0_combout\,
	combout => \disaply_mem|two_segments[0]~60_combout\);

-- Location: LCCOMB_X92_Y33_N12
\disaply_mem|WideNor2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~7_combout\ = (!\disaply_mem|Equal38~0_combout\ & (!\disaply_mem|Equal43~0_combout\ & \disaply_mem|WideNor2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal38~0_combout\,
	datac => \disaply_mem|Equal43~0_combout\,
	datad => \disaply_mem|WideNor2~1_combout\,
	combout => \disaply_mem|WideNor2~7_combout\);

-- Location: LCCOMB_X92_Y33_N8
\disaply_mem|two_segments[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[1]~61_combout\ = ((\disaply_mem|Equal44~0_combout\) # (!\disaply_mem|two_segments[5]~58_combout\)) # (!\disaply_mem|WideNor2~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor2~7_combout\,
	datac => \disaply_mem|two_segments[5]~58_combout\,
	datad => \disaply_mem|Equal44~0_combout\,
	combout => \disaply_mem|two_segments[1]~61_combout\);

-- Location: LCCOMB_X96_Y33_N4
\disaply_mem|Equal34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal34~0_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (\disaply_mem|Equal32~11_combout\ & 
-- \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal32~11_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal34~0_combout\);

-- Location: LCCOMB_X92_Y33_N22
\disaply_mem|two_segments[2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[2]~62_combout\ = (((\disaply_mem|Equal34~0_combout\) # (\disaply_mem|Equal44~0_combout\)) # (!\disaply_mem|two_segments[2]~57_combout\)) # (!\disaply_mem|two_segments[5]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[5]~58_combout\,
	datab => \disaply_mem|two_segments[2]~57_combout\,
	datac => \disaply_mem|Equal34~0_combout\,
	datad => \disaply_mem|Equal44~0_combout\,
	combout => \disaply_mem|two_segments[2]~62_combout\);

-- Location: LCCOMB_X96_Y33_N22
\disaply_mem|two_segments[4]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[4]~63_combout\ = (\disaply_mem|WideNor2~6_combout\ & (!\mem|Mux32~20_combout\ & ((\disaply_mem|WideNor2~4_combout\) # (\disaply_mem|WideNor2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor2~4_combout\,
	datab => \disaply_mem|WideNor2~6_combout\,
	datac => \disaply_mem|WideNor2~2_combout\,
	datad => \mem|Mux32~20_combout\,
	combout => \disaply_mem|two_segments[4]~63_combout\);

-- Location: LCCOMB_X92_Y37_N0
\disaply_mem|Equal42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal42~2_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \disaply_mem|Equal32~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~8_combout\,
	combout => \disaply_mem|Equal42~2_combout\);

-- Location: LCCOMB_X92_Y37_N2
\disaply_mem|two_segments[3]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[3]~64_combout\ = (\disaply_mem|Equal47~1_combout\) # (((\disaply_mem|Equal42~1_combout\ & \disaply_mem|Equal42~2_combout\)) # (!\disaply_mem|two_segments[4]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal47~1_combout\,
	datab => \disaply_mem|Equal42~1_combout\,
	datac => \disaply_mem|two_segments[4]~63_combout\,
	datad => \disaply_mem|Equal42~2_combout\,
	combout => \disaply_mem|two_segments[3]~64_combout\);

-- Location: LCCOMB_X96_Y33_N6
\disaply_mem|two_segments[4]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[4]~65_combout\ = ((\disaply_mem|Equal33~0_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ 
-- (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)))) # (!\disaply_mem|two_segments[4]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[4]~63_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal33~0_combout\,
	combout => \disaply_mem|two_segments[4]~65_combout\);

-- Location: LCCOMB_X92_Y33_N28
\disaply_mem|two_segments[5]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[5]~66_combout\ = (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\disaply_mem|Equal32~11_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\) 
-- # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \disaply_mem|Equal32~11_combout\,
	combout => \disaply_mem|two_segments[5]~66_combout\);

-- Location: LCCOMB_X92_Y33_N4
\disaply_mem|two_segments[5]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[5]~67_combout\ = ((\disaply_mem|two_segments[5]~66_combout\) # ((\disaply_mem|Equal44~0_combout\) # (!\disaply_mem|two_segments[5]~59_combout\))) # (!\disaply_mem|two_segments[5]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[5]~58_combout\,
	datab => \disaply_mem|two_segments[5]~66_combout\,
	datac => \disaply_mem|two_segments[5]~59_combout\,
	datad => \disaply_mem|Equal44~0_combout\,
	combout => \disaply_mem|two_segments[5]~67_combout\);

-- Location: LCCOMB_X96_Y33_N12
\disaply_mem|two_segments[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[6]~68_combout\ = (\disaply_mem|Equal32~11_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)) 
-- # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal32~11_combout\,
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	combout => \disaply_mem|two_segments[6]~68_combout\);

-- Location: LCCOMB_X96_Y33_N18
\disaply_mem|WideNor2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor2~8_combout\ = (\disaply_mem|WideNor2~4_combout\) # (!\disaply_mem|WideNor2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor2~4_combout\,
	datad => \disaply_mem|WideNor2~6_combout\,
	combout => \disaply_mem|WideNor2~8_combout\);

-- Location: LCCOMB_X96_Y33_N26
\disaply_mem|two_segments[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[6]~69_combout\ = (!\mem|Mux32~20_combout\ & ((\disaply_mem|two_segments[6]~68_combout\) # ((!\disaply_mem|WideNor2~8_combout\ & !\disaply_mem|WideNor2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[6]~68_combout\,
	datab => \disaply_mem|WideNor2~8_combout\,
	datac => \disaply_mem|WideNor2~2_combout\,
	datad => \mem|Mux32~20_combout\,
	combout => \disaply_mem|two_segments[6]~69_combout\);

-- Location: LCCOMB_X92_Y39_N4
\disaply_mem|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~0_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & VCC)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ (GND)))
-- \disaply_mem|Add1~1\ = CARRY((!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & !\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => VCC,
	combout => \disaply_mem|Add1~0_combout\,
	cout => \disaply_mem|Add1~1\);

-- Location: LCCOMB_X91_Y39_N2
\disaply_mem|digits[0][1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][1]~0_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & ((\mem|Mux62~20_combout\) # (GND))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & 
-- (\mem|Mux62~20_combout\ $ (VCC)))
-- \disaply_mem|digits[0][1]~1\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\) # (\mem|Mux62~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \mem|Mux62~20_combout\,
	datad => VCC,
	combout => \disaply_mem|digits[0][1]~0_combout\,
	cout => \disaply_mem|digits[0][1]~1\);

-- Location: LCCOMB_X91_Y39_N4
\disaply_mem|digits[0][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][2]~2_combout\ = (\mem|Mux61~20_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\disaply_mem|digits[0][1]~1\ & VCC)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\disaply_mem|digits[0][1]~1\)))) # (!\mem|Mux61~20_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- (!\disaply_mem|digits[0][1]~1\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|digits[0][1]~1\) # (GND)))))
-- \disaply_mem|digits[0][2]~3\ = CARRY((\mem|Mux61~20_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & !\disaply_mem|digits[0][1]~1\)) # (!\mem|Mux61~20_combout\ & ((!\disaply_mem|digits[0][1]~1\) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux61~20_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][1]~1\,
	combout => \disaply_mem|digits[0][2]~2_combout\,
	cout => \disaply_mem|digits[0][2]~3\);

-- Location: LCCOMB_X91_Y39_N6
\disaply_mem|digits[0][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][3]~4_combout\ = ((\disaply_mem|Add1~0_combout\ $ (\mem|Mux60~20_combout\ $ (\disaply_mem|digits[0][2]~3\)))) # (GND)
-- \disaply_mem|digits[0][3]~5\ = CARRY((\disaply_mem|Add1~0_combout\ & (\mem|Mux60~20_combout\ & !\disaply_mem|digits[0][2]~3\)) # (!\disaply_mem|Add1~0_combout\ & ((\mem|Mux60~20_combout\) # (!\disaply_mem|digits[0][2]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~0_combout\,
	datab => \mem|Mux60~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][2]~3\,
	combout => \disaply_mem|digits[0][3]~4_combout\,
	cout => \disaply_mem|digits[0][3]~5\);

-- Location: LCCOMB_X92_Y39_N6
\disaply_mem|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~2_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Add1~1\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\disaply_mem|Add1~1\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\disaply_mem|Add1~1\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\disaply_mem|Add1~1\ & VCC))))
-- \disaply_mem|Add1~3\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\) # (!\disaply_mem|Add1~1\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & !\disaply_mem|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~1\,
	combout => \disaply_mem|Add1~2_combout\,
	cout => \disaply_mem|Add1~3\);

-- Location: LCCOMB_X92_Y39_N8
\disaply_mem|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~4_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~3\)))) # (GND)
-- \disaply_mem|Add1~5\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & !\disaply_mem|Add1~3\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~3\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~3\,
	combout => \disaply_mem|Add1~4_combout\,
	cout => \disaply_mem|Add1~5\);

-- Location: LCCOMB_X92_Y39_N10
\disaply_mem|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~6_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Add1~5\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\disaply_mem|Add1~5\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\disaply_mem|Add1~5\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\disaply_mem|Add1~5\ & VCC))))
-- \disaply_mem|Add1~7\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\) # (!\disaply_mem|Add1~5\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & !\disaply_mem|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~5\,
	combout => \disaply_mem|Add1~6_combout\,
	cout => \disaply_mem|Add1~7\);

-- Location: LCCOMB_X92_Y39_N12
\disaply_mem|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~8_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~7\)))) # (GND)
-- \disaply_mem|Add1~9\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & !\disaply_mem|Add1~7\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~7\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~7\,
	combout => \disaply_mem|Add1~8_combout\,
	cout => \disaply_mem|Add1~9\);

-- Location: LCCOMB_X92_Y39_N14
\disaply_mem|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~10_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Add1~9\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (!\disaply_mem|Add1~9\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (!\disaply_mem|Add1~9\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\disaply_mem|Add1~9\ & VCC))))
-- \disaply_mem|Add1~11\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\) # (!\disaply_mem|Add1~9\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & !\disaply_mem|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~9\,
	combout => \disaply_mem|Add1~10_combout\,
	cout => \disaply_mem|Add1~11\);

-- Location: LCCOMB_X92_Y39_N16
\disaply_mem|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~12_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~11\)))) # (GND)
-- \disaply_mem|Add1~13\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & !\disaply_mem|Add1~11\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~11\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~11\,
	combout => \disaply_mem|Add1~12_combout\,
	cout => \disaply_mem|Add1~13\);

-- Location: LCCOMB_X92_Y39_N18
\disaply_mem|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~14_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Add1~13\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (!\disaply_mem|Add1~13\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (!\disaply_mem|Add1~13\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\disaply_mem|Add1~13\ & VCC))))
-- \disaply_mem|Add1~15\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\) # (!\disaply_mem|Add1~13\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & !\disaply_mem|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~13\,
	combout => \disaply_mem|Add1~14_combout\,
	cout => \disaply_mem|Add1~15\);

-- Location: LCCOMB_X92_Y39_N20
\disaply_mem|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~16_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~15\)))) # (GND)
-- \disaply_mem|Add1~17\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & !\disaply_mem|Add1~15\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~15\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~15\,
	combout => \disaply_mem|Add1~16_combout\,
	cout => \disaply_mem|Add1~17\);

-- Location: LCCOMB_X92_Y39_N22
\disaply_mem|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~18_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Add1~17\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\disaply_mem|Add1~17\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (!\disaply_mem|Add1~17\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\disaply_mem|Add1~17\ & VCC))))
-- \disaply_mem|Add1~19\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\) # (!\disaply_mem|Add1~17\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & !\disaply_mem|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~17\,
	combout => \disaply_mem|Add1~18_combout\,
	cout => \disaply_mem|Add1~19\);

-- Location: LCCOMB_X92_Y39_N24
\disaply_mem|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~20_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~19\)))) # (GND)
-- \disaply_mem|Add1~21\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & !\disaply_mem|Add1~19\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~19\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~19\,
	combout => \disaply_mem|Add1~20_combout\,
	cout => \disaply_mem|Add1~21\);

-- Location: LCCOMB_X92_Y39_N26
\disaply_mem|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~22_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Add1~21\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (!\disaply_mem|Add1~21\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (!\disaply_mem|Add1~21\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\disaply_mem|Add1~21\ & VCC))))
-- \disaply_mem|Add1~23\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\) # (!\disaply_mem|Add1~21\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & !\disaply_mem|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~21\,
	combout => \disaply_mem|Add1~22_combout\,
	cout => \disaply_mem|Add1~23\);

-- Location: LCCOMB_X92_Y39_N28
\disaply_mem|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~24_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~23\)))) # (GND)
-- \disaply_mem|Add1~25\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & !\disaply_mem|Add1~23\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~23\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~23\,
	combout => \disaply_mem|Add1~24_combout\,
	cout => \disaply_mem|Add1~25\);

-- Location: LCCOMB_X92_Y39_N30
\disaply_mem|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~26_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Add1~25\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (!\disaply_mem|Add1~25\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (!\disaply_mem|Add1~25\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\disaply_mem|Add1~25\ & VCC))))
-- \disaply_mem|Add1~27\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\) # (!\disaply_mem|Add1~25\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & !\disaply_mem|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~25\,
	combout => \disaply_mem|Add1~26_combout\,
	cout => \disaply_mem|Add1~27\);

-- Location: LCCOMB_X92_Y38_N0
\disaply_mem|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~28_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~27\)))) # (GND)
-- \disaply_mem|Add1~29\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & !\disaply_mem|Add1~27\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~27\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~27\,
	combout => \disaply_mem|Add1~28_combout\,
	cout => \disaply_mem|Add1~29\);

-- Location: LCCOMB_X92_Y38_N2
\disaply_mem|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~30_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Add1~29\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\disaply_mem|Add1~29\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\disaply_mem|Add1~29\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\disaply_mem|Add1~29\ & VCC))))
-- \disaply_mem|Add1~31\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\) # (!\disaply_mem|Add1~29\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\disaply_mem|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~29\,
	combout => \disaply_mem|Add1~30_combout\,
	cout => \disaply_mem|Add1~31\);

-- Location: LCCOMB_X92_Y38_N4
\disaply_mem|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~32_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~31\)))) # (GND)
-- \disaply_mem|Add1~33\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\disaply_mem|Add1~31\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~31\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~31\,
	combout => \disaply_mem|Add1~32_combout\,
	cout => \disaply_mem|Add1~33\);

-- Location: LCCOMB_X92_Y38_N6
\disaply_mem|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~34_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Add1~33\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\disaply_mem|Add1~33\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\disaply_mem|Add1~33\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\disaply_mem|Add1~33\ & VCC))))
-- \disaply_mem|Add1~35\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (!\disaply_mem|Add1~33\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\disaply_mem|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~33\,
	combout => \disaply_mem|Add1~34_combout\,
	cout => \disaply_mem|Add1~35\);

-- Location: LCCOMB_X92_Y38_N8
\disaply_mem|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~36_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~35\)))) # (GND)
-- \disaply_mem|Add1~37\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\disaply_mem|Add1~35\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~35\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~35\,
	combout => \disaply_mem|Add1~36_combout\,
	cout => \disaply_mem|Add1~37\);

-- Location: LCCOMB_X92_Y38_N10
\disaply_mem|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~38_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Add1~37\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\disaply_mem|Add1~37\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\disaply_mem|Add1~37\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\disaply_mem|Add1~37\ & VCC))))
-- \disaply_mem|Add1~39\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (!\disaply_mem|Add1~37\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\disaply_mem|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~37\,
	combout => \disaply_mem|Add1~38_combout\,
	cout => \disaply_mem|Add1~39\);

-- Location: LCCOMB_X92_Y38_N12
\disaply_mem|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~40_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~39\)))) # (GND)
-- \disaply_mem|Add1~41\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\disaply_mem|Add1~39\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~39\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~39\,
	combout => \disaply_mem|Add1~40_combout\,
	cout => \disaply_mem|Add1~41\);

-- Location: LCCOMB_X92_Y38_N14
\disaply_mem|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~42_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Add1~41\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\disaply_mem|Add1~41\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\disaply_mem|Add1~41\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\disaply_mem|Add1~41\ & VCC))))
-- \disaply_mem|Add1~43\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\disaply_mem|Add1~41\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\disaply_mem|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~41\,
	combout => \disaply_mem|Add1~42_combout\,
	cout => \disaply_mem|Add1~43\);

-- Location: LCCOMB_X92_Y38_N16
\disaply_mem|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~44_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~43\)))) # (GND)
-- \disaply_mem|Add1~45\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\disaply_mem|Add1~43\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~43\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~43\,
	combout => \disaply_mem|Add1~44_combout\,
	cout => \disaply_mem|Add1~45\);

-- Location: LCCOMB_X92_Y38_N18
\disaply_mem|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~46_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Add1~45\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\disaply_mem|Add1~45\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\disaply_mem|Add1~45\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\disaply_mem|Add1~45\ & VCC))))
-- \disaply_mem|Add1~47\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\disaply_mem|Add1~45\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\disaply_mem|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~45\,
	combout => \disaply_mem|Add1~46_combout\,
	cout => \disaply_mem|Add1~47\);

-- Location: LCCOMB_X92_Y38_N20
\disaply_mem|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~48_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (!\disaply_mem|Add1~47\)))) # (GND)
-- \disaply_mem|Add1~49\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\disaply_mem|Add1~47\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~47\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~47\,
	combout => \disaply_mem|Add1~48_combout\,
	cout => \disaply_mem|Add1~49\);

-- Location: LCCOMB_X91_Y39_N8
\disaply_mem|digits[0][4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][4]~6_combout\ = (\disaply_mem|Add1~2_combout\ & ((\mem|Mux59~20_combout\ & (!\disaply_mem|digits[0][3]~5\)) # (!\mem|Mux59~20_combout\ & ((\disaply_mem|digits[0][3]~5\) # (GND))))) # (!\disaply_mem|Add1~2_combout\ & 
-- ((\mem|Mux59~20_combout\ & (\disaply_mem|digits[0][3]~5\ & VCC)) # (!\mem|Mux59~20_combout\ & (!\disaply_mem|digits[0][3]~5\))))
-- \disaply_mem|digits[0][4]~7\ = CARRY((\disaply_mem|Add1~2_combout\ & ((!\disaply_mem|digits[0][3]~5\) # (!\mem|Mux59~20_combout\))) # (!\disaply_mem|Add1~2_combout\ & (!\mem|Mux59~20_combout\ & !\disaply_mem|digits[0][3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~2_combout\,
	datab => \mem|Mux59~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][3]~5\,
	combout => \disaply_mem|digits[0][4]~6_combout\,
	cout => \disaply_mem|digits[0][4]~7\);

-- Location: LCCOMB_X91_Y39_N10
\disaply_mem|digits[0][5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][5]~8_combout\ = ((\mem|Mux58~20_combout\ $ (\disaply_mem|Add1~4_combout\ $ (\disaply_mem|digits[0][4]~7\)))) # (GND)
-- \disaply_mem|digits[0][5]~9\ = CARRY((\mem|Mux58~20_combout\ & ((!\disaply_mem|digits[0][4]~7\) # (!\disaply_mem|Add1~4_combout\))) # (!\mem|Mux58~20_combout\ & (!\disaply_mem|Add1~4_combout\ & !\disaply_mem|digits[0][4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux58~20_combout\,
	datab => \disaply_mem|Add1~4_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][4]~7\,
	combout => \disaply_mem|digits[0][5]~8_combout\,
	cout => \disaply_mem|digits[0][5]~9\);

-- Location: LCCOMB_X91_Y39_N12
\disaply_mem|digits[0][6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][6]~10_combout\ = (\mem|Mux57~20_combout\ & ((\disaply_mem|Add1~6_combout\ & (!\disaply_mem|digits[0][5]~9\)) # (!\disaply_mem|Add1~6_combout\ & (\disaply_mem|digits[0][5]~9\ & VCC)))) # (!\mem|Mux57~20_combout\ & 
-- ((\disaply_mem|Add1~6_combout\ & ((\disaply_mem|digits[0][5]~9\) # (GND))) # (!\disaply_mem|Add1~6_combout\ & (!\disaply_mem|digits[0][5]~9\))))
-- \disaply_mem|digits[0][6]~11\ = CARRY((\mem|Mux57~20_combout\ & (\disaply_mem|Add1~6_combout\ & !\disaply_mem|digits[0][5]~9\)) # (!\mem|Mux57~20_combout\ & ((\disaply_mem|Add1~6_combout\) # (!\disaply_mem|digits[0][5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux57~20_combout\,
	datab => \disaply_mem|Add1~6_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][5]~9\,
	combout => \disaply_mem|digits[0][6]~10_combout\,
	cout => \disaply_mem|digits[0][6]~11\);

-- Location: LCCOMB_X91_Y39_N14
\disaply_mem|digits[0][7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][7]~12_combout\ = ((\mem|Mux56~20_combout\ $ (\disaply_mem|Add1~8_combout\ $ (\disaply_mem|digits[0][6]~11\)))) # (GND)
-- \disaply_mem|digits[0][7]~13\ = CARRY((\mem|Mux56~20_combout\ & ((!\disaply_mem|digits[0][6]~11\) # (!\disaply_mem|Add1~8_combout\))) # (!\mem|Mux56~20_combout\ & (!\disaply_mem|Add1~8_combout\ & !\disaply_mem|digits[0][6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux56~20_combout\,
	datab => \disaply_mem|Add1~8_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][6]~11\,
	combout => \disaply_mem|digits[0][7]~12_combout\,
	cout => \disaply_mem|digits[0][7]~13\);

-- Location: LCCOMB_X91_Y39_N16
\disaply_mem|digits[0][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][8]~14_combout\ = (\mem|Mux55~20_combout\ & ((\disaply_mem|Add1~10_combout\ & (!\disaply_mem|digits[0][7]~13\)) # (!\disaply_mem|Add1~10_combout\ & (\disaply_mem|digits[0][7]~13\ & VCC)))) # (!\mem|Mux55~20_combout\ & 
-- ((\disaply_mem|Add1~10_combout\ & ((\disaply_mem|digits[0][7]~13\) # (GND))) # (!\disaply_mem|Add1~10_combout\ & (!\disaply_mem|digits[0][7]~13\))))
-- \disaply_mem|digits[0][8]~15\ = CARRY((\mem|Mux55~20_combout\ & (\disaply_mem|Add1~10_combout\ & !\disaply_mem|digits[0][7]~13\)) # (!\mem|Mux55~20_combout\ & ((\disaply_mem|Add1~10_combout\) # (!\disaply_mem|digits[0][7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux55~20_combout\,
	datab => \disaply_mem|Add1~10_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][7]~13\,
	combout => \disaply_mem|digits[0][8]~14_combout\,
	cout => \disaply_mem|digits[0][8]~15\);

-- Location: LCCOMB_X91_Y39_N18
\disaply_mem|digits[0][9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][9]~16_combout\ = ((\mem|Mux54~20_combout\ $ (\disaply_mem|Add1~12_combout\ $ (\disaply_mem|digits[0][8]~15\)))) # (GND)
-- \disaply_mem|digits[0][9]~17\ = CARRY((\mem|Mux54~20_combout\ & ((!\disaply_mem|digits[0][8]~15\) # (!\disaply_mem|Add1~12_combout\))) # (!\mem|Mux54~20_combout\ & (!\disaply_mem|Add1~12_combout\ & !\disaply_mem|digits[0][8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux54~20_combout\,
	datab => \disaply_mem|Add1~12_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][8]~15\,
	combout => \disaply_mem|digits[0][9]~16_combout\,
	cout => \disaply_mem|digits[0][9]~17\);

-- Location: LCCOMB_X91_Y39_N20
\disaply_mem|digits[0][10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][10]~18_combout\ = (\disaply_mem|Add1~14_combout\ & ((\mem|Mux53~20_combout\ & (!\disaply_mem|digits[0][9]~17\)) # (!\mem|Mux53~20_combout\ & ((\disaply_mem|digits[0][9]~17\) # (GND))))) # (!\disaply_mem|Add1~14_combout\ & 
-- ((\mem|Mux53~20_combout\ & (\disaply_mem|digits[0][9]~17\ & VCC)) # (!\mem|Mux53~20_combout\ & (!\disaply_mem|digits[0][9]~17\))))
-- \disaply_mem|digits[0][10]~19\ = CARRY((\disaply_mem|Add1~14_combout\ & ((!\disaply_mem|digits[0][9]~17\) # (!\mem|Mux53~20_combout\))) # (!\disaply_mem|Add1~14_combout\ & (!\mem|Mux53~20_combout\ & !\disaply_mem|digits[0][9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~14_combout\,
	datab => \mem|Mux53~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][9]~17\,
	combout => \disaply_mem|digits[0][10]~18_combout\,
	cout => \disaply_mem|digits[0][10]~19\);

-- Location: LCCOMB_X91_Y39_N22
\disaply_mem|digits[0][11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][11]~20_combout\ = ((\disaply_mem|Add1~16_combout\ $ (\mem|Mux52~20_combout\ $ (\disaply_mem|digits[0][10]~19\)))) # (GND)
-- \disaply_mem|digits[0][11]~21\ = CARRY((\disaply_mem|Add1~16_combout\ & (\mem|Mux52~20_combout\ & !\disaply_mem|digits[0][10]~19\)) # (!\disaply_mem|Add1~16_combout\ & ((\mem|Mux52~20_combout\) # (!\disaply_mem|digits[0][10]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~16_combout\,
	datab => \mem|Mux52~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][10]~19\,
	combout => \disaply_mem|digits[0][11]~20_combout\,
	cout => \disaply_mem|digits[0][11]~21\);

-- Location: LCCOMB_X91_Y39_N24
\disaply_mem|digits[0][12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][12]~22_combout\ = (\mem|Mux51~20_combout\ & ((\disaply_mem|Add1~18_combout\ & (!\disaply_mem|digits[0][11]~21\)) # (!\disaply_mem|Add1~18_combout\ & (\disaply_mem|digits[0][11]~21\ & VCC)))) # (!\mem|Mux51~20_combout\ & 
-- ((\disaply_mem|Add1~18_combout\ & ((\disaply_mem|digits[0][11]~21\) # (GND))) # (!\disaply_mem|Add1~18_combout\ & (!\disaply_mem|digits[0][11]~21\))))
-- \disaply_mem|digits[0][12]~23\ = CARRY((\mem|Mux51~20_combout\ & (\disaply_mem|Add1~18_combout\ & !\disaply_mem|digits[0][11]~21\)) # (!\mem|Mux51~20_combout\ & ((\disaply_mem|Add1~18_combout\) # (!\disaply_mem|digits[0][11]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux51~20_combout\,
	datab => \disaply_mem|Add1~18_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][11]~21\,
	combout => \disaply_mem|digits[0][12]~22_combout\,
	cout => \disaply_mem|digits[0][12]~23\);

-- Location: LCCOMB_X91_Y39_N26
\disaply_mem|digits[0][13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][13]~24_combout\ = ((\disaply_mem|Add1~20_combout\ $ (\mem|Mux50~20_combout\ $ (\disaply_mem|digits[0][12]~23\)))) # (GND)
-- \disaply_mem|digits[0][13]~25\ = CARRY((\disaply_mem|Add1~20_combout\ & (\mem|Mux50~20_combout\ & !\disaply_mem|digits[0][12]~23\)) # (!\disaply_mem|Add1~20_combout\ & ((\mem|Mux50~20_combout\) # (!\disaply_mem|digits[0][12]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~20_combout\,
	datab => \mem|Mux50~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][12]~23\,
	combout => \disaply_mem|digits[0][13]~24_combout\,
	cout => \disaply_mem|digits[0][13]~25\);

-- Location: LCCOMB_X91_Y39_N28
\disaply_mem|digits[0][14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][14]~26_combout\ = (\mem|Mux49~20_combout\ & ((\disaply_mem|Add1~22_combout\ & (!\disaply_mem|digits[0][13]~25\)) # (!\disaply_mem|Add1~22_combout\ & (\disaply_mem|digits[0][13]~25\ & VCC)))) # (!\mem|Mux49~20_combout\ & 
-- ((\disaply_mem|Add1~22_combout\ & ((\disaply_mem|digits[0][13]~25\) # (GND))) # (!\disaply_mem|Add1~22_combout\ & (!\disaply_mem|digits[0][13]~25\))))
-- \disaply_mem|digits[0][14]~27\ = CARRY((\mem|Mux49~20_combout\ & (\disaply_mem|Add1~22_combout\ & !\disaply_mem|digits[0][13]~25\)) # (!\mem|Mux49~20_combout\ & ((\disaply_mem|Add1~22_combout\) # (!\disaply_mem|digits[0][13]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux49~20_combout\,
	datab => \disaply_mem|Add1~22_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][13]~25\,
	combout => \disaply_mem|digits[0][14]~26_combout\,
	cout => \disaply_mem|digits[0][14]~27\);

-- Location: LCCOMB_X91_Y39_N30
\disaply_mem|digits[0][15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][15]~28_combout\ = ((\mem|Mux48~20_combout\ $ (\disaply_mem|Add1~24_combout\ $ (\disaply_mem|digits[0][14]~27\)))) # (GND)
-- \disaply_mem|digits[0][15]~29\ = CARRY((\mem|Mux48~20_combout\ & ((!\disaply_mem|digits[0][14]~27\) # (!\disaply_mem|Add1~24_combout\))) # (!\mem|Mux48~20_combout\ & (!\disaply_mem|Add1~24_combout\ & !\disaply_mem|digits[0][14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux48~20_combout\,
	datab => \disaply_mem|Add1~24_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][14]~27\,
	combout => \disaply_mem|digits[0][15]~28_combout\,
	cout => \disaply_mem|digits[0][15]~29\);

-- Location: LCCOMB_X91_Y38_N0
\disaply_mem|digits[0][16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][16]~30_combout\ = (\mem|Mux47~20_combout\ & ((\disaply_mem|Add1~26_combout\ & (!\disaply_mem|digits[0][15]~29\)) # (!\disaply_mem|Add1~26_combout\ & (\disaply_mem|digits[0][15]~29\ & VCC)))) # (!\mem|Mux47~20_combout\ & 
-- ((\disaply_mem|Add1~26_combout\ & ((\disaply_mem|digits[0][15]~29\) # (GND))) # (!\disaply_mem|Add1~26_combout\ & (!\disaply_mem|digits[0][15]~29\))))
-- \disaply_mem|digits[0][16]~31\ = CARRY((\mem|Mux47~20_combout\ & (\disaply_mem|Add1~26_combout\ & !\disaply_mem|digits[0][15]~29\)) # (!\mem|Mux47~20_combout\ & ((\disaply_mem|Add1~26_combout\) # (!\disaply_mem|digits[0][15]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux47~20_combout\,
	datab => \disaply_mem|Add1~26_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][15]~29\,
	combout => \disaply_mem|digits[0][16]~30_combout\,
	cout => \disaply_mem|digits[0][16]~31\);

-- Location: LCCOMB_X91_Y38_N2
\disaply_mem|digits[0][17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][17]~32_combout\ = ((\mem|Mux46~20_combout\ $ (\disaply_mem|Add1~28_combout\ $ (\disaply_mem|digits[0][16]~31\)))) # (GND)
-- \disaply_mem|digits[0][17]~33\ = CARRY((\mem|Mux46~20_combout\ & ((!\disaply_mem|digits[0][16]~31\) # (!\disaply_mem|Add1~28_combout\))) # (!\mem|Mux46~20_combout\ & (!\disaply_mem|Add1~28_combout\ & !\disaply_mem|digits[0][16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux46~20_combout\,
	datab => \disaply_mem|Add1~28_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][16]~31\,
	combout => \disaply_mem|digits[0][17]~32_combout\,
	cout => \disaply_mem|digits[0][17]~33\);

-- Location: LCCOMB_X91_Y38_N4
\disaply_mem|digits[0][18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][18]~34_combout\ = (\disaply_mem|Add1~30_combout\ & ((\mem|Mux45~20_combout\ & (!\disaply_mem|digits[0][17]~33\)) # (!\mem|Mux45~20_combout\ & ((\disaply_mem|digits[0][17]~33\) # (GND))))) # (!\disaply_mem|Add1~30_combout\ & 
-- ((\mem|Mux45~20_combout\ & (\disaply_mem|digits[0][17]~33\ & VCC)) # (!\mem|Mux45~20_combout\ & (!\disaply_mem|digits[0][17]~33\))))
-- \disaply_mem|digits[0][18]~35\ = CARRY((\disaply_mem|Add1~30_combout\ & ((!\disaply_mem|digits[0][17]~33\) # (!\mem|Mux45~20_combout\))) # (!\disaply_mem|Add1~30_combout\ & (!\mem|Mux45~20_combout\ & !\disaply_mem|digits[0][17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~30_combout\,
	datab => \mem|Mux45~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][17]~33\,
	combout => \disaply_mem|digits[0][18]~34_combout\,
	cout => \disaply_mem|digits[0][18]~35\);

-- Location: LCCOMB_X91_Y38_N6
\disaply_mem|digits[0][19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][19]~36_combout\ = ((\disaply_mem|Add1~32_combout\ $ (\mem|Mux44~20_combout\ $ (\disaply_mem|digits[0][18]~35\)))) # (GND)
-- \disaply_mem|digits[0][19]~37\ = CARRY((\disaply_mem|Add1~32_combout\ & (\mem|Mux44~20_combout\ & !\disaply_mem|digits[0][18]~35\)) # (!\disaply_mem|Add1~32_combout\ & ((\mem|Mux44~20_combout\) # (!\disaply_mem|digits[0][18]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~32_combout\,
	datab => \mem|Mux44~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][18]~35\,
	combout => \disaply_mem|digits[0][19]~36_combout\,
	cout => \disaply_mem|digits[0][19]~37\);

-- Location: LCCOMB_X91_Y38_N8
\disaply_mem|digits[0][20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][20]~38_combout\ = (\mem|Mux43~20_combout\ & ((\disaply_mem|Add1~34_combout\ & (!\disaply_mem|digits[0][19]~37\)) # (!\disaply_mem|Add1~34_combout\ & (\disaply_mem|digits[0][19]~37\ & VCC)))) # (!\mem|Mux43~20_combout\ & 
-- ((\disaply_mem|Add1~34_combout\ & ((\disaply_mem|digits[0][19]~37\) # (GND))) # (!\disaply_mem|Add1~34_combout\ & (!\disaply_mem|digits[0][19]~37\))))
-- \disaply_mem|digits[0][20]~39\ = CARRY((\mem|Mux43~20_combout\ & (\disaply_mem|Add1~34_combout\ & !\disaply_mem|digits[0][19]~37\)) # (!\mem|Mux43~20_combout\ & ((\disaply_mem|Add1~34_combout\) # (!\disaply_mem|digits[0][19]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux43~20_combout\,
	datab => \disaply_mem|Add1~34_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][19]~37\,
	combout => \disaply_mem|digits[0][20]~38_combout\,
	cout => \disaply_mem|digits[0][20]~39\);

-- Location: LCCOMB_X91_Y38_N10
\disaply_mem|digits[0][21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][21]~40_combout\ = ((\mem|Mux42~20_combout\ $ (\disaply_mem|Add1~36_combout\ $ (\disaply_mem|digits[0][20]~39\)))) # (GND)
-- \disaply_mem|digits[0][21]~41\ = CARRY((\mem|Mux42~20_combout\ & ((!\disaply_mem|digits[0][20]~39\) # (!\disaply_mem|Add1~36_combout\))) # (!\mem|Mux42~20_combout\ & (!\disaply_mem|Add1~36_combout\ & !\disaply_mem|digits[0][20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux42~20_combout\,
	datab => \disaply_mem|Add1~36_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][20]~39\,
	combout => \disaply_mem|digits[0][21]~40_combout\,
	cout => \disaply_mem|digits[0][21]~41\);

-- Location: LCCOMB_X91_Y38_N12
\disaply_mem|digits[0][22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][22]~42_combout\ = (\disaply_mem|Add1~38_combout\ & ((\mem|Mux41~20_combout\ & (!\disaply_mem|digits[0][21]~41\)) # (!\mem|Mux41~20_combout\ & ((\disaply_mem|digits[0][21]~41\) # (GND))))) # (!\disaply_mem|Add1~38_combout\ & 
-- ((\mem|Mux41~20_combout\ & (\disaply_mem|digits[0][21]~41\ & VCC)) # (!\mem|Mux41~20_combout\ & (!\disaply_mem|digits[0][21]~41\))))
-- \disaply_mem|digits[0][22]~43\ = CARRY((\disaply_mem|Add1~38_combout\ & ((!\disaply_mem|digits[0][21]~41\) # (!\mem|Mux41~20_combout\))) # (!\disaply_mem|Add1~38_combout\ & (!\mem|Mux41~20_combout\ & !\disaply_mem|digits[0][21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~38_combout\,
	datab => \mem|Mux41~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][21]~41\,
	combout => \disaply_mem|digits[0][22]~42_combout\,
	cout => \disaply_mem|digits[0][22]~43\);

-- Location: LCCOMB_X91_Y38_N14
\disaply_mem|digits[0][23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][23]~44_combout\ = ((\mem|Mux40~20_combout\ $ (\disaply_mem|Add1~40_combout\ $ (\disaply_mem|digits[0][22]~43\)))) # (GND)
-- \disaply_mem|digits[0][23]~45\ = CARRY((\mem|Mux40~20_combout\ & ((!\disaply_mem|digits[0][22]~43\) # (!\disaply_mem|Add1~40_combout\))) # (!\mem|Mux40~20_combout\ & (!\disaply_mem|Add1~40_combout\ & !\disaply_mem|digits[0][22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux40~20_combout\,
	datab => \disaply_mem|Add1~40_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][22]~43\,
	combout => \disaply_mem|digits[0][23]~44_combout\,
	cout => \disaply_mem|digits[0][23]~45\);

-- Location: LCCOMB_X91_Y38_N16
\disaply_mem|digits[0][24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][24]~46_combout\ = (\disaply_mem|Add1~42_combout\ & ((\mem|Mux39~20_combout\ & (!\disaply_mem|digits[0][23]~45\)) # (!\mem|Mux39~20_combout\ & ((\disaply_mem|digits[0][23]~45\) # (GND))))) # (!\disaply_mem|Add1~42_combout\ & 
-- ((\mem|Mux39~20_combout\ & (\disaply_mem|digits[0][23]~45\ & VCC)) # (!\mem|Mux39~20_combout\ & (!\disaply_mem|digits[0][23]~45\))))
-- \disaply_mem|digits[0][24]~47\ = CARRY((\disaply_mem|Add1~42_combout\ & ((!\disaply_mem|digits[0][23]~45\) # (!\mem|Mux39~20_combout\))) # (!\disaply_mem|Add1~42_combout\ & (!\mem|Mux39~20_combout\ & !\disaply_mem|digits[0][23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~42_combout\,
	datab => \mem|Mux39~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][23]~45\,
	combout => \disaply_mem|digits[0][24]~46_combout\,
	cout => \disaply_mem|digits[0][24]~47\);

-- Location: LCCOMB_X91_Y38_N18
\disaply_mem|digits[0][25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][25]~48_combout\ = ((\mem|Mux38~20_combout\ $ (\disaply_mem|Add1~44_combout\ $ (\disaply_mem|digits[0][24]~47\)))) # (GND)
-- \disaply_mem|digits[0][25]~49\ = CARRY((\mem|Mux38~20_combout\ & ((!\disaply_mem|digits[0][24]~47\) # (!\disaply_mem|Add1~44_combout\))) # (!\mem|Mux38~20_combout\ & (!\disaply_mem|Add1~44_combout\ & !\disaply_mem|digits[0][24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux38~20_combout\,
	datab => \disaply_mem|Add1~44_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][24]~47\,
	combout => \disaply_mem|digits[0][25]~48_combout\,
	cout => \disaply_mem|digits[0][25]~49\);

-- Location: LCCOMB_X91_Y38_N20
\disaply_mem|digits[0][26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][26]~50_combout\ = (\mem|Mux37~20_combout\ & ((\disaply_mem|Add1~46_combout\ & (!\disaply_mem|digits[0][25]~49\)) # (!\disaply_mem|Add1~46_combout\ & (\disaply_mem|digits[0][25]~49\ & VCC)))) # (!\mem|Mux37~20_combout\ & 
-- ((\disaply_mem|Add1~46_combout\ & ((\disaply_mem|digits[0][25]~49\) # (GND))) # (!\disaply_mem|Add1~46_combout\ & (!\disaply_mem|digits[0][25]~49\))))
-- \disaply_mem|digits[0][26]~51\ = CARRY((\mem|Mux37~20_combout\ & (\disaply_mem|Add1~46_combout\ & !\disaply_mem|digits[0][25]~49\)) # (!\mem|Mux37~20_combout\ & ((\disaply_mem|Add1~46_combout\) # (!\disaply_mem|digits[0][25]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux37~20_combout\,
	datab => \disaply_mem|Add1~46_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][25]~49\,
	combout => \disaply_mem|digits[0][26]~50_combout\,
	cout => \disaply_mem|digits[0][26]~51\);

-- Location: LCCOMB_X91_Y38_N22
\disaply_mem|digits[0][27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][27]~52_combout\ = ((\disaply_mem|Add1~48_combout\ $ (\mem|Mux36~20_combout\ $ (\disaply_mem|digits[0][26]~51\)))) # (GND)
-- \disaply_mem|digits[0][27]~53\ = CARRY((\disaply_mem|Add1~48_combout\ & (\mem|Mux36~20_combout\ & !\disaply_mem|digits[0][26]~51\)) # (!\disaply_mem|Add1~48_combout\ & ((\mem|Mux36~20_combout\) # (!\disaply_mem|digits[0][26]~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~48_combout\,
	datab => \mem|Mux36~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][26]~51\,
	combout => \disaply_mem|digits[0][27]~52_combout\,
	cout => \disaply_mem|digits[0][27]~53\);

-- Location: LCCOMB_X90_Y38_N10
\disaply_mem|Equal16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~6_combout\ = (!\disaply_mem|digits[0][27]~52_combout\ & (!\disaply_mem|digits[0][25]~48_combout\ & (!\disaply_mem|digits[0][26]~50_combout\ & !\disaply_mem|digits[0][24]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][27]~52_combout\,
	datab => \disaply_mem|digits[0][25]~48_combout\,
	datac => \disaply_mem|digits[0][26]~50_combout\,
	datad => \disaply_mem|digits[0][24]~46_combout\,
	combout => \disaply_mem|Equal16~6_combout\);

-- Location: LCCOMB_X92_Y38_N22
\disaply_mem|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~50_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\disaply_mem|Add1~49\) # (GND))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\disaply_mem|Add1~49\)))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\disaply_mem|Add1~49\)) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\disaply_mem|Add1~49\ & VCC))))
-- \disaply_mem|Add1~51\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\disaply_mem|Add1~49\))) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\disaply_mem|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~49\,
	combout => \disaply_mem|Add1~50_combout\,
	cout => \disaply_mem|Add1~51\);

-- Location: LCCOMB_X91_Y38_N24
\disaply_mem|digits[0][28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][28]~54_combout\ = (\disaply_mem|Add1~50_combout\ & ((\mem|Mux35~20_combout\ & (!\disaply_mem|digits[0][27]~53\)) # (!\mem|Mux35~20_combout\ & ((\disaply_mem|digits[0][27]~53\) # (GND))))) # (!\disaply_mem|Add1~50_combout\ & 
-- ((\mem|Mux35~20_combout\ & (\disaply_mem|digits[0][27]~53\ & VCC)) # (!\mem|Mux35~20_combout\ & (!\disaply_mem|digits[0][27]~53\))))
-- \disaply_mem|digits[0][28]~55\ = CARRY((\disaply_mem|Add1~50_combout\ & ((!\disaply_mem|digits[0][27]~53\) # (!\mem|Mux35~20_combout\))) # (!\disaply_mem|Add1~50_combout\ & (!\mem|Mux35~20_combout\ & !\disaply_mem|digits[0][27]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~50_combout\,
	datab => \mem|Mux35~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][27]~53\,
	combout => \disaply_mem|digits[0][28]~54_combout\,
	cout => \disaply_mem|digits[0][28]~55\);

-- Location: LCCOMB_X92_Y38_N24
\disaply_mem|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~52_combout\ = ((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (!\disaply_mem|Add1~51\)))) # (GND)
-- \disaply_mem|Add1~53\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\disaply_mem|Add1~51\)) # 
-- (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((!\disaply_mem|Add1~51\) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~51\,
	combout => \disaply_mem|Add1~52_combout\,
	cout => \disaply_mem|Add1~53\);

-- Location: LCCOMB_X92_Y38_N26
\disaply_mem|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~54_combout\ = (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\disaply_mem|Add1~53\) # (GND))) # (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\disaply_mem|Add1~53\))
-- \disaply_mem|Add1~55\ = CARRY((\disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\disaply_mem|Add1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add1~53\,
	combout => \disaply_mem|Add1~54_combout\,
	cout => \disaply_mem|Add1~55\);

-- Location: LCCOMB_X91_Y38_N26
\disaply_mem|digits[0][29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][29]~56_combout\ = ((\mem|Mux34~20_combout\ $ (\disaply_mem|Add1~52_combout\ $ (\disaply_mem|digits[0][28]~55\)))) # (GND)
-- \disaply_mem|digits[0][29]~57\ = CARRY((\mem|Mux34~20_combout\ & ((!\disaply_mem|digits[0][28]~55\) # (!\disaply_mem|Add1~52_combout\))) # (!\mem|Mux34~20_combout\ & (!\disaply_mem|Add1~52_combout\ & !\disaply_mem|digits[0][28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux34~20_combout\,
	datab => \disaply_mem|Add1~52_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][28]~55\,
	combout => \disaply_mem|digits[0][29]~56_combout\,
	cout => \disaply_mem|digits[0][29]~57\);

-- Location: LCCOMB_X91_Y38_N28
\disaply_mem|digits[0][30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][30]~58_combout\ = (\disaply_mem|Add1~54_combout\ & ((\mem|Mux33~20_combout\ & (!\disaply_mem|digits[0][29]~57\)) # (!\mem|Mux33~20_combout\ & ((\disaply_mem|digits[0][29]~57\) # (GND))))) # (!\disaply_mem|Add1~54_combout\ & 
-- ((\mem|Mux33~20_combout\ & (\disaply_mem|digits[0][29]~57\ & VCC)) # (!\mem|Mux33~20_combout\ & (!\disaply_mem|digits[0][29]~57\))))
-- \disaply_mem|digits[0][30]~59\ = CARRY((\disaply_mem|Add1~54_combout\ & ((!\disaply_mem|digits[0][29]~57\) # (!\mem|Mux33~20_combout\))) # (!\disaply_mem|Add1~54_combout\ & (!\mem|Mux33~20_combout\ & !\disaply_mem|digits[0][29]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add1~54_combout\,
	datab => \mem|Mux33~20_combout\,
	datad => VCC,
	cin => \disaply_mem|digits[0][29]~57\,
	combout => \disaply_mem|digits[0][30]~58_combout\,
	cout => \disaply_mem|digits[0][30]~59\);

-- Location: LCCOMB_X92_Y38_N28
\disaply_mem|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add1~56_combout\ = \disaply_mem|Add1~55\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	cin => \disaply_mem|Add1~55\,
	combout => \disaply_mem|Add1~56_combout\);

-- Location: LCCOMB_X91_Y38_N30
\disaply_mem|digits[0][31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|digits[0][31]~60_combout\ = \mem|Mux32~20_combout\ $ (\disaply_mem|digits[0][30]~59\ $ (\disaply_mem|Add1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Add1~56_combout\,
	cin => \disaply_mem|digits[0][30]~59\,
	combout => \disaply_mem|digits[0][31]~60_combout\);

-- Location: LCCOMB_X90_Y38_N18
\disaply_mem|Equal16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~7_combout\ = (!\disaply_mem|digits[0][28]~54_combout\ & (!\disaply_mem|digits[0][30]~58_combout\ & (!\disaply_mem|digits[0][31]~60_combout\ & !\disaply_mem|digits[0][29]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][28]~54_combout\,
	datab => \disaply_mem|digits[0][30]~58_combout\,
	datac => \disaply_mem|digits[0][31]~60_combout\,
	datad => \disaply_mem|digits[0][29]~56_combout\,
	combout => \disaply_mem|Equal16~7_combout\);

-- Location: LCCOMB_X90_Y39_N6
\disaply_mem|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~0_combout\ = (!\disaply_mem|digits[0][5]~8_combout\ & (!\disaply_mem|digits[0][6]~10_combout\ & (!\disaply_mem|digits[0][4]~6_combout\ & !\disaply_mem|digits[0][7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][5]~8_combout\,
	datab => \disaply_mem|digits[0][6]~10_combout\,
	datac => \disaply_mem|digits[0][4]~6_combout\,
	datad => \disaply_mem|digits[0][7]~12_combout\,
	combout => \disaply_mem|Equal16~0_combout\);

-- Location: LCCOMB_X90_Y39_N0
\disaply_mem|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~1_combout\ = (!\disaply_mem|digits[0][11]~20_combout\ & (!\disaply_mem|digits[0][9]~16_combout\ & (!\disaply_mem|digits[0][10]~18_combout\ & !\disaply_mem|digits[0][8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][11]~20_combout\,
	datab => \disaply_mem|digits[0][9]~16_combout\,
	datac => \disaply_mem|digits[0][10]~18_combout\,
	datad => \disaply_mem|digits[0][8]~14_combout\,
	combout => \disaply_mem|Equal16~1_combout\);

-- Location: LCCOMB_X90_Y39_N4
\disaply_mem|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~2_combout\ = (!\disaply_mem|digits[0][13]~24_combout\ & (!\disaply_mem|digits[0][14]~26_combout\ & (!\disaply_mem|digits[0][15]~28_combout\ & !\disaply_mem|digits[0][12]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][13]~24_combout\,
	datab => \disaply_mem|digits[0][14]~26_combout\,
	datac => \disaply_mem|digits[0][15]~28_combout\,
	datad => \disaply_mem|digits[0][12]~22_combout\,
	combout => \disaply_mem|Equal16~2_combout\);

-- Location: LCCOMB_X90_Y38_N0
\disaply_mem|Equal16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~3_combout\ = (!\disaply_mem|digits[0][18]~34_combout\ & (!\disaply_mem|digits[0][17]~32_combout\ & (!\disaply_mem|digits[0][16]~30_combout\ & !\disaply_mem|digits[0][19]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][18]~34_combout\,
	datab => \disaply_mem|digits[0][17]~32_combout\,
	datac => \disaply_mem|digits[0][16]~30_combout\,
	datad => \disaply_mem|digits[0][19]~36_combout\,
	combout => \disaply_mem|Equal16~3_combout\);

-- Location: LCCOMB_X90_Y39_N30
\disaply_mem|Equal16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~4_combout\ = (\disaply_mem|Equal16~0_combout\ & (\disaply_mem|Equal16~1_combout\ & (\disaply_mem|Equal16~2_combout\ & \disaply_mem|Equal16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~0_combout\,
	datab => \disaply_mem|Equal16~1_combout\,
	datac => \disaply_mem|Equal16~2_combout\,
	datad => \disaply_mem|Equal16~3_combout\,
	combout => \disaply_mem|Equal16~4_combout\);

-- Location: LCCOMB_X90_Y38_N12
\disaply_mem|Equal16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~5_combout\ = (!\disaply_mem|digits[0][22]~42_combout\ & (!\disaply_mem|digits[0][23]~44_combout\ & (!\disaply_mem|digits[0][20]~38_combout\ & !\disaply_mem|digits[0][21]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][22]~42_combout\,
	datab => \disaply_mem|digits[0][23]~44_combout\,
	datac => \disaply_mem|digits[0][20]~38_combout\,
	datad => \disaply_mem|digits[0][21]~40_combout\,
	combout => \disaply_mem|Equal16~5_combout\);

-- Location: LCCOMB_X90_Y38_N6
\disaply_mem|Equal16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~8_combout\ = (\disaply_mem|Equal16~6_combout\ & (\disaply_mem|Equal16~7_combout\ & (\disaply_mem|Equal16~4_combout\ & \disaply_mem|Equal16~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~6_combout\,
	datab => \disaply_mem|Equal16~7_combout\,
	datac => \disaply_mem|Equal16~4_combout\,
	datad => \disaply_mem|Equal16~5_combout\,
	combout => \disaply_mem|Equal16~8_combout\);

-- Location: LCCOMB_X87_Y38_N26
\disaply_mem|WideNor1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~13_combout\ = (\disaply_mem|digits[0][3]~4_combout\) # ((\disaply_mem|digits[0][2]~2_combout\) # ((!\disaply_mem|digits[0][1]~0_combout\) # (!\disaply_mem|Equal16~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][3]~4_combout\,
	datab => \disaply_mem|digits[0][2]~2_combout\,
	datac => \disaply_mem|Equal16~8_combout\,
	datad => \disaply_mem|digits[0][1]~0_combout\,
	combout => \disaply_mem|WideNor1~13_combout\);

-- Location: LCCOMB_X86_Y38_N16
\disaply_mem|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal17~0_combout\ = (\disaply_mem|Equal16~8_combout\ & (\mem|Mux63~20_combout\ & (\mem|Mux62~20_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~8_combout\,
	datab => \mem|Mux62~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datad => \mem|Mux63~20_combout\,
	combout => \disaply_mem|Equal17~0_combout\);

-- Location: LCCOMB_X87_Y38_N30
\disaply_mem|WideNor1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~14_combout\ = (\disaply_mem|WideNor1~13_combout\ & (((!\disaply_mem|digits[0][2]~2_combout\) # (!\disaply_mem|Equal17~0_combout\)) # (!\disaply_mem|digits[0][3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor1~13_combout\,
	datab => \disaply_mem|digits[0][3]~4_combout\,
	datac => \disaply_mem|Equal17~0_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|WideNor1~14_combout\);

-- Location: LCCOMB_X86_Y38_N26
\disaply_mem|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal19~0_combout\ = (\disaply_mem|Equal16~8_combout\ & (\mem|Mux62~20_combout\ $ (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~8_combout\,
	datab => \mem|Mux62~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal19~0_combout\);

-- Location: LCCOMB_X86_Y38_N22
\disaply_mem|Equal26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal26~0_combout\ = (\disaply_mem|Equal19~0_combout\ & (!\mem|Mux63~20_combout\ & (\disaply_mem|digits[0][3]~4_combout\ & !\disaply_mem|digits[0][2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal19~0_combout\,
	datab => \mem|Mux63~20_combout\,
	datac => \disaply_mem|digits[0][3]~4_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|Equal26~0_combout\);

-- Location: LCCOMB_X86_Y38_N24
\disaply_mem|Equal20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal20~0_combout\ = (!\disaply_mem|digits[0][3]~4_combout\ & \disaply_mem|digits[0][2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|digits[0][3]~4_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|Equal20~0_combout\);

-- Location: LCCOMB_X86_Y38_N14
\disaply_mem|Equal19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal19~1_combout\ = (\disaply_mem|Equal16~8_combout\ & (\mem|Mux63~20_combout\ & (\mem|Mux62~20_combout\ $ (!\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~8_combout\,
	datab => \mem|Mux62~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datad => \mem|Mux63~20_combout\,
	combout => \disaply_mem|Equal19~1_combout\);

-- Location: LCCOMB_X86_Y38_N4
\disaply_mem|WideNor1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~7_combout\ = (\disaply_mem|digits[0][2]~2_combout\ & ((\disaply_mem|digits[0][3]~4_combout\) # ((!\disaply_mem|Equal19~1_combout\)))) # (!\disaply_mem|digits[0][2]~2_combout\ & (((!\disaply_mem|Equal17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][3]~4_combout\,
	datab => \disaply_mem|Equal17~0_combout\,
	datac => \disaply_mem|Equal19~1_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|WideNor1~7_combout\);

-- Location: LCCOMB_X86_Y38_N10
\disaply_mem|Equal16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~10_combout\ = (\disaply_mem|Equal16~8_combout\ & (!\mem|Mux63~20_combout\ & (\mem|Mux62~20_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~8_combout\,
	datab => \mem|Mux62~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datad => \mem|Mux63~20_combout\,
	combout => \disaply_mem|Equal16~10_combout\);

-- Location: LCCOMB_X86_Y38_N18
\disaply_mem|WideNor1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~8_combout\ = (!\disaply_mem|Equal26~0_combout\ & (\disaply_mem|WideNor1~7_combout\ & ((!\disaply_mem|Equal16~10_combout\) # (!\disaply_mem|Equal20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal26~0_combout\,
	datab => \disaply_mem|Equal20~0_combout\,
	datac => \disaply_mem|WideNor1~7_combout\,
	datad => \disaply_mem|Equal16~10_combout\,
	combout => \disaply_mem|WideNor1~8_combout\);

-- Location: LCCOMB_X87_Y38_N12
\disaply_mem|Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal28~0_combout\ = (\disaply_mem|digits[0][3]~4_combout\ & \disaply_mem|digits[0][2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|digits[0][3]~4_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|Equal28~0_combout\);

-- Location: LCCOMB_X87_Y38_N0
\disaply_mem|two_segments[9]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[9]~73_combout\ = (((!\disaply_mem|digits[0][1]~0_combout\ & \mem|Mux63~20_combout\)) # (!\disaply_mem|Equal16~8_combout\)) # (!\disaply_mem|Equal28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal28~0_combout\,
	datab => \disaply_mem|digits[0][1]~0_combout\,
	datac => \disaply_mem|Equal16~8_combout\,
	datad => \mem|Mux63~20_combout\,
	combout => \disaply_mem|two_segments[9]~73_combout\);

-- Location: LCCOMB_X87_Y38_N24
\disaply_mem|WideNor1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~6_combout\ = ((\mem|Mux63~20_combout\ & ((\disaply_mem|digits[0][2]~2_combout\) # (!\disaply_mem|digits[0][3]~4_combout\))) # (!\mem|Mux63~20_combout\ & ((\disaply_mem|digits[0][3]~4_combout\) # 
-- (!\disaply_mem|digits[0][2]~2_combout\)))) # (!\disaply_mem|Equal19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux63~20_combout\,
	datab => \disaply_mem|digits[0][3]~4_combout\,
	datac => \disaply_mem|Equal19~0_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|WideNor1~6_combout\);

-- Location: LCCOMB_X87_Y38_N8
\disaply_mem|WideNor1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~9_combout\ = (\disaply_mem|two_segments[9]~73_combout\ & (\disaply_mem|WideNor1~6_combout\ & ((!\disaply_mem|Equal17~0_combout\) # (!\disaply_mem|Equal20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal20~0_combout\,
	datab => \disaply_mem|two_segments[9]~73_combout\,
	datac => \disaply_mem|Equal17~0_combout\,
	datad => \disaply_mem|WideNor1~6_combout\,
	combout => \disaply_mem|WideNor1~9_combout\);

-- Location: LCCOMB_X87_Y38_N28
\disaply_mem|WideNor1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~12_combout\ = (!\mem|Mux63~20_combout\ & (!\disaply_mem|digits[0][2]~2_combout\ & (\disaply_mem|Equal16~8_combout\ & !\disaply_mem|digits[0][1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux63~20_combout\,
	datab => \disaply_mem|digits[0][2]~2_combout\,
	datac => \disaply_mem|Equal16~8_combout\,
	datad => \disaply_mem|digits[0][1]~0_combout\,
	combout => \disaply_mem|WideNor1~12_combout\);

-- Location: LCCOMB_X87_Y38_N6
\disaply_mem|WideNor1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~10_combout\ = (((\disaply_mem|WideNor1~12_combout\) # (!\disaply_mem|WideNor1~9_combout\)) # (!\disaply_mem|WideNor1~8_combout\)) # (!\disaply_mem|WideNor1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor1~14_combout\,
	datab => \disaply_mem|WideNor1~8_combout\,
	datac => \disaply_mem|WideNor1~9_combout\,
	datad => \disaply_mem|WideNor1~12_combout\,
	combout => \disaply_mem|WideNor1~10_combout\);

-- Location: LCCOMB_X86_Y38_N0
\disaply_mem|Equal16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~9_combout\ = (\disaply_mem|Equal16~8_combout\ & (\mem|Mux62~20_combout\ $ (\disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~8_combout\,
	datab => \mem|Mux62~20_combout\,
	datac => \disaply_mem|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	combout => \disaply_mem|Equal16~9_combout\);

-- Location: LCCOMB_X87_Y38_N22
\disaply_mem|two_segments[7]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[7]~72_combout\ = (\disaply_mem|Equal16~9_combout\ & (\disaply_mem|digits[0][2]~2_combout\ $ (((\mem|Mux63~20_combout\ & !\disaply_mem|digits[0][3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux63~20_combout\,
	datab => \disaply_mem|digits[0][3]~4_combout\,
	datac => \disaply_mem|Equal16~9_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|two_segments[7]~72_combout\);

-- Location: LCCOMB_X87_Y38_N4
\disaply_mem|two_segments[7]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[7]~74_combout\ = ((\disaply_mem|two_segments[7]~72_combout\) # (!\disaply_mem|WideNor1~6_combout\)) # (!\disaply_mem|WideNor1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor1~10_combout\,
	datac => \disaply_mem|two_segments[7]~72_combout\,
	datad => \disaply_mem|WideNor1~6_combout\,
	combout => \disaply_mem|two_segments[7]~74_combout\);

-- Location: LCCOMB_X97_Y37_N0
\disaply_mem|data_in_complement[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[0]~1_cout\ = CARRY(!\mem|Mux63~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux63~20_combout\,
	datad => VCC,
	cout => \disaply_mem|data_in_complement[0]~1_cout\);

-- Location: LCCOMB_X97_Y37_N2
\disaply_mem|data_in_complement[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[1]~2_combout\ = (\mem|Mux62~20_combout\ & ((\disaply_mem|data_in_complement[0]~1_cout\) # (GND))) # (!\mem|Mux62~20_combout\ & (!\disaply_mem|data_in_complement[0]~1_cout\))
-- \disaply_mem|data_in_complement[1]~3\ = CARRY((\mem|Mux62~20_combout\) # (!\disaply_mem|data_in_complement[0]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux62~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[0]~1_cout\,
	combout => \disaply_mem|data_in_complement[1]~2_combout\,
	cout => \disaply_mem|data_in_complement[1]~3\);

-- Location: LCCOMB_X97_Y37_N4
\disaply_mem|data_in_complement[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[2]~4_combout\ = (\mem|Mux61~20_combout\ & (!\disaply_mem|data_in_complement[1]~3\ & VCC)) # (!\mem|Mux61~20_combout\ & (\disaply_mem|data_in_complement[1]~3\ $ (GND)))
-- \disaply_mem|data_in_complement[2]~5\ = CARRY((!\mem|Mux61~20_combout\ & !\disaply_mem|data_in_complement[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux61~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[1]~3\,
	combout => \disaply_mem|data_in_complement[2]~4_combout\,
	cout => \disaply_mem|data_in_complement[2]~5\);

-- Location: LCCOMB_X97_Y37_N6
\disaply_mem|data_in_complement[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[3]~6_combout\ = (\mem|Mux60~20_combout\ & ((\disaply_mem|data_in_complement[2]~5\) # (GND))) # (!\mem|Mux60~20_combout\ & (!\disaply_mem|data_in_complement[2]~5\))
-- \disaply_mem|data_in_complement[3]~7\ = CARRY((\mem|Mux60~20_combout\) # (!\disaply_mem|data_in_complement[2]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux60~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[2]~5\,
	combout => \disaply_mem|data_in_complement[3]~6_combout\,
	cout => \disaply_mem|data_in_complement[3]~7\);

-- Location: LCCOMB_X97_Y37_N8
\disaply_mem|data_in_complement[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[4]~8_combout\ = (\mem|Mux59~20_combout\ & (!\disaply_mem|data_in_complement[3]~7\ & VCC)) # (!\mem|Mux59~20_combout\ & (\disaply_mem|data_in_complement[3]~7\ $ (GND)))
-- \disaply_mem|data_in_complement[4]~9\ = CARRY((!\mem|Mux59~20_combout\ & !\disaply_mem|data_in_complement[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux59~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[3]~7\,
	combout => \disaply_mem|data_in_complement[4]~8_combout\,
	cout => \disaply_mem|data_in_complement[4]~9\);

-- Location: LCCOMB_X97_Y37_N10
\disaply_mem|data_in_complement[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[5]~10_combout\ = (\mem|Mux58~20_combout\ & ((\disaply_mem|data_in_complement[4]~9\) # (GND))) # (!\mem|Mux58~20_combout\ & (!\disaply_mem|data_in_complement[4]~9\))
-- \disaply_mem|data_in_complement[5]~11\ = CARRY((\mem|Mux58~20_combout\) # (!\disaply_mem|data_in_complement[4]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux58~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[4]~9\,
	combout => \disaply_mem|data_in_complement[5]~10_combout\,
	cout => \disaply_mem|data_in_complement[5]~11\);

-- Location: LCCOMB_X97_Y37_N12
\disaply_mem|data_in_complement[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[6]~12_combout\ = (\mem|Mux57~20_combout\ & (!\disaply_mem|data_in_complement[5]~11\ & VCC)) # (!\mem|Mux57~20_combout\ & (\disaply_mem|data_in_complement[5]~11\ $ (GND)))
-- \disaply_mem|data_in_complement[6]~13\ = CARRY((!\mem|Mux57~20_combout\ & !\disaply_mem|data_in_complement[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux57~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[5]~11\,
	combout => \disaply_mem|data_in_complement[6]~12_combout\,
	cout => \disaply_mem|data_in_complement[6]~13\);

-- Location: LCCOMB_X97_Y37_N14
\disaply_mem|data_in_complement[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[7]~14_combout\ = (\mem|Mux56~20_combout\ & ((\disaply_mem|data_in_complement[6]~13\) # (GND))) # (!\mem|Mux56~20_combout\ & (!\disaply_mem|data_in_complement[6]~13\))
-- \disaply_mem|data_in_complement[7]~15\ = CARRY((\mem|Mux56~20_combout\) # (!\disaply_mem|data_in_complement[6]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux56~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[6]~13\,
	combout => \disaply_mem|data_in_complement[7]~14_combout\,
	cout => \disaply_mem|data_in_complement[7]~15\);

-- Location: LCCOMB_X97_Y37_N16
\disaply_mem|data_in_complement[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[8]~16_combout\ = (\mem|Mux55~20_combout\ & (!\disaply_mem|data_in_complement[7]~15\ & VCC)) # (!\mem|Mux55~20_combout\ & (\disaply_mem|data_in_complement[7]~15\ $ (GND)))
-- \disaply_mem|data_in_complement[8]~17\ = CARRY((!\mem|Mux55~20_combout\ & !\disaply_mem|data_in_complement[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux55~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[7]~15\,
	combout => \disaply_mem|data_in_complement[8]~16_combout\,
	cout => \disaply_mem|data_in_complement[8]~17\);

-- Location: LCCOMB_X97_Y37_N18
\disaply_mem|data_in_complement[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[9]~18_combout\ = (\mem|Mux54~20_combout\ & ((\disaply_mem|data_in_complement[8]~17\) # (GND))) # (!\mem|Mux54~20_combout\ & (!\disaply_mem|data_in_complement[8]~17\))
-- \disaply_mem|data_in_complement[9]~19\ = CARRY((\mem|Mux54~20_combout\) # (!\disaply_mem|data_in_complement[8]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux54~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[8]~17\,
	combout => \disaply_mem|data_in_complement[9]~18_combout\,
	cout => \disaply_mem|data_in_complement[9]~19\);

-- Location: LCCOMB_X97_Y37_N20
\disaply_mem|data_in_complement[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[10]~20_combout\ = (\mem|Mux53~20_combout\ & (!\disaply_mem|data_in_complement[9]~19\ & VCC)) # (!\mem|Mux53~20_combout\ & (\disaply_mem|data_in_complement[9]~19\ $ (GND)))
-- \disaply_mem|data_in_complement[10]~21\ = CARRY((!\mem|Mux53~20_combout\ & !\disaply_mem|data_in_complement[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux53~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[9]~19\,
	combout => \disaply_mem|data_in_complement[10]~20_combout\,
	cout => \disaply_mem|data_in_complement[10]~21\);

-- Location: LCCOMB_X97_Y37_N22
\disaply_mem|data_in_complement[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[11]~22_combout\ = (\mem|Mux52~20_combout\ & ((\disaply_mem|data_in_complement[10]~21\) # (GND))) # (!\mem|Mux52~20_combout\ & (!\disaply_mem|data_in_complement[10]~21\))
-- \disaply_mem|data_in_complement[11]~23\ = CARRY((\mem|Mux52~20_combout\) # (!\disaply_mem|data_in_complement[10]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux52~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[10]~21\,
	combout => \disaply_mem|data_in_complement[11]~22_combout\,
	cout => \disaply_mem|data_in_complement[11]~23\);

-- Location: LCCOMB_X97_Y37_N24
\disaply_mem|data_in_complement[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[12]~24_combout\ = (\mem|Mux51~20_combout\ & (!\disaply_mem|data_in_complement[11]~23\ & VCC)) # (!\mem|Mux51~20_combout\ & (\disaply_mem|data_in_complement[11]~23\ $ (GND)))
-- \disaply_mem|data_in_complement[12]~25\ = CARRY((!\mem|Mux51~20_combout\ & !\disaply_mem|data_in_complement[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux51~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[11]~23\,
	combout => \disaply_mem|data_in_complement[12]~24_combout\,
	cout => \disaply_mem|data_in_complement[12]~25\);

-- Location: LCCOMB_X97_Y37_N26
\disaply_mem|data_in_complement[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[13]~26_combout\ = (\mem|Mux50~20_combout\ & ((\disaply_mem|data_in_complement[12]~25\) # (GND))) # (!\mem|Mux50~20_combout\ & (!\disaply_mem|data_in_complement[12]~25\))
-- \disaply_mem|data_in_complement[13]~27\ = CARRY((\mem|Mux50~20_combout\) # (!\disaply_mem|data_in_complement[12]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux50~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[12]~25\,
	combout => \disaply_mem|data_in_complement[13]~26_combout\,
	cout => \disaply_mem|data_in_complement[13]~27\);

-- Location: LCCOMB_X97_Y37_N28
\disaply_mem|data_in_complement[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[14]~28_combout\ = (\mem|Mux49~20_combout\ & (!\disaply_mem|data_in_complement[13]~27\ & VCC)) # (!\mem|Mux49~20_combout\ & (\disaply_mem|data_in_complement[13]~27\ $ (GND)))
-- \disaply_mem|data_in_complement[14]~29\ = CARRY((!\mem|Mux49~20_combout\ & !\disaply_mem|data_in_complement[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux49~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[13]~27\,
	combout => \disaply_mem|data_in_complement[14]~28_combout\,
	cout => \disaply_mem|data_in_complement[14]~29\);

-- Location: LCCOMB_X97_Y37_N30
\disaply_mem|data_in_complement[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[15]~30_combout\ = (\mem|Mux48~20_combout\ & ((\disaply_mem|data_in_complement[14]~29\) # (GND))) # (!\mem|Mux48~20_combout\ & (!\disaply_mem|data_in_complement[14]~29\))
-- \disaply_mem|data_in_complement[15]~31\ = CARRY((\mem|Mux48~20_combout\) # (!\disaply_mem|data_in_complement[14]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux48~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[14]~29\,
	combout => \disaply_mem|data_in_complement[15]~30_combout\,
	cout => \disaply_mem|data_in_complement[15]~31\);

-- Location: LCCOMB_X97_Y36_N0
\disaply_mem|data_in_complement[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[16]~32_combout\ = (\mem|Mux47~20_combout\ & (!\disaply_mem|data_in_complement[15]~31\ & VCC)) # (!\mem|Mux47~20_combout\ & (\disaply_mem|data_in_complement[15]~31\ $ (GND)))
-- \disaply_mem|data_in_complement[16]~33\ = CARRY((!\mem|Mux47~20_combout\ & !\disaply_mem|data_in_complement[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux47~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[15]~31\,
	combout => \disaply_mem|data_in_complement[16]~32_combout\,
	cout => \disaply_mem|data_in_complement[16]~33\);

-- Location: LCCOMB_X97_Y36_N2
\disaply_mem|data_in_complement[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[17]~34_combout\ = (\mem|Mux46~20_combout\ & ((\disaply_mem|data_in_complement[16]~33\) # (GND))) # (!\mem|Mux46~20_combout\ & (!\disaply_mem|data_in_complement[16]~33\))
-- \disaply_mem|data_in_complement[17]~35\ = CARRY((\mem|Mux46~20_combout\) # (!\disaply_mem|data_in_complement[16]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux46~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[16]~33\,
	combout => \disaply_mem|data_in_complement[17]~34_combout\,
	cout => \disaply_mem|data_in_complement[17]~35\);

-- Location: LCCOMB_X97_Y36_N4
\disaply_mem|data_in_complement[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[18]~36_combout\ = (\mem|Mux45~20_combout\ & (!\disaply_mem|data_in_complement[17]~35\ & VCC)) # (!\mem|Mux45~20_combout\ & (\disaply_mem|data_in_complement[17]~35\ $ (GND)))
-- \disaply_mem|data_in_complement[18]~37\ = CARRY((!\mem|Mux45~20_combout\ & !\disaply_mem|data_in_complement[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux45~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[17]~35\,
	combout => \disaply_mem|data_in_complement[18]~36_combout\,
	cout => \disaply_mem|data_in_complement[18]~37\);

-- Location: LCCOMB_X97_Y36_N6
\disaply_mem|data_in_complement[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[19]~38_combout\ = (\mem|Mux44~20_combout\ & ((\disaply_mem|data_in_complement[18]~37\) # (GND))) # (!\mem|Mux44~20_combout\ & (!\disaply_mem|data_in_complement[18]~37\))
-- \disaply_mem|data_in_complement[19]~39\ = CARRY((\mem|Mux44~20_combout\) # (!\disaply_mem|data_in_complement[18]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux44~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[18]~37\,
	combout => \disaply_mem|data_in_complement[19]~38_combout\,
	cout => \disaply_mem|data_in_complement[19]~39\);

-- Location: LCCOMB_X97_Y36_N8
\disaply_mem|data_in_complement[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[20]~40_combout\ = (\mem|Mux43~20_combout\ & (!\disaply_mem|data_in_complement[19]~39\ & VCC)) # (!\mem|Mux43~20_combout\ & (\disaply_mem|data_in_complement[19]~39\ $ (GND)))
-- \disaply_mem|data_in_complement[20]~41\ = CARRY((!\mem|Mux43~20_combout\ & !\disaply_mem|data_in_complement[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux43~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[19]~39\,
	combout => \disaply_mem|data_in_complement[20]~40_combout\,
	cout => \disaply_mem|data_in_complement[20]~41\);

-- Location: LCCOMB_X97_Y36_N10
\disaply_mem|data_in_complement[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[21]~42_combout\ = (\mem|Mux42~20_combout\ & ((\disaply_mem|data_in_complement[20]~41\) # (GND))) # (!\mem|Mux42~20_combout\ & (!\disaply_mem|data_in_complement[20]~41\))
-- \disaply_mem|data_in_complement[21]~43\ = CARRY((\mem|Mux42~20_combout\) # (!\disaply_mem|data_in_complement[20]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux42~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[20]~41\,
	combout => \disaply_mem|data_in_complement[21]~42_combout\,
	cout => \disaply_mem|data_in_complement[21]~43\);

-- Location: LCCOMB_X97_Y36_N12
\disaply_mem|data_in_complement[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[22]~44_combout\ = (\mem|Mux41~20_combout\ & (!\disaply_mem|data_in_complement[21]~43\ & VCC)) # (!\mem|Mux41~20_combout\ & (\disaply_mem|data_in_complement[21]~43\ $ (GND)))
-- \disaply_mem|data_in_complement[22]~45\ = CARRY((!\mem|Mux41~20_combout\ & !\disaply_mem|data_in_complement[21]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux41~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[21]~43\,
	combout => \disaply_mem|data_in_complement[22]~44_combout\,
	cout => \disaply_mem|data_in_complement[22]~45\);

-- Location: LCCOMB_X97_Y36_N14
\disaply_mem|data_in_complement[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[23]~46_combout\ = (\mem|Mux40~20_combout\ & ((\disaply_mem|data_in_complement[22]~45\) # (GND))) # (!\mem|Mux40~20_combout\ & (!\disaply_mem|data_in_complement[22]~45\))
-- \disaply_mem|data_in_complement[23]~47\ = CARRY((\mem|Mux40~20_combout\) # (!\disaply_mem|data_in_complement[22]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux40~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[22]~45\,
	combout => \disaply_mem|data_in_complement[23]~46_combout\,
	cout => \disaply_mem|data_in_complement[23]~47\);

-- Location: LCCOMB_X97_Y36_N16
\disaply_mem|data_in_complement[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[24]~48_combout\ = (\mem|Mux39~20_combout\ & (!\disaply_mem|data_in_complement[23]~47\ & VCC)) # (!\mem|Mux39~20_combout\ & (\disaply_mem|data_in_complement[23]~47\ $ (GND)))
-- \disaply_mem|data_in_complement[24]~49\ = CARRY((!\mem|Mux39~20_combout\ & !\disaply_mem|data_in_complement[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux39~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[23]~47\,
	combout => \disaply_mem|data_in_complement[24]~48_combout\,
	cout => \disaply_mem|data_in_complement[24]~49\);

-- Location: LCCOMB_X97_Y36_N18
\disaply_mem|data_in_complement[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[25]~50_combout\ = (\mem|Mux38~20_combout\ & ((\disaply_mem|data_in_complement[24]~49\) # (GND))) # (!\mem|Mux38~20_combout\ & (!\disaply_mem|data_in_complement[24]~49\))
-- \disaply_mem|data_in_complement[25]~51\ = CARRY((\mem|Mux38~20_combout\) # (!\disaply_mem|data_in_complement[24]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux38~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[24]~49\,
	combout => \disaply_mem|data_in_complement[25]~50_combout\,
	cout => \disaply_mem|data_in_complement[25]~51\);

-- Location: LCCOMB_X97_Y36_N20
\disaply_mem|data_in_complement[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[26]~52_combout\ = (\mem|Mux37~20_combout\ & (!\disaply_mem|data_in_complement[25]~51\ & VCC)) # (!\mem|Mux37~20_combout\ & (\disaply_mem|data_in_complement[25]~51\ $ (GND)))
-- \disaply_mem|data_in_complement[26]~53\ = CARRY((!\mem|Mux37~20_combout\ & !\disaply_mem|data_in_complement[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux37~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[25]~51\,
	combout => \disaply_mem|data_in_complement[26]~52_combout\,
	cout => \disaply_mem|data_in_complement[26]~53\);

-- Location: LCCOMB_X97_Y36_N22
\disaply_mem|data_in_complement[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[27]~54_combout\ = (\mem|Mux36~20_combout\ & ((\disaply_mem|data_in_complement[26]~53\) # (GND))) # (!\mem|Mux36~20_combout\ & (!\disaply_mem|data_in_complement[26]~53\))
-- \disaply_mem|data_in_complement[27]~55\ = CARRY((\mem|Mux36~20_combout\) # (!\disaply_mem|data_in_complement[26]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux36~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[26]~53\,
	combout => \disaply_mem|data_in_complement[27]~54_combout\,
	cout => \disaply_mem|data_in_complement[27]~55\);

-- Location: LCCOMB_X97_Y36_N24
\disaply_mem|data_in_complement[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[28]~56_combout\ = (\mem|Mux35~20_combout\ & (!\disaply_mem|data_in_complement[27]~55\ & VCC)) # (!\mem|Mux35~20_combout\ & (\disaply_mem|data_in_complement[27]~55\ $ (GND)))
-- \disaply_mem|data_in_complement[28]~57\ = CARRY((!\mem|Mux35~20_combout\ & !\disaply_mem|data_in_complement[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux35~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[27]~55\,
	combout => \disaply_mem|data_in_complement[28]~56_combout\,
	cout => \disaply_mem|data_in_complement[28]~57\);

-- Location: LCCOMB_X97_Y36_N26
\disaply_mem|data_in_complement[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[29]~58_combout\ = (\mem|Mux34~20_combout\ & ((\disaply_mem|data_in_complement[28]~57\) # (GND))) # (!\mem|Mux34~20_combout\ & (!\disaply_mem|data_in_complement[28]~57\))
-- \disaply_mem|data_in_complement[29]~59\ = CARRY((\mem|Mux34~20_combout\) # (!\disaply_mem|data_in_complement[28]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux34~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[28]~57\,
	combout => \disaply_mem|data_in_complement[29]~58_combout\,
	cout => \disaply_mem|data_in_complement[29]~59\);

-- Location: LCCOMB_X97_Y36_N28
\disaply_mem|data_in_complement[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[30]~60_combout\ = (\mem|Mux33~20_combout\ & (!\disaply_mem|data_in_complement[29]~59\ & VCC)) # (!\mem|Mux33~20_combout\ & (\disaply_mem|data_in_complement[29]~59\ $ (GND)))
-- \disaply_mem|data_in_complement[30]~61\ = CARRY((!\mem|Mux33~20_combout\ & !\disaply_mem|data_in_complement[29]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux33~20_combout\,
	datad => VCC,
	cin => \disaply_mem|data_in_complement[29]~59\,
	combout => \disaply_mem|data_in_complement[30]~60_combout\,
	cout => \disaply_mem|data_in_complement[30]~61\);

-- Location: LCCOMB_X97_Y35_N0
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\disaply_mem|data_in_complement[29]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[29]~58_combout\,
	datad => VCC,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X97_Y35_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\disaply_mem|data_in_complement[30]~60_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\disaply_mem|data_in_complement[30]~60_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\disaply_mem|data_in_complement[30]~60_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[30]~60_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X97_Y36_N30
\disaply_mem|data_in_complement[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|data_in_complement[31]~62_combout\ = \mem|Mux32~20_combout\ $ (!\disaply_mem|data_in_complement[30]~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux32~20_combout\,
	cin => \disaply_mem|data_in_complement[30]~61\,
	combout => \disaply_mem|data_in_complement[31]~62_combout\);

-- Location: LCCOMB_X97_Y35_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\disaply_mem|data_in_complement[31]~62_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\disaply_mem|data_in_complement[31]~62_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\disaply_mem|data_in_complement[31]~62_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[31]~62_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X97_Y35_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X97_Y35_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~151_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~151_combout\);

-- Location: LCCOMB_X97_Y35_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~150_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \disaply_mem|data_in_complement[30]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \disaply_mem|data_in_complement[30]~60_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~150_combout\);

-- Location: LCCOMB_X97_Y35_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~153_combout\ = (!\disaply_mem|data_in_complement[29]~58_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[29]~58_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~153_combout\);

-- Location: LCCOMB_X97_Y35_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~152_combout\ = (\disaply_mem|data_in_complement[29]~58_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[29]~58_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~152_combout\);

-- Location: LCCOMB_X97_Y35_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154_combout\ = (\disaply_mem|data_in_complement[28]~56_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[28]~56_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154_combout\);

-- Location: LCCOMB_X97_Y35_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155_combout\ = (\disaply_mem|data_in_complement[28]~56_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[28]~56_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155_combout\);

-- Location: LCCOMB_X96_Y35_N0
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X96_Y35_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~153_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~152_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~153_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~152_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~153_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~152_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~153_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[16]~152_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X96_Y35_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~151_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~150_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~151_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~150_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~151_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~151_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[17]~150_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X97_Y35_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~149_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~149_combout\);

-- Location: LCCOMB_X97_Y35_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~148_combout\ = (\disaply_mem|data_in_complement[31]~62_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[31]~62_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~148_combout\);

-- Location: LCCOMB_X96_Y35_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~149_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~148_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~149_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[18]~148_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y35_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y35_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~157_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~157_combout\);

-- Location: LCCOMB_X97_Y35_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~156_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\disaply_mem|data_in_complement[30]~60_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[30]~60_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~156_combout\);

-- Location: LCCOMB_X96_Y35_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~159_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~159_combout\);

-- Location: LCCOMB_X97_Y35_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\disaply_mem|data_in_complement[29]~58_combout\ $ 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \disaply_mem|data_in_complement[29]~58_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\);

-- Location: LCCOMB_X97_Y35_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~161_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~155_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[15]~154_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~161_combout\);

-- Location: LCCOMB_X97_Y35_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~160_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[28]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \disaply_mem|data_in_complement[28]~56_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~160_combout\);

-- Location: LCCOMB_X96_Y35_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[27]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \disaply_mem|data_in_complement[27]~54_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163_combout\);

-- Location: LCCOMB_X96_Y35_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[27]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \disaply_mem|data_in_complement[27]~54_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162_combout\);

-- Location: LCCOMB_X96_Y35_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X96_Y35_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~161_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~160_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~161_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~160_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~161_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~160_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~161_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[21]~160_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X96_Y35_N14
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~159_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~159_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~159_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~159_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X96_Y35_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~157_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~156_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~157_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[23]~156_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y35_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y35_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~334_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[22]~158_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~334_combout\);

-- Location: LCCOMB_X96_Y34_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~164_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~164_combout\);

-- Location: LCCOMB_X96_Y34_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[28]~56_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[28]~56_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\);

-- Location: LCCOMB_X96_Y34_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~166_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~166_combout\);

-- Location: LCCOMB_X96_Y35_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~168_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~163_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[20]~162_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~168_combout\);

-- Location: LCCOMB_X96_Y34_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~167_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[27]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[27]~54_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~167_combout\);

-- Location: LCCOMB_X96_Y34_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169_combout\ = (\disaply_mem|data_in_complement[26]~52_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[26]~52_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169_combout\);

-- Location: LCCOMB_X96_Y34_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170_combout\ = (\disaply_mem|data_in_complement[26]~52_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[26]~52_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170_combout\);

-- Location: LCCOMB_X96_Y34_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X96_Y34_N24
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~168_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~167_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~168_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~167_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~168_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~167_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~168_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[26]~167_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X96_Y34_N26
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~166_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~166_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~166_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X96_Y34_N28
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~334_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~164_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~334_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[28]~164_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y34_N30
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y34_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~335_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[27]~165_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~335_combout\);

-- Location: LCCOMB_X96_Y34_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~171_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~171_combout\);

-- Location: LCCOMB_X96_Y34_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[27]~54_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[27]~54_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\);

-- Location: LCCOMB_X97_Y34_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~173_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~173_combout\);

-- Location: LCCOMB_X97_Y34_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~174_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[26]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \disaply_mem|data_in_complement[26]~52_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~174_combout\);

-- Location: LCCOMB_X96_Y34_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~175_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~169_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[25]~170_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~175_combout\);

-- Location: LCCOMB_X97_Y34_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[25]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[25]~50_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176_combout\);

-- Location: LCCOMB_X97_Y34_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[25]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[25]~50_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177_combout\);

-- Location: LCCOMB_X97_Y34_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X97_Y34_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~174_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~175_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~174_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~175_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~174_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~175_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~174_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[31]~175_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X97_Y34_N14
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~173_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~173_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~173_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X97_Y34_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~335_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~171_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~335_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[33]~171_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X97_Y34_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X97_Y34_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~336_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[32]~172_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~336_combout\);

-- Location: LCCOMB_X97_Y34_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~178_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~178_combout\);

-- Location: LCCOMB_X98_Y34_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~180_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~180_combout\);

-- Location: LCCOMB_X97_Y34_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[26]~52_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \disaply_mem|data_in_complement[26]~52_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\);

-- Location: LCCOMB_X97_Y34_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~181_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[25]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[25]~50_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~181_combout\);

-- Location: LCCOMB_X97_Y34_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~182_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~176_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[30]~177_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~182_combout\);

-- Location: LCCOMB_X98_Y34_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184_combout\ = (\disaply_mem|data_in_complement[24]~48_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[24]~48_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184_combout\);

-- Location: LCCOMB_X98_Y34_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183_combout\ = (\disaply_mem|data_in_complement[24]~48_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[24]~48_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183_combout\);

-- Location: LCCOMB_X98_Y34_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X98_Y34_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~181_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~182_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~181_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~182_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~181_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~182_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~181_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[36]~182_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X98_Y34_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~180_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~180_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~180_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~180_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X98_Y34_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~336_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~178_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~336_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[38]~178_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X98_Y34_N24
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X98_Y33_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~185_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~185_combout\);

-- Location: LCCOMB_X98_Y34_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~337_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[37]~179_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~337_combout\);

-- Location: LCCOMB_X99_Y33_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~187_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~187_combout\);

-- Location: LCCOMB_X97_Y34_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[25]~50_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[25]~50_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\);

-- Location: LCCOMB_X98_Y34_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~189_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~184_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[35]~183_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~189_combout\);

-- Location: LCCOMB_X99_Y33_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~188_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[24]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[24]~48_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~188_combout\);

-- Location: LCCOMB_X99_Y33_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190_combout\ = (\disaply_mem|data_in_complement[23]~46_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[23]~46_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190_combout\);

-- Location: LCCOMB_X99_Y33_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191_combout\ = (\disaply_mem|data_in_complement[23]~46_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[23]~46_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191_combout\);

-- Location: LCCOMB_X99_Y33_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X99_Y33_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~189_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~188_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~189_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~188_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~189_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~188_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~189_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[41]~188_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X99_Y33_N14
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~187_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~187_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~187_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~187_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X99_Y33_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~185_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~337_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~185_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[43]~337_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y33_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y33_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~192_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~192_combout\);

-- Location: LCCOMB_X99_Y33_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~338_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[42]~186_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~338_combout\);

-- Location: LCCOMB_X99_Y33_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[24]~48_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \disaply_mem|data_in_complement[24]~48_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\);

-- Location: LCCOMB_X100_Y33_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~194_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~194_combout\);

-- Location: LCCOMB_X99_Y33_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~196_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~190_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[40]~191_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~196_combout\);

-- Location: LCCOMB_X99_Y33_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~195_combout\ = (\disaply_mem|data_in_complement[23]~46_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[23]~46_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~195_combout\);

-- Location: LCCOMB_X100_Y33_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198_combout\ = (\disaply_mem|data_in_complement[22]~44_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[22]~44_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198_combout\);

-- Location: LCCOMB_X100_Y33_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197_combout\ = (\disaply_mem|data_in_complement[22]~44_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[22]~44_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197_combout\);

-- Location: LCCOMB_X100_Y33_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X100_Y33_N14
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~196_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~195_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~196_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~195_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~196_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~195_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~196_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[46]~195_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X100_Y33_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~194_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~194_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~194_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X100_Y33_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~192_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~338_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~192_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[48]~338_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y33_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y33_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~199_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~199_combout\);

-- Location: LCCOMB_X100_Y33_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~339_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[47]~193_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~339_combout\);

-- Location: LCCOMB_X101_Y33_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~201_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~201_combout\);

-- Location: LCCOMB_X99_Y33_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[23]~46_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \disaply_mem|data_in_complement[23]~46_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\);

-- Location: LCCOMB_X100_Y33_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~203_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~198_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[45]~197_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~203_combout\);

-- Location: LCCOMB_X100_Y33_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~202_combout\ = (\disaply_mem|data_in_complement[22]~44_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[22]~44_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~202_combout\);

-- Location: LCCOMB_X101_Y32_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204_combout\ = (\disaply_mem|data_in_complement[21]~42_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[21]~42_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204_combout\);

-- Location: LCCOMB_X101_Y32_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205_combout\ = (\disaply_mem|data_in_complement[21]~42_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[21]~42_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205_combout\);

-- Location: LCCOMB_X101_Y33_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X101_Y33_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~203_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~202_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~203_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~202_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~203_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~202_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~203_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[51]~202_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X101_Y33_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~201_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~201_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~201_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~201_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X101_Y33_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~199_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~339_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~199_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[53]~339_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X101_Y33_N14
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y33_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~340_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[52]~200_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~340_combout\);

-- Location: LCCOMB_X101_Y32_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~206_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~206_combout\);

-- Location: LCCOMB_X101_Y32_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~208_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~208_combout\);

-- Location: LCCOMB_X100_Y33_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[22]~44_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \disaply_mem|data_in_complement[22]~44_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\);

-- Location: LCCOMB_X101_Y32_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~210_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~205_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[50]~204_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~210_combout\);

-- Location: LCCOMB_X101_Y32_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~209_combout\ = (\disaply_mem|data_in_complement[21]~42_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[21]~42_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~209_combout\);

-- Location: LCCOMB_X101_Y32_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212_combout\ = (\disaply_mem|data_in_complement[20]~40_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[20]~40_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212_combout\);

-- Location: LCCOMB_X100_Y32_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \disaply_mem|data_in_complement[20]~40_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211_combout\);

-- Location: LCCOMB_X101_Y32_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X101_Y32_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~210_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~209_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~210_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~209_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~210_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~209_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~210_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[56]~209_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X101_Y32_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~208_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~208_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~208_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~208_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X101_Y32_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~340_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~206_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~340_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[58]~206_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X101_Y32_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y32_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~213_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~213_combout\);

-- Location: LCCOMB_X101_Y32_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~341_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[57]~207_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~341_combout\);

-- Location: LCCOMB_X101_Y32_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[21]~42_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \disaply_mem|data_in_complement[21]~42_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\);

-- Location: LCCOMB_X100_Y32_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~214_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~214_combout\);

-- Location: LCCOMB_X100_Y32_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~215_combout\ = (\disaply_mem|data_in_complement[20]~40_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[20]~40_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~215_combout\);

-- Location: LCCOMB_X101_Y32_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~216_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~211_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[55]~212_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~216_combout\);

-- Location: LCCOMB_X100_Y32_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[19]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[19]~38_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217_combout\);

-- Location: LCCOMB_X100_Y32_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[19]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[19]~38_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218_combout\);

-- Location: LCCOMB_X100_Y32_N0
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X100_Y32_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~215_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~216_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~215_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~216_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~215_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~216_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~215_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[61]~216_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X100_Y32_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~214_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~214_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~214_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X100_Y32_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~213_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~341_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~213_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[63]~341_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y32_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y32_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~219_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~219_combout\);

-- Location: LCCOMB_X100_Y32_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~342_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[62]~360_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~342_combout\);

-- Location: LCCOMB_X99_Y32_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~221_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~221_combout\);

-- Location: LCCOMB_X100_Y32_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[20]~40_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \disaply_mem|data_in_complement[20]~40_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\);

-- Location: LCCOMB_X100_Y32_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~223_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~218_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[60]~217_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~223_combout\);

-- Location: LCCOMB_X100_Y32_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~222_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[19]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[19]~38_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~222_combout\);

-- Location: LCCOMB_X99_Y32_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224_combout\ = (\disaply_mem|data_in_complement[18]~36_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[18]~36_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224_combout\);

-- Location: LCCOMB_X99_Y32_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225_combout\ = (\disaply_mem|data_in_complement[18]~36_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[18]~36_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225_combout\);

-- Location: LCCOMB_X99_Y32_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X99_Y32_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~223_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~222_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~223_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~222_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~223_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~222_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~223_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[66]~222_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X99_Y32_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~221_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~221_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~221_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~221_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X99_Y32_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~219_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~342_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~219_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[68]~342_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y32_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y32_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~343_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[67]~220_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~343_combout\);

-- Location: LCCOMB_X99_Y32_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~226_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~226_combout\);

-- Location: LCCOMB_X100_Y32_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[19]~38_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[19]~38_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\);

-- Location: LCCOMB_X99_Y32_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~228_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~228_combout\);

-- Location: LCCOMB_X99_Y32_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~230_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~224_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[65]~225_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~230_combout\);

-- Location: LCCOMB_X99_Y32_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~229_combout\ = (\disaply_mem|data_in_complement[18]~36_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[18]~36_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~229_combout\);

-- Location: LCCOMB_X98_Y31_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[17]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[17]~34_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231_combout\);

-- Location: LCCOMB_X99_Y31_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[17]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[17]~34_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232_combout\);

-- Location: LCCOMB_X99_Y31_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X99_Y31_N24
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~230_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~229_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~230_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~229_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~230_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~229_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~230_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[71]~229_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X99_Y31_N26
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~228_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~228_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~228_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X99_Y31_N28
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~343_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~226_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~343_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[73]~226_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y31_N30
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y32_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~344_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[72]~227_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~344_combout\);

-- Location: LCCOMB_X99_Y31_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~233_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~233_combout\);

-- Location: LCCOMB_X99_Y31_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~235_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~235_combout\);

-- Location: LCCOMB_X99_Y32_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[18]~36_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \disaply_mem|data_in_complement[18]~36_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\);

-- Location: LCCOMB_X98_Y31_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~236_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[17]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[17]~34_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~236_combout\);

-- Location: LCCOMB_X99_Y31_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~237_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~231_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[70]~232_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~237_combout\);

-- Location: LCCOMB_X100_Y31_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238_combout\ = (\disaply_mem|data_in_complement[16]~32_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[16]~32_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238_combout\);

-- Location: LCCOMB_X100_Y31_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239_combout\ = (\disaply_mem|data_in_complement[16]~32_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[16]~32_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239_combout\);

-- Location: LCCOMB_X99_Y31_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X99_Y31_N14
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~236_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~237_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~236_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~237_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~236_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~237_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~236_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[76]~237_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X99_Y31_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~235_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~235_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~235_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~235_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X99_Y31_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~344_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~233_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~344_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[78]~233_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y31_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y31_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~240_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~240_combout\);

-- Location: LCCOMB_X99_Y31_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~345_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[77]~234_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~345_combout\);

-- Location: LCCOMB_X99_Y31_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[17]~34_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datab => \disaply_mem|data_in_complement[17]~34_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\);

-- Location: LCCOMB_X100_Y31_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~241_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~241_combout\);

-- Location: LCCOMB_X100_Y31_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~242_combout\ = (\disaply_mem|data_in_complement[16]~32_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[16]~32_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~242_combout\);

-- Location: LCCOMB_X100_Y31_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~243_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~238_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[75]~239_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~243_combout\);

-- Location: LCCOMB_X100_Y31_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245_combout\ = (\disaply_mem|data_in_complement[15]~30_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[15]~30_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245_combout\);

-- Location: LCCOMB_X100_Y31_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244_combout\ = (\disaply_mem|data_in_complement[15]~30_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[15]~30_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244_combout\);

-- Location: LCCOMB_X100_Y31_N0
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X100_Y31_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~242_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~243_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~242_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~243_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~242_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~243_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~242_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[81]~243_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X100_Y31_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~241_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~241_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~241_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X100_Y31_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~240_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~345_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~240_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[83]~345_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y31_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y31_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~346_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[82]~361_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~346_combout\);

-- Location: LCCOMB_X100_Y34_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~246_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~246_combout\);

-- Location: LCCOMB_X100_Y34_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~247_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~247_combout\);

-- Location: LCCOMB_X100_Y31_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[16]~32_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[16]~32_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\);

-- Location: LCCOMB_X99_Y34_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~248_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[15]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[15]~30_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~248_combout\);

-- Location: LCCOMB_X100_Y31_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~249_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~245_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[80]~244_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~249_combout\);

-- Location: LCCOMB_X99_Y34_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[14]~28_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250_combout\);

-- Location: LCCOMB_X99_Y34_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[14]~28_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251_combout\);

-- Location: LCCOMB_X100_Y34_N0
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X100_Y34_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~248_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~249_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~248_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~249_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~248_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~249_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~248_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[86]~249_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X100_Y34_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~247_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~247_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~247_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~247_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X100_Y34_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~346_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~246_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~346_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[88]~246_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y34_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y34_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~347_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[87]~362_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~347_combout\);

-- Location: LCCOMB_X100_Y34_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~252_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~252_combout\);

-- Location: LCCOMB_X100_Y34_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[15]~30_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \disaply_mem|data_in_complement[15]~30_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\);

-- Location: LCCOMB_X99_Y34_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~253_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~253_combout\);

-- Location: LCCOMB_X99_Y34_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~254_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[14]~28_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~254_combout\);

-- Location: LCCOMB_X100_Y34_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~255_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~251_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[85]~250_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~255_combout\);

-- Location: LCCOMB_X99_Y34_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257_combout\ = (\disaply_mem|data_in_complement[13]~26_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[13]~26_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257_combout\);

-- Location: LCCOMB_X99_Y34_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256_combout\ = (\disaply_mem|data_in_complement[13]~26_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[13]~26_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256_combout\);

-- Location: LCCOMB_X100_Y34_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X100_Y34_N24
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~254_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~255_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~254_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~255_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~254_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~255_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~254_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[91]~255_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X100_Y34_N26
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~253_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~253_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~253_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X100_Y34_N28
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~347_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~252_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~347_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[93]~252_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y34_N30
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y34_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~348_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[92]~363_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~348_combout\);

-- Location: LCCOMB_X99_Y34_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~258_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~258_combout\);

-- Location: LCCOMB_X99_Y34_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~260_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~260_combout\);

-- Location: LCCOMB_X99_Y34_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[14]~28_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \disaply_mem|data_in_complement[14]~28_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\);

-- Location: LCCOMB_X99_Y34_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~262_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~257_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[90]~256_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~262_combout\);

-- Location: LCCOMB_X99_Y34_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~261_combout\ = (\disaply_mem|data_in_complement[13]~26_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[13]~26_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~261_combout\);

-- Location: LCCOMB_X99_Y34_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[12]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[12]~24_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263_combout\);

-- Location: LCCOMB_X98_Y33_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[12]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[12]~24_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264_combout\);

-- Location: LCCOMB_X99_Y37_N14
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X99_Y37_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~262_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~261_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~262_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~261_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~262_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~261_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~262_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[96]~261_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X99_Y37_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~260_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~260_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~260_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~260_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X99_Y37_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~348_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~258_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~348_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[98]~258_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y37_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y37_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~265_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~265_combout\);

-- Location: LCCOMB_X99_Y34_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~349_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[97]~259_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~349_combout\);

-- Location: LCCOMB_X99_Y34_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[13]~26_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[13]~26_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\);

-- Location: LCCOMB_X99_Y37_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~266_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~266_combout\);

-- Location: LCCOMB_X99_Y37_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~267_combout\ = (\disaply_mem|data_in_complement[12]~24_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[12]~24_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~267_combout\);

-- Location: LCCOMB_X99_Y37_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~268_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~264_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[95]~263_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~268_combout\);

-- Location: LCCOMB_X98_Y37_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269_combout\ = (\disaply_mem|data_in_complement[11]~22_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[11]~22_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269_combout\);

-- Location: LCCOMB_X98_Y37_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270_combout\ = (\disaply_mem|data_in_complement[11]~22_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[11]~22_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270_combout\);

-- Location: LCCOMB_X99_Y37_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X99_Y37_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~267_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~268_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~267_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~268_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~267_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~268_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~267_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[101]~268_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X99_Y37_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~266_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~266_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~266_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X99_Y37_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~265_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~349_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~265_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[103]~349_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y37_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y37_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~350_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[102]~364_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~350_combout\);

-- Location: LCCOMB_X98_Y37_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~271_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~271_combout\);

-- Location: LCCOMB_X98_Y37_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~272_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~272_combout\);

-- Location: LCCOMB_X99_Y37_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[12]~24_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[12]~24_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\);

-- Location: LCCOMB_X98_Y37_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~273_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[11]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[11]~22_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~273_combout\);

-- Location: LCCOMB_X98_Y37_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~274_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~270_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[100]~269_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~274_combout\);

-- Location: LCCOMB_X98_Y37_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[10]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[10]~20_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276_combout\);

-- Location: LCCOMB_X98_Y37_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[10]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[10]~20_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275_combout\);

-- Location: LCCOMB_X98_Y37_N0
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X98_Y37_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~273_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~274_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~273_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~274_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~273_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~274_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~273_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[106]~274_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X98_Y37_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~272_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~272_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~272_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~272_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X98_Y37_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~350_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~271_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~350_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[108]~271_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\);

-- Location: LCCOMB_X98_Y37_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\);

-- Location: LCCOMB_X98_Y37_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~351_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[107]~365_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~351_combout\);

-- Location: LCCOMB_X98_Y36_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~277_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~277_combout\);

-- Location: LCCOMB_X98_Y36_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~279_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~279_combout\);

-- Location: LCCOMB_X98_Y37_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[11]~22_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[11]~22_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\);

-- Location: LCCOMB_X98_Y37_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~281_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~276_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[105]~275_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~281_combout\);

-- Location: LCCOMB_X98_Y36_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~280_combout\ = (\disaply_mem|data_in_complement[10]~20_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[10]~20_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~280_combout\);

-- Location: LCCOMB_X98_Y36_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283_combout\ = (\disaply_mem|data_in_complement[9]~18_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[9]~18_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283_combout\);

-- Location: LCCOMB_X98_Y36_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282_combout\ = (\disaply_mem|data_in_complement[9]~18_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[9]~18_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282_combout\);

-- Location: LCCOMB_X98_Y36_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X98_Y36_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~281_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~280_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~281_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~280_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~281_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~280_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~281_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[111]~280_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X98_Y36_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~279_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~279_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~279_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~279_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X98_Y36_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~351_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~277_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~351_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[113]~277_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\);

-- Location: LCCOMB_X98_Y36_N12
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\);

-- Location: LCCOMB_X98_Y36_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~352_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[112]~278_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~352_combout\);

-- Location: LCCOMB_X98_Y36_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~284_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~284_combout\);

-- Location: LCCOMB_X98_Y36_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[10]~20_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datac => \disaply_mem|data_in_complement[10]~20_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\);

-- Location: LCCOMB_X99_Y36_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~286_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~286_combout\);

-- Location: LCCOMB_X98_Y36_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~288_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~282_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[110]~283_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~288_combout\);

-- Location: LCCOMB_X98_Y36_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~287_combout\ = (\disaply_mem|data_in_complement[9]~18_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[9]~18_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~287_combout\);

-- Location: LCCOMB_X99_Y36_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290_combout\ = (\disaply_mem|data_in_complement[8]~16_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[8]~16_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290_combout\);

-- Location: LCCOMB_X99_Y36_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289_combout\ = (\disaply_mem|data_in_complement[8]~16_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[8]~16_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289_combout\);

-- Location: LCCOMB_X99_Y36_N0
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X99_Y36_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~288_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~287_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~288_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~287_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~288_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~287_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~288_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[116]~287_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X99_Y36_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~286_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~286_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~286_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X99_Y36_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~352_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~284_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~352_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[118]~284_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y36_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y36_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~353_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[117]~285_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~353_combout\);

-- Location: LCCOMB_X99_Y36_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~291_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~291_combout\);

-- Location: LCCOMB_X99_Y36_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[9]~18_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[9]~18_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\);

-- Location: LCCOMB_X99_Y36_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~292_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~292_combout\);

-- Location: LCCOMB_X99_Y36_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~294_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~289_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[115]~290_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~294_combout\);

-- Location: LCCOMB_X99_Y36_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~293_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[8]~16_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~293_combout\);

-- Location: LCCOMB_X100_Y36_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295_combout\ = (\disaply_mem|data_in_complement[7]~14_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[7]~14_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295_combout\);

-- Location: LCCOMB_X100_Y36_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296_combout\ = (\disaply_mem|data_in_complement[7]~14_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[7]~14_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296_combout\);

-- Location: LCCOMB_X100_Y36_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X100_Y36_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~294_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~293_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~294_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~293_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~294_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~293_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~294_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[121]~293_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X100_Y36_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~292_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~292_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~292_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X100_Y36_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~353_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~291_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~353_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[123]~291_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y36_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y36_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~297_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~297_combout\);

-- Location: LCCOMB_X99_Y36_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~354_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[122]~366_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~354_combout\);

-- Location: LCCOMB_X99_Y36_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[8]~16_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datab => \disaply_mem|data_in_complement[8]~16_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\);

-- Location: LCCOMB_X101_Y36_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~298_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~298_combout\);

-- Location: LCCOMB_X100_Y36_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~299_combout\ = (\disaply_mem|data_in_complement[7]~14_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[7]~14_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~299_combout\);

-- Location: LCCOMB_X100_Y36_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~300_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~296_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[120]~295_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~300_combout\);

-- Location: LCCOMB_X100_Y35_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[6]~12_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302_combout\);

-- Location: LCCOMB_X100_Y35_N0
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[6]~12_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301_combout\);

-- Location: LCCOMB_X100_Y36_N14
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X100_Y36_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~299_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~300_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~299_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~300_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~299_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~300_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~299_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[126]~300_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X100_Y36_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~298_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~298_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~298_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X100_Y36_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~297_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~354_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~297_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[128]~354_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y36_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y36_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~303_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~303_combout\);

-- Location: LCCOMB_X100_Y36_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~355_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[127]~367_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~355_combout\);

-- Location: LCCOMB_X100_Y36_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[7]~14_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[7]~14_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\);

-- Location: LCCOMB_X101_Y35_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~304_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~304_combout\);

-- Location: LCCOMB_X100_Y35_N26
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~306_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~302_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[125]~301_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~306_combout\);

-- Location: LCCOMB_X100_Y35_N24
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~305_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[6]~12_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~305_combout\);

-- Location: LCCOMB_X101_Y35_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308_combout\ = (\disaply_mem|data_in_complement[5]~10_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[5]~10_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308_combout\);

-- Location: LCCOMB_X101_Y35_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307_combout\ = (\disaply_mem|data_in_complement[5]~10_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[5]~10_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307_combout\);

-- Location: LCCOMB_X101_Y35_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X101_Y35_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~306_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~305_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~306_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~305_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~306_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~305_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~306_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[131]~305_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X101_Y35_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~304_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~304_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~304_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X101_Y35_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~303_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~355_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~303_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[133]~355_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\);

-- Location: LCCOMB_X101_Y35_N24
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y35_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~309_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~309_combout\);

-- Location: LCCOMB_X101_Y35_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~356_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[132]~368_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~356_combout\);

-- Location: LCCOMB_X100_Y35_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[6]~12_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datab => \disaply_mem|data_in_complement[6]~12_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\);

-- Location: LCCOMB_X100_Y35_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~310_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~310_combout\);

-- Location: LCCOMB_X101_Y35_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~311_combout\ = (\disaply_mem|data_in_complement[5]~10_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[5]~10_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~311_combout\);

-- Location: LCCOMB_X101_Y35_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~312_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~308_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[130]~307_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~312_combout\);

-- Location: LCCOMB_X100_Y35_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314_combout\ = (\disaply_mem|data_in_complement[4]~8_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[4]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314_combout\);

-- Location: LCCOMB_X100_Y35_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313_combout\ = (\disaply_mem|data_in_complement[4]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[4]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313_combout\);

-- Location: LCCOMB_X100_Y35_N2
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X100_Y35_N4
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~311_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~312_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~311_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~312_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~311_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~312_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~311_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[136]~312_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X100_Y35_N6
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~310_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~310_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~310_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X100_Y35_N8
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~309_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~356_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~309_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[138]~356_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y35_N10
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y35_N20
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~357_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\) # 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[137]~369_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~357_combout\);

-- Location: LCCOMB_X99_Y35_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\);

-- Location: LCCOMB_X99_Y35_N6
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~316_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~316_combout\);

-- Location: LCCOMB_X100_Y35_N18
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & 
-- ((\disaply_mem|data_in_complement[5]~10_combout\))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datac => \disaply_mem|data_in_complement[5]~10_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\);

-- Location: LCCOMB_X99_Y35_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~317_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[4]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~317_combout\);

-- Location: LCCOMB_X100_Y35_N22
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~318_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~314_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[135]~313_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~318_combout\);

-- Location: LCCOMB_X99_Y35_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[3]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319_combout\);

-- Location: LCCOMB_X99_Y35_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[3]~6_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320_combout\);

-- Location: LCCOMB_X99_Y35_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320_combout\,
	datad => VCC,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X99_Y35_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~317_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~318_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~317_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~318_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~317_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~318_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~317_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[141]~318_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X99_Y35_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~316_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~316_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~316_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~316_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X99_Y35_N24
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~357_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~357_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[143]~315_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y35_N26
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y35_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~321_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~321_combout\);

-- Location: LCCOMB_X99_Y35_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~358_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[142]~370_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~358_combout\);

-- Location: LCCOMB_X99_Y35_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[4]~8_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \disaply_mem|data_in_complement[4]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\);

-- Location: LCCOMB_X98_Y35_N14
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~322_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~322_combout\);

-- Location: LCCOMB_X99_Y35_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~324_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~320_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[140]~319_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~324_combout\);

-- Location: LCCOMB_X98_Y35_N16
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~323_combout\ = (\disaply_mem|data_in_complement[3]~6_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|data_in_complement[3]~6_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~323_combout\);

-- Location: LCCOMB_X98_Y35_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~325_combout\ = (\disaply_mem|data_in_complement[2]~4_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[2]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~325_combout\);

-- Location: LCCOMB_X98_Y35_N4
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~326_combout\ = (\disaply_mem|data_in_complement[2]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[2]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~326_combout\);

-- Location: LCCOMB_X98_Y35_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~325_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~326_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~325_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~326_combout\,
	datad => VCC,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X98_Y35_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~324_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~323_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~324_combout\ & 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~323_combout\)))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~324_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~323_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~324_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[146]~323_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X98_Y35_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~322_combout\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~322_combout\)))))
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\) # 
-- (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~322_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X98_Y35_N24
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~321_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~358_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~321_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[148]~358_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\);

-- Location: LCCOMB_X98_Y35_N26
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y32_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~327_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~327_combout\);

-- Location: LCCOMB_X98_Y35_N30
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~359_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\) # 
-- ((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[147]~371_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~359_combout\);

-- Location: LCCOMB_X95_Y32_N10
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~329_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~329_combout\);

-- Location: LCCOMB_X98_Y35_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~328_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- (\disaply_mem|data_in_complement[3]~6_combout\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[3]~6_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~328_combout\);

-- Location: LCCOMB_X98_Y35_N12
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~331_combout\ = (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~326_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~326_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[145]~325_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~331_combout\);

-- Location: LCCOMB_X98_Y35_N28
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~330_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & \disaply_mem|data_in_complement[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \disaply_mem|data_in_complement[2]~4_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~330_combout\);

-- Location: LCCOMB_X96_Y32_N2
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~332_combout\ = (\disaply_mem|data_in_complement[1]~2_combout\ & \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[1]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~332_combout\);

-- Location: LCCOMB_X96_Y32_N8
\disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~333_combout\ = (\disaply_mem|data_in_complement[1]~2_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[1]~2_combout\,
	datac => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~333_combout\);

-- Location: LCCOMB_X95_Y32_N16
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~332_combout\) # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~333_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~332_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[150]~333_combout\,
	datad => VCC,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\);

-- Location: LCCOMB_X95_Y32_N18
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~331_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~330_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~331_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[151]~330_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\);

-- Location: LCCOMB_X95_Y32_N20
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~329_combout\) 
-- # (\disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~329_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[152]~328_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\);

-- Location: LCCOMB_X95_Y32_N22
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~327_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~359_combout\ & 
-- !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~327_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|StageOut[153]~359_combout\,
	datad => VCC,
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\,
	cout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y32_N24
\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	combout => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\);

-- Location: LCCOMB_X98_Y33_N4
\disaply_mem|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~0_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & VCC)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (GND)))
-- \disaply_mem|Add3~1\ = CARRY((!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & !\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datad => VCC,
	combout => \disaply_mem|Add3~0_combout\,
	cout => \disaply_mem|Add3~1\);

-- Location: LCCOMB_X98_Y33_N6
\disaply_mem|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|Add3~1\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\disaply_mem|Add3~1\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\disaply_mem|Add3~1\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (\disaply_mem|Add3~1\ & VCC))))
-- \disaply_mem|Add3~3\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\) # (!\disaply_mem|Add3~1\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & !\disaply_mem|Add3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~1\,
	combout => \disaply_mem|Add3~2_combout\,
	cout => \disaply_mem|Add3~3\);

-- Location: LCCOMB_X98_Y33_N8
\disaply_mem|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~4_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~3\)))) # (GND)
-- \disaply_mem|Add3~5\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & !\disaply_mem|Add3~3\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~3\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~3\,
	combout => \disaply_mem|Add3~4_combout\,
	cout => \disaply_mem|Add3~5\);

-- Location: LCCOMB_X98_Y33_N10
\disaply_mem|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~6_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & ((\disaply_mem|Add3~5\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\disaply_mem|Add3~5\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (!\disaply_mem|Add3~5\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & (\disaply_mem|Add3~5\ & VCC))))
-- \disaply_mem|Add3~7\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\) # (!\disaply_mem|Add3~5\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & !\disaply_mem|Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~5\,
	combout => \disaply_mem|Add3~6_combout\,
	cout => \disaply_mem|Add3~7\);

-- Location: LCCOMB_X98_Y33_N12
\disaply_mem|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~8_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~7\)))) # (GND)
-- \disaply_mem|Add3~9\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & !\disaply_mem|Add3~7\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~7\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~7\,
	combout => \disaply_mem|Add3~8_combout\,
	cout => \disaply_mem|Add3~9\);

-- Location: LCCOMB_X98_Y33_N14
\disaply_mem|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~10_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Add3~9\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (!\disaply_mem|Add3~9\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (!\disaply_mem|Add3~9\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\disaply_mem|Add3~9\ & VCC))))
-- \disaply_mem|Add3~11\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\) # (!\disaply_mem|Add3~9\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & !\disaply_mem|Add3~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~9\,
	combout => \disaply_mem|Add3~10_combout\,
	cout => \disaply_mem|Add3~11\);

-- Location: LCCOMB_X98_Y33_N16
\disaply_mem|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~12_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~11\)))) # (GND)
-- \disaply_mem|Add3~13\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & !\disaply_mem|Add3~11\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~11\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~11\,
	combout => \disaply_mem|Add3~12_combout\,
	cout => \disaply_mem|Add3~13\);

-- Location: LCCOMB_X98_Y33_N18
\disaply_mem|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~14_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & ((\disaply_mem|Add3~13\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (!\disaply_mem|Add3~13\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (!\disaply_mem|Add3~13\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & (\disaply_mem|Add3~13\ & VCC))))
-- \disaply_mem|Add3~15\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\) # (!\disaply_mem|Add3~13\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & !\disaply_mem|Add3~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~13\,
	combout => \disaply_mem|Add3~14_combout\,
	cout => \disaply_mem|Add3~15\);

-- Location: LCCOMB_X98_Y33_N20
\disaply_mem|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~16_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~15\)))) # (GND)
-- \disaply_mem|Add3~17\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & !\disaply_mem|Add3~15\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~15\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~15\,
	combout => \disaply_mem|Add3~16_combout\,
	cout => \disaply_mem|Add3~17\);

-- Location: LCCOMB_X98_Y33_N22
\disaply_mem|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~18_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Add3~17\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\disaply_mem|Add3~17\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\disaply_mem|Add3~17\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\disaply_mem|Add3~17\ & VCC))))
-- \disaply_mem|Add3~19\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\) # (!\disaply_mem|Add3~17\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & !\disaply_mem|Add3~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~17\,
	combout => \disaply_mem|Add3~18_combout\,
	cout => \disaply_mem|Add3~19\);

-- Location: LCCOMB_X98_Y33_N24
\disaply_mem|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~20_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~19\)))) # (GND)
-- \disaply_mem|Add3~21\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & !\disaply_mem|Add3~19\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~19\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~19\,
	combout => \disaply_mem|Add3~20_combout\,
	cout => \disaply_mem|Add3~21\);

-- Location: LCCOMB_X98_Y33_N26
\disaply_mem|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~22_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & ((\disaply_mem|Add3~21\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\disaply_mem|Add3~21\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (!\disaply_mem|Add3~21\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & (\disaply_mem|Add3~21\ & VCC))))
-- \disaply_mem|Add3~23\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\) # (!\disaply_mem|Add3~21\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & !\disaply_mem|Add3~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~21\,
	combout => \disaply_mem|Add3~22_combout\,
	cout => \disaply_mem|Add3~23\);

-- Location: LCCOMB_X98_Y33_N28
\disaply_mem|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~24_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~23\)))) # (GND)
-- \disaply_mem|Add3~25\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & !\disaply_mem|Add3~23\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~23\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~23\,
	combout => \disaply_mem|Add3~24_combout\,
	cout => \disaply_mem|Add3~25\);

-- Location: LCCOMB_X98_Y33_N30
\disaply_mem|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~26_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Add3~25\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\disaply_mem|Add3~25\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (!\disaply_mem|Add3~25\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\disaply_mem|Add3~25\ & VCC))))
-- \disaply_mem|Add3~27\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\) # (!\disaply_mem|Add3~25\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\disaply_mem|Add3~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~25\,
	combout => \disaply_mem|Add3~26_combout\,
	cout => \disaply_mem|Add3~27\);

-- Location: LCCOMB_X98_Y32_N0
\disaply_mem|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~28_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~27\)))) # (GND)
-- \disaply_mem|Add3~29\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & !\disaply_mem|Add3~27\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~27\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~27\,
	combout => \disaply_mem|Add3~28_combout\,
	cout => \disaply_mem|Add3~29\);

-- Location: LCCOMB_X98_Y32_N2
\disaply_mem|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~30_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Add3~29\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\disaply_mem|Add3~29\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\disaply_mem|Add3~29\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\disaply_mem|Add3~29\ & VCC))))
-- \disaply_mem|Add3~31\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (!\disaply_mem|Add3~29\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\disaply_mem|Add3~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~29\,
	combout => \disaply_mem|Add3~30_combout\,
	cout => \disaply_mem|Add3~31\);

-- Location: LCCOMB_X98_Y32_N4
\disaply_mem|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~32_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~31\)))) # (GND)
-- \disaply_mem|Add3~33\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\disaply_mem|Add3~31\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~31\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~31\,
	combout => \disaply_mem|Add3~32_combout\,
	cout => \disaply_mem|Add3~33\);

-- Location: LCCOMB_X98_Y32_N6
\disaply_mem|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~34_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\disaply_mem|Add3~33\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\disaply_mem|Add3~33\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\disaply_mem|Add3~33\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\disaply_mem|Add3~33\ & VCC))))
-- \disaply_mem|Add3~35\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (!\disaply_mem|Add3~33\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\disaply_mem|Add3~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~33\,
	combout => \disaply_mem|Add3~34_combout\,
	cout => \disaply_mem|Add3~35\);

-- Location: LCCOMB_X98_Y32_N8
\disaply_mem|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~36_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~35\)))) # (GND)
-- \disaply_mem|Add3~37\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\disaply_mem|Add3~35\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~35\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~35\,
	combout => \disaply_mem|Add3~36_combout\,
	cout => \disaply_mem|Add3~37\);

-- Location: LCCOMB_X98_Y32_N10
\disaply_mem|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~38_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\disaply_mem|Add3~37\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\disaply_mem|Add3~37\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\disaply_mem|Add3~37\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\disaply_mem|Add3~37\ & VCC))))
-- \disaply_mem|Add3~39\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (!\disaply_mem|Add3~37\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\disaply_mem|Add3~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~37\,
	combout => \disaply_mem|Add3~38_combout\,
	cout => \disaply_mem|Add3~39\);

-- Location: LCCOMB_X98_Y32_N12
\disaply_mem|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~40_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~39\)))) # (GND)
-- \disaply_mem|Add3~41\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\disaply_mem|Add3~39\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~39\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~39\,
	combout => \disaply_mem|Add3~40_combout\,
	cout => \disaply_mem|Add3~41\);

-- Location: LCCOMB_X98_Y32_N14
\disaply_mem|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~42_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Add3~41\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\disaply_mem|Add3~41\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\disaply_mem|Add3~41\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\disaply_mem|Add3~41\ & VCC))))
-- \disaply_mem|Add3~43\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\disaply_mem|Add3~41\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\disaply_mem|Add3~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~41\,
	combout => \disaply_mem|Add3~42_combout\,
	cout => \disaply_mem|Add3~43\);

-- Location: LCCOMB_X98_Y32_N16
\disaply_mem|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~44_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~43\)))) # (GND)
-- \disaply_mem|Add3~45\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\disaply_mem|Add3~43\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~43\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~43\,
	combout => \disaply_mem|Add3~44_combout\,
	cout => \disaply_mem|Add3~45\);

-- Location: LCCOMB_X98_Y32_N18
\disaply_mem|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~46_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\disaply_mem|Add3~45\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\disaply_mem|Add3~45\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\disaply_mem|Add3~45\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\disaply_mem|Add3~45\ & VCC))))
-- \disaply_mem|Add3~47\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\disaply_mem|Add3~45\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\disaply_mem|Add3~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~45\,
	combout => \disaply_mem|Add3~46_combout\,
	cout => \disaply_mem|Add3~47\);

-- Location: LCCOMB_X98_Y32_N20
\disaply_mem|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~48_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (!\disaply_mem|Add3~47\)))) # (GND)
-- \disaply_mem|Add3~49\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\disaply_mem|Add3~47\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~47\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~47\,
	combout => \disaply_mem|Add3~48_combout\,
	cout => \disaply_mem|Add3~49\);

-- Location: LCCOMB_X98_Y32_N22
\disaply_mem|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~50_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\disaply_mem|Add3~49\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\disaply_mem|Add3~49\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\disaply_mem|Add3~49\)) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\disaply_mem|Add3~49\ & VCC))))
-- \disaply_mem|Add3~51\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\disaply_mem|Add3~49\))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\disaply_mem|Add3~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~49\,
	combout => \disaply_mem|Add3~50_combout\,
	cout => \disaply_mem|Add3~51\);

-- Location: LCCOMB_X98_Y32_N24
\disaply_mem|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~52_combout\ = ((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (!\disaply_mem|Add3~51\)))) # (GND)
-- \disaply_mem|Add3~53\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\disaply_mem|Add3~51\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((!\disaply_mem|Add3~51\) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~51\,
	combout => \disaply_mem|Add3~52_combout\,
	cout => \disaply_mem|Add3~53\);

-- Location: LCCOMB_X97_Y33_N2
\disaply_mem|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~0_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & ((\disaply_mem|data_in_complement[1]~2_combout\) # (GND))) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & (\disaply_mem|data_in_complement[1]~2_combout\ $ (VCC)))
-- \disaply_mem|Add4~1\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\) # (\disaply_mem|data_in_complement[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datab => \disaply_mem|data_in_complement[1]~2_combout\,
	datad => VCC,
	combout => \disaply_mem|Add4~0_combout\,
	cout => \disaply_mem|Add4~1\);

-- Location: LCCOMB_X97_Y33_N4
\disaply_mem|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~2_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|data_in_complement[2]~4_combout\ & (\disaply_mem|Add4~1\ & VCC)) # (!\disaply_mem|data_in_complement[2]~4_combout\ & 
-- (!\disaply_mem|Add4~1\)))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((\disaply_mem|data_in_complement[2]~4_combout\ & (!\disaply_mem|Add4~1\)) # (!\disaply_mem|data_in_complement[2]~4_combout\ & 
-- ((\disaply_mem|Add4~1\) # (GND)))))
-- \disaply_mem|Add4~3\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & (!\disaply_mem|data_in_complement[2]~4_combout\ & !\disaply_mem|Add4~1\)) # 
-- (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & ((!\disaply_mem|Add4~1\) # (!\disaply_mem|data_in_complement[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \disaply_mem|data_in_complement[2]~4_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~1\,
	combout => \disaply_mem|Add4~2_combout\,
	cout => \disaply_mem|Add4~3\);

-- Location: LCCOMB_X97_Y33_N6
\disaply_mem|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~4_combout\ = ((\disaply_mem|Add3~0_combout\ $ (\disaply_mem|data_in_complement[3]~6_combout\ $ (\disaply_mem|Add4~3\)))) # (GND)
-- \disaply_mem|Add4~5\ = CARRY((\disaply_mem|Add3~0_combout\ & (\disaply_mem|data_in_complement[3]~6_combout\ & !\disaply_mem|Add4~3\)) # (!\disaply_mem|Add3~0_combout\ & ((\disaply_mem|data_in_complement[3]~6_combout\) # (!\disaply_mem|Add4~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~0_combout\,
	datab => \disaply_mem|data_in_complement[3]~6_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~3\,
	combout => \disaply_mem|Add4~4_combout\,
	cout => \disaply_mem|Add4~5\);

-- Location: LCCOMB_X97_Y33_N8
\disaply_mem|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~6_combout\ = (\disaply_mem|Add3~2_combout\ & ((\disaply_mem|data_in_complement[4]~8_combout\ & (!\disaply_mem|Add4~5\)) # (!\disaply_mem|data_in_complement[4]~8_combout\ & ((\disaply_mem|Add4~5\) # (GND))))) # 
-- (!\disaply_mem|Add3~2_combout\ & ((\disaply_mem|data_in_complement[4]~8_combout\ & (\disaply_mem|Add4~5\ & VCC)) # (!\disaply_mem|data_in_complement[4]~8_combout\ & (!\disaply_mem|Add4~5\))))
-- \disaply_mem|Add4~7\ = CARRY((\disaply_mem|Add3~2_combout\ & ((!\disaply_mem|Add4~5\) # (!\disaply_mem|data_in_complement[4]~8_combout\))) # (!\disaply_mem|Add3~2_combout\ & (!\disaply_mem|data_in_complement[4]~8_combout\ & !\disaply_mem|Add4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~2_combout\,
	datab => \disaply_mem|data_in_complement[4]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~5\,
	combout => \disaply_mem|Add4~6_combout\,
	cout => \disaply_mem|Add4~7\);

-- Location: LCCOMB_X97_Y33_N10
\disaply_mem|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~8_combout\ = ((\disaply_mem|data_in_complement[5]~10_combout\ $ (\disaply_mem|Add3~4_combout\ $ (\disaply_mem|Add4~7\)))) # (GND)
-- \disaply_mem|Add4~9\ = CARRY((\disaply_mem|data_in_complement[5]~10_combout\ & ((!\disaply_mem|Add4~7\) # (!\disaply_mem|Add3~4_combout\))) # (!\disaply_mem|data_in_complement[5]~10_combout\ & (!\disaply_mem|Add3~4_combout\ & !\disaply_mem|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[5]~10_combout\,
	datab => \disaply_mem|Add3~4_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~7\,
	combout => \disaply_mem|Add4~8_combout\,
	cout => \disaply_mem|Add4~9\);

-- Location: LCCOMB_X97_Y33_N12
\disaply_mem|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~10_combout\ = (\disaply_mem|data_in_complement[6]~12_combout\ & ((\disaply_mem|Add3~6_combout\ & (!\disaply_mem|Add4~9\)) # (!\disaply_mem|Add3~6_combout\ & (\disaply_mem|Add4~9\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[6]~12_combout\ & ((\disaply_mem|Add3~6_combout\ & ((\disaply_mem|Add4~9\) # (GND))) # (!\disaply_mem|Add3~6_combout\ & (!\disaply_mem|Add4~9\))))
-- \disaply_mem|Add4~11\ = CARRY((\disaply_mem|data_in_complement[6]~12_combout\ & (\disaply_mem|Add3~6_combout\ & !\disaply_mem|Add4~9\)) # (!\disaply_mem|data_in_complement[6]~12_combout\ & ((\disaply_mem|Add3~6_combout\) # (!\disaply_mem|Add4~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[6]~12_combout\,
	datab => \disaply_mem|Add3~6_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~9\,
	combout => \disaply_mem|Add4~10_combout\,
	cout => \disaply_mem|Add4~11\);

-- Location: LCCOMB_X97_Y33_N14
\disaply_mem|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~12_combout\ = ((\disaply_mem|data_in_complement[7]~14_combout\ $ (\disaply_mem|Add3~8_combout\ $ (\disaply_mem|Add4~11\)))) # (GND)
-- \disaply_mem|Add4~13\ = CARRY((\disaply_mem|data_in_complement[7]~14_combout\ & ((!\disaply_mem|Add4~11\) # (!\disaply_mem|Add3~8_combout\))) # (!\disaply_mem|data_in_complement[7]~14_combout\ & (!\disaply_mem|Add3~8_combout\ & !\disaply_mem|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[7]~14_combout\,
	datab => \disaply_mem|Add3~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~11\,
	combout => \disaply_mem|Add4~12_combout\,
	cout => \disaply_mem|Add4~13\);

-- Location: LCCOMB_X97_Y33_N16
\disaply_mem|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~14_combout\ = (\disaply_mem|data_in_complement[8]~16_combout\ & ((\disaply_mem|Add3~10_combout\ & (!\disaply_mem|Add4~13\)) # (!\disaply_mem|Add3~10_combout\ & (\disaply_mem|Add4~13\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[8]~16_combout\ & ((\disaply_mem|Add3~10_combout\ & ((\disaply_mem|Add4~13\) # (GND))) # (!\disaply_mem|Add3~10_combout\ & (!\disaply_mem|Add4~13\))))
-- \disaply_mem|Add4~15\ = CARRY((\disaply_mem|data_in_complement[8]~16_combout\ & (\disaply_mem|Add3~10_combout\ & !\disaply_mem|Add4~13\)) # (!\disaply_mem|data_in_complement[8]~16_combout\ & ((\disaply_mem|Add3~10_combout\) # (!\disaply_mem|Add4~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[8]~16_combout\,
	datab => \disaply_mem|Add3~10_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~13\,
	combout => \disaply_mem|Add4~14_combout\,
	cout => \disaply_mem|Add4~15\);

-- Location: LCCOMB_X97_Y33_N18
\disaply_mem|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~16_combout\ = ((\disaply_mem|data_in_complement[9]~18_combout\ $ (\disaply_mem|Add3~12_combout\ $ (\disaply_mem|Add4~15\)))) # (GND)
-- \disaply_mem|Add4~17\ = CARRY((\disaply_mem|data_in_complement[9]~18_combout\ & ((!\disaply_mem|Add4~15\) # (!\disaply_mem|Add3~12_combout\))) # (!\disaply_mem|data_in_complement[9]~18_combout\ & (!\disaply_mem|Add3~12_combout\ & !\disaply_mem|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[9]~18_combout\,
	datab => \disaply_mem|Add3~12_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~15\,
	combout => \disaply_mem|Add4~16_combout\,
	cout => \disaply_mem|Add4~17\);

-- Location: LCCOMB_X97_Y33_N20
\disaply_mem|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~18_combout\ = (\disaply_mem|Add3~14_combout\ & ((\disaply_mem|data_in_complement[10]~20_combout\ & (!\disaply_mem|Add4~17\)) # (!\disaply_mem|data_in_complement[10]~20_combout\ & ((\disaply_mem|Add4~17\) # (GND))))) # 
-- (!\disaply_mem|Add3~14_combout\ & ((\disaply_mem|data_in_complement[10]~20_combout\ & (\disaply_mem|Add4~17\ & VCC)) # (!\disaply_mem|data_in_complement[10]~20_combout\ & (!\disaply_mem|Add4~17\))))
-- \disaply_mem|Add4~19\ = CARRY((\disaply_mem|Add3~14_combout\ & ((!\disaply_mem|Add4~17\) # (!\disaply_mem|data_in_complement[10]~20_combout\))) # (!\disaply_mem|Add3~14_combout\ & (!\disaply_mem|data_in_complement[10]~20_combout\ & 
-- !\disaply_mem|Add4~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~14_combout\,
	datab => \disaply_mem|data_in_complement[10]~20_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~17\,
	combout => \disaply_mem|Add4~18_combout\,
	cout => \disaply_mem|Add4~19\);

-- Location: LCCOMB_X97_Y33_N22
\disaply_mem|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~20_combout\ = ((\disaply_mem|data_in_complement[11]~22_combout\ $ (\disaply_mem|Add3~16_combout\ $ (\disaply_mem|Add4~19\)))) # (GND)
-- \disaply_mem|Add4~21\ = CARRY((\disaply_mem|data_in_complement[11]~22_combout\ & ((!\disaply_mem|Add4~19\) # (!\disaply_mem|Add3~16_combout\))) # (!\disaply_mem|data_in_complement[11]~22_combout\ & (!\disaply_mem|Add3~16_combout\ & 
-- !\disaply_mem|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[11]~22_combout\,
	datab => \disaply_mem|Add3~16_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~19\,
	combout => \disaply_mem|Add4~20_combout\,
	cout => \disaply_mem|Add4~21\);

-- Location: LCCOMB_X97_Y33_N24
\disaply_mem|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~22_combout\ = (\disaply_mem|data_in_complement[12]~24_combout\ & ((\disaply_mem|Add3~18_combout\ & (!\disaply_mem|Add4~21\)) # (!\disaply_mem|Add3~18_combout\ & (\disaply_mem|Add4~21\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[12]~24_combout\ & ((\disaply_mem|Add3~18_combout\ & ((\disaply_mem|Add4~21\) # (GND))) # (!\disaply_mem|Add3~18_combout\ & (!\disaply_mem|Add4~21\))))
-- \disaply_mem|Add4~23\ = CARRY((\disaply_mem|data_in_complement[12]~24_combout\ & (\disaply_mem|Add3~18_combout\ & !\disaply_mem|Add4~21\)) # (!\disaply_mem|data_in_complement[12]~24_combout\ & ((\disaply_mem|Add3~18_combout\) # (!\disaply_mem|Add4~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[12]~24_combout\,
	datab => \disaply_mem|Add3~18_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~21\,
	combout => \disaply_mem|Add4~22_combout\,
	cout => \disaply_mem|Add4~23\);

-- Location: LCCOMB_X97_Y33_N26
\disaply_mem|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~24_combout\ = ((\disaply_mem|Add3~20_combout\ $ (\disaply_mem|data_in_complement[13]~26_combout\ $ (\disaply_mem|Add4~23\)))) # (GND)
-- \disaply_mem|Add4~25\ = CARRY((\disaply_mem|Add3~20_combout\ & (\disaply_mem|data_in_complement[13]~26_combout\ & !\disaply_mem|Add4~23\)) # (!\disaply_mem|Add3~20_combout\ & ((\disaply_mem|data_in_complement[13]~26_combout\) # (!\disaply_mem|Add4~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~20_combout\,
	datab => \disaply_mem|data_in_complement[13]~26_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~23\,
	combout => \disaply_mem|Add4~24_combout\,
	cout => \disaply_mem|Add4~25\);

-- Location: LCCOMB_X97_Y33_N28
\disaply_mem|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~26_combout\ = (\disaply_mem|data_in_complement[14]~28_combout\ & ((\disaply_mem|Add3~22_combout\ & (!\disaply_mem|Add4~25\)) # (!\disaply_mem|Add3~22_combout\ & (\disaply_mem|Add4~25\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[14]~28_combout\ & ((\disaply_mem|Add3~22_combout\ & ((\disaply_mem|Add4~25\) # (GND))) # (!\disaply_mem|Add3~22_combout\ & (!\disaply_mem|Add4~25\))))
-- \disaply_mem|Add4~27\ = CARRY((\disaply_mem|data_in_complement[14]~28_combout\ & (\disaply_mem|Add3~22_combout\ & !\disaply_mem|Add4~25\)) # (!\disaply_mem|data_in_complement[14]~28_combout\ & ((\disaply_mem|Add3~22_combout\) # (!\disaply_mem|Add4~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[14]~28_combout\,
	datab => \disaply_mem|Add3~22_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~25\,
	combout => \disaply_mem|Add4~26_combout\,
	cout => \disaply_mem|Add4~27\);

-- Location: LCCOMB_X97_Y33_N30
\disaply_mem|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~28_combout\ = ((\disaply_mem|data_in_complement[15]~30_combout\ $ (\disaply_mem|Add3~24_combout\ $ (\disaply_mem|Add4~27\)))) # (GND)
-- \disaply_mem|Add4~29\ = CARRY((\disaply_mem|data_in_complement[15]~30_combout\ & ((!\disaply_mem|Add4~27\) # (!\disaply_mem|Add3~24_combout\))) # (!\disaply_mem|data_in_complement[15]~30_combout\ & (!\disaply_mem|Add3~24_combout\ & 
-- !\disaply_mem|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[15]~30_combout\,
	datab => \disaply_mem|Add3~24_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~27\,
	combout => \disaply_mem|Add4~28_combout\,
	cout => \disaply_mem|Add4~29\);

-- Location: LCCOMB_X97_Y32_N0
\disaply_mem|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~30_combout\ = (\disaply_mem|data_in_complement[16]~32_combout\ & ((\disaply_mem|Add3~26_combout\ & (!\disaply_mem|Add4~29\)) # (!\disaply_mem|Add3~26_combout\ & (\disaply_mem|Add4~29\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[16]~32_combout\ & ((\disaply_mem|Add3~26_combout\ & ((\disaply_mem|Add4~29\) # (GND))) # (!\disaply_mem|Add3~26_combout\ & (!\disaply_mem|Add4~29\))))
-- \disaply_mem|Add4~31\ = CARRY((\disaply_mem|data_in_complement[16]~32_combout\ & (\disaply_mem|Add3~26_combout\ & !\disaply_mem|Add4~29\)) # (!\disaply_mem|data_in_complement[16]~32_combout\ & ((\disaply_mem|Add3~26_combout\) # (!\disaply_mem|Add4~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[16]~32_combout\,
	datab => \disaply_mem|Add3~26_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~29\,
	combout => \disaply_mem|Add4~30_combout\,
	cout => \disaply_mem|Add4~31\);

-- Location: LCCOMB_X97_Y32_N2
\disaply_mem|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~32_combout\ = ((\disaply_mem|data_in_complement[17]~34_combout\ $ (\disaply_mem|Add3~28_combout\ $ (\disaply_mem|Add4~31\)))) # (GND)
-- \disaply_mem|Add4~33\ = CARRY((\disaply_mem|data_in_complement[17]~34_combout\ & ((!\disaply_mem|Add4~31\) # (!\disaply_mem|Add3~28_combout\))) # (!\disaply_mem|data_in_complement[17]~34_combout\ & (!\disaply_mem|Add3~28_combout\ & 
-- !\disaply_mem|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[17]~34_combout\,
	datab => \disaply_mem|Add3~28_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~31\,
	combout => \disaply_mem|Add4~32_combout\,
	cout => \disaply_mem|Add4~33\);

-- Location: LCCOMB_X97_Y32_N4
\disaply_mem|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~34_combout\ = (\disaply_mem|Add3~30_combout\ & ((\disaply_mem|data_in_complement[18]~36_combout\ & (!\disaply_mem|Add4~33\)) # (!\disaply_mem|data_in_complement[18]~36_combout\ & ((\disaply_mem|Add4~33\) # (GND))))) # 
-- (!\disaply_mem|Add3~30_combout\ & ((\disaply_mem|data_in_complement[18]~36_combout\ & (\disaply_mem|Add4~33\ & VCC)) # (!\disaply_mem|data_in_complement[18]~36_combout\ & (!\disaply_mem|Add4~33\))))
-- \disaply_mem|Add4~35\ = CARRY((\disaply_mem|Add3~30_combout\ & ((!\disaply_mem|Add4~33\) # (!\disaply_mem|data_in_complement[18]~36_combout\))) # (!\disaply_mem|Add3~30_combout\ & (!\disaply_mem|data_in_complement[18]~36_combout\ & 
-- !\disaply_mem|Add4~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~30_combout\,
	datab => \disaply_mem|data_in_complement[18]~36_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~33\,
	combout => \disaply_mem|Add4~34_combout\,
	cout => \disaply_mem|Add4~35\);

-- Location: LCCOMB_X97_Y32_N6
\disaply_mem|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~36_combout\ = ((\disaply_mem|Add3~32_combout\ $ (\disaply_mem|data_in_complement[19]~38_combout\ $ (\disaply_mem|Add4~35\)))) # (GND)
-- \disaply_mem|Add4~37\ = CARRY((\disaply_mem|Add3~32_combout\ & (\disaply_mem|data_in_complement[19]~38_combout\ & !\disaply_mem|Add4~35\)) # (!\disaply_mem|Add3~32_combout\ & ((\disaply_mem|data_in_complement[19]~38_combout\) # (!\disaply_mem|Add4~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~32_combout\,
	datab => \disaply_mem|data_in_complement[19]~38_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~35\,
	combout => \disaply_mem|Add4~36_combout\,
	cout => \disaply_mem|Add4~37\);

-- Location: LCCOMB_X97_Y32_N8
\disaply_mem|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~38_combout\ = (\disaply_mem|Add3~34_combout\ & ((\disaply_mem|data_in_complement[20]~40_combout\ & (!\disaply_mem|Add4~37\)) # (!\disaply_mem|data_in_complement[20]~40_combout\ & ((\disaply_mem|Add4~37\) # (GND))))) # 
-- (!\disaply_mem|Add3~34_combout\ & ((\disaply_mem|data_in_complement[20]~40_combout\ & (\disaply_mem|Add4~37\ & VCC)) # (!\disaply_mem|data_in_complement[20]~40_combout\ & (!\disaply_mem|Add4~37\))))
-- \disaply_mem|Add4~39\ = CARRY((\disaply_mem|Add3~34_combout\ & ((!\disaply_mem|Add4~37\) # (!\disaply_mem|data_in_complement[20]~40_combout\))) # (!\disaply_mem|Add3~34_combout\ & (!\disaply_mem|data_in_complement[20]~40_combout\ & 
-- !\disaply_mem|Add4~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~34_combout\,
	datab => \disaply_mem|data_in_complement[20]~40_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~37\,
	combout => \disaply_mem|Add4~38_combout\,
	cout => \disaply_mem|Add4~39\);

-- Location: LCCOMB_X97_Y32_N10
\disaply_mem|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~40_combout\ = ((\disaply_mem|Add3~36_combout\ $ (\disaply_mem|data_in_complement[21]~42_combout\ $ (\disaply_mem|Add4~39\)))) # (GND)
-- \disaply_mem|Add4~41\ = CARRY((\disaply_mem|Add3~36_combout\ & (\disaply_mem|data_in_complement[21]~42_combout\ & !\disaply_mem|Add4~39\)) # (!\disaply_mem|Add3~36_combout\ & ((\disaply_mem|data_in_complement[21]~42_combout\) # (!\disaply_mem|Add4~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~36_combout\,
	datab => \disaply_mem|data_in_complement[21]~42_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~39\,
	combout => \disaply_mem|Add4~40_combout\,
	cout => \disaply_mem|Add4~41\);

-- Location: LCCOMB_X97_Y32_N12
\disaply_mem|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~42_combout\ = (\disaply_mem|data_in_complement[22]~44_combout\ & ((\disaply_mem|Add3~38_combout\ & (!\disaply_mem|Add4~41\)) # (!\disaply_mem|Add3~38_combout\ & (\disaply_mem|Add4~41\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[22]~44_combout\ & ((\disaply_mem|Add3~38_combout\ & ((\disaply_mem|Add4~41\) # (GND))) # (!\disaply_mem|Add3~38_combout\ & (!\disaply_mem|Add4~41\))))
-- \disaply_mem|Add4~43\ = CARRY((\disaply_mem|data_in_complement[22]~44_combout\ & (\disaply_mem|Add3~38_combout\ & !\disaply_mem|Add4~41\)) # (!\disaply_mem|data_in_complement[22]~44_combout\ & ((\disaply_mem|Add3~38_combout\) # (!\disaply_mem|Add4~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[22]~44_combout\,
	datab => \disaply_mem|Add3~38_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~41\,
	combout => \disaply_mem|Add4~42_combout\,
	cout => \disaply_mem|Add4~43\);

-- Location: LCCOMB_X97_Y32_N14
\disaply_mem|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~44_combout\ = ((\disaply_mem|data_in_complement[23]~46_combout\ $ (\disaply_mem|Add3~40_combout\ $ (\disaply_mem|Add4~43\)))) # (GND)
-- \disaply_mem|Add4~45\ = CARRY((\disaply_mem|data_in_complement[23]~46_combout\ & ((!\disaply_mem|Add4~43\) # (!\disaply_mem|Add3~40_combout\))) # (!\disaply_mem|data_in_complement[23]~46_combout\ & (!\disaply_mem|Add3~40_combout\ & 
-- !\disaply_mem|Add4~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[23]~46_combout\,
	datab => \disaply_mem|Add3~40_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~43\,
	combout => \disaply_mem|Add4~44_combout\,
	cout => \disaply_mem|Add4~45\);

-- Location: LCCOMB_X97_Y32_N16
\disaply_mem|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~46_combout\ = (\disaply_mem|data_in_complement[24]~48_combout\ & ((\disaply_mem|Add3~42_combout\ & (!\disaply_mem|Add4~45\)) # (!\disaply_mem|Add3~42_combout\ & (\disaply_mem|Add4~45\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[24]~48_combout\ & ((\disaply_mem|Add3~42_combout\ & ((\disaply_mem|Add4~45\) # (GND))) # (!\disaply_mem|Add3~42_combout\ & (!\disaply_mem|Add4~45\))))
-- \disaply_mem|Add4~47\ = CARRY((\disaply_mem|data_in_complement[24]~48_combout\ & (\disaply_mem|Add3~42_combout\ & !\disaply_mem|Add4~45\)) # (!\disaply_mem|data_in_complement[24]~48_combout\ & ((\disaply_mem|Add3~42_combout\) # (!\disaply_mem|Add4~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[24]~48_combout\,
	datab => \disaply_mem|Add3~42_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~45\,
	combout => \disaply_mem|Add4~46_combout\,
	cout => \disaply_mem|Add4~47\);

-- Location: LCCOMB_X97_Y32_N18
\disaply_mem|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~48_combout\ = ((\disaply_mem|data_in_complement[25]~50_combout\ $ (\disaply_mem|Add3~44_combout\ $ (\disaply_mem|Add4~47\)))) # (GND)
-- \disaply_mem|Add4~49\ = CARRY((\disaply_mem|data_in_complement[25]~50_combout\ & ((!\disaply_mem|Add4~47\) # (!\disaply_mem|Add3~44_combout\))) # (!\disaply_mem|data_in_complement[25]~50_combout\ & (!\disaply_mem|Add3~44_combout\ & 
-- !\disaply_mem|Add4~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[25]~50_combout\,
	datab => \disaply_mem|Add3~44_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~47\,
	combout => \disaply_mem|Add4~48_combout\,
	cout => \disaply_mem|Add4~49\);

-- Location: LCCOMB_X97_Y32_N20
\disaply_mem|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~50_combout\ = (\disaply_mem|Add3~46_combout\ & ((\disaply_mem|data_in_complement[26]~52_combout\ & (!\disaply_mem|Add4~49\)) # (!\disaply_mem|data_in_complement[26]~52_combout\ & ((\disaply_mem|Add4~49\) # (GND))))) # 
-- (!\disaply_mem|Add3~46_combout\ & ((\disaply_mem|data_in_complement[26]~52_combout\ & (\disaply_mem|Add4~49\ & VCC)) # (!\disaply_mem|data_in_complement[26]~52_combout\ & (!\disaply_mem|Add4~49\))))
-- \disaply_mem|Add4~51\ = CARRY((\disaply_mem|Add3~46_combout\ & ((!\disaply_mem|Add4~49\) # (!\disaply_mem|data_in_complement[26]~52_combout\))) # (!\disaply_mem|Add3~46_combout\ & (!\disaply_mem|data_in_complement[26]~52_combout\ & 
-- !\disaply_mem|Add4~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~46_combout\,
	datab => \disaply_mem|data_in_complement[26]~52_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~49\,
	combout => \disaply_mem|Add4~50_combout\,
	cout => \disaply_mem|Add4~51\);

-- Location: LCCOMB_X97_Y32_N22
\disaply_mem|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~52_combout\ = ((\disaply_mem|Add3~48_combout\ $ (\disaply_mem|data_in_complement[27]~54_combout\ $ (\disaply_mem|Add4~51\)))) # (GND)
-- \disaply_mem|Add4~53\ = CARRY((\disaply_mem|Add3~48_combout\ & (\disaply_mem|data_in_complement[27]~54_combout\ & !\disaply_mem|Add4~51\)) # (!\disaply_mem|Add3~48_combout\ & ((\disaply_mem|data_in_complement[27]~54_combout\) # (!\disaply_mem|Add4~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~48_combout\,
	datab => \disaply_mem|data_in_complement[27]~54_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~51\,
	combout => \disaply_mem|Add4~52_combout\,
	cout => \disaply_mem|Add4~53\);

-- Location: LCCOMB_X97_Y32_N24
\disaply_mem|Add4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~54_combout\ = (\disaply_mem|data_in_complement[28]~56_combout\ & ((\disaply_mem|Add3~50_combout\ & (!\disaply_mem|Add4~53\)) # (!\disaply_mem|Add3~50_combout\ & (\disaply_mem|Add4~53\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[28]~56_combout\ & ((\disaply_mem|Add3~50_combout\ & ((\disaply_mem|Add4~53\) # (GND))) # (!\disaply_mem|Add3~50_combout\ & (!\disaply_mem|Add4~53\))))
-- \disaply_mem|Add4~55\ = CARRY((\disaply_mem|data_in_complement[28]~56_combout\ & (\disaply_mem|Add3~50_combout\ & !\disaply_mem|Add4~53\)) # (!\disaply_mem|data_in_complement[28]~56_combout\ & ((\disaply_mem|Add3~50_combout\) # (!\disaply_mem|Add4~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[28]~56_combout\,
	datab => \disaply_mem|Add3~50_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~53\,
	combout => \disaply_mem|Add4~54_combout\,
	cout => \disaply_mem|Add4~55\);

-- Location: LCCOMB_X97_Y32_N26
\disaply_mem|Add4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~56_combout\ = ((\disaply_mem|Add3~52_combout\ $ (\disaply_mem|data_in_complement[29]~58_combout\ $ (\disaply_mem|Add4~55\)))) # (GND)
-- \disaply_mem|Add4~57\ = CARRY((\disaply_mem|Add3~52_combout\ & (\disaply_mem|data_in_complement[29]~58_combout\ & !\disaply_mem|Add4~55\)) # (!\disaply_mem|Add3~52_combout\ & ((\disaply_mem|data_in_complement[29]~58_combout\) # (!\disaply_mem|Add4~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add3~52_combout\,
	datab => \disaply_mem|data_in_complement[29]~58_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~55\,
	combout => \disaply_mem|Add4~56_combout\,
	cout => \disaply_mem|Add4~57\);

-- Location: LCCOMB_X98_Y32_N26
\disaply_mem|Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~54_combout\ = (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\disaply_mem|Add3~53\) # (GND))) # (!\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\disaply_mem|Add3~53\))
-- \disaply_mem|Add3~55\ = CARRY((\disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\disaply_mem|Add3~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \disaply_mem|Add3~53\,
	combout => \disaply_mem|Add3~54_combout\,
	cout => \disaply_mem|Add3~55\);

-- Location: LCCOMB_X97_Y32_N28
\disaply_mem|Add4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~58_combout\ = (\disaply_mem|data_in_complement[30]~60_combout\ & ((\disaply_mem|Add3~54_combout\ & (!\disaply_mem|Add4~57\)) # (!\disaply_mem|Add3~54_combout\ & (\disaply_mem|Add4~57\ & VCC)))) # 
-- (!\disaply_mem|data_in_complement[30]~60_combout\ & ((\disaply_mem|Add3~54_combout\ & ((\disaply_mem|Add4~57\) # (GND))) # (!\disaply_mem|Add3~54_combout\ & (!\disaply_mem|Add4~57\))))
-- \disaply_mem|Add4~59\ = CARRY((\disaply_mem|data_in_complement[30]~60_combout\ & (\disaply_mem|Add3~54_combout\ & !\disaply_mem|Add4~57\)) # (!\disaply_mem|data_in_complement[30]~60_combout\ & ((\disaply_mem|Add3~54_combout\) # (!\disaply_mem|Add4~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|data_in_complement[30]~60_combout\,
	datab => \disaply_mem|Add3~54_combout\,
	datad => VCC,
	cin => \disaply_mem|Add4~57\,
	combout => \disaply_mem|Add4~58_combout\,
	cout => \disaply_mem|Add4~59\);

-- Location: LCCOMB_X98_Y32_N28
\disaply_mem|Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add3~56_combout\ = \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (\disaply_mem|Add3~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	cin => \disaply_mem|Add3~55\,
	combout => \disaply_mem|Add3~56_combout\);

-- Location: LCCOMB_X97_Y32_N30
\disaply_mem|Add4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Add4~60_combout\ = \disaply_mem|data_in_complement[31]~62_combout\ $ (\disaply_mem|Add4~59\ $ (\disaply_mem|Add3~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|data_in_complement[31]~62_combout\,
	datad => \disaply_mem|Add3~56_combout\,
	cin => \disaply_mem|Add4~59\,
	combout => \disaply_mem|Add4~60_combout\);

-- Location: LCCOMB_X96_Y32_N12
\disaply_mem|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~7_combout\ = (!\disaply_mem|Add4~56_combout\ & (!\disaply_mem|Add4~58_combout\ & (!\disaply_mem|Add4~60_combout\ & !\disaply_mem|Add4~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add4~56_combout\,
	datab => \disaply_mem|Add4~58_combout\,
	datac => \disaply_mem|Add4~60_combout\,
	datad => \disaply_mem|Add4~54_combout\,
	combout => \disaply_mem|Equal0~7_combout\);

-- Location: LCCOMB_X96_Y32_N28
\disaply_mem|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~6_combout\ = (!\disaply_mem|Add4~48_combout\ & (!\disaply_mem|Add4~52_combout\ & (!\disaply_mem|Add4~50_combout\ & !\disaply_mem|Add4~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add4~48_combout\,
	datab => \disaply_mem|Add4~52_combout\,
	datac => \disaply_mem|Add4~50_combout\,
	datad => \disaply_mem|Add4~46_combout\,
	combout => \disaply_mem|Equal0~6_combout\);

-- Location: LCCOMB_X96_Y33_N10
\disaply_mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~0_combout\ = (!\disaply_mem|Add4~10_combout\ & (!\disaply_mem|Add4~6_combout\ & (!\disaply_mem|Add4~8_combout\ & !\disaply_mem|Add4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add4~10_combout\,
	datab => \disaply_mem|Add4~6_combout\,
	datac => \disaply_mem|Add4~8_combout\,
	datad => \disaply_mem|Add4~12_combout\,
	combout => \disaply_mem|Equal0~0_combout\);

-- Location: LCCOMB_X96_Y32_N0
\disaply_mem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~3_combout\ = (!\disaply_mem|Add4~34_combout\ & (!\disaply_mem|Add4~36_combout\ & (!\disaply_mem|Add4~30_combout\ & !\disaply_mem|Add4~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add4~34_combout\,
	datab => \disaply_mem|Add4~36_combout\,
	datac => \disaply_mem|Add4~30_combout\,
	datad => \disaply_mem|Add4~32_combout\,
	combout => \disaply_mem|Equal0~3_combout\);

-- Location: LCCOMB_X97_Y33_N0
\disaply_mem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~2_combout\ = (!\disaply_mem|Add4~28_combout\ & (!\disaply_mem|Add4~22_combout\ & (!\disaply_mem|Add4~24_combout\ & !\disaply_mem|Add4~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add4~28_combout\,
	datab => \disaply_mem|Add4~22_combout\,
	datac => \disaply_mem|Add4~24_combout\,
	datad => \disaply_mem|Add4~26_combout\,
	combout => \disaply_mem|Equal0~2_combout\);

-- Location: LCCOMB_X96_Y33_N20
\disaply_mem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~1_combout\ = (!\disaply_mem|Add4~20_combout\ & (!\disaply_mem|Add4~16_combout\ & (!\disaply_mem|Add4~18_combout\ & !\disaply_mem|Add4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add4~20_combout\,
	datab => \disaply_mem|Add4~16_combout\,
	datac => \disaply_mem|Add4~18_combout\,
	datad => \disaply_mem|Add4~14_combout\,
	combout => \disaply_mem|Equal0~1_combout\);

-- Location: LCCOMB_X96_Y33_N30
\disaply_mem|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~4_combout\ = (\disaply_mem|Equal0~0_combout\ & (\disaply_mem|Equal0~3_combout\ & (\disaply_mem|Equal0~2_combout\ & \disaply_mem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~0_combout\,
	datab => \disaply_mem|Equal0~3_combout\,
	datac => \disaply_mem|Equal0~2_combout\,
	datad => \disaply_mem|Equal0~1_combout\,
	combout => \disaply_mem|Equal0~4_combout\);

-- Location: LCCOMB_X96_Y32_N18
\disaply_mem|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~5_combout\ = (!\disaply_mem|Add4~40_combout\ & (!\disaply_mem|Add4~42_combout\ & (!\disaply_mem|Add4~38_combout\ & !\disaply_mem|Add4~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Add4~40_combout\,
	datab => \disaply_mem|Add4~42_combout\,
	datac => \disaply_mem|Add4~38_combout\,
	datad => \disaply_mem|Add4~44_combout\,
	combout => \disaply_mem|Equal0~5_combout\);

-- Location: LCCOMB_X96_Y32_N22
\disaply_mem|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~8_combout\ = (\disaply_mem|Equal0~7_combout\ & (\disaply_mem|Equal0~6_combout\ & (\disaply_mem|Equal0~4_combout\ & \disaply_mem|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~7_combout\,
	datab => \disaply_mem|Equal0~6_combout\,
	datac => \disaply_mem|Equal0~4_combout\,
	datad => \disaply_mem|Equal0~5_combout\,
	combout => \disaply_mem|Equal0~8_combout\);

-- Location: LCCOMB_X87_Y36_N28
\disaply_mem|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal12~0_combout\ = (\disaply_mem|Add4~2_combout\ & \disaply_mem|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Add4~2_combout\,
	datac => \disaply_mem|Add4~4_combout\,
	combout => \disaply_mem|Equal12~0_combout\);

-- Location: LCCOMB_X86_Y36_N30
\disaply_mem|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal12~1_combout\ = (\disaply_mem|Equal0~8_combout\ & (!\disaply_mem|Add4~0_combout\ & (!\mem|Mux63~20_combout\ & \disaply_mem|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Add4~0_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|Equal12~0_combout\,
	combout => \disaply_mem|Equal12~1_combout\);

-- Location: LCCOMB_X96_Y32_N26
\disaply_mem|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal2~0_combout\ = (\disaply_mem|Equal0~8_combout\ & (!\mem|Mux63~20_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (!\disaply_mem|data_in_complement[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|data_in_complement[1]~2_combout\,
	combout => \disaply_mem|Equal2~0_combout\);

-- Location: LCCOMB_X87_Y36_N18
\disaply_mem|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal8~0_combout\ = (!\disaply_mem|Add4~2_combout\ & \disaply_mem|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Add4~2_combout\,
	datac => \disaply_mem|Add4~4_combout\,
	combout => \disaply_mem|Equal8~0_combout\);

-- Location: LCCOMB_X86_Y36_N28
\disaply_mem|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal11~0_combout\ = (\disaply_mem|Equal0~8_combout\ & (\disaply_mem|Add4~0_combout\ & (\mem|Mux63~20_combout\ & \disaply_mem|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Add4~0_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|Equal8~0_combout\,
	combout => \disaply_mem|Equal11~0_combout\);

-- Location: LCCOMB_X87_Y36_N6
\disaply_mem|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal4~0_combout\ = (\disaply_mem|Add4~2_combout\ & !\disaply_mem|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Add4~2_combout\,
	datac => \disaply_mem|Add4~4_combout\,
	combout => \disaply_mem|Equal4~0_combout\);

-- Location: LCCOMB_X87_Y36_N14
\disaply_mem|two_segments[7]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[7]~75_combout\ = ((!\disaply_mem|Equal11~0_combout\ & ((!\disaply_mem|Equal4~0_combout\) # (!\disaply_mem|Equal2~0_combout\)))) # (!\mem|Mux32~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal2~0_combout\,
	datab => \disaply_mem|Equal11~0_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Equal4~0_combout\,
	combout => \disaply_mem|two_segments[7]~75_combout\);

-- Location: LCCOMB_X87_Y36_N30
\disaply_mem|two_segments[7]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[7]~76_combout\ = (\disaply_mem|two_segments[7]~75_combout\ & (((!\disaply_mem|Equal12~1_combout\ & \disaply_mem|Equal0~8_combout\)) # (!\mem|Mux32~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux32~20_combout\,
	datab => \disaply_mem|Equal12~1_combout\,
	datac => \disaply_mem|two_segments[7]~75_combout\,
	datad => \disaply_mem|Equal0~8_combout\,
	combout => \disaply_mem|two_segments[7]~76_combout\);

-- Location: LCCOMB_X96_Y32_N10
\disaply_mem|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~9_combout\ = (\disaply_mem|Equal0~8_combout\ & (!\mem|Mux63~20_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (\disaply_mem|data_in_complement[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|data_in_complement[1]~2_combout\,
	combout => \disaply_mem|Equal0~9_combout\);

-- Location: LCCOMB_X96_Y32_N20
\disaply_mem|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal1~0_combout\ = (\disaply_mem|Equal0~8_combout\ & (\mem|Mux63~20_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (\disaply_mem|data_in_complement[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|data_in_complement[1]~2_combout\,
	combout => \disaply_mem|Equal1~0_combout\);

-- Location: LCCOMB_X87_Y36_N20
\disaply_mem|two_segments[7]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[7]~70_combout\ = (\mem|Mux32~20_combout\ & (\disaply_mem|Equal1~0_combout\ & (\disaply_mem|Add4~4_combout\ $ (!\disaply_mem|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux32~20_combout\,
	datab => \disaply_mem|Add4~4_combout\,
	datac => \disaply_mem|Add4~2_combout\,
	datad => \disaply_mem|Equal1~0_combout\,
	combout => \disaply_mem|two_segments[7]~70_combout\);

-- Location: LCCOMB_X86_Y36_N14
\disaply_mem|two_segments[7]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[7]~71_combout\ = (\disaply_mem|two_segments[7]~70_combout\) # ((\disaply_mem|Equal0~9_combout\ & (\mem|Mux32~20_combout\ & \disaply_mem|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~9_combout\,
	datab => \disaply_mem|two_segments[7]~70_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Equal4~0_combout\,
	combout => \disaply_mem|two_segments[7]~71_combout\);

-- Location: LCCOMB_X87_Y36_N24
\disaply_mem|two_segments[7]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[7]~77_combout\ = ((\disaply_mem|two_segments[7]~71_combout\) # ((\disaply_mem|two_segments[7]~74_combout\ & !\mem|Mux32~20_combout\))) # (!\disaply_mem|two_segments[7]~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[7]~74_combout\,
	datab => \mem|Mux32~20_combout\,
	datac => \disaply_mem|two_segments[7]~76_combout\,
	datad => \disaply_mem|two_segments[7]~71_combout\,
	combout => \disaply_mem|two_segments[7]~77_combout\);

-- Location: LCCOMB_X96_Y32_N24
\disaply_mem|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal2~1_combout\ = (\disaply_mem|Equal0~8_combout\ & (\disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ $ (!\disaply_mem|data_in_complement[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datac => \disaply_mem|Equal0~8_combout\,
	datad => \disaply_mem|data_in_complement[1]~2_combout\,
	combout => \disaply_mem|Equal2~1_combout\);

-- Location: LCCOMB_X87_Y36_N16
\disaply_mem|two_segments[8]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[8]~102_combout\ = (((!\disaply_mem|Add4~4_combout\) # (!\mem|Mux32~20_combout\)) # (!\disaply_mem|Add4~2_combout\)) # (!\disaply_mem|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal2~1_combout\,
	datab => \disaply_mem|Add4~2_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Add4~4_combout\,
	combout => \disaply_mem|two_segments[8]~102_combout\);

-- Location: LCCOMB_X87_Y36_N26
\disaply_mem|two_segments[8]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[8]~78_combout\ = ((\disaply_mem|Equal4~0_combout\ & (\disaply_mem|Equal1~0_combout\ & \mem|Mux32~20_combout\))) # (!\disaply_mem|two_segments[8]~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal4~0_combout\,
	datab => \disaply_mem|Equal1~0_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|two_segments[8]~102_combout\,
	combout => \disaply_mem|two_segments[8]~78_combout\);

-- Location: LCCOMB_X87_Y38_N20
\disaply_mem|two_segments[8]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[8]~79_combout\ = ((\disaply_mem|WideNor1~14_combout\ & (\disaply_mem|WideNor1~8_combout\ & !\disaply_mem|WideNor1~12_combout\))) # (!\disaply_mem|WideNor1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|WideNor1~14_combout\,
	datab => \disaply_mem|WideNor1~8_combout\,
	datac => \disaply_mem|WideNor1~9_combout\,
	datad => \disaply_mem|WideNor1~12_combout\,
	combout => \disaply_mem|two_segments[8]~79_combout\);

-- Location: LCCOMB_X87_Y36_N8
\disaply_mem|two_segments[8]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[8]~80_combout\ = ((\disaply_mem|two_segments[8]~78_combout\) # ((!\mem|Mux32~20_combout\ & \disaply_mem|two_segments[8]~79_combout\))) # (!\disaply_mem|two_segments[7]~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[7]~76_combout\,
	datab => \mem|Mux32~20_combout\,
	datac => \disaply_mem|two_segments[8]~78_combout\,
	datad => \disaply_mem|two_segments[8]~79_combout\,
	combout => \disaply_mem|two_segments[8]~80_combout\);

-- Location: LCCOMB_X87_Y38_N10
\disaply_mem|Equal16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~11_combout\ = (!\disaply_mem|digits[0][3]~4_combout\ & !\disaply_mem|digits[0][2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|digits[0][3]~4_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|Equal16~11_combout\);

-- Location: LCCOMB_X87_Y38_N14
\disaply_mem|two_segments[9]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[9]~83_combout\ = ((!\mem|Mux63~20_combout\ & (\disaply_mem|Equal19~0_combout\ & \disaply_mem|Equal16~11_combout\))) # (!\disaply_mem|two_segments[9]~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux63~20_combout\,
	datab => \disaply_mem|two_segments[9]~73_combout\,
	datac => \disaply_mem|Equal19~0_combout\,
	datad => \disaply_mem|Equal16~11_combout\,
	combout => \disaply_mem|two_segments[9]~83_combout\);

-- Location: LCCOMB_X87_Y36_N2
\disaply_mem|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal0~10_combout\ = (!\disaply_mem|Add4~2_combout\ & !\disaply_mem|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Add4~2_combout\,
	datac => \disaply_mem|Add4~4_combout\,
	combout => \disaply_mem|Equal0~10_combout\);

-- Location: LCCOMB_X87_Y36_N22
\disaply_mem|two_segments[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[9]~81_combout\ = ((\disaply_mem|Equal2~0_combout\ & (\mem|Mux32~20_combout\ & \disaply_mem|Equal0~10_combout\))) # (!\disaply_mem|two_segments[8]~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal2~0_combout\,
	datab => \disaply_mem|two_segments[8]~102_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Equal0~10_combout\,
	combout => \disaply_mem|two_segments[9]~81_combout\);

-- Location: LCCOMB_X87_Y36_N4
\disaply_mem|two_segments[9]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[9]~82_combout\ = (\disaply_mem|two_segments[9]~81_combout\) # ((\mem|Mux32~20_combout\ & ((\disaply_mem|Equal12~1_combout\) # (!\disaply_mem|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[9]~81_combout\,
	datab => \disaply_mem|Equal0~8_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Equal12~1_combout\,
	combout => \disaply_mem|two_segments[9]~82_combout\);

-- Location: LCCOMB_X87_Y36_N10
\disaply_mem|two_segments[9]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[9]~84_combout\ = (\disaply_mem|two_segments[9]~82_combout\) # ((!\mem|Mux32~20_combout\ & ((\disaply_mem|two_segments[9]~83_combout\) # (!\disaply_mem|WideNor1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[9]~83_combout\,
	datab => \mem|Mux32~20_combout\,
	datac => \disaply_mem|two_segments[9]~82_combout\,
	datad => \disaply_mem|WideNor1~10_combout\,
	combout => \disaply_mem|two_segments[9]~84_combout\);

-- Location: LCCOMB_X86_Y36_N6
\disaply_mem|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal7~0_combout\ = (\disaply_mem|Equal0~8_combout\ & (\disaply_mem|Add4~0_combout\ & (\mem|Mux63~20_combout\ & \disaply_mem|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Add4~0_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|Equal4~0_combout\,
	combout => \disaply_mem|Equal7~0_combout\);

-- Location: LCCOMB_X86_Y36_N4
\disaply_mem|two_segments[10]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[10]~87_combout\ = ((!\disaply_mem|Equal7~0_combout\ & ((!\disaply_mem|Equal0~10_combout\) # (!\disaply_mem|Equal1~0_combout\)))) # (!\mem|Mux32~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal7~0_combout\,
	datab => \disaply_mem|Equal1~0_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Equal0~10_combout\,
	combout => \disaply_mem|two_segments[10]~87_combout\);

-- Location: LCCOMB_X86_Y36_N24
\disaply_mem|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal9~0_combout\ = (\disaply_mem|Equal0~8_combout\ & (!\disaply_mem|Add4~0_combout\ & (\mem|Mux63~20_combout\ & \disaply_mem|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Add4~0_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|Equal8~0_combout\,
	combout => \disaply_mem|Equal9~0_combout\);

-- Location: LCCOMB_X86_Y36_N22
\disaply_mem|two_segments[10]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[10]~88_combout\ = ((!\disaply_mem|Equal9~0_combout\ & ((!\disaply_mem|Equal4~0_combout\) # (!\disaply_mem|Equal0~9_combout\)))) # (!\mem|Mux32~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~9_combout\,
	datab => \disaply_mem|Equal9~0_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Equal4~0_combout\,
	combout => \disaply_mem|two_segments[10]~88_combout\);

-- Location: LCCOMB_X86_Y40_N26
\disaply_mem|two_segments[7]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[7]~85_combout\ = (!\disaply_mem|Equal0~8_combout\ & ((\t1|Selector27~0_combout\ & ((\mem|Mux32~9_combout\))) # (!\t1|Selector27~0_combout\ & (\mem|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux32~19_combout\,
	datab => \t1|Selector27~0_combout\,
	datac => \mem|Mux32~9_combout\,
	datad => \disaply_mem|Equal0~8_combout\,
	combout => \disaply_mem|two_segments[7]~85_combout\);

-- Location: LCCOMB_X86_Y36_N18
\disaply_mem|two_segments[10]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[10]~105_combout\ = (\disaply_mem|Add4~4_combout\ & (\mem|Mux63~20_combout\ $ (!\disaply_mem|Add4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \disaply_mem|Add4~4_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|Add4~2_combout\,
	combout => \disaply_mem|two_segments[10]~105_combout\);

-- Location: LCCOMB_X86_Y36_N20
\disaply_mem|two_segments[10]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[10]~86_combout\ = (\disaply_mem|Equal0~8_combout\ & (\disaply_mem|Add4~0_combout\ & (\mem|Mux32~20_combout\ & \disaply_mem|two_segments[10]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Add4~0_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|two_segments[10]~105_combout\,
	combout => \disaply_mem|two_segments[10]~86_combout\);

-- Location: LCCOMB_X86_Y40_N12
\disaply_mem|two_segments[10]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[10]~89_combout\ = (((\disaply_mem|two_segments[7]~85_combout\) # (\disaply_mem|two_segments[10]~86_combout\)) # (!\disaply_mem|two_segments[10]~88_combout\)) # (!\disaply_mem|two_segments[10]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[10]~87_combout\,
	datab => \disaply_mem|two_segments[10]~88_combout\,
	datac => \disaply_mem|two_segments[7]~85_combout\,
	datad => \disaply_mem|two_segments[10]~86_combout\,
	combout => \disaply_mem|two_segments[10]~89_combout\);

-- Location: LCCOMB_X87_Y38_N18
\disaply_mem|two_segments[10]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[10]~90_combout\ = ((\disaply_mem|Equal19~1_combout\ & (\disaply_mem|digits[0][3]~4_combout\ & \disaply_mem|digits[0][2]~2_combout\))) # (!\disaply_mem|WideNor1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal19~1_combout\,
	datab => \disaply_mem|digits[0][3]~4_combout\,
	datac => \disaply_mem|WideNor1~8_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|two_segments[10]~90_combout\);

-- Location: LCCOMB_X87_Y36_N12
\disaply_mem|two_segments[10]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[10]~91_combout\ = (\disaply_mem|two_segments[10]~89_combout\) # ((!\mem|Mux32~20_combout\ & ((\disaply_mem|two_segments[10]~90_combout\) # (!\disaply_mem|WideNor1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[10]~89_combout\,
	datab => \disaply_mem|two_segments[10]~90_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|WideNor1~10_combout\,
	combout => \disaply_mem|two_segments[10]~91_combout\);

-- Location: LCCOMB_X86_Y36_N10
\disaply_mem|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal3~0_combout\ = (\disaply_mem|Equal0~8_combout\ & (\disaply_mem|Add4~0_combout\ & (\mem|Mux63~20_combout\ & \disaply_mem|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Add4~0_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|Equal0~10_combout\,
	combout => \disaply_mem|Equal3~0_combout\);

-- Location: LCCOMB_X86_Y36_N26
\disaply_mem|two_segments[11]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[11]~92_combout\ = (\mem|Mux32~20_combout\ & ((\disaply_mem|Equal3~0_combout\) # ((\disaply_mem|Equal1~0_combout\ & \disaply_mem|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal3~0_combout\,
	datab => \disaply_mem|Equal1~0_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Equal4~0_combout\,
	combout => \disaply_mem|two_segments[11]~92_combout\);

-- Location: LCCOMB_X86_Y40_N18
\disaply_mem|two_segments[11]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[11]~93_combout\ = (((\disaply_mem|two_segments[7]~85_combout\) # (\disaply_mem|two_segments[11]~92_combout\)) # (!\disaply_mem|two_segments[10]~88_combout\)) # (!\disaply_mem|two_segments[10]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[10]~87_combout\,
	datab => \disaply_mem|two_segments[10]~88_combout\,
	datac => \disaply_mem|two_segments[7]~85_combout\,
	datad => \disaply_mem|two_segments[11]~92_combout\,
	combout => \disaply_mem|two_segments[11]~93_combout\);

-- Location: LCCOMB_X86_Y38_N20
\disaply_mem|two_segments[11]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[11]~94_combout\ = (!\disaply_mem|digits[0][3]~4_combout\ & ((\disaply_mem|digits[0][2]~2_combout\ & (\disaply_mem|Equal17~0_combout\)) # (!\disaply_mem|digits[0][2]~2_combout\ & ((\disaply_mem|Equal19~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][3]~4_combout\,
	datab => \disaply_mem|Equal17~0_combout\,
	datac => \disaply_mem|Equal19~1_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|two_segments[11]~94_combout\);

-- Location: LCCOMB_X86_Y38_N2
\disaply_mem|two_segments[11]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[11]~95_combout\ = (\disaply_mem|two_segments[11]~94_combout\) # (((\disaply_mem|Equal16~10_combout\ & \disaply_mem|Equal20~0_combout\)) # (!\disaply_mem|WideNor1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~10_combout\,
	datab => \disaply_mem|two_segments[11]~94_combout\,
	datac => \disaply_mem|WideNor1~7_combout\,
	datad => \disaply_mem|Equal20~0_combout\,
	combout => \disaply_mem|two_segments[11]~95_combout\);

-- Location: LCCOMB_X86_Y38_N12
\disaply_mem|two_segments[11]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[11]~96_combout\ = (\disaply_mem|two_segments[11]~93_combout\) # ((!\mem|Mux32~20_combout\ & ((\disaply_mem|two_segments[11]~95_combout\) # (!\disaply_mem|WideNor1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[11]~93_combout\,
	datab => \disaply_mem|two_segments[11]~95_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|WideNor1~10_combout\,
	combout => \disaply_mem|two_segments[11]~96_combout\);

-- Location: LCCOMB_X87_Y38_N2
\disaply_mem|two_segments[12]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[12]~103_combout\ = ((\disaply_mem|Equal28~0_combout\ & (\disaply_mem|Equal16~8_combout\ & !\disaply_mem|digits[0][1]~0_combout\))) # (!\disaply_mem|WideNor1~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal28~0_combout\,
	datab => \disaply_mem|Equal16~8_combout\,
	datac => \disaply_mem|WideNor1~13_combout\,
	datad => \disaply_mem|digits[0][1]~0_combout\,
	combout => \disaply_mem|two_segments[12]~103_combout\);

-- Location: LCCOMB_X86_Y38_N8
\disaply_mem|WideNor1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|WideNor1~11_combout\ = (\disaply_mem|digits[0][3]~4_combout\) # ((\disaply_mem|digits[0][2]~2_combout\ & ((!\disaply_mem|Equal19~1_combout\))) # (!\disaply_mem|digits[0][2]~2_combout\ & (!\disaply_mem|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|digits[0][3]~4_combout\,
	datab => \disaply_mem|Equal17~0_combout\,
	datac => \disaply_mem|Equal19~1_combout\,
	datad => \disaply_mem|digits[0][2]~2_combout\,
	combout => \disaply_mem|WideNor1~11_combout\);

-- Location: LCCOMB_X86_Y38_N28
\disaply_mem|two_segments[12]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[12]~98_combout\ = (\disaply_mem|WideNor1~11_combout\ & \disaply_mem|WideNor1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \disaply_mem|WideNor1~11_combout\,
	datad => \disaply_mem|WideNor1~10_combout\,
	combout => \disaply_mem|two_segments[12]~98_combout\);

-- Location: LCCOMB_X86_Y36_N8
\disaply_mem|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal13~0_combout\ = (\disaply_mem|Equal0~8_combout\ & (!\disaply_mem|Add4~0_combout\ & (\mem|Mux63~20_combout\ & \disaply_mem|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|Add4~0_combout\,
	datac => \mem|Mux63~20_combout\,
	datad => \disaply_mem|Equal12~0_combout\,
	combout => \disaply_mem|Equal13~0_combout\);

-- Location: LCCOMB_X86_Y36_N2
\disaply_mem|two_segments[12]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[12]~106_combout\ = (\disaply_mem|Equal12~1_combout\) # (((\disaply_mem|Add4~0_combout\ & \disaply_mem|Equal0~10_combout\)) # (!\disaply_mem|Equal0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal12~1_combout\,
	datab => \disaply_mem|Add4~0_combout\,
	datac => \disaply_mem|Equal0~8_combout\,
	datad => \disaply_mem|Equal0~10_combout\,
	combout => \disaply_mem|two_segments[12]~106_combout\);

-- Location: LCCOMB_X86_Y36_N16
\disaply_mem|two_segments[12]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[12]~97_combout\ = ((\mem|Mux32~20_combout\ & ((\disaply_mem|Equal13~0_combout\) # (\disaply_mem|two_segments[12]~106_combout\)))) # (!\disaply_mem|two_segments[10]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux32~20_combout\,
	datab => \disaply_mem|Equal13~0_combout\,
	datac => \disaply_mem|two_segments[10]~87_combout\,
	datad => \disaply_mem|two_segments[12]~106_combout\,
	combout => \disaply_mem|two_segments[12]~97_combout\);

-- Location: LCCOMB_X86_Y38_N30
\disaply_mem|two_segments[12]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[12]~99_combout\ = (\disaply_mem|two_segments[12]~97_combout\) # ((!\mem|Mux32~20_combout\ & ((\disaply_mem|two_segments[12]~103_combout\) # (!\disaply_mem|two_segments[12]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[12]~103_combout\,
	datab => \disaply_mem|two_segments[12]~98_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|two_segments[12]~97_combout\,
	combout => \disaply_mem|two_segments[12]~99_combout\);

-- Location: LCCOMB_X86_Y36_N0
\disaply_mem|two_segments[13]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[13]~104_combout\ = (\disaply_mem|Equal0~9_combout\ & (!\disaply_mem|Add4~4_combout\ & (\mem|Mux32~20_combout\ & !\disaply_mem|Add4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~9_combout\,
	datab => \disaply_mem|Add4~4_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|Add4~2_combout\,
	combout => \disaply_mem|two_segments[13]~104_combout\);

-- Location: LCCOMB_X86_Y36_N12
\disaply_mem|two_segments[13]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[13]~100_combout\ = ((\disaply_mem|two_segments[13]~104_combout\) # ((!\disaply_mem|Equal0~8_combout\ & \mem|Mux32~20_combout\))) # (!\disaply_mem|two_segments[10]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal0~8_combout\,
	datab => \disaply_mem|two_segments[10]~87_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|two_segments[13]~104_combout\,
	combout => \disaply_mem|two_segments[13]~100_combout\);

-- Location: LCCOMB_X87_Y38_N16
\disaply_mem|Equal16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|Equal16~12_combout\ = (\disaply_mem|Equal16~11_combout\ & (!\disaply_mem|digits[0][1]~0_combout\ & (\disaply_mem|Equal16~8_combout\ & !\mem|Mux63~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|Equal16~11_combout\,
	datab => \disaply_mem|digits[0][1]~0_combout\,
	datac => \disaply_mem|Equal16~8_combout\,
	datad => \mem|Mux63~20_combout\,
	combout => \disaply_mem|Equal16~12_combout\);

-- Location: LCCOMB_X86_Y38_N6
\disaply_mem|two_segments[13]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \disaply_mem|two_segments[13]~101_combout\ = (\disaply_mem|two_segments[13]~100_combout\) # ((!\mem|Mux32~20_combout\ & ((\disaply_mem|Equal16~12_combout\) # (!\disaply_mem|two_segments[12]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \disaply_mem|two_segments[13]~100_combout\,
	datab => \disaply_mem|Equal16~12_combout\,
	datac => \mem|Mux32~20_combout\,
	datad => \disaply_mem|two_segments[12]~98_combout\,
	combout => \disaply_mem|two_segments[13]~101_combout\);

-- Location: IOIBUF_X56_Y73_N15
\br~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_br,
	o => \br~input_o\);

ww_prode_register_file(0) <= \prode_register_file[0]~output_o\;

ww_prode_register_file(1) <= \prode_register_file[1]~output_o\;

ww_prode_register_file(2) <= \prode_register_file[2]~output_o\;

ww_prode_register_file(3) <= \prode_register_file[3]~output_o\;

ww_prode_register_file(4) <= \prode_register_file[4]~output_o\;

ww_prode_register_file(5) <= \prode_register_file[5]~output_o\;

ww_prode_register_file(6) <= \prode_register_file[6]~output_o\;

ww_prode_register_file(7) <= \prode_register_file[7]~output_o\;

ww_prode_register_file(8) <= \prode_register_file[8]~output_o\;

ww_prode_register_file(9) <= \prode_register_file[9]~output_o\;

ww_prode_register_file(10) <= \prode_register_file[10]~output_o\;

ww_prode_register_file(11) <= \prode_register_file[11]~output_o\;

ww_prode_register_file(12) <= \prode_register_file[12]~output_o\;

ww_prode_register_file(13) <= \prode_register_file[13]~output_o\;

ww_prode_register_file(14) <= \prode_register_file[14]~output_o\;

ww_prode_register_file(15) <= \prode_register_file[15]~output_o\;

ww_prode_register_file(16) <= \prode_register_file[16]~output_o\;

ww_prode_register_file(17) <= \prode_register_file[17]~output_o\;

ww_prode_register_file(18) <= \prode_register_file[18]~output_o\;

ww_prode_register_file(19) <= \prode_register_file[19]~output_o\;

ww_prode_register_file(20) <= \prode_register_file[20]~output_o\;

ww_prode_register_file(21) <= \prode_register_file[21]~output_o\;

ww_prode_register_file(22) <= \prode_register_file[22]~output_o\;

ww_prode_register_file(23) <= \prode_register_file[23]~output_o\;

ww_prode_register_file(24) <= \prode_register_file[24]~output_o\;

ww_prode_register_file(25) <= \prode_register_file[25]~output_o\;

ww_prode_register_file(26) <= \prode_register_file[26]~output_o\;

ww_prode_register_file(27) <= \prode_register_file[27]~output_o\;

ww_prode_register_file(28) <= \prode_register_file[28]~output_o\;

ww_prode_register_file(29) <= \prode_register_file[29]~output_o\;

ww_prode_register_file(30) <= \prode_register_file[30]~output_o\;

ww_prode_register_file(31) <= \prode_register_file[31]~output_o\;

ww_prode_data_memory(0) <= \prode_data_memory[0]~output_o\;

ww_prode_data_memory(1) <= \prode_data_memory[1]~output_o\;

ww_prode_data_memory(2) <= \prode_data_memory[2]~output_o\;

ww_prode_data_memory(3) <= \prode_data_memory[3]~output_o\;

ww_prode_data_memory(4) <= \prode_data_memory[4]~output_o\;

ww_prode_data_memory(5) <= \prode_data_memory[5]~output_o\;

ww_prode_data_memory(6) <= \prode_data_memory[6]~output_o\;

ww_prode_data_memory(7) <= \prode_data_memory[7]~output_o\;

ww_prode_data_memory(8) <= \prode_data_memory[8]~output_o\;

ww_prode_data_memory(9) <= \prode_data_memory[9]~output_o\;

ww_prode_data_memory(10) <= \prode_data_memory[10]~output_o\;

ww_prode_data_memory(11) <= \prode_data_memory[11]~output_o\;

ww_prode_data_memory(12) <= \prode_data_memory[12]~output_o\;

ww_prode_data_memory(13) <= \prode_data_memory[13]~output_o\;

ww_prode_data_memory(14) <= \prode_data_memory[14]~output_o\;

ww_prode_data_memory(15) <= \prode_data_memory[15]~output_o\;

ww_prode_data_memory(16) <= \prode_data_memory[16]~output_o\;

ww_prode_data_memory(17) <= \prode_data_memory[17]~output_o\;

ww_prode_data_memory(18) <= \prode_data_memory[18]~output_o\;

ww_prode_data_memory(19) <= \prode_data_memory[19]~output_o\;

ww_prode_data_memory(20) <= \prode_data_memory[20]~output_o\;

ww_prode_data_memory(21) <= \prode_data_memory[21]~output_o\;

ww_prode_data_memory(22) <= \prode_data_memory[22]~output_o\;

ww_prode_data_memory(23) <= \prode_data_memory[23]~output_o\;

ww_prode_data_memory(24) <= \prode_data_memory[24]~output_o\;

ww_prode_data_memory(25) <= \prode_data_memory[25]~output_o\;

ww_prode_data_memory(26) <= \prode_data_memory[26]~output_o\;

ww_prode_data_memory(27) <= \prode_data_memory[27]~output_o\;

ww_prode_data_memory(28) <= \prode_data_memory[28]~output_o\;

ww_prode_data_memory(29) <= \prode_data_memory[29]~output_o\;

ww_prode_data_memory(30) <= \prode_data_memory[30]~output_o\;

ww_prode_data_memory(31) <= \prode_data_memory[31]~output_o\;

ww_display_led_register(0) <= \display_led_register[0]~output_o\;

ww_display_led_register(1) <= \display_led_register[1]~output_o\;

ww_display_led_register(2) <= \display_led_register[2]~output_o\;

ww_display_led_register(3) <= \display_led_register[3]~output_o\;

ww_display_led_register(4) <= \display_led_register[4]~output_o\;

ww_display_led_register(5) <= \display_led_register[5]~output_o\;

ww_display_led_register(6) <= \display_led_register[6]~output_o\;

ww_display_led_register(7) <= \display_led_register[7]~output_o\;

ww_display_led_register(8) <= \display_led_register[8]~output_o\;

ww_display_led_register(9) <= \display_led_register[9]~output_o\;

ww_display_led_register(10) <= \display_led_register[10]~output_o\;

ww_display_led_register(11) <= \display_led_register[11]~output_o\;

ww_display_led_register(12) <= \display_led_register[12]~output_o\;

ww_display_led_register(13) <= \display_led_register[13]~output_o\;

ww_display_led_memory(0) <= \display_led_memory[0]~output_o\;

ww_display_led_memory(1) <= \display_led_memory[1]~output_o\;

ww_display_led_memory(2) <= \display_led_memory[2]~output_o\;

ww_display_led_memory(3) <= \display_led_memory[3]~output_o\;

ww_display_led_memory(4) <= \display_led_memory[4]~output_o\;

ww_display_led_memory(5) <= \display_led_memory[5]~output_o\;

ww_display_led_memory(6) <= \display_led_memory[6]~output_o\;

ww_display_led_memory(7) <= \display_led_memory[7]~output_o\;

ww_display_led_memory(8) <= \display_led_memory[8]~output_o\;

ww_display_led_memory(9) <= \display_led_memory[9]~output_o\;

ww_display_led_memory(10) <= \display_led_memory[10]~output_o\;

ww_display_led_memory(11) <= \display_led_memory[11]~output_o\;

ww_display_led_memory(12) <= \display_led_memory[12]~output_o\;

ww_display_led_memory(13) <= \display_led_memory[13]~output_o\;
END structure;


