<?xml version="1.0" encoding="UTF-8"?>
<module close_brace="&gt;" root_context_id="vsl: group8 memory_array_8by16 schematic vl: auCdl schematic symbol" name="" open_brace="&lt;" hierarchy_delimiter="." version="1">
    <scope name="ModuleDir">
        <forward>
            <mapping src="vsl: group8 sram_6t schematic vl: auCdl schematic symbol" dst="sram_6t"/>
            <mapping src="vsl: group8 memory_array_8by16 schematic vl: auCdl schematic symbol" dst="memory_array_8by16"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" dst="pmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" dst="nmos"/>
        </forward>
        <reverse>
            <mapping src="sram_6t" dst="vsl: group8 sram_6t schematic vl: auCdl schematic symbol"/>
            <mapping src="memory_array_8by16" dst="vsl: group8 memory_array_8by16 schematic vl: auCdl schematic symbol"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping src="vsl: group8 sram_6t schematic vl: auCdl schematic symbol" dst="sram_6t"/>
            <mapping src="vsl: group8 memory_array_8by16 schematic vl: auCdl schematic symbol" dst="memory_array_8by16"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" dst="pmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" dst="nmos"/>
        </forward>
        <reverse>
            <mapping src="sram_6t" dst="vsl: group8 sram_6t schematic vl: auCdl schematic symbol"/>
            <mapping src="memory_array_8by16" dst="vsl: group8 memory_array_8by16 schematic vl: auCdl schematic symbol"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>memory_array_8by16</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>auCdl schematic symbol</view_search_list>
        <view_stop_list>auCdl</view_stop_list>
    </root_context>
</module>
