#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000297daa11040 .scope module, "Main_Controller_test_bench" "Main_Controller_test_bench" 2 8;
 .timescale -12 -12;
v00000297daa6ca70_0 .var "clk", 0 0;
v00000297daa6d470_0 .var "reset", 0 0;
S_00000297daa111d0 .scope module, "M1" "Main_Controller" 2 10, 3 11 0, S_00000297daa11040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_00000297da9c01e0 .functor BUFZ 32, L_00000297daa6d650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000297da9c0090 .functor BUFZ 32, L_00000297daa6c9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000297daa6ae20_0 .net "Data1", 31 0, L_00000297da9c01e0;  1 drivers
v00000297daa6a600_0 .net "Data2", 31 0, L_00000297da9c0090;  1 drivers
v00000297daa6b960_0 .net "Dataout", 31 0, v00000297daa6b8c0_0;  1 drivers
v00000297daa6baa0_0 .net "Instruction", 31 0, v00000297daa059a0_0;  1 drivers
v00000297daa6aba0_0 .net "Mode_Type", 2 0, v00000297daa05ae0_0;  1 drivers
v00000297daa6a380_0 .net "Next_PC", 9 0, v00000297daa6b3c0_0;  1 drivers
v00000297daa6be60_0 .net "Offset", 15 0, L_00000297daa6cf70;  1 drivers
v00000297daa6bf00_0 .net "Opcode", 5 0, L_00000297daa6c430;  1 drivers
v00000297daa6ba00_0 .net "Opcode_ALU", 3 0, v00000297daa05b80_0;  1 drivers
v00000297daa6a880_0 .net "Opcode_Branch", 3 0, v00000297daa05c20_0;  1 drivers
v00000297daa6a100_0 .net "Opcode_Data", 0 0, v00000297daa6bb40_0;  1 drivers
v00000297daa6ab00_0 .var "PC", 9 0;
v00000297daa6a6a0 .array "Register_Data", 0 31, 31 0;
v00000297daa6a1a0_0 .net "Result", 31 0, v00000297daa6bbe0_0;  1 drivers
v00000297daa6a2e0_0 .net *"_ivl_1", 6 0, L_00000297daa6c1b0;  1 drivers
v00000297daa6b5a0_0 .net *"_ivl_10", 6 0, L_00000297daa6dd30;  1 drivers
L_00000297daac0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000297daa6a740_0 .net *"_ivl_13", 1 0, L_00000297daac0088;  1 drivers
v00000297daa6a7e0_0 .net *"_ivl_16", 31 0, L_00000297daa6c9d0;  1 drivers
v00000297daa6ad80_0 .net *"_ivl_19", 4 0, L_00000297daa6d3d0;  1 drivers
v00000297daa6aec0_0 .net *"_ivl_20", 6 0, L_00000297daa6cb10;  1 drivers
L_00000297daac00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000297daa6b1e0_0 .net *"_ivl_23", 1 0, L_00000297daac00d0;  1 drivers
v00000297daa6b500_0 .net *"_ivl_6", 31 0, L_00000297daa6d650;  1 drivers
v00000297daa6d510_0 .net *"_ivl_9", 4 0, L_00000297daa6d0b0;  1 drivers
v00000297daa6c070_0 .net "clk", 0 0, v00000297daa6ca70_0;  1 drivers
v00000297daa6c890_0 .net "func", 5 0, L_00000297daa6d5b0;  1 drivers
v00000297daa6c110_0 .net "ra", 9 0, v00000297daa6bc80_0;  1 drivers
v00000297daa6d150_0 .net "reset", 0 0, v00000297daa6d470_0;  1 drivers
E_00000297daa014d0 .event negedge, v00000297daa05180_0;
L_00000297daa6c1b0 .part v00000297daa059a0_0, 25, 7;
L_00000297daa6c430 .part L_00000297daa6c1b0, 0, 6;
L_00000297daa6d5b0 .part v00000297daa059a0_0, 0, 6;
L_00000297daa6d650 .array/port v00000297daa6a6a0, L_00000297daa6dd30;
L_00000297daa6d0b0 .part v00000297daa059a0_0, 21, 5;
L_00000297daa6dd30 .concat [ 5 2 0 0], L_00000297daa6d0b0, L_00000297daac0088;
L_00000297daa6c9d0 .array/port v00000297daa6a6a0, L_00000297daa6cb10;
L_00000297daa6d3d0 .part v00000297daa059a0_0, 16, 5;
L_00000297daa6cb10 .concat [ 5 2 0 0], L_00000297daa6d3d0, L_00000297daac00d0;
L_00000297daa6cf70 .part v00000297daa059a0_0, 0, 16;
S_00000297da9e7e70 .scope module, "I1" "Instruction_Fetch" 3 20, 4 6 0, S_00000297daa111d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "PC";
    .port_info 3 /OUTPUT 32 "Instruction";
v00000297daa05a40_0 .net "Instruction", 31 0, v00000297daa059a0_0;  alias, 1 drivers
v00000297daa055e0_0 .net "PC", 9 0, v00000297daa6ab00_0;  1 drivers
v00000297daa057c0_0 .net "clk", 0 0, v00000297daa6ca70_0;  alias, 1 drivers
v00000297daa05540_0 .net "reset", 0 0, v00000297daa6d470_0;  alias, 1 drivers
S_00000297da9e8000 .scope module, "GI" "Get_Instruction" 4 12, 5 4 0, S_00000297da9e7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "PC";
    .port_info 3 /OUTPUT 32 "Instruction";
v00000297daa059a0_0 .var "Instruction", 31 0;
v00000297daa054a0 .array "Instruction_Memory", 512 0, 31 0;
v00000297daa05720_0 .net "PC", 9 0, v00000297daa6ab00_0;  alias, 1 drivers
v00000297daa05180_0 .net "clk", 0 0, v00000297daa6ca70_0;  alias, 1 drivers
v00000297daa05360_0 .net "reset", 0 0, v00000297daa6d470_0;  alias, 1 drivers
E_00000297daa01d90 .event posedge, v00000297daa05180_0;
S_00000297da9f5e50 .scope module, "I2" "Decode" 3 43, 6 228 0, S_00000297daa111d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /OUTPUT 4 "Opcode_ALU";
    .port_info 2 /OUTPUT 4 "Opcode_Branch";
    .port_info 3 /OUTPUT 1 "Opcode_Data";
    .port_info 4 /OUTPUT 3 "Mode";
v00000297daa05900_0 .net "Instruction", 31 0, v00000297daa059a0_0;  alias, 1 drivers
v00000297daa05ae0_0 .var "Mode", 2 0;
v00000297daa05b80_0 .var "Opcode_ALU", 3 0;
v00000297daa05c20_0 .var "Opcode_Branch", 3 0;
v00000297daa6bb40_0 .var "Opcode_Data", 0 0;
v00000297daa6a4c0_0 .net "func", 5 0, L_00000297daa6c390;  1 drivers
v00000297daa6b320_0 .net "opcode", 5 0, L_00000297daa6df10;  1 drivers
E_00000297daa01dd0 .event anyedge, v00000297daa6a4c0_0, v00000297daa6b320_0;
L_00000297daa6df10 .part v00000297daa059a0_0, 26, 6;
L_00000297daa6c390 .part v00000297daa059a0_0, 0, 6;
S_00000297da9f5fe0 .scope module, "I3" "ALU" 3 84, 7 6 0, S_00000297daa111d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Data1";
    .port_info 1 /INPUT 32 "Data2";
    .port_info 2 /INPUT 32 "Instruction";
    .port_info 3 /INPUT 4 "Opcode_ALU";
    .port_info 4 /OUTPUT 32 "Result";
v00000297daa6a060_0 .net "Data1", 31 0, L_00000297da9c01e0;  alias, 1 drivers
v00000297daa6a920_0 .net "Data2", 31 0, L_00000297da9c0090;  alias, 1 drivers
v00000297daa6b780_0 .net "Immediate_Branch", 15 0, L_00000297daa6ccf0;  1 drivers
v00000297daa6a560_0 .net "Instruction", 31 0, v00000297daa059a0_0;  alias, 1 drivers
v00000297daa6a240_0 .net "Opcode_ALU", 3 0, v00000297daa05b80_0;  alias, 1 drivers
v00000297daa6bbe0_0 .var "Result", 31 0;
E_00000297daa01e10 .event anyedge, v00000297daa05b80_0, v00000297daa6a060_0, v00000297daa6a920_0, v00000297daa6b780_0;
L_00000297daa6ccf0 .part v00000297daa059a0_0, 0, 16;
S_00000297da9d6f40 .scope module, "I4" "Branching" 3 92, 8 5 0, S_00000297daa111d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Data1";
    .port_info 1 /INPUT 32 "Data2";
    .port_info 2 /INPUT 32 "Instruction";
    .port_info 3 /INPUT 10 "PC";
    .port_info 4 /INPUT 4 "Opcode_Branch";
    .port_info 5 /OUTPUT 10 "Next_PC";
    .port_info 6 /OUTPUT 10 "ra";
v00000297daa6b640_0 .net "Data1", 31 0, L_00000297da9c01e0;  alias, 1 drivers
v00000297daa6a420_0 .net "Data2", 31 0, L_00000297da9c0090;  alias, 1 drivers
v00000297daa6b820_0 .net "Immediate_Branch", 15 0, L_00000297daa6c250;  1 drivers
v00000297daa6b6e0_0 .net "Immediate_Jump", 25 0, L_00000297daa6d6f0;  1 drivers
v00000297daa6af60_0 .net "Instruction", 31 0, v00000297daa059a0_0;  alias, 1 drivers
v00000297daa6b3c0_0 .var "Next_PC", 9 0;
v00000297daa6ace0_0 .net "Opcode_Branch", 3 0, v00000297daa05c20_0;  alias, 1 drivers
v00000297daa6b0a0_0 .net "PC", 9 0, v00000297daa6ab00_0;  alias, 1 drivers
v00000297daa6bc80_0 .var "ra", 9 0;
E_00000297daa02290/0 .event anyedge, v00000297daa05c20_0, v00000297daa6a060_0, v00000297daa6a920_0, v00000297daa05720_0;
E_00000297daa02290/1 .event anyedge, v00000297daa6b820_0, v00000297daa6b6e0_0;
E_00000297daa02290 .event/or E_00000297daa02290/0, E_00000297daa02290/1;
L_00000297daa6d6f0 .part v00000297daa059a0_0, 0, 26;
L_00000297daa6c250 .part v00000297daa059a0_0, 0, 16;
S_00000297da9d70d0 .scope module, "I5" "Store_Load" 3 104, 9 5 0, S_00000297daa111d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 10 "PC";
    .port_info 2 /INPUT 32 "Data_Value";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "Instruction";
    .port_info 5 /INPUT 1 "Opcode_Data";
    .port_info 6 /OUTPUT 32 "Dataout";
v00000297daa6ac40_0 .net "Address", 31 0, L_00000297da9c01e0;  alias, 1 drivers
v00000297daa6b280 .array "Data_Memory", 256 0, 31 0;
v00000297daa6a9c0_0 .net "Data_Value", 31 0, L_00000297da9c0090;  alias, 1 drivers
v00000297daa6b8c0_0 .var "Dataout", 31 0;
v00000297daa6bd20_0 .net "Instruction", 31 0, v00000297daa059a0_0;  alias, 1 drivers
v00000297daa6aa60_0 .net "Offset", 15 0, L_00000297daa6c7f0;  1 drivers
v00000297daa6b000_0 .net "Opcode_Data", 0 0, v00000297daa6bb40_0;  alias, 1 drivers
v00000297daa6bdc0_0 .net "PC", 9 0, v00000297daa6ab00_0;  alias, 1 drivers
v00000297daa6b460_0 .var/i "i", 31 0;
v00000297daa6b140_0 .net "reset", 0 0, v00000297daa6d470_0;  alias, 1 drivers
E_00000297daa00190/0 .event anyedge, v00000297daa6bb40_0, v00000297daa6aa60_0, v00000297daa6a060_0, v00000297daa6a920_0;
E_00000297daa00190/1 .event anyedge, v00000297daa05360_0;
E_00000297daa00190 .event/or E_00000297daa00190/0, E_00000297daa00190/1;
L_00000297daa6c7f0 .part v00000297daa059a0_0, 0, 16;
    .scope S_00000297da9e8000;
T_0 ;
    %vpi_call 5 14 "$readmemb", "Instruction_File.bin", v00000297daa054a0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000297da9e8000;
T_1 ;
    %wait E_00000297daa01d90;
    %load/vec4 v00000297daa05360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 5 19 "$readmemb", "Instruction_File.bin", v00000297daa054a0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000297daa05720_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v00000297daa054a0, 4;
    %store/vec4 v00000297daa059a0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000297da9f5e50;
T_2 ;
    %wait E_00000297daa01dd0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297daa6bb40_0, 0, 1;
    %load/vec4 v00000297daa6b320_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %load/vec4 v00000297daa6a4c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000297daa6b320_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000297daa6b320_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.16, 4;
    %load/vec4 v00000297daa6a4c0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000297daa6b320_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v00000297daa6b320_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %jmp T_2.32;
T_2.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %jmp T_2.32;
T_2.20 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %jmp T_2.32;
T_2.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %jmp T_2.32;
T_2.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %jmp T_2.32;
T_2.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297daa6bb40_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %jmp T_2.32;
T_2.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297daa6bb40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %jmp T_2.32;
T_2.25 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000297daa05b80_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000297daa05ae0_0, 0, 3;
    %jmp T_2.32;
T_2.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.32;
T_2.27 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.32;
T_2.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.32;
T_2.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.32;
T_2.30 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000297daa05c20_0, 0, 4;
    %jmp T_2.32;
T_2.32 ;
    %pop/vec4 1;
T_2.18 ;
T_2.15 ;
T_2.13 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000297da9f5fe0;
T_3 ;
    %wait E_00000297daa01e10;
    %load/vec4 v00000297daa6a240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.14;
T_3.0 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %add;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %sub;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %add;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %sub;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %and;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %or;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6b780_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000297daa6b780_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %load/vec4 v00000297daa6a060_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000297daa6b780_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6b780_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000297daa6a920_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6b780_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000297daa6a920_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %load/vec4 v00000297daa6a060_0;
    %load/vec4 v00000297daa6a920_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v00000297daa6a060_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000297daa6b780_0;
    %concat/vec4; draw_concat_vec4
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v00000297daa6bbe0_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000297da9d6f40;
T_4 ;
    %load/vec4 v00000297daa6b0a0_0;
    %store/vec4 v00000297daa6bc80_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_00000297da9d6f40;
T_5 ;
    %wait E_00000297daa02290;
    %load/vec4 v00000297daa6ace0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v00000297daa6b640_0;
    %load/vec4 v00000297daa6a420_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %load/vec4 v00000297daa6b820_0;
    %add;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/u 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v00000297daa6b640_0;
    %load/vec4 v00000297daa6a420_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_5.12, 8;
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %load/vec4 v00000297daa6b820_0;
    %add;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/u 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v00000297daa6a420_0;
    %load/vec4 v00000297daa6b640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %load/vec4 v00000297daa6b820_0;
    %add;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %pad/u 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v00000297daa6a420_0;
    %load/vec4 v00000297daa6b640_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.16, 8;
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %load/vec4 v00000297daa6b820_0;
    %add;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %pad/u 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v00000297daa6b640_0;
    %load/vec4 v00000297daa6a420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.18, 8;
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %load/vec4 v00000297daa6b820_0;
    %add;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %pad/u 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v00000297daa6b640_0;
    %load/vec4 v00000297daa6a420_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.20, 8;
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %load/vec4 v00000297daa6b820_0;
    %add;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %load/vec4 v00000297daa6b0a0_0;
    %pad/u 16;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %pad/u 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v00000297daa6b6e0_0;
    %subi 1, 0, 26;
    %pad/u 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v00000297daa6b640_0;
    %subi 1, 0, 32;
    %pad/u 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000297daa6b0a0_0;
    %addi 1, 0, 10;
    %store/vec4 v00000297daa6bc80_0, 0, 10;
    %load/vec4 v00000297daa6b6e0_0;
    %subi 1, 0, 26;
    %pad/s 10;
    %store/vec4 v00000297daa6b3c0_0, 0, 10;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000297da9d70d0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297daa6b460_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000297daa6b460_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000297daa6b460_0;
    %store/vec4a v00000297daa6b280, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000297daa6b460_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000297daa6b460_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 74, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 86, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 76, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %pushi/vec4 66, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %end;
    .thread T_6;
    .scope S_00000297da9d70d0;
T_7 ;
    %wait E_00000297daa00190;
    %load/vec4 v00000297daa6b140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297daa6b460_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000297daa6b460_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000297daa6b460_0;
    %store/vec4a v00000297daa6b280, 4, 0;
    %load/vec4 v00000297daa6b460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297daa6b460_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000297daa6b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000297daa6a9c0_0;
    %load/vec4 v00000297daa6ac40_0;
    %parti/s 10, 0, 2;
    %load/vec4 v00000297daa6aa60_0;
    %parti/s 10, 0, 2;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000297daa6b280, 4, 0;
    %load/vec4 v00000297daa6ac40_0;
    %parti/s 10, 0, 2;
    %load/vec4 v00000297daa6aa60_0;
    %parti/s 10, 0, 2;
    %add;
    %load/vec4 v00000297daa6ac40_0;
    %parti/s 10, 0, 2;
    %load/vec4 v00000297daa6aa60_0;
    %parti/s 10, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000297daa6b280, 4;
    %vpi_call 9 51 "$display", "Data_Memory[%d] %d", S<1,vec4,u10>, S<0,vec4,u32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000297daa6b000_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v00000297daa6ac40_0;
    %parti/s 10, 0, 2;
    %load/vec4 v00000297daa6aa60_0;
    %parti/s 10, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000297daa6b280, 4;
    %store/vec4 v00000297daa6b8c0_0, 0, 32;
T_7.6 ;
T_7.5 ;
T_7.1 ;
    %load/vec4 v00000297daa6bdc0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000297daa6b460_0, 0, 32;
T_7.10 ;
    %load/vec4 v00000297daa6b460_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000297daa6b280, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_7.11, 5;
    %vpi_call 9 60 "$display", "Data_Memory[%d] %d", v00000297daa6b460_0, &A<v00000297daa6b280, v00000297daa6b460_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000297daa6b460_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000297daa6b460_0, 0, 32;
    %jmp T_7.10;
T_7.11 ;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000297daa111d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000297daa6a6a0, 4, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v00000297daa6ab00_0, 0, 10;
    %end;
    .thread T_8;
    .scope S_00000297daa111d0;
T_9 ;
    %wait E_00000297daa014d0;
    %load/vec4 v00000297daa6aba0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000297daa6a380_0;
    %addi 1, 0, 10;
    %store/vec4 v00000297daa6ab00_0, 0, 10;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000297daa6aba0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v00000297daa6ab00_0;
    %addi 1, 0, 10;
    %store/vec4 v00000297daa6ab00_0, 0, 10;
    %load/vec4 v00000297daa6a1a0_0;
    %load/vec4 v00000297daa6baa0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000297daa6a6a0, 4, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000297daa6aba0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v00000297daa6ab00_0;
    %addi 1, 0, 10;
    %store/vec4 v00000297daa6ab00_0, 0, 10;
    %load/vec4 v00000297daa6a1a0_0;
    %load/vec4 v00000297daa6baa0_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000297daa6a6a0, 4, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000297daa6aba0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v00000297daa6ab00_0;
    %addi 1, 0, 10;
    %store/vec4 v00000297daa6ab00_0, 0, 10;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v00000297daa6aba0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v00000297daa6ab00_0;
    %addi 1, 0, 10;
    %store/vec4 v00000297daa6ab00_0, 0, 10;
    %load/vec4 v00000297daa6b960_0;
    %load/vec4 v00000297daa6baa0_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000297daa6a6a0, 4, 0;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v00000297daa6baa0_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000297daa6a6a0, 4;
    %load/vec4 v00000297daa6baa0_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000297daa6a6a0, 4;
    %load/vec4 v00000297daa6baa0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000297daa6a6a0, 4;
    %vpi_call 3 144 "$display", "Register_Data[%d] value is: %d -- Register_Data[%d] value is: %d -- Register_Data[%d] value is: %d -- Current_PC value is: %d", &PV<v00000297daa6baa0_0, 21, 5>, S<2,vec4,u32>, &PV<v00000297daa6baa0_0, 16, 5>, S<1,vec4,u32>, &PV<v00000297daa6baa0_0, 11, 5>, S<0,vec4,u32>, v00000297daa6ab00_0 {3 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_00000297daa11040;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297daa6ca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297daa6d470_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000297daa11040;
T_11 ;
    %delay 10, 0;
    %load/vec4 v00000297daa6ca70_0;
    %inv;
    %store/vec4 v00000297daa6ca70_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00000297daa11040;
T_12 ;
    %vpi_call 2 19 "$dumpfile", "Main_Controller_test_bench.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000297daa11040 {0 0 0};
    %delay 15000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Main_Controller_test_bench.v";
    "./Main_Controller.v";
    "./Fetch.v";
    "./Get_Instruction.v";
    "./Decode.v";
    "./ALU.v";
    "./Branch.v";
    "./Store_Load.v";
