$date
	Wed Apr 21 14:38:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rs_nor $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 # R $end
$var wire 1 $ S $end
$upscope $end
$scope module rs_nor_cl_gate $end
$var wire 1 % C $end
$var wire 1 & Q $end
$var wire 1 ' Qbar $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var wire 1 * x $end
$var wire 1 + y $end
$upscope $end
$scope module rs_nor_cl_tb $end
$var wire 1 , Q $end
$var wire 1 - Qbar $end
$var reg 1 . C $end
$var reg 1 / R $end
$var reg 1 0 S $end
$scope module uut $end
$var wire 1 1 C $end
$var wire 1 2 R $end
$var wire 1 3 S $end
$var reg 1 4 Q $end
$var reg 1 5 Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x5
x4
13
12
x1
10
1/
x.
x-
x,
x+
x*
z)
z(
x'
x&
z%
z$
z#
x"
x!
$end
#100
00
03
#200
15
1-
04
0,
1.
11
#300
14
1,
10
13
#400
05
0-
0/
02
#500
15
1-
1/
12
#700
04
0,
00
03
#800
05
0-
0/
02
#900
0.
01
#1000
1/
12
10
13
#1100
0/
02
#1300
00
03
#1400
