<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_103_p2" SOURCE="MemBench/src/ddrbenchmark.cpp:24" VARIABLE="icmp_ln24" MODULE="runBench_Pipeline_dataRead" LOOP="dataRead" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_109_p2" SOURCE="MemBench/src/ddrbenchmark.cpp:24" VARIABLE="add_ln24" MODULE="runBench_Pipeline_dataRead" LOOP="dataRead" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_fu_132_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1065" VARIABLE="icmp_ln1065" MODULE="runBench_Pipeline_dataRead" LOOP="dataRead" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp_V_1_fu_141_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" VARIABLE="tmp_V_1" MODULE="runBench_Pipeline_dataRead" LOOP="dataRead" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln17_fu_96_p2" SOURCE="MemBench/src/ddrbenchmark.cpp:17" VARIABLE="icmp_ln17" MODULE="runBench_Pipeline_dataWrite" LOOP="dataWrite" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_102_p2" SOURCE="MemBench/src/ddrbenchmark.cpp:17" VARIABLE="add_ln17" MODULE="runBench_Pipeline_dataWrite" LOOP="dataWrite" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln17_fu_174_p2" SOURCE="MemBench/src/ddrbenchmark.cpp:17" VARIABLE="icmp_ln17" MODULE="runBench" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="cnt_1_fu_69_p2" SOURCE="MemBench/src/ddrbenchmark.cpp:9" VARIABLE="cnt_1" MODULE="countCycles_Pipeline_count" LOOP="count" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="res_c_U" SOURCE="MemBench/src/ddrbenchmark.cpp:56" VARIABLE="res_c" MODULE="ddrBenchmark" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="counterCmd_U" SOURCE="MemBench/src/ddrbenchmark.cpp:58" VARIABLE="counterCmd" MODULE="ddrBenchmark" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="ddrBenchmark" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="ddrBenchmark" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="results_m_axi_U" SOURCE="" VARIABLE="" MODULE="ddrBenchmark" LOOP="" BUNDLEDNAME="results" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
