

================================================================
== Vitis HLS Report for 'snn_mnist_hls'
================================================================
* Date:           Sat Oct  4 18:23:17 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        snn_n-mnist_resource_opt
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.738 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      145|     1998|  0.362 us|  4.995 us|  146|  1999|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- write_output  |        1|       19|         2|          -|          -|  0 ~ 10|        no|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out1 = alloca i64 1" [snn.cpp:11]   --->   Operation 8 'alloca' 'out1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 128> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out2 = alloca i64 1" [snn.cpp:12]   --->   Operation 9 'alloca' 'out2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 10> <FIFO>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln19 = call void @lif_layer<128, 784, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>, i10 %input_r, i10 %out1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87, i11 %weights_0_0, i11 %weights_0_1, i11 %weights_0_2, i10 %weights_0_3, i11 %weights_0_4, i12 %weights_0_5, i11 %weights_0_6, i10 %weights_0_7, i11 %weights_0_8, i11 %weights_0_9, i11 %weights_0_10, i10 %weights_0_11, i10 %weights_0_12, i11 %weights_0_13, i11 %weights_0_14, i11 %weights_0_15, i11 %weights_0_16, i11 %weights_0_17, i11 %weights_0_18, i11 %weights_0_19, i12 %weights_0_20, i11 %weights_0_21, i11 %weights_0_22, i11 %weights_0_23, i10 %weights_0_24, i12 %weights_0_25, i11 %weights_0_26, i11 %weights_0_27, i10 %weights_0_28, i11 %weights_0_29, i11 %weights_0_30, i12 %weights_0_31, i11 %weights_0_32, i11 %weights_0_33, i10 %weights_0_34, i11 %weights_0_35, i10 %weights_0_36, i11 %weights_0_37, i11 %weights_0_38, i11 %weights_0_39, i11 %weights_0_40, i10 %weights_0_41, i11 %weights_0_42, i11 %weights_0_43, i11 %weights_0_44, i11 %weights_0_45, i11 %weights_0_46, i10 %weights_0_47, i11 %weights_0_48, i10 %weights_0_49, i11 %weights_0_50, i11 %weights_0_51, i12 %weights_0_52, i11 %weights_0_53, i11 %weights_0_54, i11 %weights_0_55, i11 %weights_0_56, i11 %weights_0_57, i11 %weights_0_58, i11 %weights_0_59, i11 %weights_0_60, i10 %weights_0_61, i11 %weights_0_62, i12 %weights_0_63, i11 %weights_0_64, i12 %weights_0_65, i11 %weights_0_66, i11 %weights_0_67, i11 %weights_0_68, i11 %weights_0_69, i11 %weights_0_70, i11 %weights_0_71, i11 %weights_0_72, i11 %weights_0_73, i11 %weights_0_74, i11 %weights_0_75, i12 %weights_0_76, i11 %weights_0_77, i11 %weights_0_78, i12 %weights_0_79, i10 %weights_0_80, i11 %weights_0_81, i11 %weights_0_82, i11 %weights_0_83, i11 %weights_0_84, i11 %weights_0_85, i11 %weights_0_86, i11 %weights_0_87, i11 %weights_0_88, i11 %weights_0_89, i11 %weights_0_90, i11 %weights_0_91, i11 %weights_0_92, i11 %weights_0_93, i11 %weights_0_94, i11 %weights_0_95, i11 %weights_0_96, i11 %weights_0_97, i11 %weights_0_98, i12 %weights_0_99, i12 %weights_0_100, i11 %weights_0_101, i11 %weights_0_102, i11 %weights_0_103, i10 %weights_0_104, i10 %weights_0_105, i11 %weights_0_106, i12 %weights_0_107, i11 %weights_0_108, i11 %weights_0_109, i10 %weights_0_110, i11 %weights_0_111, i11 %weights_0_112, i11 %weights_0_113, i10 %weights_0_114, i10 %weights_0_115, i11 %weights_0_116, i10 %weights_0_117, i11 %weights_0_118, i11 %weights_0_119, i11 %weights_0_120, i11 %weights_0_121, i11 %weights_0_122, i10 %weights_0_123, i11 %weights_0_124, i11 %weights_0_125, i10 %weights_0_126, i11 %weights_0_127" [snn.cpp:19]   --->   Operation 10 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i1 %output_r, i64 0, i64 0" [snn.cpp:24]   --->   Operation 11 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr" [snn.cpp:24]   --->   Operation 12 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i1 %output_r, i64 0, i64 1" [snn.cpp:24]   --->   Operation 13 'getelementptr' 'output_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_1" [snn.cpp:24]   --->   Operation 14 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln19 = call void @lif_layer<128, 784, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>, i10 %input_r, i10 %out1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87, i11 %weights_0_0, i11 %weights_0_1, i11 %weights_0_2, i10 %weights_0_3, i11 %weights_0_4, i12 %weights_0_5, i11 %weights_0_6, i10 %weights_0_7, i11 %weights_0_8, i11 %weights_0_9, i11 %weights_0_10, i10 %weights_0_11, i10 %weights_0_12, i11 %weights_0_13, i11 %weights_0_14, i11 %weights_0_15, i11 %weights_0_16, i11 %weights_0_17, i11 %weights_0_18, i11 %weights_0_19, i12 %weights_0_20, i11 %weights_0_21, i11 %weights_0_22, i11 %weights_0_23, i10 %weights_0_24, i12 %weights_0_25, i11 %weights_0_26, i11 %weights_0_27, i10 %weights_0_28, i11 %weights_0_29, i11 %weights_0_30, i12 %weights_0_31, i11 %weights_0_32, i11 %weights_0_33, i10 %weights_0_34, i11 %weights_0_35, i10 %weights_0_36, i11 %weights_0_37, i11 %weights_0_38, i11 %weights_0_39, i11 %weights_0_40, i10 %weights_0_41, i11 %weights_0_42, i11 %weights_0_43, i11 %weights_0_44, i11 %weights_0_45, i11 %weights_0_46, i10 %weights_0_47, i11 %weights_0_48, i10 %weights_0_49, i11 %weights_0_50, i11 %weights_0_51, i12 %weights_0_52, i11 %weights_0_53, i11 %weights_0_54, i11 %weights_0_55, i11 %weights_0_56, i11 %weights_0_57, i11 %weights_0_58, i11 %weights_0_59, i11 %weights_0_60, i10 %weights_0_61, i11 %weights_0_62, i12 %weights_0_63, i11 %weights_0_64, i12 %weights_0_65, i11 %weights_0_66, i11 %weights_0_67, i11 %weights_0_68, i11 %weights_0_69, i11 %weights_0_70, i11 %weights_0_71, i11 %weights_0_72, i11 %weights_0_73, i11 %weights_0_74, i11 %weights_0_75, i12 %weights_0_76, i11 %weights_0_77, i11 %weights_0_78, i12 %weights_0_79, i10 %weights_0_80, i11 %weights_0_81, i11 %weights_0_82, i11 %weights_0_83, i11 %weights_0_84, i11 %weights_0_85, i11 %weights_0_86, i11 %weights_0_87, i11 %weights_0_88, i11 %weights_0_89, i11 %weights_0_90, i11 %weights_0_91, i11 %weights_0_92, i11 %weights_0_93, i11 %weights_0_94, i11 %weights_0_95, i11 %weights_0_96, i11 %weights_0_97, i11 %weights_0_98, i12 %weights_0_99, i12 %weights_0_100, i11 %weights_0_101, i11 %weights_0_102, i11 %weights_0_103, i10 %weights_0_104, i10 %weights_0_105, i11 %weights_0_106, i12 %weights_0_107, i11 %weights_0_108, i11 %weights_0_109, i10 %weights_0_110, i11 %weights_0_111, i11 %weights_0_112, i11 %weights_0_113, i10 %weights_0_114, i10 %weights_0_115, i11 %weights_0_116, i10 %weights_0_117, i11 %weights_0_118, i11 %weights_0_119, i11 %weights_0_120, i11 %weights_0_121, i11 %weights_0_122, i10 %weights_0_123, i11 %weights_0_124, i11 %weights_0_125, i10 %weights_0_126, i11 %weights_0_127" [snn.cpp:19]   --->   Operation 15 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%output_r_addr_2 = getelementptr i1 %output_r, i64 0, i64 2" [snn.cpp:24]   --->   Operation 16 'getelementptr' 'output_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_2" [snn.cpp:24]   --->   Operation 17 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%output_r_addr_3 = getelementptr i1 %output_r, i64 0, i64 3" [snn.cpp:24]   --->   Operation 18 'getelementptr' 'output_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_3" [snn.cpp:24]   --->   Operation 19 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln20 = call void @lif_layer<10, 128, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>, i10 %out1, i10 %out2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials, i12 %weights_1_0, i12 %weights_1_1, i12 %weights_1_2, i12 %weights_1_3, i12 %weights_1_4, i12 %weights_1_5, i12 %weights_1_6, i12 %weights_1_7, i12 %weights_1_8, i12 %weights_1_9" [snn.cpp:20]   --->   Operation 20 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%output_r_addr_4 = getelementptr i1 %output_r, i64 0, i64 4" [snn.cpp:24]   --->   Operation 21 'getelementptr' 'output_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_4" [snn.cpp:24]   --->   Operation 22 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%output_r_addr_5 = getelementptr i1 %output_r, i64 0, i64 5" [snn.cpp:24]   --->   Operation 23 'getelementptr' 'output_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_5" [snn.cpp:24]   --->   Operation 24 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.62>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln20 = call void @lif_layer<10, 128, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>, i10 %out1, i10 %out2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials, i12 %weights_1_0, i12 %weights_1_1, i12 %weights_1_2, i12 %weights_1_3, i12 %weights_1_4, i12 %weights_1_5, i12 %weights_1_6, i12 %weights_1_7, i12 %weights_1_8, i12 %weights_1_9" [snn.cpp:20]   --->   Operation 25 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%output_r_addr_6 = getelementptr i1 %output_r, i64 0, i64 6" [snn.cpp:24]   --->   Operation 26 'getelementptr' 'output_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_6" [snn.cpp:24]   --->   Operation 27 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%output_r_addr_7 = getelementptr i1 %output_r, i64 0, i64 7" [snn.cpp:24]   --->   Operation 28 'getelementptr' 'output_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_7" [snn.cpp:24]   --->   Operation 29 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.62>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [snn.cpp:17]   --->   Operation 30 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [snn.cpp:9]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %input_r, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %input_r"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_r, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @out1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i10 %out1, i10 %out1"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out1, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_13 = specchannel i32 @_ssdm_op_SpecChannel, void @out2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i10 %out2, i10 %out2"   --->   Operation 38 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out2, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%output_r_addr_8 = getelementptr i1 %output_r, i64 0, i64 8" [snn.cpp:24]   --->   Operation 40 'getelementptr' 'output_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_8" [snn.cpp:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%output_r_addr_9 = getelementptr i1 %output_r, i64 0, i64 9" [snn.cpp:24]   --->   Operation 42 'getelementptr' 'output_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_9" [snn.cpp:24]   --->   Operation 43 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 44 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i10P0A, i10 %out2, i32 1" [snn.cpp:28]   --->   Operation 44 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 10> <FIFO>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp, void %while.end, void %while.body.preheader" [snn.cpp:28]   --->   Operation 45 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [snn.cpp:29]   --->   Operation 46 'br' 'br_ln29' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.54>
ST_6 : Operation 47 [1/1] ( I:0.91ns O:0.91ns )   --->   "%out2_read = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %out2" [snn.cpp:30]   --->   Operation 47 'read' 'out2_read' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 10> <FIFO>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %out2_read" [snn.cpp:30]   --->   Operation 48 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%output_r_addr_10 = getelementptr i1 %output_r, i64 0, i64 %zext_ln30" [snn.cpp:30]   --->   Operation 49 'getelementptr' 'output_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln30 = store i1 1, i4 %output_r_addr_10" [snn.cpp:30]   --->   Operation 50 'store' 'store_ln30' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 1" [snn.cpp:29]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [snn.cpp:28]   --->   Operation 52 'specloopname' 'specloopname_ln28' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i10P0A, i10 %out2, i32 1" [snn.cpp:28]   --->   Operation 53 'nbreadreq' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 10> <FIFO>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_1, void %while.end.loopexit, void %while.body" [snn.cpp:28]   --->   Operation 54 'br' 'br_ln28' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 55 'br' 'br_ln0' <Predicate = (tmp & !tmp_1)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [snn.cpp:33]   --->   Operation 56 'ret' 'ret_ln33' <Predicate = (!tmp_1) | (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.500ns, clock uncertainty: 0.675ns.

 <State 1>: 0.629ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('output_r_addr', snn.cpp:24) [293]  (0.000 ns)
	'store' operation 0 bit ('store_ln24', snn.cpp:24) of constant 0 on array 'output_r' [294]  (0.629 ns)

 <State 2>: 0.629ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('output_r_addr_2', snn.cpp:24) [297]  (0.000 ns)
	'store' operation 0 bit ('store_ln24', snn.cpp:24) of constant 0 on array 'output_r' [298]  (0.629 ns)

 <State 3>: 0.629ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('output_r_addr_4', snn.cpp:24) [301]  (0.000 ns)
	'store' operation 0 bit ('store_ln24', snn.cpp:24) of constant 0 on array 'output_r' [302]  (0.629 ns)

 <State 4>: 0.629ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('output_r_addr_6', snn.cpp:24) [305]  (0.000 ns)
	'store' operation 0 bit ('store_ln24', snn.cpp:24) of constant 0 on array 'output_r' [306]  (0.629 ns)

 <State 5>: 0.629ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('output_r_addr_8', snn.cpp:24) [309]  (0.000 ns)
	'store' operation 0 bit ('store_ln24', snn.cpp:24) of constant 0 on array 'output_r' [310]  (0.629 ns)

 <State 6>: 1.542ns
The critical path consists of the following:
	fifo read operation ('out2_read', snn.cpp:30) on port 'out2', snn.cpp:12 (snn.cpp:30) [320]  (0.913 ns)
	'getelementptr' operation 4 bit ('output_r_addr_10', snn.cpp:30) [322]  (0.000 ns)
	'store' operation 0 bit ('store_ln30', snn.cpp:30) of constant 1 on array 'output_r' [323]  (0.629 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
