#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar 13 11:59:45 2025
# Process ID: 16356
# Current directory: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23612 C:\Users\Goktug\Desktop\CDD_LAB\CDD_lab\UART.xpr
# Log file: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/vivado.log
# Journal file: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.xpr
INFO: [Project 1-313] Project file moved from 'Z:/Desktop/cdd_labs/cdd_lab_git' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_0/iClk(undef)
Wrote  : <C:\Users\Goktug\Desktop\CDD_LAB\CDD_lab\UART.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_top_0 .
Exporting to file C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_top_0_0_synth_1 -jobs 28
[Thu Mar 13 12:00:44 2025] Launched design_1_uart_top_0_0_synth_1...
Run output will be captured here: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/design_1_uart_top_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files -ipstatic_source_dir C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/modelsim} {questa=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/questa} {riviera=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/riviera} {activehdl=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/synth_1

update_module_reference design_1_uart_top_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:uart_top:1.0 - uart_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_0/iClk(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/design_1_uart_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_uart_top_0_0 from uart_top_v1_0 1.0 to uart_top_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_0_upgraded_ipi/iClk(undef)
Wrote  : <C:\Users\Goktug\Desktop\CDD_LAB\CDD_lab\UART.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.152 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.152 ; gain = 0.000
update_module_reference design_1_Debounce_Switch_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Debounce_Switch_0_0 from Debounce_Switch_v1_0 1.0 to Debounce_Switch_v1_0 1.0
Wrote  : <C:\Users\Goktug\Desktop\CDD_LAB\CDD_lab\UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 28
[Thu Mar 13 12:01:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/synth_1/runme.log
launch_runs impl_1 -jobs 28
[Thu Mar 13 12:01:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 28
[Thu Mar 13 12:02:39 2025] Launched impl_1...
Run output will be captured here: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2577.191 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2577.191 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2577.191 ; gain = 120.109
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\Goktug\Desktop\CDD_LAB\CDD_lab\UART.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debounce_Switch_0 .
Exporting to file C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_top_0_0_synth_1 design_1_Debounce_Switch_0_0_synth_1 -jobs 28
[Thu Mar 13 12:04:24 2025] Launched design_1_uart_top_0_0_synth_1, design_1_Debounce_Switch_0_0_synth_1...
Run output will be captured here:
design_1_uart_top_0_0_synth_1: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/design_1_uart_top_0_0_synth_1/runme.log
design_1_Debounce_Switch_0_0_synth_1: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/design_1_Debounce_Switch_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files -ipstatic_source_dir C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/modelsim} {questa=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/questa} {riviera=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/riviera} {activehdl=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/synth_1

launch_runs synth_1 -jobs 28
[Thu Mar 13 12:04:39 2025] Launched design_1_uart_top_0_0_synth_1, design_1_Debounce_Switch_0_0_synth_1...
Run output will be captured here:
design_1_uart_top_0_0_synth_1: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/design_1_uart_top_0_0_synth_1/runme.log
design_1_Debounce_Switch_0_0_synth_1: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/design_1_Debounce_Switch_0_0_synth_1/runme.log
[Thu Mar 13 12:04:39 2025] Launched synth_1...
Run output will be captured here: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/synth_1/runme.log
launch_runs impl_1 -jobs 28
[Thu Mar 13 12:06:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 28
[Thu Mar 13 12:07:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2577.191 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 13 13:57:20 2025...
