Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 29d5efb214844846ada3d02260d9030c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'rst_process' might have multiple concurrent drivers [D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv:150]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv" Line 48. Module top_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/top_risc.sv" Line 24. Module top_risc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/control_unit/control_unit.sv" Line 3. Module control_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/program_counter/program_counter.sv" Line 3. Module program_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/instruction_memory/instruction_memory.sv" Line 3. Module instruction_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/register_file/register_file.sv" Line 3. Module register_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/imm_generator/imm_generator.sv" Line 3. Module imm_generator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/data_memory/data_memory.sv" Line 3. Module data_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/sensor_adder.sv" Line 44. Module sensor_adder_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v" Line 1. Module async_up_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v" Line 23. Module ro_sensor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" Line 20. Module ring_oscillator_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.common_pkg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_generator
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_risc
Compiling module xil_defaultlib.ring_oscillator_default
Compiling module xil_defaultlib.async_up_counter
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture c_counter_binary_0_arch of entity xil_defaultlib.c_counter_binary_0 [c_counter_binary_0_default]
Compiling module xil_defaultlib.ro_sensor
Compiling module xil_defaultlib.bit_extension
Compiling architecture bhv of entity xil_defaultlib.add [add_default]
Compiling architecture bhv of entity xil_defaultlib.ff [\ff(width=20)\]
Compiling architecture str of entity xil_defaultlib.add_pipe [add_pipe_default]
Compiling architecture bhv of entity xil_defaultlib.ff [\ff(width=1)\]
Compiling module xil_defaultlib.add_tree_new_default
Compiling module xil_defaultlib.sensor_adder_default
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.AES_Comp_GFinvComp
Compiling module xil_defaultlib.AES_Comp_SboxComp
Compiling module xil_defaultlib.AES_Comp_SubBytesComp
Compiling module xil_defaultlib.AES_Comp_MixColumns
Compiling module xil_defaultlib.AES_Comp_EncCore
Compiling module xil_defaultlib.AES_Comp_ENC
Compiling module xil_defaultlib.AES_top
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
