###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Thu Mar 20 19:09:38 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory7_reg_55_/CP 
Endpoint:   memory7_reg_55_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.157
- Setup                         0.127
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.030
- Arrival Time                  0.980
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.250 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.050 |   0.250 |    0.300 | 
     | U666            | A2 v -> ZN ^ | NR2XD0  | 0.105 |   0.355 |    0.405 | 
     | FE_OFC60_n682   | I ^ -> Z ^   | CKBD2   | 0.163 |   0.518 |    0.568 | 
     | U687            | A1 ^ -> ZN ^ | INR2D0  | 0.176 |   0.694 |    0.744 | 
     | FE_OFC38_N210   | I ^ -> Z ^   | BUFFD12 | 0.147 |   0.841 |    0.891 | 
     | memory7_reg_55_ | E ^          | EDFQD1  | 0.139 |   0.980 |    1.030 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory7_reg_53_/CP 
Endpoint:   memory7_reg_53_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.158
- Setup                         0.127
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.030
- Arrival Time                  0.980
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.250 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.050 |   0.250 |    0.300 | 
     | U666            | A2 v -> ZN ^ | NR2XD0  | 0.105 |   0.355 |    0.405 | 
     | FE_OFC60_n682   | I ^ -> Z ^   | CKBD2   | 0.163 |   0.518 |    0.568 | 
     | U687            | A1 ^ -> ZN ^ | INR2D0  | 0.176 |   0.694 |    0.744 | 
     | FE_OFC38_N210   | I ^ -> Z ^   | BUFFD12 | 0.147 |   0.841 |    0.891 | 
     | memory7_reg_53_ | E ^          | EDFQD1  | 0.139 |   0.980 |    1.030 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory7_reg_49_/CP 
Endpoint:   memory7_reg_49_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.158
- Setup                         0.127
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.030
- Arrival Time                  0.980
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.250 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.050 |   0.250 |    0.300 | 
     | U666            | A2 v -> ZN ^ | NR2XD0  | 0.105 |   0.355 |    0.405 | 
     | FE_OFC60_n682   | I ^ -> Z ^   | CKBD2   | 0.163 |   0.518 |    0.568 | 
     | U687            | A1 ^ -> ZN ^ | INR2D0  | 0.176 |   0.694 |    0.744 | 
     | FE_OFC38_N210   | I ^ -> Z ^   | BUFFD12 | 0.147 |   0.841 |    0.891 | 
     | memory7_reg_49_ | E ^          | EDFQD1  | 0.139 |   0.980 |    1.030 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory7_reg_63_/CP 
Endpoint:   memory7_reg_63_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.127
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.031
- Arrival Time                  0.980
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.251 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.050 |   0.250 |    0.301 | 
     | U666            | A2 v -> ZN ^ | NR2XD0  | 0.105 |   0.355 |    0.406 | 
     | FE_OFC60_n682   | I ^ -> Z ^   | CKBD2   | 0.163 |   0.518 |    0.569 | 
     | U687            | A1 ^ -> ZN ^ | INR2D0  | 0.176 |   0.694 |    0.745 | 
     | FE_OFC38_N210   | I ^ -> Z ^   | BUFFD12 | 0.147 |   0.841 |    0.892 | 
     | memory7_reg_63_ | E ^          | EDFQD1  | 0.139 |   0.980 |    1.031 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory7_reg_58_/CP 
Endpoint:   memory7_reg_58_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.127
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.031
- Arrival Time                  0.980
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.251 | 
     | U689            | A2 ^ -> ZN v | CKND2D0 | 0.050 |   0.250 |    0.301 | 
     | U666            | A2 v -> ZN ^ | NR2XD0  | 0.105 |   0.355 |    0.406 | 
     | FE_OFC60_n682   | I ^ -> Z ^   | CKBD2   | 0.163 |   0.518 |    0.569 | 
     | U687            | A1 ^ -> ZN ^ | INR2D0  | 0.176 |   0.694 |    0.745 | 
     | FE_OFC38_N210   | I ^ -> Z ^   | BUFFD12 | 0.147 |   0.841 |    0.892 | 
     | memory7_reg_58_ | E ^          | EDFQD1  | 0.139 |   0.980 |    1.031 | 
     +-----------------------------------------------------------------------+ 

