{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653325542104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653325542104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:05:41 2022 " "Processing started: Mon May 23 19:05:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653325542104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325542104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325542106 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325542283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653325542677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653325542677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_conf.v 1 1 " "Found 1 design units, including 1 entities, in source file regs_conf.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_CONF " "Found entity 1: REGS_CONF" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325551164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_control.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONF_CONTROL " "Found entity 1: CONF_CONTROL" {  } { { "CONF_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325551169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comm_rs232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comm_rs232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comm_rs232-rtl " "Found design unit 1: comm_rs232-rtl" {  } { { "comm_rs232.vhd" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/comm_rs232.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551587 ""} { "Info" "ISGN_ENTITY_NAME" "1 comm_rs232 " "Found entity 1: comm_rs232" {  } { { "comm_rs232.vhd" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/comm_rs232.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325551587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_CONTROL " "Found entity 1: MAIN_CONTROL" {  } { { "MAIN_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/MAIN_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325551593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_CONTROL " "Found entity 1: WR_CONTROL" {  } { { "WR_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/WR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325551599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 RD_CONTROL " "Found entity 1: RD_CONTROL" {  } { { "RD_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/RD_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325551603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232com.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232com.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232COM " "Found entity 1: RS232COM" {  } { { "RS232COM.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/RS232COM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325551607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_control_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_control_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONF_CONTROL_WRAP " "Found entity 1: CONF_CONTROL_WRAP" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325551612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONF_CONTROL_WRAP " "Elaborating entity \"CONF_CONTROL_WRAP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653325551658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONF_CONTROL CONF_CONTROL:CONF_CONTROL1 " "Elaborating entity \"CONF_CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\"" {  } { { "CONF_CONTROL_WRAP.v" "CONF_CONTROL1" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325551676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232COM CONF_CONTROL:CONF_CONTROL1\|RS232COM:C1 " "Elaborating entity \"RS232COM\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|RS232COM:C1\"" {  } { { "CONF_CONTROL.v" "C1" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325551685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comm_rs232 CONF_CONTROL:CONF_CONTROL1\|RS232COM:C1\|comm_rs232:U1 " "Elaborating entity \"comm_rs232\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|RS232COM:C1\|comm_rs232:U1\"" {  } { { "RS232COM.v" "U1" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/RS232COM.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325551692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_CONF CONF_CONTROL:CONF_CONTROL1\|REGS_CONF:C2 " "Elaborating entity \"REGS_CONF\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|REGS_CONF:C2\"" {  } { { "CONF_CONTROL.v" "C2" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325551705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325551746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653325551746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3 " "Elaborating entity \"CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\"" {  } { { "CONF_CONTROL.v" "C3" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325551747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_CONTROL CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|MAIN_CONTROL:C1 " "Elaborating entity \"MAIN_CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|MAIN_CONTROL:C1\"" {  } { { "control.v" "C1" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/control.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325551753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_CONTROL CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|WR_CONTROL:C2 " "Elaborating entity \"WR_CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|WR_CONTROL:C2\"" {  } { { "control.v" "C2" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/control.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325551763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_CONTROL CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|RD_CONTROL:C3 " "Elaborating entity \"RD_CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|RD_CONTROL:C3\"" {  } { { "control.v" "C3" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/control.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325551771 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653325552143 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "txsd VCC " "Pin \"txsd\" is stuck at VCC" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|txsd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[0\] VCC " "Pin \"sleds\[0\]\" is stuck at VCC" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[1\] GND " "Pin \"sleds\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[2\] GND " "Pin \"sleds\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[3\] VCC " "Pin \"sleds\[3\]\" is stuck at VCC" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[4\] GND " "Pin \"sleds\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[5\] GND " "Pin \"sleds\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[6\] VCC " "Pin \"sleds\[6\]\" is stuck at VCC" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[7\] GND " "Pin \"sleds\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[8\] GND " "Pin \"sleds\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|sleds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[0\] GND " "Pin \"r_control\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_control[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[1\] GND " "Pin \"r_control\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_control[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[2\] GND " "Pin \"r_control\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_control[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[3\] GND " "Pin \"r_control\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[4\] GND " "Pin \"r_control\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[5\] GND " "Pin \"r_control\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_control[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[6\] GND " "Pin \"r_control\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[7\] GND " "Pin \"r_control\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_control[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[0\] GND " "Pin \"r_frec_mod\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[1\] GND " "Pin \"r_frec_mod\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[2\] GND " "Pin \"r_frec_mod\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[3\] GND " "Pin \"r_frec_mod\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[4\] GND " "Pin \"r_frec_mod\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[5\] GND " "Pin \"r_frec_mod\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[6\] GND " "Pin \"r_frec_mod\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[7\] GND " "Pin \"r_frec_mod\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[8\] GND " "Pin \"r_frec_mod\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[9\] GND " "Pin \"r_frec_mod\[9\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[10\] GND " "Pin \"r_frec_mod\[10\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[11\] GND " "Pin \"r_frec_mod\[11\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[12\] GND " "Pin \"r_frec_mod\[12\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[13\] GND " "Pin \"r_frec_mod\[13\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[14\] GND " "Pin \"r_frec_mod\[14\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[15\] GND " "Pin \"r_frec_mod\[15\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[16\] GND " "Pin \"r_frec_mod\[16\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[17\] GND " "Pin \"r_frec_mod\[17\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[18\] GND " "Pin \"r_frec_mod\[18\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[19\] GND " "Pin \"r_frec_mod\[19\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[20\] GND " "Pin \"r_frec_mod\[20\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[21\] GND " "Pin \"r_frec_mod\[21\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[22\] GND " "Pin \"r_frec_mod\[22\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[23\] GND " "Pin \"r_frec_mod\[23\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_mod[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[0\] GND " "Pin \"r_frec_por\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[1\] GND " "Pin \"r_frec_por\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[2\] GND " "Pin \"r_frec_por\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[3\] GND " "Pin \"r_frec_por\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[4\] GND " "Pin \"r_frec_por\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[5\] GND " "Pin \"r_frec_por\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[6\] GND " "Pin \"r_frec_por\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[7\] GND " "Pin \"r_frec_por\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[8\] GND " "Pin \"r_frec_por\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[9\] GND " "Pin \"r_frec_por\[9\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[10\] GND " "Pin \"r_frec_por\[10\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[11\] GND " "Pin \"r_frec_por\[11\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[12\] GND " "Pin \"r_frec_por\[12\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[13\] GND " "Pin \"r_frec_por\[13\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[14\] GND " "Pin \"r_frec_por\[14\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[15\] GND " "Pin \"r_frec_por\[15\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[16\] GND " "Pin \"r_frec_por\[16\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[17\] GND " "Pin \"r_frec_por\[17\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[18\] GND " "Pin \"r_frec_por\[18\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[19\] GND " "Pin \"r_frec_por\[19\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[20\] GND " "Pin \"r_frec_por\[20\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[21\] GND " "Pin \"r_frec_por\[21\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[22\] GND " "Pin \"r_frec_por\[22\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[23\] GND " "Pin \"r_frec_por\[23\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_frec_por[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[0\] GND " "Pin \"r_im_am\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[1\] GND " "Pin \"r_im_am\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[2\] GND " "Pin \"r_im_am\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[3\] GND " "Pin \"r_im_am\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[4\] GND " "Pin \"r_im_am\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[5\] GND " "Pin \"r_im_am\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[6\] GND " "Pin \"r_im_am\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[7\] GND " "Pin \"r_im_am\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[8\] GND " "Pin \"r_im_am\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[9\] GND " "Pin \"r_im_am\[9\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[10\] GND " "Pin \"r_im_am\[10\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[11\] GND " "Pin \"r_im_am\[11\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[12\] GND " "Pin \"r_im_am\[12\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[13\] GND " "Pin \"r_im_am\[13\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[14\] GND " "Pin \"r_im_am\[14\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[15\] GND " "Pin \"r_im_am\[15\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_am[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[0\] GND " "Pin \"r_im_fm\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[1\] GND " "Pin \"r_im_fm\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[2\] GND " "Pin \"r_im_fm\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[3\] GND " "Pin \"r_im_fm\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[4\] GND " "Pin \"r_im_fm\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[5\] GND " "Pin \"r_im_fm\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[6\] GND " "Pin \"r_im_fm\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[7\] GND " "Pin \"r_im_fm\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[8\] GND " "Pin \"r_im_fm\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[9\] GND " "Pin \"r_im_fm\[9\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[10\] GND " "Pin \"r_im_fm\[10\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[11\] GND " "Pin \"r_im_fm\[11\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[12\] GND " "Pin \"r_im_fm\[12\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[13\] GND " "Pin \"r_im_fm\[13\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[14\] GND " "Pin \"r_im_fm\[14\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[15\] GND " "Pin \"r_im_fm\[15\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|r_im_fm[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[0\] GND " "Pin \"view_rxdw\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|view_rxdw[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[1\] GND " "Pin \"view_rxdw\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|view_rxdw[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[2\] GND " "Pin \"view_rxdw\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|view_rxdw[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[3\] GND " "Pin \"view_rxdw\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|view_rxdw[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[4\] GND " "Pin \"view_rxdw\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|view_rxdw[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[5\] GND " "Pin \"view_rxdw\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|view_rxdw[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[6\] GND " "Pin \"view_rxdw\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|view_rxdw[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[7\] GND " "Pin \"view_rxdw\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325552186 "|CONF_CONTROL_WRAP|view_rxdw[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653325552186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "117 " "117 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653325552197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653325552329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325552329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxsd " "No output dependent on input pin \"rxsd\"" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653325552375 "|CONF_CONTROL_WRAP|rxsd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653325552375 "|CONF_CONTROL_WRAP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653325552375 "|CONF_CONTROL_WRAP|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653325552375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653325552375 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653325552375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653325552375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653325552397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:05:52 2022 " "Processing ended: Mon May 23 19:05:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653325552397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653325552397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653325552397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325552397 ""}
