0.7
2020.2
Nov 18 2020
09:47:47
E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/my_adder/TB_Test_Add_1.v,1614842389,verilog,,,,TB_Test_Add_1,,,,,,,,
E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/my_adder/my_adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/my_adder/my_adder.srcs/sources_1/new/my_adder.v,1614842024,verilog,,E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/my_adder/TB_Test_Add_1.v,,my_adder,,,,,,,,
