0.6
2017.2
Jun 15 2017
18:52:51
<<<<<<< HEAD
C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v,1510788424,verilog,,,,simgame,,,,,,,,
C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v,1510605219,verilog,,,,ClockDivider,,,,,,,,
C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v,1510788424,verilog,,,,travelControl,,,,,,,,
=======
C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v,1510814644,verilog,,,,simgame,,,,,,,,
C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v,1510813258,verilog,,,,ClockDivider,,,,,,,,
C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v,1510818700,verilog,,,,travelControl,,,,,,,,
>>>>>>> 5be49005d82518c321565bf52fc9bbb9902145d5
