// Seed: 13878935
module module_0 (
    output supply1 id_0
);
  assign id_0 = 1;
  wire id_2;
  ;
  parameter id_3 = 1;
  logic [7:0] id_4;
  parameter id_5 = -1'b0;
  wire id_6 = ~id_5;
  assign id_4[-1] = id_5;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    input supply0 id_5,
    inout tri id_6,
    output tri1 id_7
);
  assign id_7 = id_5;
  module_0 modCall_1 (id_2);
endmodule
