set NETLIST_CACHE(bit1a,cells) {{schematic inv /home/dshadoa/Desktop/BPM/top_dont_implement/inv.sue} {schematic mux21 /home/dshadoa/Desktop/BPM/top_dont_implement/mux21.sue} {schematic dffpos /home/dshadoa/Desktop/BPM/top_dont_implement/dffpos.sue} {schematic and /home/dshadoa/Desktop/BPM/top_dont_implement/and.sue} {schematic FA /home/dshadoa/Desktop/BPM/top_dont_implement/FA.sue}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(bit1a,globals) {gnd vdd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(bit1a,version) MMI_SUE5.6.37
set NETLIST_CACHE(bit1a) {{.SUBCKT bit1a Cin Cout Init Out add_out clk en fa_in muxA_in muxB_in } {+ reg_in } {Xmux21 reg_in gnd net_3 Init net_5 mux21 } {XFA net_3 fa_in Cin Cout add_out FA } {Xdffpos net_2 net_1 Out dffpos } {Xinv Init net_5 inv } {Xmux21_1 muxA_in muxB_in net_1 Init net_4 mux21 } {Xinv_1 Init net_4 inv } {Xand clk en net_2 and } {.ENDS	$ bit1a} {}}
set NETLIST_CACHE(bit1a,names) {{300 760 {0 Xdffpos}} {90 250 {1 reg_in}} {-50 240 {1 gnd}} {200 680 {0 net_2}} {290 330 {0 Xmux21}} {200 610 {0 net_4}} {190 250 {0 reg_in}} {200 430 {0 fa_in}} {300 430 {0 XFA}} {480 420 {1 add_out}} {400 680 {0 Out}} {200 710 {0 net_1}} {-50 720 {1 en}} {100 550 {1 muxA_in}} {490 680 {1 Out}} {190 270 {0 gnd}} {390 250 {0 net_3}} {200 450 {0 Cin}} {300 630 {0 Xmux21_1}} {140 430 {1 fa_in}} {200 550 {0 muxA_in}} {100 570 {1 muxB_in}} {190 290 {0 Init}} {400 450 {0 Cout}} {400 550 {0 net_1}} {200 570 {0 muxB_in}} {60 450 {1 Cin}} {-50 680 {1 clk}} {-20 720 {0 en}} {200 590 {0 Init}} {100 720 {0 net_2}} {30 610 {0 Init}} {400 420 {0 add_out}} {50 610 {0 Xinv_1}} {0 310 {0 Init}} {40 720 {0 Xand}} {-20 680 {0 clk}} {150 610 {0 net_4}} {-50 290 {1 Init}} {480 450 {1 Cout}} {20 310 {0 Xinv}} {190 310 {0 net_5}} {120 310 {0 net_5}} {200 410 {0 net_3}}}
set NETLIST_CACHE(bit1a,wires) {{150 410 200 410 net_3} {150 360 150 410 net_3} {140 430 200 430 fa_in} {-20 310 0 310 Init} {400 450 480 450 Cout} {60 450 200 450 Cin} {390 250 430 250 net_3} {120 310 190 310 net_5} {90 250 190 250 reg_in} {-50 270 190 270 gnd} {-50 240 -50 270 gnd} {150 710 200 710 net_1} {400 680 490 680 Out} {400 550 430 550 net_1} {430 550 430 640 net_1} {150 640 430 640 net_1} {150 640 150 710 net_1} {150 610 200 610 net_4} {-20 610 30 610 Init} {-20 590 200 590 Init} {-20 590 -20 610 Init} {-20 310 -20 590 Init} {430 250 430 360 net_3} {150 360 430 360 net_3} {-20 290 -20 310 Init} {-20 290 190 290 Init} {-50 290 -20 290 Init} {400 420 480 420 add_out} {100 570 200 570 muxB_in} {100 550 200 550 muxA_in} {-50 680 -20 680 clk} {-50 720 -20 720 en} {100 720 130 720 net_2} {130 680 130 720 net_2} {130 680 200 680 net_2}}
