{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612509388829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612509388829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 05 10:46:26 2021 " "Processing started: Fri Feb 05 10:46:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612509388829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612509388829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_RISC_ComputerArchitectureSharif -c CPU_RISC_ComputerArchitectureSharif " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_RISC_ComputerArchitectureSharif -c CPU_RISC_ComputerArchitectureSharif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612509388829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612509389302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packages/memory/mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file packages/memory/mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "packages/Memory/MainMemory.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/MainMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389686 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "packages/Memory/MainMemory.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509389686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packages/memory/memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file packages/memory/memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "packages/Memory/memory.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509389688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_risc_computerarchitecturesharif.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_risc_computerarchitecturesharif.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_RISC_ComputerArchitectureSharif " "Found entity 1: CPU_RISC_ComputerArchitectureSharif" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509389689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389691 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509389691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packages/memory/lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file packages/memory/lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "packages/Memory/lpm_decode0.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/lpm_decode0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389693 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "packages/Memory/lpm_decode0.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509389693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_RISC_ComputerArchitectureSharif " "Elaborating entity \"CPU_RISC_ComputerArchitectureSharif\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612509389741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst " "Elaborating entity \"memory\" for hierarchy \"memory:inst\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "inst" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 184 480 704 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory memory:inst\|MainMemory:inst4 " "Elaborating entity \"MainMemory\" for hierarchy \"memory:inst\|MainMemory:inst4\"" {  } { { "packages/Memory/memory.bdf" "inst4" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 72 696 912 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\"" {  } { { "packages/Memory/MainMemory.vhd" "altsyncram_component" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/MainMemory.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\"" {  } { { "packages/Memory/MainMemory.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/MainMemory.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389786 ""}  } { { "packages/Memory/MainMemory.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/MainMemory.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612509389786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l4f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l4f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l4f1 " "Found entity 1: altsyncram_l4f1" {  } { { "db/altsyncram_l4f1.tdf" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/db/altsyncram_l4f1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509389854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l4f1 memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_l4f1:auto_generated " "Elaborating entity \"altsyncram_l4f1\" for hierarchy \"memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_l4f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/db/decode_d0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509389913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d0b memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_l4f1:auto_generated\|decode_d0b:decode3 " "Elaborating entity \"decode_d0b\" for hierarchy \"memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_l4f1:auto_generated\|decode_d0b:decode3\"" {  } { { "db/altsyncram_l4f1.tdf" "decode3" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/db/altsyncram_l4f1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tqb " "Found entity 1: mux_tqb" {  } { { "db/mux_tqb.tdf" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/db/mux_tqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509389968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509389968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tqb memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_l4f1:auto_generated\|mux_tqb:mux2 " "Elaborating entity \"mux_tqb\" for hierarchy \"memory:inst\|MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_l4f1:auto_generated\|mux_tqb:mux2\"" {  } { { "db/altsyncram_l4f1.tdf" "mux2" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/db/altsyncram_l4f1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX memory:inst\|BUSMUX:mux11 " "Elaborating entity \"BUSMUX\" for hierarchy \"memory:inst\|BUSMUX:mux11\"" {  } { { "packages/Memory/memory.bdf" "mux11" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 88 232 344 176 "mux11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst\|BUSMUX:mux11 " "Elaborated megafunction instantiation \"memory:inst\|BUSMUX:mux11\"" {  } { { "packages/Memory/memory.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 88 232 344 176 "mux11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509389982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst\|BUSMUX:mux11 " "Instantiated megafunction \"memory:inst\|BUSMUX:mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509389982 ""}  } { { "packages/Memory/memory.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 88 232 344 176 "mux11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612509389982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux memory:inst\|BUSMUX:mux11\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"memory:inst\|BUSMUX:mux11\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "e:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "memory:inst\|BUSMUX:mux11\|lpm_mux:\$00000 memory:inst\|BUSMUX:mux11 " "Elaborated megafunction instantiation \"memory:inst\|BUSMUX:mux11\|lpm_mux:\$00000\", which is child of megafunction instantiation \"memory:inst\|BUSMUX:mux11\"" {  } { { "busmux.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "packages/Memory/memory.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 88 232 344 176 "mux11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/db/mux_l0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509390061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509390061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d memory:inst\|BUSMUX:mux11\|lpm_mux:\$00000\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"memory:inst\|BUSMUX:mux11\|lpm_mux:\$00000\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 memory:inst\|lpm_decode0:inst7 " "Elaborating entity \"lpm_decode0\" for hierarchy \"memory:inst\|lpm_decode0:inst7\"" {  } { { "packages/Memory/memory.bdf" "inst7" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { -96 0 128 16 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode memory:inst\|lpm_decode0:inst7\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"memory:inst\|lpm_decode0:inst7\|lpm_decode:LPM_DECODE_component\"" {  } { { "packages/Memory/lpm_decode0.vhd" "LPM_DECODE_component" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/lpm_decode0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst\|lpm_decode0:inst7\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"memory:inst\|lpm_decode0:inst7\|lpm_decode:LPM_DECODE_component\"" {  } { { "packages/Memory/lpm_decode0.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/lpm_decode0.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509390082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst\|lpm_decode0:inst7\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"memory:inst\|lpm_decode0:inst7\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390082 ""}  } { { "packages/Memory/lpm_decode0.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/lpm_decode0.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612509390082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3ff " "Found entity 1: decode_3ff" {  } { { "db/decode_3ff.tdf" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/db/decode_3ff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509390132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509390132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3ff memory:inst\|lpm_decode0:inst7\|lpm_decode:LPM_DECODE_component\|decode_3ff:auto_generated " "Elaborating entity \"decode_3ff\" for hierarchy \"memory:inst\|lpm_decode0:inst7\|lpm_decode:LPM_DECODE_component\|decode_3ff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 memory:inst\|lpm_add_sub0:inst6 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"memory:inst\|lpm_add_sub0:inst6\"" {  } { { "packages/Memory/memory.bdf" "inst6" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 368 -48 112 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memory:inst\|lpm_add_sub0:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memory:inst\|lpm_add_sub0:inst6\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst\|lpm_add_sub0:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"memory:inst\|lpm_add_sub0:inst6\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509390155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst\|lpm_add_sub0:inst6\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"memory:inst\|lpm_add_sub0:inst6\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390155 ""}  } { { "lpm_add_sub0.vhd" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612509390155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p1i " "Found entity 1: add_sub_p1i" {  } { { "db/add_sub_p1i.tdf" "" { Text "G:/Projects/CPU_RISC_ComputerArchitecture/db/add_sub_p1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612509390204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612509390204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p1i memory:inst\|lpm_add_sub0:inst6\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_p1i:auto_generated " "Elaborating entity \"add_sub_p1i\" for hierarchy \"memory:inst\|lpm_add_sub0:inst6\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_p1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX memory:inst\|BUSMUX:mux " "Elaborating entity \"BUSMUX\" for hierarchy \"memory:inst\|BUSMUX:mux\"" {  } { { "packages/Memory/memory.bdf" "mux" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 568 232 344 656 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst\|BUSMUX:mux " "Elaborated megafunction instantiation \"memory:inst\|BUSMUX:mux\"" {  } { { "packages/Memory/memory.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 568 232 344 656 "mux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509390254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst\|BUSMUX:mux " "Instantiated megafunction \"memory:inst\|BUSMUX:mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612509390254 ""}  } { { "packages/Memory/memory.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/packages/Memory/memory.bdf" { { 568 232 344 656 "mux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612509390254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1612509390872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1612509390999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1612509391185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391185 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[31\] " "No output dependent on input pin \"address\[31\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[30\] " "No output dependent on input pin \"address\[30\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[29\] " "No output dependent on input pin \"address\[29\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[28\] " "No output dependent on input pin \"address\[28\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[27\] " "No output dependent on input pin \"address\[27\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[26\] " "No output dependent on input pin \"address\[26\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[25\] " "No output dependent on input pin \"address\[25\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[24\] " "No output dependent on input pin \"address\[24\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[23\] " "No output dependent on input pin \"address\[23\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[22\] " "No output dependent on input pin \"address\[22\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[21\] " "No output dependent on input pin \"address\[21\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[20\] " "No output dependent on input pin \"address\[20\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[19\] " "No output dependent on input pin \"address\[19\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[18\] " "No output dependent on input pin \"address\[18\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[17\] " "No output dependent on input pin \"address\[17\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[16\] " "No output dependent on input pin \"address\[16\]\"" {  } { { "CPU_RISC_ComputerArchitectureSharif.bdf" "" { Schematic "G:/Projects/CPU_RISC_ComputerArchitecture/CPU_RISC_ComputerArchitectureSharif.bdf" { { 240 280 448 256 "address" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612509391266 "|CPU_RISC_ComputerArchitectureSharif|address[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1612509391266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1612509391268 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1612509391268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1612509391268 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1612509391268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1612509391268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612509391284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 05 10:46:31 2021 " "Processing ended: Fri Feb 05 10:46:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612509391284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612509391284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612509391284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612509391284 ""}
