'timescale 1 ns / 1 ns

module tb_control;

`timescale 1 ns / 1 ns

module SPI_parent_tb;

	reg[7:0] step_val;
	

	task step();
	begin
		$write("%d: ", step_val);
		step_val = step_val + 1;
	end
	endtask

	reg clk;
	reg rst;
	reg en;
	
	wire done;
	wire SS;
	wire SCLK;
	wire MISO;
	
	parameter simdelay = 20;
	parameter clock_delay = 10;
	
	// here is my SPI_parent
	SPI_parent DUT(clk, rst, en, SS, SCLK, MISO, done);
		
	initial
	begin
		
		#(simdelay) clk = 1'b0; rst = 1'b0;
		#(simdelay) rst = 1'b1; 
		#(simdelay) start = 1'b1;
		
		#1000; // let simulation finish
	
	end

/* this checks done every clock and when it goes high ends the simulation */
	always @(posedge clk)
	begin
		if (done == 1'b1)
		begin
			$write("DONE:"); $write("\n"); 
			$stop;
		end
		else
		begin
			step(); $write("\n"); 
		end
	end
	
	// this generates a clock
	always
	begin
		#(clock_delay) clk = !clk;
	end
	
	// this makes the simulation go for 1000 steps
	initial
		#100000 $stop;

endmodule
