digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_system {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system \n: System";
shape=box;
style="rounded, filled";
tooltip="auto_unlink_shared_backstore&#61;false&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\m5ops_base&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;&#10;\memories&#61;system.far_mem_ctrl0.dram system.far_mem_ctrl1.dram system.loc_mem_ctrlrs000.dram system.loc_mem_ctrlrs001.dram system.loc_mem_ctrlrs002.dram system.loc_mem_ctrlrs003.dram system.loc_mem_ctrlrs004.dram system.loc_mem_ctrlrs005.dram system.loc_mem_ctrlrs006.dram system.loc_mem_ctrlrs007.dram system.loc_mem_ctrlrs008.dram system.loc_mem_ctrlrs009.dram system.loc_mem_ctrlrs010.dram system.loc_mem_ctrlrs011.dram system.loc_mem_ctrlrs012.dram system.loc_mem_ctrlrs013.dram system.loc_mem_ctrlrs014.dram system.loc_mem_ctrlrs015.dram system.loc_mem_ctrlrs016.dram system.loc_mem_ctrlrs017.dram system.loc_mem_ctrlrs018.dram system.loc_mem_ctrlrs019.dram system.loc_mem_ctrlrs020.dram system.loc_mem_ctrlrs021.dram system.loc_mem_ctrlrs022.dram system.loc_mem_ctrlrs023.dram system.loc_mem_ctrlrs024.dram system.loc_mem_ctrlrs025.dram system.loc_mem_ctrlrs026.dram system.loc_mem_ctrlrs027.dram system.loc_mem_ctrlrs028.dram system.loc_mem_ctrlrs029.dram system.loc_mem_ctrlrs030.dram system.loc_mem_ctrlrs031.dram system.loc_mem_ctrlrs032.dram system.loc_mem_ctrlrs033.dram system.loc_mem_ctrlrs034.dram system.loc_mem_ctrlrs035.dram system.loc_mem_ctrlrs036.dram system.loc_mem_ctrlrs037.dram system.loc_mem_ctrlrs038.dram system.loc_mem_ctrlrs039.dram system.loc_mem_ctrlrs040.dram system.loc_mem_ctrlrs041.dram system.loc_mem_ctrlrs042.dram system.loc_mem_ctrlrs043.dram system.loc_mem_ctrlrs044.dram system.loc_mem_ctrlrs045.dram system.loc_mem_ctrlrs046.dram system.loc_mem_ctrlrs047.dram system.loc_mem_ctrlrs048.dram system.loc_mem_ctrlrs049.dram system.loc_mem_ctrlrs050.dram system.loc_mem_ctrlrs051.dram system.loc_mem_ctrlrs052.dram system.loc_mem_ctrlrs053.dram system.loc_mem_ctrlrs054.dram system.loc_mem_ctrlrs055.dram system.loc_mem_ctrlrs056.dram system.loc_mem_ctrlrs057.dram system.loc_mem_ctrlrs058.dram system.loc_mem_ctrlrs059.dram system.loc_mem_ctrlrs060.dram system.loc_mem_ctrlrs061.dram system.loc_mem_ctrlrs062.dram system.loc_mem_ctrlrs063.dram system.loc_mem_ctrlrs064.dram system.loc_mem_ctrlrs065.dram system.loc_mem_ctrlrs066.dram system.loc_mem_ctrlrs067.dram system.loc_mem_ctrlrs068.dram system.loc_mem_ctrlrs069.dram system.loc_mem_ctrlrs070.dram system.loc_mem_ctrlrs071.dram system.loc_mem_ctrlrs072.dram system.loc_mem_ctrlrs073.dram system.loc_mem_ctrlrs074.dram system.loc_mem_ctrlrs075.dram system.loc_mem_ctrlrs076.dram system.loc_mem_ctrlrs077.dram system.loc_mem_ctrlrs078.dram system.loc_mem_ctrlrs079.dram system.loc_mem_ctrlrs080.dram system.loc_mem_ctrlrs081.dram system.loc_mem_ctrlrs082.dram system.loc_mem_ctrlrs083.dram system.loc_mem_ctrlrs084.dram system.loc_mem_ctrlrs085.dram system.loc_mem_ctrlrs086.dram system.loc_mem_ctrlrs087.dram system.loc_mem_ctrlrs088.dram system.loc_mem_ctrlrs089.dram system.loc_mem_ctrlrs090.dram system.loc_mem_ctrlrs091.dram system.loc_mem_ctrlrs092.dram system.loc_mem_ctrlrs093.dram system.loc_mem_ctrlrs094.dram system.loc_mem_ctrlrs095.dram system.loc_mem_ctrlrs096.dram system.loc_mem_ctrlrs097.dram system.loc_mem_ctrlrs098.dram system.loc_mem_ctrlrs099.dram system.loc_mem_ctrlrs100.dram system.loc_mem_ctrlrs101.dram system.loc_mem_ctrlrs102.dram system.loc_mem_ctrlrs103.dram system.loc_mem_ctrlrs104.dram system.loc_mem_ctrlrs105.dram system.loc_mem_ctrlrs106.dram system.loc_mem_ctrlrs107.dram system.loc_mem_ctrlrs108.dram system.loc_mem_ctrlrs109.dram system.loc_mem_ctrlrs110.dram system.loc_mem_ctrlrs111.dram system.loc_mem_ctrlrs112.dram system.loc_mem_ctrlrs113.dram system.loc_mem_ctrlrs114.dram system.loc_mem_ctrlrs115.dram system.loc_mem_ctrlrs116.dram system.loc_mem_ctrlrs117.dram system.loc_mem_ctrlrs118.dram system.loc_mem_ctrlrs119.dram system.loc_mem_ctrlrs120.dram system.loc_mem_ctrlrs121.dram system.loc_mem_ctrlrs122.dram system.loc_mem_ctrlrs123.dram system.loc_mem_ctrlrs124.dram system.loc_mem_ctrlrs125.dram system.loc_mem_ctrlrs126.dram system.loc_mem_ctrlrs127.dram system.mem_ctrl0 system.mem_ctrl1&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;system.workload";
subgraph cluster_system_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: StubWorkload";
shape=box;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\entry&#61;0&#10;\eventq_index&#61;0&#10;\remote_gdb_port&#61;7000&#10;\wait_for_remote_gdb&#61;false";
}

subgraph cluster_system_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=box;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;system.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_system_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;200&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.clk_domain.voltage_domain";
subgraph cluster_system_clk_domain_voltage_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

}

subgraph cluster_system_generators0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators0 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators0.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators0_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators0_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_generators1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generators1 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.generators1.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_generators1_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_generators1_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds0 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds0.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;100&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
system_scheds0_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_scheds0_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_scheds0_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_scheds1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="scheds1 \n: MemScheduler";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.scheds1.power_state&#10;\read_buffer_size&#61;1&#10;\resp_buffer_size&#61;64&#10;\service_write_threshold&#61;100&#10;\unified_queue&#61;false&#10;\write_buffer_size&#61;32";
system_scheds1_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_scheds1_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_scheds1_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_mem_ctrl0 {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrl0 \n: PolicyManager";
shape=box;
style="rounded, filled";
tooltip="addr_size&#61;64&#10;\always_dirty&#61;false&#10;\always_hit&#61;false&#10;\block_size&#61;64&#10;\cache_warmup_ratio&#61;0.7&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\crb_max_size&#61;32&#10;\dram_cache_size&#61;1048576&#10;\eventq_index&#61;0&#10;\far_burst_size&#61;64&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\loc_burst_size&#61;64&#10;\loc_mem_policy&#61;CascadeLakeNoPartWrs&#10;\null&#61;false&#10;\orb_max_size&#61;256&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrl0.power_state&#10;\range&#61;0:4294967296&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tRCD_RD&#61;14160&#10;\tRL&#61;14160&#10;\tRP&#61;14160";
system_mem_ctrl0_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
system_mem_ctrl0_loc_req_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=loc_req_port, shape=box, style="rounded, filled"];
system_mem_ctrl0_far_req_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=far_req_port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrl0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_mem_ctrl1 {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrl1 \n: PolicyManager";
shape=box;
style="rounded, filled";
tooltip="addr_size&#61;64&#10;\always_dirty&#61;false&#10;\always_hit&#61;false&#10;\block_size&#61;64&#10;\cache_warmup_ratio&#61;0.7&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\crb_max_size&#61;32&#10;\dram_cache_size&#61;1048576&#10;\eventq_index&#61;0&#10;\far_burst_size&#61;64&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\loc_burst_size&#61;64&#10;\loc_mem_policy&#61;CascadeLakeNoPartWrs&#10;\null&#61;false&#10;\orb_max_size&#61;256&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrl1.power_state&#10;\range&#61;4294967296:8589934592&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tRCD_RD&#61;14160&#10;\tRL&#61;14160&#10;\tRP&#61;14160";
system_mem_ctrl1_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
system_mem_ctrl1_loc_req_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=loc_req_port, shape=box, style="rounded, filled"];
system_mem_ctrl1_far_req_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=far_req_port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrl1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_loc_mem_ctrlrs000 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs000 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs000.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs000.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs000_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs000_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs000_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs000.dram.power_state&#10;\range&#61;0:67108864&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs000_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs001 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs001 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs001.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs001.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs001_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs001_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs001_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs001.dram.power_state&#10;\range&#61;67108864:134217728&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs001_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs002 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs002 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs002.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs002.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs002_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs002_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs002_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs002.dram.power_state&#10;\range&#61;134217728:201326592&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs002_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs003 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs003 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs003.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs003.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs003_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs003_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs003_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs003.dram.power_state&#10;\range&#61;201326592:268435456&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs003_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs004 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs004 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs004.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs004.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs004_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs004_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs004_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs004.dram.power_state&#10;\range&#61;268435456:335544320&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs004_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs005 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs005 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs005.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs005.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs005_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs005_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs005_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs005.dram.power_state&#10;\range&#61;335544320:402653184&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs005_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs006 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs006 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs006.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs006.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs006_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs006_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs006_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs006.dram.power_state&#10;\range&#61;402653184:469762048&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs006_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs007 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs007 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs007.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs007.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs007_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs007_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs007_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs007.dram.power_state&#10;\range&#61;469762048:536870912&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs007_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs008 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs008 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs008.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs008.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs008_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs008_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs008_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs008.dram.power_state&#10;\range&#61;536870912:603979776&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs008_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs009 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs009 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs009.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs009.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs009_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs009_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs009_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs009.dram.power_state&#10;\range&#61;603979776:671088640&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs009_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs010 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs010 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs010.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs010.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs010_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs010_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs010_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs010.dram.power_state&#10;\range&#61;671088640:738197504&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs010_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs011 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs011 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs011.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs011.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs011_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs011_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs011_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs011.dram.power_state&#10;\range&#61;738197504:805306368&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs011_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs012 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs012 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs012.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs012.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs012_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs012_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs012_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs012.dram.power_state&#10;\range&#61;805306368:872415232&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs012_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs013 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs013 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs013.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs013.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs013_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs013_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs013_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs013.dram.power_state&#10;\range&#61;872415232:939524096&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs013_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs014 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs014 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs014.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs014.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs014_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs014_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs014_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs014.dram.power_state&#10;\range&#61;939524096:1006632960&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs014_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs015 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs015 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs015.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs015.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs015_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs015_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs015_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs015.dram.power_state&#10;\range&#61;1006632960:1073741824&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs015_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs016 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs016 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs016.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs016.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs016_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs016_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs016_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs016.dram.power_state&#10;\range&#61;1073741824:1140850688&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs016_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs017 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs017 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs017.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs017.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs017_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs017_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs017_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs017.dram.power_state&#10;\range&#61;1140850688:1207959552&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs017_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs018 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs018 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs018.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs018.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs018_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs018_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs018_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs018.dram.power_state&#10;\range&#61;1207959552:1275068416&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs018_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs019 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs019 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs019.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs019.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs019_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs019_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs019_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs019.dram.power_state&#10;\range&#61;1275068416:1342177280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs019_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs020 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs020 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs020.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs020.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs020_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs020_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs020_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs020.dram.power_state&#10;\range&#61;1342177280:1409286144&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs020_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs021 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs021 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs021.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs021.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs021_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs021_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs021_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs021.dram.power_state&#10;\range&#61;1409286144:1476395008&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs021_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs022 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs022 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs022.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs022.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs022_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs022_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs022_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs022.dram.power_state&#10;\range&#61;1476395008:1543503872&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs022_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs023 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs023 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs023.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs023.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs023_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs023_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs023_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs023.dram.power_state&#10;\range&#61;1543503872:1610612736&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs023_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs024 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs024 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs024.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs024.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs024_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs024_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs024_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs024.dram.power_state&#10;\range&#61;1610612736:1677721600&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs024_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs025 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs025 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs025.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs025.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs025_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs025_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs025_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs025.dram.power_state&#10;\range&#61;1677721600:1744830464&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs025_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs026 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs026 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs026.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs026.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs026_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs026_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs026_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs026.dram.power_state&#10;\range&#61;1744830464:1811939328&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs026_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs027 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs027 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs027.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs027.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs027_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs027_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs027_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs027.dram.power_state&#10;\range&#61;1811939328:1879048192&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs027_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs028 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs028 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs028.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs028.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs028_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs028_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs028_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs028.dram.power_state&#10;\range&#61;1879048192:1946157056&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs028_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs029 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs029 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs029.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs029.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs029_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs029_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs029_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs029.dram.power_state&#10;\range&#61;1946157056:2013265920&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs029_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs030 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs030 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs030.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs030.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs030_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs030_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs030_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs030.dram.power_state&#10;\range&#61;2013265920:2080374784&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs030_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs031 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs031 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs031.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs031.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs031_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs031_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs031_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs031.dram.power_state&#10;\range&#61;2080374784:2147483648&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs031_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs032 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs032 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs032.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs032.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs032_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs032_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs032_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs032.dram.power_state&#10;\range&#61;2147483648:2214592512&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs032_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs033 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs033 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs033.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs033.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs033_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs033_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs033_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs033.dram.power_state&#10;\range&#61;2214592512:2281701376&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs033_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs034 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs034 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs034.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs034.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs034_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs034_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs034_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs034.dram.power_state&#10;\range&#61;2281701376:2348810240&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs034_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs035 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs035 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs035.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs035.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs035_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs035_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs035_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs035.dram.power_state&#10;\range&#61;2348810240:2415919104&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs035_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs036 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs036 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs036.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs036.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs036_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs036_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs036_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs036.dram.power_state&#10;\range&#61;2415919104:2483027968&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs036_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs037 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs037 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs037.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs037.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs037_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs037_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs037_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs037.dram.power_state&#10;\range&#61;2483027968:2550136832&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs037_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs038 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs038 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs038.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs038.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs038_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs038_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs038_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs038.dram.power_state&#10;\range&#61;2550136832:2617245696&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs038_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs039 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs039 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs039.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs039.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs039_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs039_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs039_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs039.dram.power_state&#10;\range&#61;2617245696:2684354560&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs039_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs040 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs040 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs040.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs040.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs040_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs040_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs040_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs040.dram.power_state&#10;\range&#61;2684354560:2751463424&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs040_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs041 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs041 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs041.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs041.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs041_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs041_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs041_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs041.dram.power_state&#10;\range&#61;2751463424:2818572288&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs041_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs042 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs042 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs042.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs042.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs042_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs042_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs042_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs042.dram.power_state&#10;\range&#61;2818572288:2885681152&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs042_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs043 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs043 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs043.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs043.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs043_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs043_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs043_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs043.dram.power_state&#10;\range&#61;2885681152:2952790016&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs043_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs044 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs044 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs044.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs044.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs044_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs044_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs044_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs044.dram.power_state&#10;\range&#61;2952790016:3019898880&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs044_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs045 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs045 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs045.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs045.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs045_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs045_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs045_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs045.dram.power_state&#10;\range&#61;3019898880:3087007744&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs045_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs046 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs046 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs046.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs046.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs046_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs046_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs046_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs046.dram.power_state&#10;\range&#61;3087007744:3154116608&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs046_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs047 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs047 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs047.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs047.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs047_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs047_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs047_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs047.dram.power_state&#10;\range&#61;3154116608:3221225472&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs047_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs048 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs048 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs048.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs048.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs048_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs048_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs048_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs048.dram.power_state&#10;\range&#61;3221225472:3288334336&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs048_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs049 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs049 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs049.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs049.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs049_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs049_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs049_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs049.dram.power_state&#10;\range&#61;3288334336:3355443200&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs049_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs050 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs050 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs050.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs050.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs050_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs050_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs050_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs050.dram.power_state&#10;\range&#61;3355443200:3422552064&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs050_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs051 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs051 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs051.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs051.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs051_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs051_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs051_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs051.dram.power_state&#10;\range&#61;3422552064:3489660928&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs051_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs052 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs052 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs052.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs052.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs052_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs052_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs052_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs052.dram.power_state&#10;\range&#61;3489660928:3556769792&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs052_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs053 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs053 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs053.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs053.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs053_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs053_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs053_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs053.dram.power_state&#10;\range&#61;3556769792:3623878656&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs053_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs054 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs054 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs054.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs054.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs054_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs054_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs054_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs054.dram.power_state&#10;\range&#61;3623878656:3690987520&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs054_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs055 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs055 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs055.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs055.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs055_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs055_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs055_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs055.dram.power_state&#10;\range&#61;3690987520:3758096384&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs055_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs056 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs056 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs056.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs056.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs056_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs056_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs056_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs056.dram.power_state&#10;\range&#61;3758096384:3825205248&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs056_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs057 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs057 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs057.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs057.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs057_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs057_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs057_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs057.dram.power_state&#10;\range&#61;3825205248:3892314112&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs057_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs058 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs058 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs058.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs058.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs058_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs058_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs058_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs058.dram.power_state&#10;\range&#61;3892314112:3959422976&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs058_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs059 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs059 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs059.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs059.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs059_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs059_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs059_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs059.dram.power_state&#10;\range&#61;3959422976:4026531840&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs059_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs060 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs060 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs060.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs060.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs060_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs060_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs060_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs060.dram.power_state&#10;\range&#61;4026531840:4093640704&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs060_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs061 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs061 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs061.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs061.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs061_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs061_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs061_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs061.dram.power_state&#10;\range&#61;4093640704:4160749568&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs061_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs062 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs062 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs062.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs062.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs062_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs062_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs062_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs062.dram.power_state&#10;\range&#61;4160749568:4227858432&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs062_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs063 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs063 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs063.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs063.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs063_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs063_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs063_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs063.dram.power_state&#10;\range&#61;4227858432:4294967296&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs063_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs064 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs064 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs064.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs064.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs064_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs064_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs064_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs064.dram.power_state&#10;\range&#61;4294967296:4362076160&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs064_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs065 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs065 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs065.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs065.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs065_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs065_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs065_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs065.dram.power_state&#10;\range&#61;4362076160:4429185024&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs065_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs066 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs066 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs066.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs066.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs066_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs066_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs066_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs066.dram.power_state&#10;\range&#61;4429185024:4496293888&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs066_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs067 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs067 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs067.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs067.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs067_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs067_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs067_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs067.dram.power_state&#10;\range&#61;4496293888:4563402752&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs067_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs068 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs068 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs068.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs068.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs068_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs068_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs068_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs068.dram.power_state&#10;\range&#61;4563402752:4630511616&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs068_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs069 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs069 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs069.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs069.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs069_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs069_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs069_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs069.dram.power_state&#10;\range&#61;4630511616:4697620480&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs069_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs070 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs070 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs070.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs070.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs070_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs070_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs070_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs070.dram.power_state&#10;\range&#61;4697620480:4764729344&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs070_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs071 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs071 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs071.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs071.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs071_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs071_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs071_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs071.dram.power_state&#10;\range&#61;4764729344:4831838208&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs071_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs072 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs072 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs072.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs072.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs072_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs072_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs072_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs072.dram.power_state&#10;\range&#61;4831838208:4898947072&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs072_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs073 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs073 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs073.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs073.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs073_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs073_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs073_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs073.dram.power_state&#10;\range&#61;4898947072:4966055936&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs073_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs074 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs074 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs074.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs074.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs074_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs074_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs074_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs074.dram.power_state&#10;\range&#61;4966055936:5033164800&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs074_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs075 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs075 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs075.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs075.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs075_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs075_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs075_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs075.dram.power_state&#10;\range&#61;5033164800:5100273664&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs075_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs076 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs076 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs076.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs076.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs076_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs076_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs076_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs076.dram.power_state&#10;\range&#61;5100273664:5167382528&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs076_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs077 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs077 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs077.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs077.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs077_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs077_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs077_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs077.dram.power_state&#10;\range&#61;5167382528:5234491392&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs077_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs078 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs078 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs078.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs078.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs078_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs078_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs078_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs078.dram.power_state&#10;\range&#61;5234491392:5301600256&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs078_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs079 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs079 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs079.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs079.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs079_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs079_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs079_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs079.dram.power_state&#10;\range&#61;5301600256:5368709120&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs079_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs080 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs080 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs080.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs080.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs080_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs080_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs080_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs080.dram.power_state&#10;\range&#61;5368709120:5435817984&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs080_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs081 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs081 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs081.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs081.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs081_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs081_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs081_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs081.dram.power_state&#10;\range&#61;5435817984:5502926848&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs081_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs082 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs082 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs082.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs082.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs082_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs082_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs082_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs082.dram.power_state&#10;\range&#61;5502926848:5570035712&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs082_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs083 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs083 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs083.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs083.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs083_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs083_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs083_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs083.dram.power_state&#10;\range&#61;5570035712:5637144576&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs083_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs084 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs084 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs084.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs084.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs084_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs084_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs084_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs084.dram.power_state&#10;\range&#61;5637144576:5704253440&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs084_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs085 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs085 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs085.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs085.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs085_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs085_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs085_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs085.dram.power_state&#10;\range&#61;5704253440:5771362304&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs085_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs086 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs086 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs086.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs086.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs086_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs086_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs086_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs086.dram.power_state&#10;\range&#61;5771362304:5838471168&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs086_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs087 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs087 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs087.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs087.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs087_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs087_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs087_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs087.dram.power_state&#10;\range&#61;5838471168:5905580032&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs087_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs088 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs088 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs088.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs088.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs088_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs088_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs088_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs088.dram.power_state&#10;\range&#61;5905580032:5972688896&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs088_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs089 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs089 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs089.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs089.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs089_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs089_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs089_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs089.dram.power_state&#10;\range&#61;5972688896:6039797760&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs089_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs090 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs090 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs090.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs090.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs090_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs090_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs090_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs090.dram.power_state&#10;\range&#61;6039797760:6106906624&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs090_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs091 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs091 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs091.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs091.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs091_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs091_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs091_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs091.dram.power_state&#10;\range&#61;6106906624:6174015488&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs091_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs092 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs092 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs092.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs092.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs092_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs092_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs092_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs092.dram.power_state&#10;\range&#61;6174015488:6241124352&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs092_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs093 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs093 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs093.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs093.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs093_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs093_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs093_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs093.dram.power_state&#10;\range&#61;6241124352:6308233216&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs093_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs094 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs094 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs094.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs094.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs094_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs094_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs094_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs094.dram.power_state&#10;\range&#61;6308233216:6375342080&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs094_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs095 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs095 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs095.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs095.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs095_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs095_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs095_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs095.dram.power_state&#10;\range&#61;6375342080:6442450944&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs095_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs096 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs096 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs096.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs096.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs096_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs096_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs096_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs096.dram.power_state&#10;\range&#61;6442450944:6509559808&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs096_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs097 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs097 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs097.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs097.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs097_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs097_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs097_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs097.dram.power_state&#10;\range&#61;6509559808:6576668672&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs097_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs098 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs098 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs098.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs098.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs098_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs098_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs098_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs098.dram.power_state&#10;\range&#61;6576668672:6643777536&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs098_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs099 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs099 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs099.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs099.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs099_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs099_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs099_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs099.dram.power_state&#10;\range&#61;6643777536:6710886400&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs099_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs100 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs100 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs100.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs100.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs100_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs100_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs100_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs100.dram.power_state&#10;\range&#61;6710886400:6777995264&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs100_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs101 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs101 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs101.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs101.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs101_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs101_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs101_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs101.dram.power_state&#10;\range&#61;6777995264:6845104128&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs101_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs102 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs102 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs102.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs102.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs102_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs102_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs102_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs102.dram.power_state&#10;\range&#61;6845104128:6912212992&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs102_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs103 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs103 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs103.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs103.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs103_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs103_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs103_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs103.dram.power_state&#10;\range&#61;6912212992:6979321856&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs103_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs104 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs104 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs104.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs104.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs104_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs104_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs104_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs104.dram.power_state&#10;\range&#61;6979321856:7046430720&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs104_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs105 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs105 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs105.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs105.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs105_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs105_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs105_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs105.dram.power_state&#10;\range&#61;7046430720:7113539584&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs105_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs106 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs106 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs106.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs106.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs106_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs106_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs106_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs106.dram.power_state&#10;\range&#61;7113539584:7180648448&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs106_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs107 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs107 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs107.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs107.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs107_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs107_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs107_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs107.dram.power_state&#10;\range&#61;7180648448:7247757312&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs107_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs108 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs108 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs108.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs108.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs108_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs108_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs108_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs108.dram.power_state&#10;\range&#61;7247757312:7314866176&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs108_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs109 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs109 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs109.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs109.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs109_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs109_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs109_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs109.dram.power_state&#10;\range&#61;7314866176:7381975040&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs109_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs110 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs110 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs110.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs110.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs110_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs110_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs110_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs110.dram.power_state&#10;\range&#61;7381975040:7449083904&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs110_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs111 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs111 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs111.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs111.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs111_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs111_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs111_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs111.dram.power_state&#10;\range&#61;7449083904:7516192768&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs111_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs112 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs112 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs112.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs112.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs112_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs112_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs112_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs112.dram.power_state&#10;\range&#61;7516192768:7583301632&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs112_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs113 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs113 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs113.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs113.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs113_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs113_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs113_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs113.dram.power_state&#10;\range&#61;7583301632:7650410496&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs113_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs114 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs114 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs114.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs114.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs114_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs114_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs114_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs114.dram.power_state&#10;\range&#61;7650410496:7717519360&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs114_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs115 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs115 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs115.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs115.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs115_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs115_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs115_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs115.dram.power_state&#10;\range&#61;7717519360:7784628224&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs115_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs116 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs116 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs116.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs116.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs116_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs116_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs116_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs116.dram.power_state&#10;\range&#61;7784628224:7851737088&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs116_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs117 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs117 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs117.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs117.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs117_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs117_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs117_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs117.dram.power_state&#10;\range&#61;7851737088:7918845952&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs117_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs118 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs118 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs118.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs118.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs118_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs118_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs118_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs118.dram.power_state&#10;\range&#61;7918845952:7985954816&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs118_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs119 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs119 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs119.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs119.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs119_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs119_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs119_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs119.dram.power_state&#10;\range&#61;7985954816:8053063680&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs119_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs120 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs120 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs120.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs120.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs120_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs120_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs120_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs120.dram.power_state&#10;\range&#61;8053063680:8120172544&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs120_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs121 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs121 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs121.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs121.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs121_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs121_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs121_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs121.dram.power_state&#10;\range&#61;8120172544:8187281408&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs121_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs122 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs122 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs122.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs122.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs122_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs122_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs122_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs122.dram.power_state&#10;\range&#61;8187281408:8254390272&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs122_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs123 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs123 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs123.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs123.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs123_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs123_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs123_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs123.dram.power_state&#10;\range&#61;8254390272:8321499136&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs123_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs124 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs124 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs124.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs124.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs124_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs124_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs124_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs124.dram.power_state&#10;\range&#61;8321499136:8388608000&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs124_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs125 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs125 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs125.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs125.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs125_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs125_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs125_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs125.dram.power_state&#10;\range&#61;8388608000:8455716864&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs125_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs126 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs126 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs126.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs126.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs126_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs126_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs126_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs126.dram.power_state&#10;\range&#61;8455716864:8522825728&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs126_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_loc_mem_ctrlrs127 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loc_mem_ctrlrs127 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.loc_mem_ctrlrs127.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs127.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_loc_mem_ctrlrs127_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_loc_mem_ctrlrs127_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_loc_mem_ctrlrs127_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: LLM";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.0&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.0&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.0&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.0&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.0&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.0&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.0&#10;\IDD62&#61;0.0&#10;\VDD&#61;0.0&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;32&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;2&#10;\beats_per_clock&#61;64&#10;\burst_length&#61;512&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;1&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;4194304&#10;\devices_per_rank&#61;1&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;true&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.loc_mem_ctrlrs127.dram.power_state&#10;\range&#61;8522825728:8589934592&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;2000&#10;\tBURST&#61;16000&#10;\tBURST_MAX&#61;4000&#10;\tBURST_MIN&#61;2000&#10;\tCCD_L&#61;15000&#10;\tCCD_L_WR&#61;15000&#10;\tCK&#61;2000&#10;\tCL&#61;5000&#10;\tCS&#61;0&#10;\tCWL&#61;5000&#10;\tPPD&#61;0&#10;\tRAS&#61;15000&#10;\tRCD&#61;8000&#10;\tRCD_WR&#61;8000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;160000&#10;\tRP&#61;15000&#10;\tRRD&#61;2000&#10;\tRRD_L&#61;2000&#10;\tRTP&#61;7000&#10;\tRTW&#61;0&#10;\tWR&#61;18000&#10;\tWTR&#61;0&#10;\tWTR_L&#61;0&#10;\tXAW&#61;12000&#10;\tXP&#61;8000&#10;\tXPDLL&#61;0&#10;\tXS&#61;168000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_system_loc_mem_ctrlrs127_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_far_mem_ctrl0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="far_mem_ctrl0 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.far_mem_ctrl0.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.far_mem_ctrl0.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_far_mem_ctrl0_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_far_mem_ctrl0_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_far_mem_ctrl0_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: NVM_2400_1x64";
shape=box;
style="rounded, filled";
tooltip="addr_mapping&#61;RoRaBaCoCh&#10;\banks_per_rank&#61;16&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\device_bus_width&#61;64&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;549755813888&#10;\devices_per_rank&#61;1&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_pending_reads&#61;64&#10;\max_pending_writes&#61;128&#10;\null&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.far_mem_ctrl0.dram.power_state&#10;\range&#61;0:4294967296&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tBURST&#61;3332&#10;\tCK&#61;833&#10;\tCS&#61;1666&#10;\tREAD&#61;150000&#10;\tRTW&#61;1666&#10;\tSEND&#61;14160&#10;\tWRITE&#61;500000&#10;\tWTR&#61;1666&#10;\two_cycle_rdwr&#61;true&#10;\write_buffer_size&#61;128";
subgraph cluster_system_far_mem_ctrl0_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_far_mem_ctrl1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="far_mem_ctrl1 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.far_mem_ctrl1.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.far_mem_ctrl1.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_far_mem_ctrl1_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_far_mem_ctrl1_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_far_mem_ctrl1_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: NVM_2400_1x64";
shape=box;
style="rounded, filled";
tooltip="addr_mapping&#61;RoRaBaCoCh&#10;\banks_per_rank&#61;16&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\device_bus_width&#61;64&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;549755813888&#10;\devices_per_rank&#61;1&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;false&#10;\kvm_map&#61;true&#10;\max_pending_reads&#61;64&#10;\max_pending_writes&#61;128&#10;\null&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.far_mem_ctrl1.dram.power_state&#10;\range&#61;4294967296:8589934592&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tBURST&#61;3332&#10;\tCK&#61;833&#10;\tCS&#61;1666&#10;\tREAD&#61;150000&#10;\tRTW&#61;1666&#10;\tSEND&#61;14160&#10;\tWRITE&#61;500000&#10;\tWTR&#61;1666&#10;\two_cycle_rdwr&#61;true&#10;\write_buffer_size&#61;128";
subgraph cluster_system_far_mem_ctrl1_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: IOXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.membus.power_state&#10;\response_latency&#61;1&#10;\use_default_range&#61;false&#10;\width&#61;64";
system_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

system_scheds0_cpu_side -> system_mem_ctrl0_loc_req_port  [dir=back];
system_scheds0_mem_side -> system_loc_mem_ctrlrs000_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs001_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs002_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs003_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs004_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs005_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs006_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs007_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs008_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs009_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs010_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs011_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs012_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs013_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs014_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs015_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs016_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs017_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs018_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs019_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs020_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs021_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs022_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs023_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs024_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs025_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs026_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs027_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs028_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs029_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs030_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs031_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs032_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs033_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs034_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs035_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs036_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs037_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs038_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs039_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs040_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs041_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs042_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs043_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs044_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs045_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs046_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs047_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs048_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs049_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs050_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs051_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs052_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs053_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs054_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs055_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs056_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs057_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs058_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs059_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs060_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs061_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs062_port  [dir=forward];
system_scheds0_mem_side -> system_loc_mem_ctrlrs063_port  [dir=forward];
system_scheds1_cpu_side -> system_mem_ctrl1_loc_req_port  [dir=back];
system_scheds1_mem_side -> system_loc_mem_ctrlrs064_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs065_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs066_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs067_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs068_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs069_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs070_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs071_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs072_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs073_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs074_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs075_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs076_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs077_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs078_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs079_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs080_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs081_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs082_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs083_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs084_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs085_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs086_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs087_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs088_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs089_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs090_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs091_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs092_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs093_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs094_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs095_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs096_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs097_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs098_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs099_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs100_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs101_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs102_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs103_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs104_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs105_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs106_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs107_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs108_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs109_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs110_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs111_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs112_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs113_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs114_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs115_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs116_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs117_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs118_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs119_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs120_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs121_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs122_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs123_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs124_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs125_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs126_port  [dir=forward];
system_scheds1_mem_side -> system_loc_mem_ctrlrs127_port  [dir=forward];
system_mem_ctrl0_far_req_port -> system_far_mem_ctrl0_port  [dir=forward];
system_mem_ctrl1_far_req_port -> system_far_mem_ctrl1_port  [dir=forward];
system_membus_cpu_side_ports -> system_generators0_port  [dir=back];
system_membus_cpu_side_ports -> system_generators1_port  [dir=back];
system_membus_mem_side_ports -> system_mem_ctrl0_port  [dir=forward];
system_membus_mem_side_ports -> system_mem_ctrl1_port  [dir=forward];
}
