mmSDMA0_RLC0_RB_CNTL	,	V_124
mmCPC_INT_CNTL	,	V_37
wptr_shadow	,	V_50
mmCP_HQD_ACTIVE	,	V_109
mmSH_MEM_BASES	,	V_24
amdgpu_amdkfd_gfx_7_get_functions	,	F_1
upper_32_bits	,	F_20
"kfd: sdma base address: 0x%x\n"	,	L_1
msleep	,	F_33
cntl	,	V_142
get_fw_version	,	F_42
cik_sdma_rlc_registers	,	V_40
QUEUEID	,	F_7
cp_mqd_base_addr_hi	,	V_55
cntl_val	,	V_155
ADDRESS_WATCH_REG_CNTL_DEFAULT_MASK	,	V_148
mmSH_MEM_APE1_BASE	,	V_22
cp_hqd_pq_rptr_report_addr_hi	,	V_89
CP_HQD_ACTIVE__ACTIVE_MASK	,	V_135
mmCP_HQD_ATOMIC1_PREOP_LO	,	V_82
kgd_set_pasid_vmid_mapping	,	F_15
vmid	,	V_9
__user	,	T_3
mmCP_MQD_BASE_ADDR	,	V_52
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_88
watch_point_id	,	V_154
SDMA0_STATUS_REG__RB_CMD_IDLE__SHIFT	,	V_138
get_atc_vmid_pasid_mapping_valid	,	F_39
kgd_hqd_sdma_destroy	,	F_34
sdma_engine_id	,	V_43
adev	,	V_10
pr_err	,	F_32
VMID	,	F_6
uint8_t	,	T_4
queue_address	,	V_126
reset_type	,	V_131
mmCP_HQD_IB_CONTROL	,	V_64
mmVM_INVALIDATE_REQUEST	,	V_171
sdma_rlc_doorbell	,	V_123
hpd_size	,	V_31
RREG32	,	F_16
sdma_rlc_rb_base	,	V_115
mutex_unlock	,	F_11
kgd_hqd_sdma_is_occupied	,	F_30
cp_mqd_control	,	V_57
mmATC_VMID0_PASID_MAPPING	,	V_28
uint32_t	,	T_1
i	,	V_143
ce_fw	,	V_181
m	,	V_41
KGD_ENGINE_SDMA2	,	V_191
KGD_ENGINE_SDMA1	,	V_188
mmSQ_CMD	,	V_165
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_94
cp_hqd_pq_base_hi	,	V_61
kgd_dev	,	V_4
mutex_lock	,	F_8
mec_fw	,	V_183
pasid_mapping	,	V_26
mmCP_MQD_BASE_ADDR_HI	,	V_54
kgd_init_interrupts	,	F_21
cik_mqd	,	V_47
kgd_hqd_destroy	,	F_31
release_queue	,	F_13
kgd_hqd_load	,	F_26
cp_hqd_pq_rptr	,	V_91
GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK	,	V_167
ucode_version	,	V_193
kgd	,	V_5
sdma_base_addr	,	V_111
watchRegs	,	V_151
mmSDMA0_RLC0_RB_RPTR_ADDR_LO	,	V_118
KGD_ENGINE_MEC2	,	V_184
atc	,	V_149
KGD_ENGINE_MEC1	,	V_182
mmCP_HQD_PERSISTENT_STATE	,	V_72
act	,	V_127
mmSDMA0_RLC0_DOORBELL	,	V_122
get_sdma_mqd	,	F_25
reg	,	V_170
MEID	,	F_5
mmSDMA0_RLC0_RB_BASE_HI	,	V_116
mmCP_HQD_IB_BASE_ADDR_HI	,	V_68
KFD_CIK_SDMA_QUEUE_OFFSET	,	V_46
mmSDMA0_RLC0_CONTEXT_STATUS	,	V_137
sh_mem_config	,	V_17
retval	,	V_42
cp_hqd_ib_rptr	,	V_71
mmCP_HQD_DEQUEUE_REQUEST	,	V_134
mmGRBM_GFX_INDEX	,	V_164
cp_hqd_persistent_state	,	V_73
mmCP_HPD_EOP_BASE_ADDR_HI	,	V_34
kgd_address_watch_get_offset	,	F_38
get_sdma_base_addr	,	F_22
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_86
WREG32	,	F_9
mmSRBM_GFX_CNTL	,	V_13
BUG_ON	,	F_43
get_user	,	F_27
get_atc_vmid_pasid_mapping_pasid	,	F_40
sh_mem_bases	,	V_20
cp_hqd_pq_control	,	V_63
timeout	,	V_132
cp_hqd_pq_wptr_poll_addr_lo	,	V_93
fw	,	V_190
common	,	V_192
mask	,	V_147
kgd_program_sh_mem_settings	,	F_14
cp_hqd_atomic1_preop_lo	,	V_83
KGD_ENGINE_PFP	,	V_175
KGD_ENGINE_CE	,	V_180
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK	,	V_38
cp_hqd_quantum	,	V_101
cp_hqd_atomic0_preop_hi	,	V_81
mmIH_VMID_0_LUT	,	V_30
hdr	,	V_174
me_fw	,	V_179
cp_hqd_pq_base_lo	,	V_59
pr_debug	,	F_23
SDMA1_REGISTER_OFFSET	,	V_44
mmSDMA0_RLC0_RB_RPTR_ADDR_HI	,	V_120
cp_hqd_pq_doorbell_control	,	V_97
uint64_t	,	T_2
addr_lo	,	V_157
pfp_fw	,	V_177
cp_hqd_iq_rptr	,	V_107
SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK	,	V_130
pipe_id	,	V_14
mmCP_HQD_ATOMIC0_PREOP_LO	,	V_78
MAX_WATCH_ADDRESSES	,	V_150
mmSH_MEM_APE1_LIMIT	,	V_23
sdma_queue_id	,	V_45
KGD_ENGINE_ME	,	V_178
mmSDMA0_RLC0_RB_WPTR	,	V_140
kfd2kgd	,	V_2
wptr	,	V_49
mmCP_HQD_IQ_RPTR	,	V_106
sdma_rlc_rb_cntl	,	V_125
mmSH_MEM_CONFIG	,	V_21
is_wptr_shadow_valid	,	V_51
mmCP_HQD_SEMA_CMD	,	V_74
cp_hqd_pipe_priority	,	V_103
KGD_ENGINE_RLC	,	V_186
mmCP_HQD_PQ_WPTR	,	V_108
mmSDMA0_RLC0_RB_RPTR	,	V_139
cp_hqd_ib_control	,	V_65
mmSDMA0_RLC0_VIRTUAL_ADDR	,	V_112
cp_hqd_msg_type	,	V_77
mmCP_HPD_EOP_BASE_ADDR	,	V_33
gfx_index_val	,	V_160
write_vmid_invalidate_request	,	F_41
mmCP_HQD_MSG_TYPE	,	V_76
mqd	,	V_48
cp_hqd_queue_priority	,	V_105
cp_hqd_pq_wptr_poll_addr_hi	,	V_95
GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK	,	V_168
valid	,	V_146
mmCP_HQD_VMID	,	V_98
mmCP_MQD_CONTROL	,	V_56
low	,	V_128
CIK_PIPE_PER_MEC	,	V_16
CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK	,	V_39
sdma_rlc_rb_base_hi	,	V_117
ADDRESS_WATCH_REG_ADDR_HI	,	V_158
sdma_rlc_rb_rptr_addr_lo	,	V_119
get_mqd	,	F_24
kgd_hqd_is_occupied	,	F_29
ETIME	,	V_136
cp_hqd_pq_rptr_report_addr_lo	,	V_87
kgd_address_watch_execute	,	F_36
cp_hqd_atomic1_preop_hi	,	V_85
GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK	,	V_166
pasid	,	V_25
mmCP_HQD_PQ_CONTROL	,	V_62
kgd_init_pipeline	,	F_18
reg_offset	,	V_169
cp_hqd_ib_base_addr_hi	,	V_69
cp_hqd_atomic0_preop_lo	,	V_79
mmCP_HPD_EOP_CONTROL	,	V_36
gfx	,	V_176
mmCP_HQD_PQ_BASE	,	V_58
sq_cmd	,	V_161
queue	,	V_8
cp_hqd_sema_cmd	,	V_75
data	,	V_162
grbm_idx_mutex	,	V_163
kfd2kgd_calls	,	V_1
mmCP_HQD_ATOMIC0_PREOP_HI	,	V_80
lower_32_bits	,	F_19
sdma	,	V_189
cp_mqd_base_addr_lo	,	V_53
kgd_engine_type	,	V_172
high	,	V_129
hpd_gpu_addr	,	V_32
kgd_hqd_sdma_load	,	F_28
addr_hi	,	V_156
pipe	,	V_7
queue_id	,	V_15
unlock_srbm	,	F_10
sh_mem_ape1_limit	,	V_19
ADDRESS_WATCH_REG_CNTL	,	V_153
mec2_fw	,	V_185
mmCP_HPD_EOP_VMID	,	V_35
mmATC_VMID_PASID_MAPPING_UPDATE_STATUS	,	V_29
ADDRESS_WATCH_REG_MAX	,	V_152
mmCP_HQD_ATOMIC1_PREOP_HI	,	V_84
get_amdgpu_device	,	F_2
sh_mem_ape1_base	,	V_18
uint16_t	,	T_5
kgd_wave_control_execute	,	F_37
mmSDMA0_RLC0_RB_BASE	,	V_114
mmCP_HQD_QUEUE_PRIORITY	,	V_104
mmCP_HQD_PIPE_PRIORITY	,	V_102
mmCP_HQD_QUANTUM	,	V_100
cp_hqd_active	,	V_110
cp_hqd_vmid	,	V_99
"kfd: cp queue preemption time out (%dms)\n"	,	L_2
mec	,	V_6
TCP_WATCH_CNTL_BITS	,	V_141
rlc_fw	,	V_187
kgd_address_watch_disable	,	F_35
ADDRESS_WATCH_REG_ADDR_LO	,	V_159
sdma_rlc_rb_rptr_addr_hi	,	V_121
ATC_VMID0_PASID_MAPPING__VALID_MASK	,	V_27
value	,	V_11
u32All	,	V_144
bitfields	,	V_145
amdgpu_device	,	V_3
mmCP_HQD_PQ_BASE_HI	,	V_60
temp	,	V_133
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_96
PIPEID	,	F_4
mmCP_HQD_IB_BASE_ADDR	,	V_66
sdma_rlc_virtual_addr	,	V_113
amdgpu_firmware_header	,	V_173
mmCP_HQD_IB_RPTR	,	V_70
srbm_mutex	,	V_12
mmCP_HQD_PQ_RPTR	,	V_90
lock_srbm	,	F_3
cp_hqd_ib_base_addr_lo	,	V_67
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_92
acquire_queue	,	F_12
cpu_relax	,	F_17
