[2025-09-16 21:27:46] START suite=cs trace=cassandra_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5298896 heartbeat IPC: 1.887 cumulative IPC: 1.887 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 8970516 heartbeat IPC: 2.724 cumulative IPC: 2.23 (Simulation time: 00 hr 01 min 40 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 8970516 cumulative IPC: 2.23 (Simulation time: 00 hr 01 min 40 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 8970516 cumulative IPC: 2.23 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 20242239 heartbeat IPC: 0.8872 cumulative IPC: 0.8872 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 34972464 heartbeat IPC: 0.6789 cumulative IPC: 0.7692 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 53515649 heartbeat IPC: 0.5393 cumulative IPC: 0.6735 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 66638187 heartbeat IPC: 0.762 cumulative IPC: 0.6936 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 80671195 heartbeat IPC: 0.7126 cumulative IPC: 0.6973 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 95045182 heartbeat IPC: 0.6957 cumulative IPC: 0.6971 (Simulation time: 00 hr 10 min 32 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 107918538 heartbeat IPC: 0.7768 cumulative IPC: 0.7074 (Simulation time: 00 hr 11 min 49 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 122014276 heartbeat IPC: 0.7094 cumulative IPC: 0.7077 (Simulation time: 00 hr 13 min 04 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 135571951 heartbeat IPC: 0.7376 cumulative IPC: 0.7109 (Simulation time: 00 hr 14 min 23 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 139645684 cumulative IPC: 0.7161 (Simulation time: 00 hr 15 min 36 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 139645684 cumulative IPC: 0.7161 (Simulation time: 00 hr 15 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7161 instructions: 100000004 cycles: 139645684
CPU 0 Branch Prediction Accuracy: 98.91% MPKI: 0.06077 Average ROB Occupancy at Mispredict: 6.893e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01744
BRANCH_INDIRECT: 0.03839
BRANCH_CONDITIONAL: 0.00494
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 8927733
LQ_STALL: 43635
SQ_STALL: 314317


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 214.53716
REPLAY_LOAD: 96.31634
NON_REPLAY_LOAD: 31.40268

== Total ==
ADDR_TRANS: 2754228
REPLAY_LOAD: 2659294
NON_REPLAY_LOAD: 3514211

== Counts ==
ADDR_TRANS: 12838
REPLAY_LOAD: 27610
NON_REPLAY_LOAD: 111908

cpu0->cpu0_STLB TOTAL        ACCESS:     567324 HIT:     394133 MISS:     173191 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:     567324 HIT:     394133 MISS:     173191 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 257.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1914304 HIT:     714011 MISS:    1200293 MSHR_MERGE:          6
cpu0->cpu0_L2C LOAD         ACCESS:    1173018 HIT:     346286 MISS:     826732 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:     104293 HIT:      30367 MISS:      73926 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     295236 HIT:     294788 MISS:        448 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     341757 HIT:      42570 MISS:     299187 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 104.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4502101 HIT:    3961947 MISS:     540154 MSHR_MERGE:     176700
cpu0->cpu0_L1I LOAD         ACCESS:    4502101 HIT:    3961947 MISS:     540154 MSHR_MERGE:     176700
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 42.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15201161 HIT:   12328468 MISS:    2872693 MSHR_MERGE:    1617072
cpu0->cpu0_L1D LOAD         ACCESS:   10904010 HIT:    8807528 MISS:    2096482 MSHR_MERGE:    1286916
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3898175 HIT:    3470079 MISS:     428096 MSHR_MERGE:     323798
cpu0->cpu0_L1D TRANSLATION  ACCESS:     398976 HIT:      50861 MISS:     348115 MSHR_MERGE:       6358
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 100.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3617393 HIT:    3480362 MISS:     137031 MSHR_MERGE:      74689
cpu0->cpu0_ITLB LOAD         ACCESS:    3617393 HIT:    3480362 MISS:     137031 MSHR_MERGE:      74689
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 49.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14563379 HIT:   13897619 MISS:     665760 MSHR_MERGE:     160778
cpu0->cpu0_DTLB LOAD         ACCESS:   14563379 HIT:   13897619 MISS:     665760 MSHR_MERGE:     160778
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 86.89 cycles
cpu0->LLC TOTAL        ACCESS:    1447123 HIT:     461168 MISS:     985955 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     826730 HIT:     140478 MISS:     686252 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      73922 HIT:      19349 MISS:      54573 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     247284 HIT:     246879 MISS:        405 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     299187 HIT:      54462 MISS:     244725 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      39637
  ROW_BUFFER_MISS:     945894
  AVG DBUS CONGESTED CYCLE: 6.997
Channel 0 WQ ROW_BUFFER_HIT:      55927
  ROW_BUFFER_MISS:     162654
  FULL:          0
Channel 0 REFRESHES ISSUED:      11637

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       213355        58193        25001        86184
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1070         7074         7650        87158
  STLB miss resolved @ L2C                0         1059         5807        10668        56233
  STLB miss resolved @ LLC                0          765         8363        19244        34215
  STLB miss resolved @ MEM                0         1462        17017        24013       217882

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              26187         2110        47032        11999         8110
---------------------------------------------------------------
  STLB miss resolved @ L1D               99           71          505         2595         2455
  STLB miss resolved @ L2C              110           88          789         1655         1118
  STLB miss resolved @ LLC              310          121         1211         8405         2420
  STLB miss resolved @ MEM              188          108         1076         6585        11370
[2025-09-16 21:43:23] END   suite=cs trace=cassandra_phase3_core0 (rc=0)
