
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Thu Nov  6 20:03:18 2025
| Design       : pcie_dma_test
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                                                
***********************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                      Clock   Non-clock                                                                                                                                                                        
 Clock                                    Period       Waveform            Type                       Loads       Loads  Sources                                                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 pclk                                     4.0000       {0.0000 2.0000}     Declared                     116          22  {u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC} 
 pclk_div2                                8.0000       {0.0000 4.0000}     Declared                    2852          55  {u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC} 
 ref_clk                                  10.0000      {0.0000 5.0000}     Declared                     435          78  {u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT}                                                                         
 sys_clk                                  40.0000      {0.0000 20.0000}    Declared                       4          13  {sys_clk}                                                                                                                                                             
   rst_clk                                40.0000      {0.0000 20.0000}    Generated (sys_clk)          104          19  {u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0}                                                                                                           
   ddrphy_sysclk                          7.6190       {0.0000 3.8090}     Generated (sys_clk)         4121         203  {u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0}                                                                                                            
   phy_dq_clk_0                           0.9524       {0.0000 0.4760}     Generated (sys_clk)           35           1  {u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}                                                                           
     phy_dq_sysclk_0                      7.6190       {1.9040 5.7140}     Generated (phy_dq_clk_0)      35           0  {u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT}                                                                   
   phy_dq_clk_1                           0.9524       {0.0000 0.4760}     Generated (sys_clk)           42           1  {u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}                                                                           
     phy_dq_sysclk_1                      7.6190       {1.9040 5.7140}     Generated (phy_dq_clk_1)      42           0  {u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT}                                                                   
   sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)           13          24  {u_PLL/u_gpll/gpll_inst/CLKOUT1}                                                                                                                                      
   sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred  10.0000      {0.0000 5.0000}     Generated (sys_clk)          308          36  {u_PLL/u_gpll/gpll_inst/CLKOUT0}                                                                                                                                      
 cmos1_pclk                               23.8100      {0.0000 11.9050}    Declared                      39           1  {cmos1_pclk}                                                                                                                                                          
   cmos1_pclk_16bit                       47.6200      {0.0000 23.8100}    Generated (cmos1_pclk)       181          17  {cmos1_8_16bit/pclk_div2/opit_0_inv/Q}                                                                                                                                
 cmos2_pclk                               23.8100      {0.0000 11.9050}    Declared                       0           0  {cmos2_pclk}                                                                                                                                                          
   cmos2_pclk_16bit                       47.6200      {0.0000 23.8100}    Generated (cmos2_pclk)         0           0  {}                                                                                                                                                                    
 DebugCore_JCLK                           50.0000      {0.0000 25.0000}    Declared                     397          14  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}                                                                                                                           
 DebugCore_CAPTURE                        100.0000     {25.0000 75.0000}   Declared                      11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}                                                                                                                      
===============================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 group_1                       asynchronous               pclk                                      
 group_2                       asynchronous               pclk_div2                                 
 group_3                       asynchronous               ref_clk                                   
 rst_clk                       asynchronous               rst_clk                                   
 phy_dq_clk_0                  asynchronous               phy_dq_clk_0                              
 phy_dq_clk_1                  asynchronous               phy_dq_clk_1                              
 ddrphy_sysclk                 asynchronous               ddrphy_sysclk                             
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                      250.0000 MHz    270.4896 MHz         4.0000         3.6970          0.303
 pclk_div2                 125.0000 MHz    140.0560 MHz         8.0000         7.1400          0.860
 ref_clk                   100.0000 MHz    244.9180 MHz        10.0000         4.0830          5.917
 sys_clk                    25.0000 MHz    478.9272 MHz        40.0000         2.0880         37.912
 cmos1_pclk                 41.9992 MHz    518.6722 MHz        23.8100         1.9280         21.882
 rst_clk                    25.0000 MHz    301.3864 MHz        40.0000         3.3180         36.682
 ddrphy_sysclk             131.2500 MHz    144.8846 MHz         7.6190         6.9020          0.717
 cmos1_pclk_16bit           20.9996 MHz    195.1981 MHz        47.6200         5.1230         42.497
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                            50.0000 MHz    301.3864 MHz        20.0000         3.3180         16.682
 sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                           100.0000 MHz    176.9912 MHz        10.0000         5.6500          4.350
 DebugCore_JCLK             20.0000 MHz     92.0132 MHz        50.0000        10.8680         39.132
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.303       0.000              0           1019
 pclk_div2              pclk_div2                    0.860       0.000              0          16965
 ref_clk                ref_clk                      5.917       0.000              0           1970
 sys_clk                sys_clk                     37.912       0.000              0             37
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                        sys_clk                     13.992       0.000              0              4
 cmos1_pclk             cmos1_pclk                  21.882       0.000              0             60
 rst_clk                rst_clk                     36.682       0.000              0            439
 ddrphy_sysclk          ddrphy_sysclk                0.717       0.000              0          13850
 cmos1_pclk_16bit       cmos1_pclk_16bit            42.497       0.000              0            539
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                                                    16.682       0.000              0             72
 sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                                                     4.350       0.000              0           1902
 DebugCore_JCLK         DebugCore_JCLK              23.824       0.000              0           1743
 DebugCore_CAPTURE      DebugCore_JCLK              21.999       0.000              0             99
 DebugCore_JCLK         DebugCore_CAPTURE           47.120       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.268       0.000              0           1019
 pclk_div2              pclk_div2                    0.143       0.000              0          16965
 ref_clk                ref_clk                      0.144       0.000              0           1970
 sys_clk                sys_clk                      0.336       0.000              0             37
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                        sys_clk                      3.953       0.000              0              4
 cmos1_pclk             cmos1_pclk                   0.387       0.000              0             60
 rst_clk                rst_clk                      0.248       0.000              0            439
 ddrphy_sysclk          ddrphy_sysclk                0.144       0.000              0          13850
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.235       0.000              0            539
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                                                     0.299       0.000              0             72
 sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                                                     0.202       0.000              0           1902
 DebugCore_JCLK         DebugCore_JCLK               0.305       0.000              0           1743
 DebugCore_CAPTURE      DebugCore_JCLK              23.484       0.000              0             99
 DebugCore_JCLK         DebugCore_CAPTURE            0.988       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         1.412       0.000              0            110
 pclk_div2              pclk_div2                    2.110       0.000              0           2334
 ref_clk                ref_clk                      6.876       0.000              0            428
 cmos1_pclk             cmos1_pclk                  20.891       0.000              0              1
 rst_clk                rst_clk                     36.912       0.000              0            102
 ddrphy_sysclk          ddrphy_sysclk                2.682       0.000              0           3655
 cmos1_pclk_16bit       cmos1_pclk_16bit            43.658       0.000              0             33
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.469       0.000              0            110
 pclk_div2              pclk_div2                    0.784       0.000              0           2334
 ref_clk                ref_clk                      0.366       0.000              0            428
 cmos1_pclk             cmos1_pclk                   1.226       0.000              0              1
 rst_clk                rst_clk                      0.364       0.000              0            102
 ddrphy_sysclk          ddrphy_sysclk                0.364       0.000              0           3655
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.299       0.000              0             33
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                1.040       0.000              0            112
 pclk_div2                                           3.040       0.000              0           2847
 ref_clk                                             4.800       0.000              0            432
 sys_clk                                            19.800       0.000              0              4
 cmos1_pclk                                         11.705       0.000              0             39
 rst_clk                                            19.800       0.000              0            103
 ddrphy_sysclk                                       2.849       0.000              0           4120
 phy_dq_clk_0                                        0.011       0.000              0             35
 phy_dq_sysclk_0                                     1.659       0.000              0             35
 phy_dq_clk_1                                        0.011       0.000              0             42
 phy_dq_sysclk_1                                     2.209       0.000              0             42
 cmos1_pclk_16bit                                   22.850       0.000              0            181
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred               9.800       0.000              0             13
 sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred               4.040       0.000              0            308
 DebugCore_JCLK                                     24.040       0.000              0            397
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         1.862       0.000              0           1019
 pclk_div2              pclk_div2                    3.826       0.000              0          16965
 ref_clk                ref_clk                      7.257       0.000              0           1970
 sys_clk                sys_clk                     38.762       0.000              0             37
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                        sys_clk                     16.255       0.000              0              4
 cmos1_pclk             cmos1_pclk                  22.647       0.000              0             60
 rst_clk                rst_clk                     38.105       0.000              0            439
 ddrphy_sysclk          ddrphy_sysclk                3.604       0.000              0          13850
 cmos1_pclk_16bit       cmos1_pclk_16bit            44.660       0.000              0            539
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                                                    18.054       0.000              0             72
 sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                                                     6.684       0.000              0           1902
 DebugCore_JCLK         DebugCore_JCLK              24.343       0.000              0           1743
 DebugCore_CAPTURE      DebugCore_JCLK              23.468       0.000              0             99
 DebugCore_JCLK         DebugCore_CAPTURE           48.198       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.175       0.000              0           1019
 pclk_div2              pclk_div2                    0.100       0.000              0          16965
 ref_clk                ref_clk                      0.100       0.000              0           1970
 sys_clk                sys_clk                      0.226       0.000              0             37
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                        sys_clk                      2.577       0.000              0              4
 cmos1_pclk             cmos1_pclk                   0.201       0.000              0             60
 rst_clk                rst_clk                      0.158       0.000              0            439
 ddrphy_sysclk          ddrphy_sysclk                0.101       0.000              0          13850
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.200       0.000              0            539
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
                                                     0.186       0.000              0             72
 sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
                                                     0.118       0.000              0           1902
 DebugCore_JCLK         DebugCore_JCLK               0.200       0.000              0           1743
 DebugCore_CAPTURE      DebugCore_JCLK              24.062       0.000              0             99
 DebugCore_JCLK         DebugCore_CAPTURE            0.781       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         2.443       0.000              0            110
 pclk_div2              pclk_div2                    4.463       0.000              0           2334
 ref_clk                ref_clk                      8.104       0.000              0            428
 cmos1_pclk             cmos1_pclk                  21.976       0.000              0              1
 rst_clk                rst_clk                     38.034       0.000              0            102
 ddrphy_sysclk          ddrphy_sysclk                4.651       0.000              0           3655
 cmos1_pclk_16bit       cmos1_pclk_16bit            45.208       0.000              0             33
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.319       0.000              0            110
 pclk_div2              pclk_div2                    0.472       0.000              0           2334
 ref_clk                ref_clk                      0.250       0.000              0            428
 cmos1_pclk             cmos1_pclk                   0.798       0.000              0              1
 rst_clk                rst_clk                      0.248       0.000              0            102
 ddrphy_sysclk          ddrphy_sysclk                0.237       0.000              0           3655
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.228       0.000              0             33
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                1.430       0.000              0            112
 pclk_div2                                           3.430       0.000              0           2847
 ref_clk                                             4.800       0.000              0            432
 sys_clk                                            19.800       0.000              0              4
 cmos1_pclk                                         11.705       0.000              0             39
 rst_clk                                            19.800       0.000              0            103
 ddrphy_sysclk                                       3.239       0.000              0           4120
 phy_dq_clk_0                                        0.011       0.000              0             35
 phy_dq_sysclk_0                                     1.659       0.000              0             35
 phy_dq_clk_1                                        0.011       0.000              0             42
 phy_dq_sysclk_1                                     2.209       0.000              0             42
 cmos1_pclk_16bit                                   23.240       0.000              0            181
 sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred               9.800       0.000              0             13
 sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred               4.430       0.000              0            308
 DebugCore_JCLK                                     24.430       0.000              0            397
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/RETRYRAM_XDLH_DATA[62]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.133
  Launch Clock Delay      :  2.512
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.481       2.512         _N27             
 DRM_250_522/CLKA[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA

 DRM_250_522/QA1[8]                tco                   0.672       3.184 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/QA[8]
                                   net (fanout=1)        2.099       5.283         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [62]
 PCIE_243_612/RETRYRAM_XDLH_DATA[62]
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/RETRYRAM_XDLH_DATA[62]

 Data arrival time                                                   5.283         Logic Levels: 0  
                                                                                   Logic: 0.672ns(24.251%), Route: 2.099ns(75.749%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       4.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       4.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       5.474         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.258       5.732 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.401       6.133         _N28             
 PCIE_243_612/MEM_CLK                                                      r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/MEM_CLK
 clock pessimism                                         0.161       6.294                          
 clock uncertainty                                      -0.050       6.244                          

 Setup time                                             -0.658       5.586                          

 Data required time                                                  5.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.586                          
 Data arrival time                                                   5.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/MEM_CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/ADA[9]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.139
  Launch Clock Delay      :  2.505
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.474       2.505         _N28             
 PCIE_243_612/MEM_CLK                                                      r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/MEM_CLK

 PCIE_243_612/XDLH_RETRYRAM_ADDR[6]
                                   tco                   1.030       3.535 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/XDLH_RETRYRAM_ADDR[6]
                                   net (fanout=16)       2.420       5.955         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [6]
 DRM_250_522/ADA1[9]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/ADA[9]

 Data arrival time                                                   5.955         Logic Levels: 0  
                                                                                   Logic: 1.030ns(29.855%), Route: 2.420ns(70.145%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       4.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       4.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       5.474         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.258       5.732 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.407       6.139         _N27             
 DRM_250_522/CLKA[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA
 clock pessimism                                         0.161       6.300                          
 clock uncertainty                                      -0.050       6.250                          

 Setup time                                              0.065       6.315                          

 Data required time                                                  6.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.315                          
 Data arrival time                                                   5.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/RETRYRAM_XDLH_DATA[59]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.133
  Launch Clock Delay      :  2.512
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.481       2.512         _N27             
 DRM_250_522/CLKA[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA

 DRM_250_522/QA1[5]                tco                   0.672       3.184 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/QA[5]
                                   net (fanout=1)        1.989       5.173         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [59]
 PCIE_243_612/RETRYRAM_XDLH_DATA[59]
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/RETRYRAM_XDLH_DATA[59]

 Data arrival time                                                   5.173         Logic Levels: 0  
                                                                                   Logic: 0.672ns(25.254%), Route: 1.989ns(74.746%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       4.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       4.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       5.474         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.258       5.732 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.401       6.133         _N28             
 PCIE_243_612/MEM_CLK                                                      r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/MEM_CLK
 clock pessimism                                         0.161       6.294                          
 clock uncertainty                                      -0.050       6.244                          

 Setup time                                             -0.658       5.586                          

 Data required time                                                  5.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.586                          
 Data arrival time                                                   5.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[30]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/DB[12]
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.500
  Launch Clock Delay      :  2.124
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       0.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       1.474         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.392       2.124         _N28             
 CLMA_219_714/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[30]/opit_0_inv/CLK

 CLMA_219_714/Q3                   tco                   0.166       2.290 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[30]/opit_0_inv/Q
                                   net (fanout=1)        0.175       2.465         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [30]
 DRM_226_702/DB0[12]                                                       f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/DB[12]

 Data arrival time                                                   2.465         Logic Levels: 0  
                                                                                   Logic: 0.166ns(48.680%), Route: 0.175ns(51.320%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.469       2.500         _N28             
 DRM_226_702/CLKA[0]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 clock pessimism                                        -0.299       2.201                          
 clock uncertainty                                       0.000       2.201                          

 Hold time                                              -0.004       2.197                          

 Data required time                                                  2.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.197                          
 Data arrival time                                                   2.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[31]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/DB[13]
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.500
  Launch Clock Delay      :  2.124
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       0.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       1.474         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.392       2.124         _N28             
 CLMA_219_714/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[31]/opit_0_inv/CLK

 CLMA_219_714/CR3                  tco                   0.181       2.305 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[31]/opit_0_inv/Q
                                   net (fanout=1)        0.175       2.480         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [31]
 DRM_226_702/DB0[13]                                                       f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/DB[13]

 Data arrival time                                                   2.480         Logic Levels: 0  
                                                                                   Logic: 0.181ns(50.843%), Route: 0.175ns(49.157%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.469       2.500         _N28             
 DRM_226_702/CLKA[0]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 clock pessimism                                        -0.299       2.201                          
 clock uncertainty                                       0.000       2.201                          

 Hold time                                              -0.004       2.197                          

 Data required time                                                  2.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.197                          
 Data arrival time                                                   2.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : pclk_led_cnt[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : pclk_led_cnt[2]/opit_0_inv_AQ_perm/I4
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.502
  Launch Clock Delay      :  2.131
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       0.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       1.474         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.399       2.131         _N27             
 CLMA_177_570/CLK                                                          r       pclk_led_cnt[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_177_570/Q0                   tco                   0.166       2.297 f       pclk_led_cnt[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.295       2.592         pclk_led_cnt[0]  
 CLMS_159_565/B4                                                           f       pclk_led_cnt[2]/opit_0_inv_AQ_perm/I4

 Data arrival time                                                   2.592         Logic Levels: 0  
                                                                                   Logic: 0.166ns(36.009%), Route: 0.295ns(63.991%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_201/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=27)       0.471       2.502         _N29             
 CLMS_159_565/CLK                                                          r       pclk_led_cnt[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.161       2.341                          
 clock uncertainty                                       0.000       2.341                          

 Hold time                                              -0.034       2.307                          

 Data required time                                                  2.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.307                          
 Data arrival time                                                   2.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/I4
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.135
  Launch Clock Delay      :  2.504
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.473       2.504         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CFG_MAX_PAYLOAD_SIZE[1]
                                   tco                   1.223       3.727 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CFG_MAX_PAYLOAD_SIZE[1]
                                   net (fanout=14)       1.364       5.091         cfg_max_payload_size[1]
 CLMA_219_654/CR0                  td                    0.235       5.326 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=14)       0.418       5.744         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [5]
 CLMA_201_654/CR2                  td                    0.349       6.093 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4_cpy/gateop_LUT6DL5_perm/L5
                                   net (fanout=9)        0.451       6.544         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
 CLMA_219_649/CR3                  td                    0.473       7.017 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/gateop_l6l5_perm/L5
                                   net (fanout=14)       0.505       7.522         _N4              
 CLMA_231_636/Y1                   td                    0.352       7.874 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]_1/gateop_perm/Y
                                   net (fanout=2)        0.633       8.507         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb1 [0]
 CLMA_219_624/COUT                 td                    0.198       8.705 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.705         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9426
 CLMA_219_630/COUT                 td                    0.090       8.795 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.795         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9430
 CLMA_219_636/Y2                   td                    0.157       8.952 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_10/gateop_perm/Y
                                   net (fanout=1)        0.426       9.378         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [9]
 CLMA_219_654/A4                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/I4

 Data arrival time                                                   9.378         Logic Levels: 7  
                                                                                   Logic: 3.077ns(44.763%), Route: 3.797ns(55.237%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       8.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       8.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       9.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       9.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.403      10.135         _N15             
 CLMA_219_654/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.299      10.434                          
 clock uncertainty                                      -0.050      10.384                          

 Setup time                                             -0.146      10.238                          

 Data required time                                                 10.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.238                          
 Data arrival time                                                   9.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.135
  Launch Clock Delay      :  2.504
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.473       2.504         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CFG_MAX_PAYLOAD_SIZE[1]
                                   tco                   1.223       3.727 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CFG_MAX_PAYLOAD_SIZE[1]
                                   net (fanout=14)       1.364       5.091         cfg_max_payload_size[1]
 CLMA_219_654/CR0                  td                    0.235       5.326 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=14)       0.418       5.744         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [5]
 CLMA_201_654/CR2                  td                    0.349       6.093 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4_cpy/gateop_LUT6DL5_perm/L5
                                   net (fanout=9)        0.451       6.544         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
 CLMA_219_649/CR3                  td                    0.473       7.017 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/gateop_l6l5_perm/L5
                                   net (fanout=14)       0.505       7.522         _N4              
 CLMA_231_636/Y0                   td                    0.240       7.762 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]/gateop_perm/Y
                                   net (fanout=5)        0.516       8.278         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [0]
 CLMA_213_624/COUT                 td                    0.314       8.592 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.592         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8636
 CLMA_213_630/COUT                 td                    0.090       8.682 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.682         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8640
 CLMA_213_636/Y1                   td                    0.142       8.824 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_10/gateop_perm/Y
                                   net (fanout=1)        0.419       9.243         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [11]
 CLMS_207_643/B1                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1

 Data arrival time                                                   9.243         Logic Levels: 7  
                                                                                   Logic: 3.066ns(45.496%), Route: 3.673ns(54.504%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       8.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       8.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       9.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       9.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.403      10.135         _N15             
 CLMS_207_643/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.299      10.434                          
 clock uncertainty                                      -0.050      10.384                          

 Setup time                                             -0.276      10.108                          

 Data required time                                                 10.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.108                          
 Data arrival time                                                   9.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.124
  Launch Clock Delay      :  2.504
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.473       2.504         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CFG_MAX_PAYLOAD_SIZE[1]
                                   tco                   1.223       3.727 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CFG_MAX_PAYLOAD_SIZE[1]
                                   net (fanout=14)       1.364       5.091         cfg_max_payload_size[1]
 CLMA_219_654/CR0                  td                    0.235       5.326 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=14)       0.418       5.744         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [5]
 CLMA_201_654/CR2                  td                    0.349       6.093 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4_cpy/gateop_LUT6DL5_perm/L5
                                   net (fanout=9)        0.468       6.561         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
 CLMA_183_661/CR3                  td                    0.407       6.968 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_4/gateop_l6l5_perm/L5
                                   net (fanout=42)       0.625       7.593         _N6              
 CLMA_171_684/CR3                  td                    0.225       7.818 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[26]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.596       8.414         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [4]
 CLMA_177_660/COUT                 td                    0.295       8.709 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.709         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8555
 CLMA_177_666/Y2                   td                    0.157       8.866 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_10/gateop_perm/Y
                                   net (fanout=1)        0.282       9.148         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [9]
 CLMA_171_666/C0                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0

 Data arrival time                                                   9.148         Logic Levels: 6  
                                                                                   Logic: 2.891ns(43.513%), Route: 3.753ns(56.487%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       8.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       8.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       9.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       9.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.392      10.124         _N15             
 CLMA_171_666/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.299      10.423                          
 clock uncertainty                                      -0.050      10.373                          

 Setup time                                             -0.286      10.087                          

 Data required time                                                 10.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.087                          
 Data arrival time                                                   9.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[4]/opit_0_inv_64X1DQ/WADDR[4]
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.492
  Launch Clock Delay      :  2.118
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       0.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.386       2.118         _N15             
 CLMS_177_709/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/CLK

 CLMS_177_709/Q3                   tco                   0.166       2.284 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/Q
                                   net (fanout=12)       0.248       2.532         u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [4]
 CLMS_177_697/D4                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[4]/opit_0_inv_64X1DQ/WADDR[4]

 Data arrival time                                                   2.532         Logic Levels: 0  
                                                                                   Logic: 0.166ns(40.097%), Route: 0.248ns(59.903%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.461       2.492         _N15             
 CLMS_177_697/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[4]/opit_0_inv_64X1DQ/CLK
 clock pessimism                                        -0.343       2.149                          
 clock uncertainty                                       0.000       2.149                          

 Hold time                                               0.240       2.389                          

 Data required time                                                  2.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.389                          
 Data arrival time                                                   2.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[5]/opit_0_inv_64X1DQ/WADDR[4]
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.492
  Launch Clock Delay      :  2.118
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       0.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.386       2.118         _N15             
 CLMS_177_709/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/CLK

 CLMS_177_709/Q3                   tco                   0.166       2.284 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/Q
                                   net (fanout=12)       0.248       2.532         u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [4]
 CLMS_177_697/D4                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[5]/opit_0_inv_64X1DQ/WADDR[4]

 Data arrival time                                                   2.532         Logic Levels: 0  
                                                                                   Logic: 0.166ns(40.097%), Route: 0.248ns(59.903%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.461       2.492         _N15             
 CLMS_177_697/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[5]/opit_0_inv_64X1DQ/CLK
 clock pessimism                                        -0.343       2.149                          
 clock uncertainty                                       0.000       2.149                          

 Hold time                                               0.240       2.389                          

 Data required time                                                  2.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.389                          
 Data arrival time                                                   2.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[6]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[78]/opit_0_inv_64X1DQ/DI
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.512
  Launch Clock Delay      :  2.138
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       0.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.406       2.138         _N15             
 CLMA_231_648/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[6]/opit_0_inv/CLK

 CLMA_231_648/CR1                  tco                   0.183       2.321 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[6]/opit_0_inv/Q
                                   net (fanout=1)        0.275       2.596         u_ips2l_pcie_dma/mrd_id [6]
 CLMS_237_649/BD                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[78]/opit_0_inv_64X1DQ/DI

 Data arrival time                                                   2.596         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.956%), Route: 0.275ns(60.044%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.481       2.512         _N15             
 CLMS_237_649/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[78]/opit_0_inv_64X1DQ/CLK
 clock pessimism                                        -0.299       2.213                          
 clock uncertainty                                       0.000       2.213                          

 Hold time                                               0.240       2.453                          

 Data required time                                                  2.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.453                          
 Data arrival time                                                   2.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_CFG_CLK
Endpoint    : u_uart2apb_top/u_apb_ctr/u_apb_mif/p_we/opit_0_inv_L6QL5Q1_perm/CE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.217
  Launch Clock Delay      :  1.443
  Clock Pessimism Removal :  0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.490       1.443         _N34             
 HSSTLP_292_612/CFG_CLK_0                                                  r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_CFG_CLK

 HSSTLP_292_612/CFG_READY_0        tco                   0.476       1.919 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_CFG_READY
                                   net (fanout=1)        1.838       3.757         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_READY_0
 CLMA_285_691/Y0                   td                    0.235       3.992 r       u_ips2l_pcie_expd_apb_mux/N11_17/LUT6_inst_perm/L6
                                   net (fanout=1)        0.677       4.669         u_ips2l_pcie_expd_apb_mux/_N16938
 CLMA_285_727/Y1                   td                    0.242       4.911 r       u_ips2l_pcie_expd_apb_mux/N11_28/gateop_perm/Y
                                   net (fanout=1)        0.251       5.162         u_uart2apb_top/u_apb_ctr/u_apb_mif/N119
 CLMA_285_727/CE                                                           r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_we/opit_0_inv_L6QL5Q1_perm/CE

 Data arrival time                                                   5.162         Logic Levels: 2  
                                                                                   Logic: 0.953ns(25.625%), Route: 2.766ns(74.375%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      10.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258      10.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.402      11.217         _N34             
 CLMA_285_727/CLK                                                          r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_we/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.150      11.367                          
 clock uncertainty                                      -0.050      11.317                          

 Setup time                                             -0.238      11.079                          

 Data required time                                                 11.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.079                          
 Data arrival time                                                   5.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_ENABLE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.223
  Launch Clock Delay      :  1.427
  Clock Pessimism Removal :  0.138

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.474       1.427         _N34             
 CLMS_279_727/CLK                                                          r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/CLK

 CLMS_279_727/Q2                   tco                   0.213       1.640 r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/Q
                                   net (fanout=58)       0.903       2.543         uart_p_addr[13]  
 CLMA_285_697/Y2                   td                    0.240       2.783 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE/P_CFG_ENABLE_7/LUT6D_inst_perm/L6
                                   net (fanout=1)        1.688       4.471         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_ENABLE_1
 HSSTLP_292_612/CFG_ENABLE_1                                               r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_ENABLE

 Data arrival time                                                   4.471         Logic Levels: 1  
                                                                                   Logic: 0.453ns(14.882%), Route: 2.591ns(85.118%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      10.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258      10.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.408      11.223         _N34             
 HSSTLP_292_612/CFG_CLK_1                                                  r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_CLK
 clock pessimism                                         0.138      11.361                          
 clock uncertainty                                      -0.050      11.311                          

 Setup time                                             -0.869      10.442                          

 Data required time                                                 10.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.442                          
 Data arrival time                                                   4.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.971                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_WRITE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.223
  Launch Clock Delay      :  1.427
  Clock Pessimism Removal :  0.138

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.474       1.427         _N34             
 CLMS_279_727/CLK                                                          r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/CLK

 CLMS_279_727/Q2                   tco                   0.213       1.640 r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/Q
                                   net (fanout=58)       1.185       2.825         uart_p_addr[13]  
 CLMA_285_697/CR1                  td                    0.301       3.126 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE/P_CFG_WRITE_PLL_3/LUT6D_inst_perm/L5
                                   net (fanout=1)        1.652       4.778         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_WRITE_1
 HSSTLP_292_612/CFG_WRITE_1                                                r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_WRITE

 Data arrival time                                                   4.778         Logic Levels: 1  
                                                                                   Logic: 0.514ns(15.339%), Route: 2.837ns(84.661%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      10.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258      10.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.408      11.223         _N34             
 HSSTLP_292_612/CFG_CLK_1                                                  r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_CLK
 clock pessimism                                         0.138      11.361                          
 clock uncertainty                                      -0.050      11.311                          

 Setup time                                             -0.550      10.761                          

 Data required time                                                 10.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.761                          
 Data arrival time                                                   4.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.422
  Launch Clock Delay      :  1.213
  Clock Pessimism Removal :  -0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       0.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258       0.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.398       1.213         _N34             
 CLMS_279_769/CLK                                                          r       u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_279_769/Q2                   tco                   0.166       1.379 f       u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.277       1.656         u_uart2apb_top/u_uart_top/rx_fifo_wr_data [6]
 CLMS_279_757/M0                                                           f       u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   1.656         Logic Levels: 0  
                                                                                   Logic: 0.166ns(37.472%), Route: 0.277ns(62.528%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.469       1.422         _N34             
 CLMS_279_757/CLK                                                          r       u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.150       1.272                          
 clock uncertainty                                       0.000       1.272                          

 Hold time                                               0.240       1.512                          

 Data required time                                                  1.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.512                          
 Data arrival time                                                   1.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6Q_perm/I5
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.440
  Launch Clock Delay      :  1.232
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       0.557         ref_clk          
 HCKB_165_231/CLKOUT               td                    0.258       0.815 r       HCKBROUTE_27/CLKOUT
                                   net (fanout=139)      0.417       1.232         _N36             
 CLMA_243_606/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_243_606/CR0                  tco                   0.182       1.414 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.175       1.589         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [1]
 CLMA_237_612/B5                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   1.589         Logic Levels: 0  
                                                                                   Logic: 0.182ns(50.980%), Route: 0.175ns(49.020%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.487       1.440         _N34             
 CLMA_237_612/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       1.440                          
 clock uncertainty                                       0.000       1.440                          

 Hold time                                              -0.015       1.425                          

 Data required time                                                  1.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.425                          
 Data arrival time                                                   1.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.wptr[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2DL6QL5Q/WADDR[2]
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.423
  Launch Clock Delay      :  1.212
  Clock Pessimism Removal :  -0.138

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       0.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258       0.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.397       1.212         _N34             
 CLMA_285_757/CLK                                                          r       u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.wptr[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_285_757/Q0                   tco                   0.166       1.378 f       u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.wptr[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=8)        0.330       1.708         u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/wr_addr [2]
 CLMS_279_751/D2                                                           f       u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2DL6QL5Q/WADDR[2]

 Data arrival time                                                   1.708         Logic Levels: 0  
                                                                                   Logic: 0.166ns(33.468%), Route: 0.330ns(66.532%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.470       1.423         _N34             
 CLMS_279_751/CLK                                                          r       u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.138       1.285                          
 clock uncertainty                                       0.000       1.285                          

 Hold time                                               0.240       1.525                          

 Data required time                                                  1.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.525                          
 Data arrival time                                                   1.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268       1.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186       1.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.471       2.306         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/Q2                    tco                   0.213       2.519 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.420       2.939         coms1_reg_config/clock_20k_cnt [0]
 CLMA_243_55/Y0                    td                    0.188       3.127 r       coms1_reg_config/N8_mux4_5/gateop_perm/L6
                                   net (fanout=4)        0.263       3.390         coms1_reg_config/_N7565
 CLMA_243_66/Y2                    td                    0.101       3.491 r       coms1_reg_config/N8_mux10/gateop_perm/L6
                                   net (fanout=8)        0.286       3.777         coms1_reg_config/N8
 CLMA_243_61/COUT                  td                    0.369       4.146 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.146         coms1_reg_config/_N9933
 CLMA_243_67/COUT                  td                    0.082       4.228 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.228         coms1_reg_config/_N9937
 CLMA_243_73/CIN                                                           r       coms1_reg_config/clock_20k_cnt[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   4.228         Logic Levels: 4  
                                                                                   Logic: 0.953ns(49.584%), Route: 0.969ns(50.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227      41.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156      41.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.398      41.976         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.330      42.306                          
 clock uncertainty                                      -0.050      42.256                          

 Setup time                                             -0.116      42.140                          

 Data required time                                                 42.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.140                          
 Data arrival time                                                   4.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.912                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[5]/opit_0_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.977
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268       1.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186       1.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.471       2.306         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/Q2                    tco                   0.213       2.519 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.420       2.939         coms1_reg_config/clock_20k_cnt [0]
 CLMA_243_55/Y0                    td                    0.188       3.127 r       coms1_reg_config/N8_mux4_5/gateop_perm/L6
                                   net (fanout=4)        0.263       3.390         coms1_reg_config/_N7565
 CLMA_243_66/Y2                    td                    0.101       3.491 r       coms1_reg_config/N8_mux10/gateop_perm/L6
                                   net (fanout=8)        0.286       3.777         coms1_reg_config/N8
 CLMA_243_61/COUT                  td                    0.369       4.146 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.146         coms1_reg_config/_N9933
 CLMA_243_67/CIN                                                           f       coms1_reg_config/clock_20k_cnt[5]/opit_0_AQ_perm/CIN

 Data arrival time                                                   4.146         Logic Levels: 3  
                                                                                   Logic: 0.871ns(47.337%), Route: 0.969ns(52.663%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227      41.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156      41.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.399      41.977         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.301      42.278                          
 clock uncertainty                                      -0.050      42.228                          

 Setup time                                             -0.087      42.141                          

 Data required time                                                 42.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.141                          
 Data arrival time                                                   4.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.995                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/I4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.978
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268       1.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186       1.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.471       2.306         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/Q2                    tco                   0.213       2.519 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.420       2.939         coms1_reg_config/clock_20k_cnt [0]
 CLMA_243_55/Y0                    td                    0.188       3.127 r       coms1_reg_config/N8_mux4_5/gateop_perm/L6
                                   net (fanout=4)        0.263       3.390         coms1_reg_config/_N7565
 CLMA_243_66/Y2                    td                    0.101       3.491 r       coms1_reg_config/N8_mux10/gateop_perm/L6
                                   net (fanout=8)        0.416       3.907         coms1_reg_config/N8
 CLMA_243_61/D4                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.907         Logic Levels: 2  
                                                                                   Logic: 0.502ns(31.355%), Route: 1.099ns(68.645%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227      41.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156      41.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.400      41.978         _N14             
 CLMA_243_61/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.301      42.279                          
 clock uncertainty                                      -0.050      42.229                          

 Setup time                                             -0.140      42.089                          

 Data required time                                                 42.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.089                          
 Data arrival time                                                   3.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.182                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/I4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  1.976
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227       1.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156       1.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.398       1.976         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/CLK

 CLMA_243_73/Q1                    tco                   0.166       2.142 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.166       2.308         coms1_reg_config/clock_20k_cnt [10]
 CLMA_243_67/D4                                                            f       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/I4

 Data arrival time                                                   2.308         Logic Levels: 0  
                                                                                   Logic: 0.166ns(50.000%), Route: 0.166ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268       1.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186       1.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.472       2.307         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.301       2.006                          
 clock uncertainty                                       0.000       2.006                          

 Hold time                                              -0.034       1.972                          

 Data required time                                                  1.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.972                          
 Data arrival time                                                   2.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/I2
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.306
  Launch Clock Delay      :  1.976
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227       1.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156       1.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.398       1.976         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/CR2                   tco                   0.182       2.158 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=42)       0.093       2.251         coms1_reg_config/clock_20k
 CLMA_243_73/C2                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/I2

 Data arrival time                                                   2.251         Logic Levels: 0  
                                                                                   Logic: 0.182ns(66.182%), Route: 0.093ns(33.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268       1.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186       1.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.471       2.306         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.330       1.976                          
 clock uncertainty                                       0.000       1.976                          

 Hold time                                              -0.082       1.894                          

 Data required time                                                  1.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.894                          
 Data arrival time                                                   2.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[7]/opit_0_AQ_perm/I4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  1.977
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227       1.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156       1.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.399       1.977         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK

 CLMA_243_67/Q2                    tco                   0.166       2.143 f       coms1_reg_config/clock_20k_cnt[7]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.153       2.296         coms1_reg_config/clock_20k_cnt [7]
 CLMA_243_67/C4                                                            f       coms1_reg_config/clock_20k_cnt[7]/opit_0_AQ_perm/I4

 Data arrival time                                                   2.296         Logic Levels: 0  
                                                                                   Logic: 0.166ns(52.038%), Route: 0.153ns(47.962%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268       1.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186       1.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.472       2.307         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.330       1.977                          
 clock uncertainty                                       0.000       1.977                          

 Hold time                                              -0.038       1.939                          

 Data required time                                                  1.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.939                          
 Data arrival time                                                   2.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  4.463
  Clock Pessimism Removal :  0.205

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173      21.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110      21.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602      21.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069      22.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791      22.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177      23.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651      23.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302      23.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490      24.463         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.194      24.657 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        2.037      26.694         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.304      26.998 r       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.724      27.722         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.103      27.825 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      27.825         ntR319           
 CLMA_243_67/RSCO                  td                    0.079      27.904 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000      27.904         ntR318           
 CLMA_243_73/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                  27.904         Logic Levels: 3  
                                                                                   Logic: 0.680ns(19.762%), Route: 2.761ns(80.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227      41.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156      41.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.398      41.976         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.205      42.181                          
 clock uncertainty                                      -0.050      42.131                          

 Setup time                                             -0.235      41.896                          

 Data required time                                                 41.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.896                          
 Data arrival time                                                  27.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.992                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  4.463
  Clock Pessimism Removal :  0.205

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173      21.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110      21.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602      21.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069      22.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791      22.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177      23.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651      23.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302      23.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490      24.463         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.194      24.657 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        2.037      26.694         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.304      26.998 r       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.724      27.722         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.103      27.825 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      27.825         ntR319           
 CLMA_243_67/RSCO                  td                    0.079      27.904 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000      27.904         ntR318           
 CLMA_243_73/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/RS

 Data arrival time                                                  27.904         Logic Levels: 3  
                                                                                   Logic: 0.680ns(19.762%), Route: 2.761ns(80.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227      41.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156      41.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.398      41.976         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.205      42.181                          
 clock uncertainty                                      -0.050      42.131                          

 Setup time                                             -0.235      41.896                          

 Data required time                                                 41.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.896                          
 Data arrival time                                                  27.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.992                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.977
  Launch Clock Delay      :  4.463
  Clock Pessimism Removal :  0.205

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173      21.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110      21.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602      21.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069      22.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791      22.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177      23.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651      23.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302      23.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490      24.463         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.194      24.657 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        2.037      26.694         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.304      26.998 r       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.724      27.722         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.103      27.825 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      27.825         ntR319           
 CLMA_243_67/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RS

 Data arrival time                                                  27.825         Logic Levels: 2  
                                                                                   Logic: 0.601ns(17.876%), Route: 2.761ns(82.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.227      41.422         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.156      41.578 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.399      41.977         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.205      42.182                          
 clock uncertainty                                      -0.050      42.132                          

 Setup time                                             -0.235      41.897                          

 Data required time                                                 41.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.897                          
 Data arrival time                                                  27.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.072                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  -0.205

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      41.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033      41.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674      42.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150      42.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557      43.120         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.258      43.378 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.417      43.795         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.166      43.961 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        1.474      45.435         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.216      45.651 f       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.414      46.065         coms1_reg_config/N4
 CLMA_243_61/RS                                                            f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RS

 Data arrival time                                                  46.065         Logic Levels: 1  
                                                                                   Logic: 0.382ns(16.828%), Route: 1.888ns(83.172%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173      41.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110      41.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268      41.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186      41.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.473      42.308         _N14             
 CLMA_243_61/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.205      42.103                          
 clock uncertainty                                       0.050      42.153                          

 Hold time                                              -0.041      42.112                          

 Data required time                                                 42.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.112                          
 Data arrival time                                                  46.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.953                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.693  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  -0.205

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      41.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033      41.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674      42.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150      42.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557      43.120         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.258      43.378 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.417      43.795         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.166      43.961 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        1.474      45.435         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.216      45.651 f       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.414      46.065         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.075      46.140 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      46.140         ntR319           
 CLMA_243_67/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RS

 Data arrival time                                                  46.140         Logic Levels: 2  
                                                                                   Logic: 0.457ns(19.488%), Route: 1.888ns(80.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173      41.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110      41.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268      41.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186      41.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.472      42.307         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.205      42.102                          
 clock uncertainty                                       0.050      42.152                          

 Hold time                                              -0.022      42.130                          

 Data required time                                                 42.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.130                          
 Data arrival time                                                  46.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.010                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.306
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  -0.205

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      41.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033      41.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674      42.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150      42.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557      43.120         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.258      43.378 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.417      43.795         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.166      43.961 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        1.474      45.435         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.216      45.651 f       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.414      46.065         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.075      46.140 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      46.140         ntR319           
 CLMA_243_67/RSCO                  td                    0.061      46.201 f       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000      46.201         ntR318           
 CLMA_243_73/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                  46.201         Logic Levels: 3  
                                                                                   Logic: 0.518ns(21.530%), Route: 1.888ns(78.470%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173      41.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110      41.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268      41.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186      41.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.471      42.306         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.205      42.101                          
 clock uncertainty                                       0.050      42.151                          

 Hold time                                              -0.022      42.129                          

 Data required time                                                 42.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.129                          
 Data arrival time                                                  46.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.072                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0_srl/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/RS
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  5.123
  Clock Pessimism Removal :  0.933

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.446       3.503         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.177       3.680 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       4.331         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.302       4.633 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.490       5.123         _N30             
 CLMA_33_240/CLK                                                           r       cmos1_href_d0/opit_0_srl/CLK

 CLMA_33_240/Q2                    tco                   0.213       5.336 r       cmos1_href_d0/opit_0_srl/Q0
                                   net (fanout=9)        0.443       5.779         cmos1_href_d0    
 CLMA_27_252/Y1                    td                    0.349       6.128 r       cmos1_8_16bit/N14_4/gateop_perm/Y
                                   net (fanout=1)        0.391       6.519         cmos1_8_16bit/N51
 CLMA_27_252/RS                                                            r       cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   6.519         Logic Levels: 1  
                                                                                   Logic: 0.562ns(40.258%), Route: 0.834ns(59.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.810      23.810 r                        
 T18                                                     0.000      23.810 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      23.860         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      24.626 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.626         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      24.721 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.868      26.589         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.150      26.739 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557      27.296         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.258      27.554 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.420      27.974         _N30             
 CLMA_27_252/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.933      28.907                          
 clock uncertainty                                      -0.250      28.657                          

 Setup time                                             -0.256      28.401                          

 Data required time                                                 28.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.401                          
 Data arrival time                                                   6.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.882                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0_srl/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.163
  Launch Clock Delay      :  5.123
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.446       3.503         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.177       3.680 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       4.331         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.302       4.633 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.490       5.123         _N30             
 CLMA_33_240/CLK                                                           r       cmos1_href_d0/opit_0_srl/CLK

 CLMA_33_240/Q2                    tco                   0.213       5.336 r       cmos1_href_d0/opit_0_srl/Q0
                                   net (fanout=9)        0.443       5.779         cmos1_href_d0    
 CLMA_27_252/Y0                    td                    0.235       6.014 r       cmos1_8_16bit/N14_3/gateop_perm/Y
                                   net (fanout=16)       0.423       6.437         cmos1_8_16bit/N14
 CLMA_21_241/CE                                                            r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   6.437         Logic Levels: 1  
                                                                                   Logic: 0.448ns(34.094%), Route: 0.866ns(65.906%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.810      23.810 r                        
 T18                                                     0.000      23.810 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      23.860         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      24.626 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.626         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      24.721 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.868      26.589         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.150      26.739 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557      27.296         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.258      27.554 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.419      27.973         _N30             
 CLMA_21_241/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.889      28.862                          
 clock uncertainty                                      -0.250      28.612                          

 Setup time                                             -0.238      28.374                          

 Data required time                                                 28.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.374                          
 Data arrival time                                                   6.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.937                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0_srl/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.163
  Launch Clock Delay      :  5.123
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.446       3.503         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.177       3.680 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       4.331         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.302       4.633 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.490       5.123         _N30             
 CLMA_33_240/CLK                                                           r       cmos1_href_d0/opit_0_srl/CLK

 CLMA_33_240/Q2                    tco                   0.213       5.336 r       cmos1_href_d0/opit_0_srl/Q0
                                   net (fanout=9)        0.443       5.779         cmos1_href_d0    
 CLMA_27_252/Y0                    td                    0.235       6.014 r       cmos1_8_16bit/N14_3/gateop_perm/Y
                                   net (fanout=16)       0.423       6.437         cmos1_8_16bit/N14
 CLMA_21_241/CE                                                            r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   6.437         Logic Levels: 1  
                                                                                   Logic: 0.448ns(34.094%), Route: 0.866ns(65.906%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.810      23.810 r                        
 T18                                                     0.000      23.810 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      23.860         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      24.626 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.626         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      24.721 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.868      26.589         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.150      26.739 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557      27.296         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.258      27.554 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.419      27.973         _N30             
 CLMA_21_241/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.889      28.862                          
 clock uncertainty                                      -0.250      28.612                          

 Setup time                                             -0.238      28.374                          

 Data required time                                                 28.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.374                          
 Data arrival time                                                   6.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.937                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.126
  Launch Clock Delay      :  4.163
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.868       2.779         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.150       2.929 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       3.486         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.258       3.744 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.419       4.163         _N30             
 CLMA_21_240/CLK                                                           r       cmos1_d_d0[0]/opit_0/CLK

 CLMA_21_240/Q0                    tco                   0.166       4.329 f       cmos1_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.541       4.870         cmos1_d_d0[0]    
 CLMA_27_246/BD                                                            f       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/D

 Data arrival time                                                   4.870         Logic Levels: 0  
                                                                                   Logic: 0.166ns(23.479%), Route: 0.541ns(76.521%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.446       3.503         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.177       3.680 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       4.331         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.302       4.633 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.493       5.126         _N30             
 CLMA_27_246/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.889       4.237                          
 clock uncertainty                                       0.200       4.437                          

 Hold time                                               0.046       4.483                          

 Data required time                                                  4.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.483                          
 Data arrival time                                                   4.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.387                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  4.163
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.868       2.779         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.150       2.929 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       3.486         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.258       3.744 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.419       4.163         _N30             
 CLMA_21_240/CLK                                                           r       cmos1_d_d0[1]/opit_0/CLK

 CLMA_21_240/CR3                   tco                   0.181       4.344 f       cmos1_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.529       4.873         cmos1_d_d0[1]    
 CLMS_27_253/AD                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D

 Data arrival time                                                   4.873         Logic Levels: 0  
                                                                                   Logic: 0.181ns(25.493%), Route: 0.529ns(74.507%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.446       3.503         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.177       3.680 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       4.331         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.302       4.633 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.494       5.127         _N30             
 CLMS_27_253/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.889       4.238                          
 clock uncertainty                                       0.200       4.438                          

 Hold time                                               0.047       4.485                          

 Data required time                                                  4.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.485                          
 Data arrival time                                                   4.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[5]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  4.163
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.868       2.779         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.150       2.929 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       3.486         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.258       3.744 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.419       4.163         _N30             
 CLMA_21_240/CLK                                                           r       cmos1_d_d0[5]/opit_0/CLK

 CLMA_21_240/CR2                   tco                   0.182       4.345 f       cmos1_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.529       4.874         cmos1_d_d0[5]    
 CLMS_27_253/CD                                                            f       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/D

 Data arrival time                                                   4.874         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.598%), Route: 0.529ns(74.402%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.446       3.503         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.177       3.680 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       4.331         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.302       4.633 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.494       5.127         _N30             
 CLMS_27_253/CLK                                                           r       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                        -0.889       4.238                          
 clock uncertainty                                       0.200       4.438                          

 Hold time                                               0.047       4.485                          

 Data required time                                                  4.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.485                          
 Data arrival time                                                   4.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  4.654
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.468       4.654         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_175/Q0                   tco                   0.213       4.867 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.786       5.653         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3]
 CLMA_243_174/Y3                   td                    0.188       5.841 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.482       6.323         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57357
 CLMS_255_175/Y3                   td                    0.188       6.511 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.548       7.059         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57360
 CLMA_261_174/Y1                   td                    0.188       7.247 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.266       7.513         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMS_255_175/CE                                                           r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CE

 Data arrival time                                                   7.513         Logic Levels: 3  
                                                                                   Logic: 0.777ns(27.177%), Route: 2.082ns(72.823%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693      41.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033      41.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      42.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150      42.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557      43.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258      43.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.397      43.957         _N37             
 CLMS_255_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.626      44.583                          
 clock uncertainty                                      -0.150      44.433                          

 Setup time                                             -0.238      44.195                          

 Data required time                                                 44.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.195                          
 Data arrival time                                                   7.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  4.654
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.468       4.654         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_175/Q0                   tco                   0.213       4.867 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.786       5.653         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3]
 CLMA_243_174/Y3                   td                    0.188       5.841 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.482       6.323         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57357
 CLMS_255_175/Y3                   td                    0.188       6.511 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.548       7.059         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57360
 CLMA_261_174/Y1                   td                    0.188       7.247 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.266       7.513         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMS_255_175/CE                                                           r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   7.513         Logic Levels: 3  
                                                                                   Logic: 0.777ns(27.177%), Route: 2.082ns(72.823%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693      41.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033      41.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      42.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150      42.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557      43.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258      43.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.397      43.957         _N37             
 CLMS_255_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.626      44.583                          
 clock uncertainty                                      -0.150      44.433                          

 Setup time                                             -0.238      44.195                          

 Data required time                                                 44.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.195                          
 Data arrival time                                                   7.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  4.654
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.468       4.654         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_175/Q0                   tco                   0.213       4.867 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.786       5.653         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3]
 CLMA_243_174/Y3                   td                    0.188       5.841 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.482       6.323         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57357
 CLMS_255_175/Y3                   td                    0.188       6.511 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.548       7.059         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57360
 CLMA_261_174/Y1                   td                    0.188       7.247 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.266       7.513         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMS_255_175/CE                                                           r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   7.513         Logic Levels: 3  
                                                                                   Logic: 0.777ns(27.177%), Route: 2.082ns(72.823%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693      41.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033      41.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      42.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150      42.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557      43.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258      43.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.397      43.957         _N37             
 CLMS_255_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.626      44.583                          
 clock uncertainty                                      -0.150      44.433                          

 Setup time                                             -0.238      44.195                          

 Data required time                                                 44.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.195                          
 Data arrival time                                                   7.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[6]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[7]/opit_0_inv_L6Q_perm/I5
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.654
  Launch Clock Delay      :  3.954
  Clock Pessimism Removal :  -0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693       1.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033       1.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150       2.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       3.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258       3.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.394       3.954         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[6]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_243_175/Q1                   tco                   0.166       4.120 f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[6]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.093       4.213         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [5]
 CLMA_243_174/A5                                                           f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[7]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   4.213         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.093%), Route: 0.093ns(35.907%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.468       4.654         _N37             
 CLMA_243_174/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.670       3.984                          
 clock uncertainty                                       0.000       3.984                          

 Hold time                                              -0.019       3.965                          

 Data required time                                                  3.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.965                          
 Data arrival time                                                   4.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/D
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.674
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693       1.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033       1.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150       2.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       3.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258       3.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.414       3.974         _N37             
 CLMS_279_247/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_AQ_perm/CLK

 CLMS_279_247/Q0                   tco                   0.166       4.140 f       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.168       4.308         u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [3]
 CLMA_279_252/M3                                                           f       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/D

 Data arrival time                                                   4.308         Logic Levels: 0  
                                                                                   Logic: 0.166ns(49.701%), Route: 0.168ns(50.299%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.488       4.674         _N37             
 CLMA_279_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/CLK
 clock pessimism                                        -0.670       4.004                          
 clock uncertainty                                       0.000       4.004                          

 Hold time                                               0.045       4.049                          

 Data required time                                                  4.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.049                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[4]/opit_0_inv_L6Q_perm/I3
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.654
  Launch Clock Delay      :  3.954
  Clock Pessimism Removal :  -0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693       1.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033       1.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150       2.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       3.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258       3.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.394       3.954         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_175/Q0                   tco                   0.166       4.120 f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.092       4.212         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3]
 CLMA_243_174/B3                                                           f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[4]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   4.212         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.468       4.654         _N37             
 CLMA_243_174/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.670       3.984                          
 clock uncertainty                                       0.000       3.984                          

 Hold time                                              -0.041       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                   4.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK
Endpoint    : ddr_wr_cnt_26[25]/opit_0_AQ_perm/CE
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.347
  Launch Clock Delay      :  5.807
  Clock Pessimism Removal :  1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.474       5.807         _N10             
 CLMA_69_408/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK

 CLMA_69_408/Q3                    tco                   0.213       6.020 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/Q
                                   net (fanout=1)        0.499       6.519         fifo_rd_water_level[6]
 CLMA_69_421/CR0                   td                    0.342       6.861 r       power_on_delay_inst/cnt1[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=4)        0.908       7.769         _N57266          
 CLMA_69_373/Y1                    td                    0.101       7.870 r       N255_mux10_1/LUT6_inst_perm/L6
                                   net (fanout=1)        1.341       9.211         _N59431          
 CLMS_153_301/Y0                   td                    0.101       9.312 r       u_CORES/u_debug_core_0/TRIG0_ff[1][166]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=6)        0.598       9.910         ddr_axi_awvalid  
 CLMA_147_289/Y3                   td                    0.188      10.098 r       u_CORES/u_debug_core_0/TRIG0_ff[0][175]/opit_0_inv_L6QL5_perm/L6
                                   net (fanout=8)        0.609      10.707         ddr_axi_awready  
 CLMA_159_294/Y1                   td                    0.113      10.820 r       ddr_axi_awvalid_en_end/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.580      11.400         N875             
 CLMA_153_270/CECO                 td                    0.143      11.543 r       ddr_wr_cnt_26[6]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.543         ntR18            
 CLMA_153_276/CECO                 td                    0.143      11.686 r       ddr_wr_cnt_26[10]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.686         ntR17            
 CLMA_153_282/CECO                 td                    0.143      11.829 r       ddr_wr_cnt_26[14]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.829         ntR16            
 CLMA_153_288/CECO                 td                    0.143      11.972 r       ddr_wr_cnt_26[18]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.972         ntR15            
 CLMA_153_294/CECO                 td                    0.143      12.115 r       ddr_wr_cnt_26[22]/opit_0_AQ_perm/CECO
                                   net (fanout=3)        0.000      12.115         ntR14            
 CLMA_153_300/CECI                                                         r       ddr_wr_cnt_26[25]/opit_0_AQ_perm/CE

 Data arrival time                                                  12.115         Logic Levels: 10 
                                                                                   Logic: 1.773ns(28.107%), Route: 4.535ns(71.893%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       8.719 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.719         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       8.814 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       9.074         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       9.207 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       9.585         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       9.741 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402      10.143         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027      10.170 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.170         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106      10.276 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.276         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       9.921 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      10.595         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150      10.745 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557      11.302         ddr_core_clk     
 HCKB_165_160/CLKOUT               td                    0.258      11.560 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=938)      0.406      11.966         _N9              
 CLMA_153_300/CLK                                                          r       ddr_wr_cnt_26[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         1.254      13.220                          
 clock uncertainty                                      -0.150      13.070                          

 Setup time                                             -0.238      12.832                          

 Data required time                                                 12.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.832                          
 Data arrival time                                                  12.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK
Endpoint    : ddr_rd_cnt_26[25]/opit_0_AQ_perm/CE
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.344
  Launch Clock Delay      :  5.807
  Clock Pessimism Removal :  1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.474       5.807         _N10             
 CLMA_69_408/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK

 CLMA_69_408/Q3                    tco                   0.213       6.020 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/Q
                                   net (fanout=1)        0.499       6.519         fifo_rd_water_level[6]
 CLMA_69_421/CR0                   td                    0.342       6.861 r       power_on_delay_inst/cnt1[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=4)        0.908       7.769         _N57266          
 CLMA_69_373/Y1                    td                    0.101       7.870 r       N255_mux10_1/LUT6_inst_perm/L6
                                   net (fanout=1)        1.341       9.211         _N59431          
 CLMS_153_301/Y0                   td                    0.101       9.312 r       u_CORES/u_debug_core_0/TRIG0_ff[1][166]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=6)        0.585       9.897         ddr_axi_awvalid  
 CLMA_159_282/Y3                   td                    0.113      10.010 r       u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=29)       0.655      10.665         u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/grant_read_rnmt
 CLMA_171_265/CR3                  td                    0.329      10.994 r       N512/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.420      11.414         N1016            
 CLMS_159_265/CECO                 td                    0.143      11.557 r       ddr_rd_cnt_26[10]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.557         ntR24            
 CLMS_159_271/CECO                 td                    0.143      11.700 r       ddr_rd_cnt_26[14]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.700         ntR23            
 CLMS_159_277/CECO                 td                    0.143      11.843 r       ddr_rd_cnt_26[18]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.843         ntR22            
 CLMS_159_283/CECO                 td                    0.143      11.986 r       ddr_rd_cnt_26[22]/opit_0_AQ_perm/CECO
                                   net (fanout=3)        0.000      11.986         ntR21            
 CLMS_159_289/CECI                                                         r       ddr_rd_cnt_26[25]/opit_0_AQ_perm/CE

 Data arrival time                                                  11.986         Logic Levels: 9  
                                                                                   Logic: 1.771ns(28.662%), Route: 4.408ns(71.338%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       8.719 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.719         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       8.814 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       9.074         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       9.207 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       9.585         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       9.741 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402      10.143         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027      10.170 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.170         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106      10.276 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.276         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       9.921 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      10.595         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150      10.745 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557      11.302         ddr_core_clk     
 HCKB_165_160/CLKOUT               td                    0.258      11.560 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=938)      0.403      11.963         _N9              
 CLMS_159_289/CLK                                                          r       ddr_rd_cnt_26[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         1.254      13.217                          
 clock uncertainty                                      -0.150      13.067                          

 Setup time                                             -0.238      12.829                          

 Data required time                                                 12.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.829                          
 Data arrival time                                                  11.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK
Endpoint    : ddr_wr_cnt_26[22]/opit_0_AQ_perm/CE
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.346
  Launch Clock Delay      :  5.807
  Clock Pessimism Removal :  1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.474       5.807         _N10             
 CLMA_69_408/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK

 CLMA_69_408/Q3                    tco                   0.213       6.020 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/Q
                                   net (fanout=1)        0.499       6.519         fifo_rd_water_level[6]
 CLMA_69_421/CR0                   td                    0.342       6.861 r       power_on_delay_inst/cnt1[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=4)        0.908       7.769         _N57266          
 CLMA_69_373/Y1                    td                    0.101       7.870 r       N255_mux10_1/LUT6_inst_perm/L6
                                   net (fanout=1)        1.341       9.211         _N59431          
 CLMS_153_301/Y0                   td                    0.101       9.312 r       u_CORES/u_debug_core_0/TRIG0_ff[1][166]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=6)        0.598       9.910         ddr_axi_awvalid  
 CLMA_147_289/Y3                   td                    0.188      10.098 r       u_CORES/u_debug_core_0/TRIG0_ff[0][175]/opit_0_inv_L6QL5_perm/L6
                                   net (fanout=8)        0.609      10.707         ddr_axi_awready  
 CLMA_159_294/Y1                   td                    0.113      10.820 r       ddr_axi_awvalid_en_end/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.580      11.400         N875             
 CLMA_153_270/CECO                 td                    0.143      11.543 r       ddr_wr_cnt_26[6]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.543         ntR18            
 CLMA_153_276/CECO                 td                    0.143      11.686 r       ddr_wr_cnt_26[10]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.686         ntR17            
 CLMA_153_282/CECO                 td                    0.143      11.829 r       ddr_wr_cnt_26[14]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.829         ntR16            
 CLMA_153_288/CECO                 td                    0.143      11.972 r       ddr_wr_cnt_26[18]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000      11.972         ntR15            
 CLMA_153_294/CECI                                                         r       ddr_wr_cnt_26[22]/opit_0_AQ_perm/CE

 Data arrival time                                                  11.972         Logic Levels: 9  
                                                                                   Logic: 1.630ns(26.440%), Route: 4.535ns(73.560%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       8.719 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.719         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       8.814 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       9.074         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       9.207 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       9.585         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       9.741 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402      10.143         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027      10.170 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.170         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106      10.276 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.276         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       9.921 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      10.595         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150      10.745 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557      11.302         ddr_core_clk     
 HCKB_165_160/CLKOUT               td                    0.258      11.560 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=938)      0.405      11.965         _N9              
 CLMA_153_294/CLK                                                          r       ddr_wr_cnt_26[22]/opit_0_AQ_perm/CLK
 clock pessimism                                         1.254      13.219                          
 clock uncertainty                                      -0.150      13.069                          

 Setup time                                             -0.238      12.831                          

 Data required time                                                 12.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.831                          
 Data arrival time                                                  11.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK
Endpoint    : u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.813
  Launch Clock Delay      :  4.345
  Clock Pessimism Removal :  -1.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       1.455         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       1.588 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       1.966         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       2.122 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402       2.524         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027       2.551 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.551         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106       2.657 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.657         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       2.302 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.976         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150       3.126 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557       3.683         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.258       3.941 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.404       4.345         _N11             
 CLMA_201_325/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK

 CLMA_201_325/Q2                   tco                   0.166       4.511 f       u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/Q
                                   net (fanout=2)        0.250       4.761         u_ddr3/u_ips_ddrc_top/dcd_wr_addr [11]
 CLMS_207_319/M2                                                           f       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   4.761         Logic Levels: 0  
                                                                                   Logic: 0.166ns(39.904%), Route: 0.250ns(60.096%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.480       5.813         _N11             
 CLMS_207_319/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.436       4.377                          
 clock uncertainty                                       0.000       4.377                          

 Hold time                                               0.240       4.617                          

 Data required time                                                  4.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.617                          
 Data arrival time                                                   4.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[4]
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.805
  Launch Clock Delay      :  4.340
  Clock Pessimism Removal :  -1.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       1.455         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       1.588 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       1.966         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       2.122 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402       2.524         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027       2.551 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.551         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106       2.657 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.657         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       2.302 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.976         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150       3.126 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557       3.683         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.258       3.941 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.399       4.340         _N1              
 CLMA_183_259/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMA_183_259/Q3                   tco                   0.166       4.506 f       u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.247       4.753         u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_177_265/D4                                                           f       u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[4]

 Data arrival time                                                   4.753         Logic Levels: 0  
                                                                                   Logic: 0.166ns(40.194%), Route: 0.247ns(59.806%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.472       5.805         _N1              
 CLMS_177_265/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -1.436       4.369                          
 clock uncertainty                                       0.000       4.369                          

 Hold time                                               0.240       4.609                          

 Data required time                                                  4.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.609                          
 Data arrival time                                                   4.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.812
  Launch Clock Delay      :  4.346
  Clock Pessimism Removal :  -1.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       1.455         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       1.588 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       1.966         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       2.122 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402       2.524         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027       2.551 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.551         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106       2.657 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.657         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       2.302 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.976         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150       3.126 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557       3.683         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.258       3.941 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.405       4.346         _N11             
 CLMA_201_319/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMA_201_319/Q1                   tco                   0.166       4.512 f       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=19)       0.249       4.761         u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_207_325/D3                                                           f       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                   4.761         Logic Levels: 0  
                                                                                   Logic: 0.166ns(40.000%), Route: 0.249ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.479       5.812         _N11             
 CLMS_207_325/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.436       4.376                          
 clock uncertainty                                       0.000       4.376                          

 Hold time                                               0.240       4.616                          

 Data required time                                                  4.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.616                          
 Data arrival time                                                   4.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.145                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_empty_en/opit_0_L5Q_perm/CLK
Endpoint    : data_buf_128[69]/opit_0/CE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  5.662
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.670       5.662         cmos1_pclk_16bit 
 CLMS_57_307/CLK                                                           r       cmos1_vsync_empty_en/opit_0_L5Q_perm/CLK

 CLMS_57_307/CR1                   tco                   0.240       5.902 r       cmos1_vsync_empty_en/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.607       6.509         cmos1_vsync_empty_en
 CLMA_57_324/Y3                    td                    0.223       6.732 r       N135_3/LUT6D_inst_perm/L6
                                   net (fanout=2)        1.226       7.958         buf_en           
 CLMA_57_324/Y1                    td                    0.240       8.198 r       buf_cnt[2]/opit_0_L5Q_perm/L6
                                   net (fanout=24)       1.133       9.331         N1208            
 CLMS_57_241/CE                                                            r       data_buf_128[69]/opit_0/CE

 Data arrival time                                                   9.331         Logic Levels: 2  
                                                                                   Logic: 0.703ns(19.161%), Route: 2.966ns(80.839%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      48.436 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.436         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      48.531 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625      50.156         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061      50.217 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389      50.606         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183      50.789 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.704      51.493         cmos1_pclk_16bit 
 CLMS_57_241/CLK                                                           r       data_buf_128[69]/opit_0/CLK
 clock pessimism                                         0.823      52.316                          
 clock uncertainty                                      -0.250      52.066                          

 Setup time                                             -0.238      51.828                          

 Data required time                                                 51.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.828                          
 Data arrival time                                                   9.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        42.497                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_empty_en/opit_0_L5Q_perm/CLK
Endpoint    : data_buf_128[76]/opit_0/CE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  5.662
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.670       5.662         cmos1_pclk_16bit 
 CLMS_57_307/CLK                                                           r       cmos1_vsync_empty_en/opit_0_L5Q_perm/CLK

 CLMS_57_307/CR1                   tco                   0.240       5.902 r       cmos1_vsync_empty_en/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.607       6.509         cmos1_vsync_empty_en
 CLMA_57_324/Y3                    td                    0.223       6.732 r       N135_3/LUT6D_inst_perm/L6
                                   net (fanout=2)        1.226       7.958         buf_en           
 CLMA_57_324/Y1                    td                    0.240       8.198 r       buf_cnt[2]/opit_0_L5Q_perm/L6
                                   net (fanout=24)       1.133       9.331         N1208            
 CLMS_57_241/CE                                                            r       data_buf_128[76]/opit_0/CE

 Data arrival time                                                   9.331         Logic Levels: 2  
                                                                                   Logic: 0.703ns(19.161%), Route: 2.966ns(80.839%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      48.436 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.436         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      48.531 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625      50.156         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061      50.217 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389      50.606         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183      50.789 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.704      51.493         cmos1_pclk_16bit 
 CLMS_57_241/CLK                                                           r       data_buf_128[76]/opit_0/CLK
 clock pessimism                                         0.823      52.316                          
 clock uncertainty                                      -0.250      52.066                          

 Setup time                                             -0.238      51.828                          

 Data required time                                                 51.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.828                          
 Data arrival time                                                   9.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        42.497                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_empty_en/opit_0_L5Q_perm/CLK
Endpoint    : data_buf_128[78]/opit_0/CE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.873
  Launch Clock Delay      :  5.662
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.670       5.662         cmos1_pclk_16bit 
 CLMS_57_307/CLK                                                           r       cmos1_vsync_empty_en/opit_0_L5Q_perm/CLK

 CLMS_57_307/CR1                   tco                   0.240       5.902 r       cmos1_vsync_empty_en/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.607       6.509         cmos1_vsync_empty_en
 CLMA_57_324/Y3                    td                    0.223       6.732 r       N135_3/LUT6D_inst_perm/L6
                                   net (fanout=2)        1.226       7.958         buf_en           
 CLMA_57_324/Y1                    td                    0.240       8.198 r       buf_cnt[2]/opit_0_L5Q_perm/L6
                                   net (fanout=24)       1.133       9.331         N1208            
 CLMS_57_241/CE                                                            r       data_buf_128[78]/opit_0/CE

 Data arrival time                                                   9.331         Logic Levels: 2  
                                                                                   Logic: 0.703ns(19.161%), Route: 2.966ns(80.839%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      48.436 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.436         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      48.531 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625      50.156         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061      50.217 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389      50.606         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183      50.789 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.704      51.493         cmos1_pclk_16bit 
 CLMS_57_241/CLK                                                           r       data_buf_128[78]/opit_0/CLK
 clock pessimism                                         0.823      52.316                          
 clock uncertainty                                      -0.250      52.066                          

 Setup time                                             -0.238      51.828                          

 Data required time                                                 51.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.828                          
 Data arrival time                                                   9.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        42.497                          
====================================================================================================

====================================================================================================

Startpoint  : data_buf_128[87]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/DB0[7]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.662  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.263
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625       2.536         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061       2.597 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389       2.986         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183       3.169 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.609       3.778         cmos1_pclk_16bit 
 CLMA_45_240/CLK                                                           r       data_buf_128[87]/opit_0/CLK

 CLMA_45_240/CR1                   tco                   0.183       3.961 f       data_buf_128[87]/opit_0/Q
                                   net (fanout=1)        0.489       4.450         data_buf_128[87] 
 CLMA_45_222/Y0                    td                    0.124       4.574 f       u_CORES/u_debug_core_0/TRIG0_ff[0][87]/opit_0_inv_L6QL5_perm/L6
                                   net (fanout=2)        0.297       4.871         fifo_wr_data[87] 
 DRM_40_216/DB0[7]                                                         f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/DB0[7]

 Data arrival time                                                   4.871         Logic Levels: 1  
                                                                                   Logic: 0.307ns(28.088%), Route: 0.786ns(71.912%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.271       5.263         cmos1_pclk_16bit 
 DRM_40_216/CLKA[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.823       4.440                          
 clock uncertainty                                       0.200       4.640                          

 Hold time                                              -0.004       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   4.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : data_buf_128[86]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/DB0[6]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.662  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.263
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625       2.536         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061       2.597 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389       2.986         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183       3.169 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.609       3.778         cmos1_pclk_16bit 
 CLMA_45_240/CLK                                                           r       data_buf_128[86]/opit_0/CLK

 CLMA_45_240/Q0                    tco                   0.166       3.944 f       data_buf_128[86]/opit_0/Q
                                   net (fanout=1)        0.346       4.290         data_buf_128[86] 
 CLMA_45_228/CR2                   td                    0.177       4.467 f       u_CORES/u_debug_core_0/TRIG0_ff[0][85]/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=3)        0.409       4.876         fifo_wr_data[86] 
 DRM_40_216/DB0[6]                                                         f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/DB0[6]

 Data arrival time                                                   4.876         Logic Levels: 1  
                                                                                   Logic: 0.343ns(31.239%), Route: 0.755ns(68.761%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.271       5.263         cmos1_pclk_16bit 
 DRM_40_216/CLKA[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.823       4.440                          
 clock uncertainty                                       0.200       4.640                          

 Hold time                                              -0.004       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   4.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_pos/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv_AQ_perm/I3
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.030
  Launch Clock Delay      :  4.426
  Clock Pessimism Removal :  -0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625       2.536         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061       2.597 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389       2.986         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183       3.169 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.257       4.426         cmos1_pclk_16bit 
 CLMS_57_307/CLK                                                           r       cmos1_vsync_pos/opit_0_L6QL5Q_perm/CLK

 CLMS_57_307/CR0                   tco                   0.182       4.608 f       cmos1_vsync_pos/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=53)       0.266       4.874         cmos1_vsync_pos  
 CLMS_57_325/Y1                    td                    0.075       4.949 f       u_CORES/u_debug_core_0/TRIG0_ff[1][129]/opit_0_inv_AQQ_perm/Y
                                   net (fanout=7)        0.661       5.610         fifo_wr_en       
 CLMA_57_408/A3                                                            f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   5.610         Logic Levels: 1  
                                                                                   Logic: 0.257ns(21.706%), Route: 0.927ns(78.294%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      2.038       6.030         cmos1_pclk_16bit 
 CLMA_57_408/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.823       5.207                          
 clock uncertainty                                       0.200       5.407                          

 Hold time                                              -0.045       5.362                          

 Data required time                                                  5.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.362                          
 Data arrival time                                                   5.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.797
  Launch Clock Delay      :  4.463
  Clock Pessimism Removal :  0.639

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069       2.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791       2.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177       3.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       3.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302       3.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490       4.463         _N32             
 CLMS_33_241/CLK                                                           r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK

 CLMS_33_241/Q0                    tco                   0.213       4.676 r       power_on_delay_inst/cnt2[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.627       5.303         power_on_delay_inst/cnt2 [5]
 CLMA_45_234/Y1                    td                    0.230       5.533 r       power_on_delay_inst/N15_mux15_17/gateop_perm/Y
                                   net (fanout=2)        0.549       6.082         power_on_delay_inst/_N59026
 CLMA_45_252/Y1                    td                    0.235       6.317 r       power_on_delay_inst/N15_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.620       6.937         power_on_delay_inst/N15
 CLMS_33_235/CECO                  td                    0.143       7.080 r       power_on_delay_inst/cnt2[4]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.080         ntR45            
 CLMS_33_241/CECO                  td                    0.143       7.223 r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.223         ntR44            
 CLMS_33_247/CECO                  td                    0.143       7.366 r       power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.366         ntR43            
 CLMS_33_253/CECI                                                          r       power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CE

 Data arrival time                                                   7.366         Logic Levels: 5  
                                                                                   Logic: 1.107ns(38.133%), Route: 1.796ns(61.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      21.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      21.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      21.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033      21.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674      22.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150      22.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557      23.120         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.258      23.378 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.419      23.797         _N32             
 CLMS_33_253/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.639      24.436                          
 clock uncertainty                                      -0.150      24.286                          

 Setup time                                             -0.238      24.048                          

 Data required time                                                 24.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.048                          
 Data arrival time                                                   7.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.682                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.797
  Launch Clock Delay      :  4.463
  Clock Pessimism Removal :  0.639

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069       2.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791       2.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177       3.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       3.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302       3.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490       4.463         _N32             
 CLMS_33_241/CLK                                                           r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK

 CLMS_33_241/Q0                    tco                   0.213       4.676 r       power_on_delay_inst/cnt2[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.627       5.303         power_on_delay_inst/cnt2 [5]
 CLMA_45_234/Y1                    td                    0.230       5.533 r       power_on_delay_inst/N15_mux15_17/gateop_perm/Y
                                   net (fanout=2)        0.549       6.082         power_on_delay_inst/_N59026
 CLMA_45_252/Y1                    td                    0.235       6.317 r       power_on_delay_inst/N15_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.620       6.937         power_on_delay_inst/N15
 CLMS_33_235/CECO                  td                    0.143       7.080 r       power_on_delay_inst/cnt2[4]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.080         ntR45            
 CLMS_33_241/CECO                  td                    0.143       7.223 r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.223         ntR44            
 CLMS_33_247/CECO                  td                    0.143       7.366 r       power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.366         ntR43            
 CLMS_33_253/CECI                                                          r       power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CE

 Data arrival time                                                   7.366         Logic Levels: 5  
                                                                                   Logic: 1.107ns(38.133%), Route: 1.796ns(61.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      21.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      21.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      21.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033      21.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674      22.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150      22.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557      23.120         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.258      23.378 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.419      23.797         _N32             
 CLMS_33_253/CLK                                                           r       power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.639      24.436                          
 clock uncertainty                                      -0.150      24.286                          

 Setup time                                             -0.238      24.048                          

 Data required time                                                 24.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.048                          
 Data arrival time                                                   7.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.682                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.796
  Launch Clock Delay      :  4.463
  Clock Pessimism Removal :  0.639

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069       2.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791       2.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177       3.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       3.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302       3.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490       4.463         _N32             
 CLMS_33_241/CLK                                                           r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK

 CLMS_33_241/Q0                    tco                   0.213       4.676 r       power_on_delay_inst/cnt2[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.627       5.303         power_on_delay_inst/cnt2 [5]
 CLMA_45_234/Y1                    td                    0.230       5.533 r       power_on_delay_inst/N15_mux15_17/gateop_perm/Y
                                   net (fanout=2)        0.549       6.082         power_on_delay_inst/_N59026
 CLMA_45_252/Y1                    td                    0.235       6.317 r       power_on_delay_inst/N15_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.620       6.937         power_on_delay_inst/N15
 CLMS_33_235/CECO                  td                    0.143       7.080 r       power_on_delay_inst/cnt2[4]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.080         ntR45            
 CLMS_33_241/CECO                  td                    0.143       7.223 r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.223         ntR44            
 CLMS_33_247/CECI                                                          r       power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CE

 Data arrival time                                                   7.223         Logic Levels: 4  
                                                                                   Logic: 0.964ns(34.928%), Route: 1.796ns(65.072%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      21.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      21.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      21.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033      21.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674      22.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150      22.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557      23.120         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.258      23.378 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.418      23.796         _N32             
 CLMS_33_247/CLK                                                           r       power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.639      24.435                          
 clock uncertainty                                      -0.150      24.285                          

 Setup time                                             -0.238      24.047                          

 Data required time                                                 24.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.047                          
 Data arrival time                                                   7.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.824                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : power_on_delay_inst/cnt1[2]/opit_0_inv_AQ_perm/I3
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.431
  Launch Clock Delay      :  3.763
  Clock Pessimism Removal :  -0.668

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511       1.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033       1.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674       2.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150       2.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       3.120         ntclkbufg_5      
 HCKB_165_203/CLKOUT               td                    0.258       3.378 r       HCKBROUTE_22/CLKOUT
                                   net (fanout=20)       0.385       3.763         _N31             
 CLMA_147_421/CLK                                                          r       power_on_delay_inst/cnt1[4]/opit_0_inv_AQ_perm/CLK

 CLMA_147_421/Q0                   tco                   0.166       3.929 f       power_on_delay_inst/cnt1[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.092       4.021         power_on_delay_inst/cnt1 [1]
 CLMA_147_421/B3                                                           f       power_on_delay_inst/cnt1[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   4.021         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069       2.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791       2.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177       3.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       3.671         ntclkbufg_5      
 HCKB_165_203/CLKOUT               td                    0.302       3.973 r       HCKBROUTE_22/CLKOUT
                                   net (fanout=20)       0.458       4.431         _N31             
 CLMA_147_421/CLK                                                          r       power_on_delay_inst/cnt1[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.668       3.763                          
 clock uncertainty                                       0.000       3.763                          

 Hold time                                              -0.041       3.722                          

 Data required time                                                  3.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.722                          
 Data arrival time                                                   4.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CLK
Endpoint    : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.463
  Launch Clock Delay      :  3.797
  Clock Pessimism Removal :  -0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511       1.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033       1.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674       2.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150       2.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       3.120         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.258       3.378 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.419       3.797         _N32             
 CLMS_33_253/CLK                                                           r       power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CLK

 CLMS_33_253/Q0                    tco                   0.166       3.963 f       power_on_delay_inst/cnt2[13]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.201       4.164         power_on_delay_inst/cnt2 [13]
 CLMA_45_252/A4                                                            f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/I4

 Data arrival time                                                   4.164         Logic Levels: 0  
                                                                                   Logic: 0.166ns(45.232%), Route: 0.201ns(54.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069       2.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791       2.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177       3.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       3.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302       3.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490       4.463         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.595       3.868                          
 clock uncertainty                                       0.000       3.868                          

 Hold time                                              -0.038       3.830                          

 Data required time                                                  3.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.830                          
 Data arrival time                                                   4.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
Endpoint    : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.463
  Launch Clock Delay      :  3.797
  Clock Pessimism Removal :  -0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511       1.706         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.033       1.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.674       2.413         clk_50M          
 USCM_167_273/CLKOUT               td                    0.150       2.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       3.120         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.258       3.378 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.419       3.797         _N32             
 CLMS_33_253/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CLK

 CLMS_33_253/Q3                    tco                   0.166       3.963 f       power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=5)        0.202       4.165         power_on_delay_inst/cnt2 [0]
 CLMA_45_252/A3                                                            f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.165         Logic Levels: 0  
                                                                                   Logic: 0.166ns(45.109%), Route: 0.202ns(54.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069       2.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791       2.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177       3.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       3.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302       3.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490       4.463         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.595       3.868                          
 clock uncertainty                                       0.000       3.868                          

 Hold time                                              -0.045       3.823                          

 Data required time                                                  3.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.823                          
 Data arrival time                                                   4.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : bar0_wr_data[41]/opit_0_inv/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.773
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.067       2.050 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       2.841         clk_100m         
 USCM_167_270/CLKOUT               td                    0.177       3.018 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       3.669         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.302       3.971 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.477       4.448         _N23             
 CLMA_219_252/CLK                                                          r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_252/Q3                   tco                   0.213       4.661 r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.414       5.075         bar0_wr_addr[10] 
 CLMA_219_258/Y2                   td                    0.402       5.477 r       N764_9/gateop_perm/Y
                                   net (fanout=4)        0.591       6.068         N1308[1]         
 CLMA_201_277/Y3                   td                    0.188       6.256 r       N135_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.947       7.203         _N50573          
 CLMA_231_264/Y0                   td                    0.188       7.391 r       bar0_wr_byte_en[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=122)      2.099       9.490         N921             
 CLMA_231_498/CE                                                           r       bar0_wr_data[41]/opit_0_inv/CE

 Data arrival time                                                   9.490         Logic Levels: 3  
                                                                                   Logic: 0.991ns(19.655%), Route: 4.051ns(80.345%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V4                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      10.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      11.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      11.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      11.706         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.033      11.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      12.413         clk_100m         
 USCM_167_270/CLKOUT               td                    0.150      12.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      13.120         ntclkbufg_2      
 HCKB_165_222/CLKOUT               td                    0.258      13.378 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=115)      0.395      13.773         _N24             
 CLMA_231_498/CLK                                                          r       bar0_wr_data[41]/opit_0_inv/CLK
 clock pessimism                                         0.455      14.228                          
 clock uncertainty                                      -0.150      14.078                          

 Setup time                                             -0.238      13.840                          

 Data required time                                                 13.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.840                          
 Data arrival time                                                   9.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.350                          
====================================================================================================

====================================================================================================

Startpoint  : bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : bar0_wr_data[34]/opit_0_inv/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.771
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.067       2.050 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       2.841         clk_100m         
 USCM_167_270/CLKOUT               td                    0.177       3.018 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       3.669         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.302       3.971 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.477       4.448         _N23             
 CLMA_219_252/CLK                                                          r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_252/Q3                   tco                   0.213       4.661 r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.414       5.075         bar0_wr_addr[10] 
 CLMA_219_258/Y2                   td                    0.402       5.477 r       N764_9/gateop_perm/Y
                                   net (fanout=4)        0.591       6.068         N1308[1]         
 CLMA_201_277/Y3                   td                    0.188       6.256 r       N135_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.947       7.203         _N50573          
 CLMA_231_264/Y0                   td                    0.188       7.391 r       bar0_wr_byte_en[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=122)      1.970       9.361         N921             
 CLMA_219_498/CE                                                           r       bar0_wr_data[34]/opit_0_inv/CE

 Data arrival time                                                   9.361         Logic Levels: 3  
                                                                                   Logic: 0.991ns(20.171%), Route: 3.922ns(79.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V4                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      10.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      11.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      11.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      11.706         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.033      11.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      12.413         clk_100m         
 USCM_167_270/CLKOUT               td                    0.150      12.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      13.120         ntclkbufg_2      
 HCKB_165_222/CLKOUT               td                    0.258      13.378 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=115)      0.393      13.771         _N24             
 CLMA_219_498/CLK                                                          r       bar0_wr_data[34]/opit_0_inv/CLK
 clock pessimism                                         0.455      14.226                          
 clock uncertainty                                      -0.150      14.076                          

 Setup time                                             -0.238      13.838                          

 Data required time                                                 13.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.838                          
 Data arrival time                                                   9.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.477                          
====================================================================================================

====================================================================================================

Startpoint  : bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : bar0_wr_data[35]/opit_0_inv/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.771
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.067       2.050 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       2.841         clk_100m         
 USCM_167_270/CLKOUT               td                    0.177       3.018 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       3.669         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.302       3.971 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.477       4.448         _N23             
 CLMA_219_252/CLK                                                          r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_252/Q3                   tco                   0.213       4.661 r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.414       5.075         bar0_wr_addr[10] 
 CLMA_219_258/Y2                   td                    0.402       5.477 r       N764_9/gateop_perm/Y
                                   net (fanout=4)        0.591       6.068         N1308[1]         
 CLMA_201_277/Y3                   td                    0.188       6.256 r       N135_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.947       7.203         _N50573          
 CLMA_231_264/Y0                   td                    0.188       7.391 r       bar0_wr_byte_en[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=122)      1.970       9.361         N921             
 CLMA_219_498/CE                                                           r       bar0_wr_data[35]/opit_0_inv/CE

 Data arrival time                                                   9.361         Logic Levels: 3  
                                                                                   Logic: 0.991ns(20.171%), Route: 3.922ns(79.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V4                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      10.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      11.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      11.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511      11.706         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.033      11.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      12.413         clk_100m         
 USCM_167_270/CLKOUT               td                    0.150      12.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      13.120         ntclkbufg_2      
 HCKB_165_222/CLKOUT               td                    0.258      13.378 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=115)      0.393      13.771         _N24             
 CLMA_219_498/CLK                                                          r       bar0_wr_data[35]/opit_0_inv/CLK
 clock pessimism                                         0.455      14.226                          
 clock uncertainty                                      -0.150      14.076                          

 Setup time                                             -0.238      13.838                          

 Data required time                                                 13.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.838                          
 Data arrival time                                                   9.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.477                          
====================================================================================================

====================================================================================================

Startpoint  : i2cSlave_u/sdaDelayed[2]/opit_0_srl/CLK
Endpoint    : i2cSlave_u/startStopDetState[1]/opit_0/D
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.443
  Launch Clock Delay      :  3.776
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511       1.706         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.033       1.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.413         clk_100m         
 USCM_167_270/CLKOUT               td                    0.150       2.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       3.120         ntclkbufg_2      
 HCKB_165_222/CLKOUT               td                    0.258       3.378 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=115)      0.398       3.776         _N24             
 CLMA_171_330/CLK                                                          r       i2cSlave_u/sdaDelayed[2]/opit_0_srl/CLK

 CLMA_171_330/Q1                   tco                   0.166       3.942 f       i2cSlave_u/sdaDelayed[2]/opit_0_srl/Q0
                                   net (fanout=3)        0.201       4.143         i2cSlave_u/sdaDelayed [2]
 CLMA_159_330/M0                                                           f       i2cSlave_u/startStopDetState[1]/opit_0/D

 Data arrival time                                                   4.143         Logic Levels: 0  
                                                                                   Logic: 0.166ns(45.232%), Route: 0.201ns(54.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.067       2.050 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       2.841         clk_100m         
 USCM_167_270/CLKOUT               td                    0.177       3.018 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       3.669         ntclkbufg_2      
 HCKB_165_202/CLKOUT               td                    0.302       3.971 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=82)       0.472       4.443         _N25             
 CLMA_159_330/CLK                                                          r       i2cSlave_u/startStopDetState[1]/opit_0/CLK
 clock pessimism                                        -0.455       3.988                          
 clock uncertainty                                       0.000       3.988                          

 Hold time                                              -0.047       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : i2cSlave_u/sdaPipe[6]/opit_0_srl/CLK
Endpoint    : i2cSlave_u/sdaPipe[8]/opit_0_srl/D
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.445
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.666

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511       1.706         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.033       1.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.413         clk_100m         
 USCM_167_270/CLKOUT               td                    0.150       2.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       3.120         ntclkbufg_2      
 HCKB_165_202/CLKOUT               td                    0.258       3.378 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=82)       0.401       3.779         _N25             
 CLMA_147_330/CLK                                                          r       i2cSlave_u/sdaPipe[6]/opit_0_srl/CLK

 CLMA_147_330/CR2                  tco                   0.182       3.961 f       i2cSlave_u/sdaPipe[6]/opit_0_srl/CR0
                                   net (fanout=2)        0.075       4.036         i2cSlave_u/sdaPipe [7]
 CLMA_147_330/M3                                                           f       i2cSlave_u/sdaPipe[8]/opit_0_srl/D

 Data arrival time                                                   4.036         Logic Levels: 0  
                                                                                   Logic: 0.182ns(70.817%), Route: 0.075ns(29.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.067       2.050 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       2.841         clk_100m         
 USCM_167_270/CLKOUT               td                    0.177       3.018 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       3.669         ntclkbufg_2      
 HCKB_165_202/CLKOUT               td                    0.302       3.971 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=82)       0.474       4.445         _N25             
 CLMA_147_330/CLK                                                          r       i2cSlave_u/sdaPipe[8]/opit_0_srl/CLK
 clock pessimism                                        -0.666       3.779                          
 clock uncertainty                                       0.000       3.779                          

 Hold time                                               0.045       3.824                          

 Data required time                                                  3.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.824                          
 Data arrival time                                                   4.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : bar0_wr_data[17]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/DA[1]
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.511       1.706         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.033       1.739 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.413         clk_100m         
 USCM_167_270/CLKOUT               td                    0.150       2.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       3.120         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.258       3.378 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.411       3.789         _N23             
 CLMA_243_264/CLK                                                          r       bar0_wr_data[17]/opit_0_inv/CLK

 CLMA_243_264/Q0                   tco                   0.166       3.955 f       bar0_wr_data[17]/opit_0_inv/Q
                                   net (fanout=4)        0.174       4.129         bar0_wr_data[17] 
 DRM_250_246/DA1[1]                                                        f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/DA[1]

 Data arrival time                                                   4.129         Logic Levels: 0  
                                                                                   Logic: 0.166ns(48.824%), Route: 0.174ns(51.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.067       2.050 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       2.841         clk_100m         
 USCM_167_270/CLKOUT               td                    0.177       3.018 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       3.669         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.302       3.971 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.486       4.457         _N23             
 DRM_250_246/CLKA[1]                                                       r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 clock pessimism                                        -0.593       3.864                          
 clock uncertainty                                       0.000       3.864                          

 Hold time                                               0.040       3.904                          

 Data required time                                                  3.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.904                          
 Data arrival time                                                   4.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  3.040
  Clock Pessimism Removal :  0.527

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.488       3.040         _N20             
 CLMA_45_241/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_45_241/Q1                    tco                   0.213       3.253 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.574       3.827         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_45_235/C0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   3.827         Logic Levels: 0  
                                                                                   Logic: 0.213ns(27.065%), Route: 0.574ns(72.935%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.105      26.105         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150      26.255 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      26.812         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258      27.070 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.407      27.477         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.527      28.004                          
 clock uncertainty                                      -0.050      27.954                          

 Setup time                                             -0.303      27.651                          

 Data required time                                                 27.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.651                          
 Data arrival time                                                   3.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  3.038
  Clock Pessimism Removal :  0.482

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.486       3.038         _N20             
 CLMA_51_234/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_51_234/CR0                   tco                   0.261       3.299 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.417       3.716         u_CORES/u_jtag_hub/data_ctrl
 CLMA_45_235/B4                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.716         Logic Levels: 0  
                                                                                   Logic: 0.261ns(38.496%), Route: 0.417ns(61.504%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.105      26.105         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150      26.255 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      26.812         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258      27.070 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.407      27.477         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.482      27.959                          
 clock uncertainty                                      -0.050      27.909                          

 Setup time                                             -0.158      27.751                          

 Data required time                                                 27.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.751                          
 Data arrival time                                                   3.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.035                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  3.038
  Clock Pessimism Removal :  0.482

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.486       3.038         _N20             
 CLMA_51_234/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_51_234/CR0                   tco                   0.261       3.299 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.417       3.716         u_CORES/u_jtag_hub/data_ctrl
 CLMA_45_235/D5                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.716         Logic Levels: 0  
                                                                                   Logic: 0.261ns(38.496%), Route: 0.417ns(61.504%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.105      26.105         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150      26.255 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      26.812         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258      27.070 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.407      27.477         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.482      27.959                          
 clock uncertainty                                      -0.050      27.909                          

 Setup time                                             -0.134      27.775                          

 Data required time                                                 27.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.775                          
 Data arrival time                                                   3.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[324]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  2.509
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.128       1.128         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150       1.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.835         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258       2.093 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.416       2.509         _N20             
 CLMA_45_246/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK

 CLMA_45_246/Q2                    tco                   0.166       2.675 f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=324)      0.178       2.853         u_CORES/u_debug_core_0/conf_rst
 CLMS_57_247/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[324]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.853         Logic Levels: 0  
                                                                                   Logic: 0.166ns(48.256%), Route: 0.178ns(51.744%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.487       3.039         _N20             
 CLMS_57_247/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[324]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.459       2.580                          
 clock uncertainty                                       0.000       2.580                          

 Hold time                                              -0.032       2.548                          

 Data required time                                                  2.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.548                          
 Data arrival time                                                   2.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[504]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[502]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.023
  Launch Clock Delay      :  2.491
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.128       1.128         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150       1.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.835         ntclkbufg_1      
 HCKB_165_211/CLKOUT               td                    0.258       2.093 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=153)      0.398       2.491         _N19             
 CLMS_153_343/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[504]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_153_343/Q0                   tco                   0.166       2.657 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[504]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.174       2.831         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [503]
 CLMA_147_348/C3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[502]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.831         Logic Levels: 0  
                                                                                   Logic: 0.166ns(48.824%), Route: 0.174ns(51.176%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_211/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=153)      0.471       3.023         _N19             
 CLMA_147_348/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[502]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.459       2.564                          
 clock uncertainty                                       0.000       2.564                          

 Hold time                                              -0.039       2.525                          

 Data required time                                                  2.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.525                          
 Data arrival time                                                   2.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.043
  Launch Clock Delay      :  2.511
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.128       1.128         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150       1.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.835         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258       2.093 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.418       2.511         _N20             
 CLMA_45_259/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK

 CLMA_45_259/CR1                   tco                   0.183       2.694 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/Q
                                   net (fanout=3)        0.092       2.786         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4]
 CLMA_45_259/D4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.786         Logic Levels: 0  
                                                                                   Logic: 0.183ns(66.545%), Route: 0.092ns(33.455%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.491       3.043         _N20             
 CLMA_45_259/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.532       2.511                          
 clock uncertainty                                       0.000       2.511                          

 Hold time                                              -0.034       2.477                          

 Data required time                                                  2.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.477                          
 Data arrival time                                                   2.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.778  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.515
  Launch Clock Delay      :  1.737
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.737      26.737         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_45_247/CR2                   tco                   0.261      26.998 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=15)       0.263      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_45_247/Y3                    td                    0.188      27.449 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.677      28.126         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_45_247/Y2                    td                    0.240      28.366 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.128      28.494         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6535_3
 CLMA_45_247/Y1                    td                    0.113      28.607 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_9/LUT6_inst_perm/L6
                                   net (fanout=1)        0.642      29.249         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6536_4
 CLMA_45_252/Y2                    td                    0.113      29.362 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_2/LUT6_inst_perm/L6
                                   net (fanout=6)        0.876      30.238         u_CORES/u_debug_core_0/u_rd_addr_gen/_N136
 CLMA_45_282/D2                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                  30.238         Logic Levels: 4  
                                                                                   Logic: 0.915ns(26.135%), Route: 2.586ns(73.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.128      51.128         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150      51.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      51.835         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258      52.093 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.422      52.515         _N20             
 CLMA_45_282/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.000      52.515                          
 clock uncertainty                                      -0.050      52.465                          

 Setup time                                             -0.228      52.237                          

 Data required time                                                 52.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.237                          
 Data arrival time                                                  30.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.778  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.515
  Launch Clock Delay      :  1.737
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.737      26.737         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_45_247/CR2                   tco                   0.261      26.998 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=15)       0.263      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_45_247/Y3                    td                    0.188      27.449 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.677      28.126         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_45_247/Y2                    td                    0.240      28.366 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.128      28.494         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6535_3
 CLMA_45_247/Y1                    td                    0.113      28.607 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_9/LUT6_inst_perm/L6
                                   net (fanout=1)        0.642      29.249         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6536_4
 CLMA_45_252/Y2                    td                    0.113      29.362 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_2/LUT6_inst_perm/L6
                                   net (fanout=6)        0.746      30.108         u_CORES/u_debug_core_0/u_rd_addr_gen/_N136
 CLMA_45_282/B5                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  30.108         Logic Levels: 4  
                                                                                   Logic: 0.915ns(27.143%), Route: 2.456ns(72.857%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.128      51.128         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150      51.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      51.835         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258      52.093 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.422      52.515         _N20             
 CLMA_45_282/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.515                          
 clock uncertainty                                      -0.050      52.465                          

 Setup time                                             -0.119      52.346                          

 Data required time                                                 52.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.346                          
 Data arrival time                                                  30.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.512
  Launch Clock Delay      :  1.737
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.737      26.737         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_45_247/CR2                   tco                   0.261      26.998 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=15)       0.263      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_45_247/Y3                    td                    0.188      27.449 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.677      28.126         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_45_247/Y2                    td                    0.240      28.366 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.128      28.494         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6535_3
 CLMA_45_247/Y1                    td                    0.113      28.607 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_9/LUT6_inst_perm/L6
                                   net (fanout=1)        0.642      29.249         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6536_4
 CLMA_45_252/Y2                    td                    0.113      29.362 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_2/LUT6_inst_perm/L6
                                   net (fanout=6)        0.574      29.936         u_CORES/u_debug_core_0/u_rd_addr_gen/_N136
 CLMA_45_264/B1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                  29.936         Logic Levels: 4  
                                                                                   Logic: 0.915ns(28.603%), Route: 2.284ns(71.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.128      51.128         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150      51.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      51.835         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258      52.093 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.419      52.512         _N20             
 CLMA_45_264/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.512                          
 clock uncertainty                                      -0.050      52.462                          

 Setup time                                             -0.276      52.186                          

 Data required time                                                 52.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.186                          
 Data arrival time                                                  29.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.041
  Launch Clock Delay      :  1.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.210      26.210         u_CORES/capt_o   
 CLMA_45_253/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_45_253/Q3                    tco                   0.166      26.376 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.165      26.541         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_45_246/D4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  26.541         Logic Levels: 0  
                                                                                   Logic: 0.166ns(50.151%), Route: 0.165ns(49.849%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.489       3.041         _N20             
 CLMA_45_246/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.041                          
 clock uncertainty                                       0.050       3.091                          

 Hold time                                              -0.034       3.057                          

 Data required time                                                  3.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.057                          
 Data arrival time                                                  26.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.041
  Launch Clock Delay      :  1.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.210      26.210         u_CORES/capt_o   
 CLMA_45_253/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_45_253/CR2                   tco                   0.182      26.392 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=3)        0.166      26.558         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_45_246/C5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.558         Logic Levels: 0  
                                                                                   Logic: 0.182ns(52.299%), Route: 0.166ns(47.701%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.489       3.041         _N20             
 CLMA_45_246/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.041                          
 clock uncertainty                                       0.050       3.091                          

 Hold time                                              -0.019       3.072                          

 Data required time                                                  3.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.072                          
 Data arrival time                                                  26.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.041
  Launch Clock Delay      :  1.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.210      26.210         u_CORES/capt_o   
 CLMA_45_253/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_45_253/Q0                    tco                   0.166      26.376 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=14)       0.167      26.543         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_45_246/A4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I4

 Data arrival time                                                  26.543         Logic Levels: 0  
                                                                                   Logic: 0.166ns(49.850%), Route: 0.167ns(50.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.422       1.422         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       2.250         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302       2.552 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.489       3.041         _N20             
 CLMA_45_246/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.000       3.041                          
 clock uncertainty                                       0.050       3.091                          

 Hold time                                              -0.038       3.053                          

 Data required time                                                  3.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.053                          
 Data arrival time                                                  26.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.315
  Launch Clock Delay      :  3.055
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.446      76.446         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177      76.623 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651      77.274         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302      77.576 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.479      78.055         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_235/Q2                    tco                   0.214      78.269 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.638      78.907         u_CORES/conf_sel [0]
 CLMA_45_247/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.907         Logic Levels: 0  
                                                                                   Logic: 0.214ns(25.117%), Route: 0.638ns(74.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.315     126.315         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.315                          
 clock uncertainty                                      -0.050     126.265                          

 Setup time                                             -0.238     126.027                          

 Data required time                                                126.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.027                          
 Data arrival time                                                  78.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.315
  Launch Clock Delay      :  3.055
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.446      76.446         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177      76.623 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651      77.274         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302      77.576 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.479      78.055         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_235/Q2                    tco                   0.214      78.269 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.638      78.907         u_CORES/conf_sel [0]
 CLMA_45_247/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.907         Logic Levels: 0  
                                                                                   Logic: 0.214ns(25.117%), Route: 0.638ns(74.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.315     126.315         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.315                          
 clock uncertainty                                      -0.050     126.265                          

 Setup time                                             -0.238     126.027                          

 Data required time                                                126.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.027                          
 Data arrival time                                                  78.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.315
  Launch Clock Delay      :  3.055
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.446      76.446         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.177      76.623 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651      77.274         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.302      77.576 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.479      78.055         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_235/Q2                    tco                   0.214      78.269 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.638      78.907         u_CORES/conf_sel [0]
 CLMA_45_247/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.907         Logic Levels: 0  
                                                                                   Logic: 0.214ns(25.117%), Route: 0.638ns(74.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.315     126.315         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.315                          
 clock uncertainty                                      -0.050     126.265                          

 Setup time                                             -0.238     126.027                          

 Data required time                                                126.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.027                          
 Data arrival time                                                  78.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.737
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.105     126.105         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150     126.255 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557     126.812         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258     127.070 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.407     127.477         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_235/Q0                    tco                   0.167     127.644 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.177     127.821         u_CORES/id_o [2] 
 CLMA_45_247/BD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 127.821         Logic Levels: 0  
                                                                                   Logic: 0.167ns(48.547%), Route: 0.177ns(51.453%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.737     126.737         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.737                          
 clock uncertainty                                       0.050     126.787                          

 Hold time                                               0.046     126.833                          

 Data required time                                                126.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.833                          
 Data arrival time                                                 127.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.737
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.105     126.105         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150     126.255 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557     126.812         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258     127.070 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.407     127.477         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_235/Q1                    tco                   0.167     127.644 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.251     127.895         u_CORES/id_o [4] 
 CLMA_45_247/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 127.895         Logic Levels: 0  
                                                                                   Logic: 0.167ns(39.952%), Route: 0.251ns(60.048%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.737     126.737         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.737                          
 clock uncertainty                                       0.050     126.787                          

 Hold time                                              -0.047     126.740                          

 Data required time                                                126.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.740                          
 Data arrival time                                                 127.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.737
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.105     126.105         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.150     126.255 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557     126.812         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.258     127.070 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.407     127.477         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_235/Q3                    tco                   0.167     127.644 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.252     127.896         u_CORES/id_o [0] 
 CLMA_45_247/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.896         Logic Levels: 0  
                                                                                   Logic: 0.167ns(39.857%), Route: 0.252ns(60.143%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.737     126.737         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.737                          
 clock uncertainty                                       0.050     126.787                          

 Hold time                                              -0.047     126.740                          

 Data required time                                                126.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.740                          
 Data arrival time                                                 127.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/RSTB
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.138
  Launch Clock Delay      :  2.508
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.477       2.508         _N28             
 CLMA_231_660/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_231_660/CR0                  tco                   0.261       2.769 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=32)       1.684       4.453         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/s_mem_rst_n
 DRM_250_522/RSTB[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.419%), Route: 1.684ns(86.581%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       4.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       4.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       5.474         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.258       5.732 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.406       6.138         _N27             
 DRM_250_522/CLKB[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.161       6.299                          
 clock uncertainty                                      -0.050       6.249                          

 Recovery time                                          -0.384       5.865                          

 Data required time                                                  5.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.865                          
 Data arrival time                                                   4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : pclk_led/opit_0_inv_L6Q_perm/RS
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.137
  Launch Clock Delay      :  2.491
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.460       2.491         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.212       2.703 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       1.377       4.080         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMS_159_577/RSCO                 td                    0.098       4.178 r       pclk_led_cnt[12]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.178         ntR1480          
 CLMS_159_583/RSCO                 td                    0.079       4.257 r       pclk_led_cnt[16]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.257         ntR1479          
 CLMS_159_589/RSCO                 td                    0.079       4.336 r       pclk_led_cnt[20]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.336         ntR1478          
 CLMS_159_595/RSCO                 td                    0.079       4.415 r       pclk_led_cnt[24]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       4.415         ntR1477          
 CLMS_159_601/RSCO                 td                    0.079       4.494 r       pclk_led_cnt[26]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=1)        0.000       4.494         ntR1476          
 CLMS_159_607/RSCI                                                         r       pclk_led/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.494         Logic Levels: 5  
                                                                                   Logic: 0.626ns(31.253%), Route: 1.377ns(68.747%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       4.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       4.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       5.474         ntclkbufg_3      
 HCKB_165_201/CLKOUT               td                    0.258       5.732 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=27)       0.405       6.137         _N29             
 CLMS_159_607/CLK                                                          r       pclk_led/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.161       6.298                          
 clock uncertainty                                      -0.050       6.248                          

 Recovery time                                          -0.238       6.010                          

 Data required time                                                  6.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.010                          
 Data arrival time                                                   4.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : pclk_led_cnt[26]/opit_0_inv_AQ_perm/RS
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.136
  Launch Clock Delay      :  2.491
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.460       2.491         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.212       2.703 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       1.377       4.080         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMS_159_577/RSCO                 td                    0.098       4.178 r       pclk_led_cnt[12]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.178         ntR1480          
 CLMS_159_583/RSCO                 td                    0.079       4.257 r       pclk_led_cnt[16]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.257         ntR1479          
 CLMS_159_589/RSCO                 td                    0.079       4.336 r       pclk_led_cnt[20]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.336         ntR1478          
 CLMS_159_595/RSCO                 td                    0.079       4.415 r       pclk_led_cnt[24]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       4.415         ntR1477          
 CLMS_159_601/RSCI                                                         r       pclk_led_cnt[26]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   4.415         Logic Levels: 4  
                                                                                   Logic: 0.547ns(28.430%), Route: 1.377ns(71.570%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       4.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       4.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       5.474         ntclkbufg_3      
 HCKB_165_201/CLKOUT               td                    0.258       5.732 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=27)       0.404       6.136         _N29             
 CLMS_159_601/CLK                                                          r       pclk_led_cnt[26]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.161       6.297                          
 clock uncertainty                                      -0.050       6.247                          

 Recovery time                                          -0.238       6.009                          

 Data required time                                                  6.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.009                          
 Data arrival time                                                   4.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[37]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.492
  Launch Clock Delay      :  2.119
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       0.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       1.474         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.387       2.119         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.182       2.301 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       0.256       2.557         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMA_219_738/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[37]/opit_0_inv/RS

 Data arrival time                                                   2.557         Logic Levels: 0  
                                                                                   Logic: 0.182ns(41.553%), Route: 0.256ns(58.447%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.461       2.492         _N28             
 CLMA_219_738/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[37]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.149                          
 clock uncertainty                                       0.000       2.149                          

 Removal time                                           -0.061       2.088                          

 Data required time                                                  2.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.088                          
 Data arrival time                                                   2.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[38]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.492
  Launch Clock Delay      :  2.119
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       0.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       1.474         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.387       2.119         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.182       2.301 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       0.256       2.557         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMA_219_738/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[38]/opit_0_inv/RS

 Data arrival time                                                   2.557         Logic Levels: 0  
                                                                                   Logic: 0.182ns(41.553%), Route: 0.256ns(58.447%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.461       2.492         _N28             
 CLMA_219_738/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[38]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.149                          
 clock uncertainty                                       0.000       2.149                          

 Removal time                                           -0.061       2.088                          

 Data required time                                                  2.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.088                          
 Data arrival time                                                   2.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[55]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.493
  Launch Clock Delay      :  2.119
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk             
 USCM_167_324/CLKOUT               td                    0.150       0.917 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       1.474         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.387       2.119         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.182       2.301 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       0.386       2.687         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMA_231_768/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[55]/opit_0_inv/RS

 Data arrival time                                                   2.687         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.042%), Route: 0.386ns(67.958%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk             
 USCM_167_324/CLKOUT               td                    0.177       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       1.729         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.462       2.493         _N28             
 CLMA_231_768/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[55]/opit_0_inv/CLK
 clock pessimism                                        -0.299       2.194                          
 clock uncertainty                                       0.000       2.194                          

 Removal time                                           -0.061       2.133                          

 Data required time                                                  2.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.133                          
 Data arrival time                                                   2.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.141
  Launch Clock Delay      :  2.504
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.473       2.504         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CORE_RST_N           tco                   1.233       3.737 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CORE_RST_N
                                   net (fanout=685)      3.990       7.727         core_rst_n       
 DRM_250_30/RSTB[0]                                                        r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   7.727         Logic Levels: 0  
                                                                                   Logic: 1.233ns(23.607%), Route: 3.990ns(76.393%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       8.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       8.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       9.474         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       9.732 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=26)       0.409      10.141         _N18             
 DRM_250_30/CLKB[0]                                                        r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.161      10.302                          
 clock uncertainty                                      -0.050      10.252                          

 Recovery time                                          -0.415       9.837                          

 Data required time                                                  9.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.837                          
 Data arrival time                                                   7.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.131
  Launch Clock Delay      :  2.504
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.473       2.504         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CORE_RST_N           tco                   1.233       3.737 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CORE_RST_N
                                   net (fanout=685)      3.846       7.583         core_rst_n       
 DRM_250_90/RSTB[0]                                                        r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   7.583         Logic Levels: 0  
                                                                                   Logic: 1.233ns(24.276%), Route: 3.846ns(75.724%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       8.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       8.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       9.474         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       9.732 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=26)       0.399      10.131         _N18             
 DRM_250_90/CLKB[0]                                                        r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.161      10.292                          
 clock uncertainty                                      -0.050      10.242                          

 Recovery time                                          -0.415       9.827                          

 Data required time                                                  9.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.827                          
 Data arrival time                                                   7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[116]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.125
  Launch Clock Delay      :  2.504
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.473       2.504         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CORE_RST_N           tco                   1.233       3.737 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CORE_RST_N
                                   net (fanout=685)      3.683       7.420         core_rst_n       
 CLMA_243_103/RSCO                 td                    0.098       7.518 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[125]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.518         ntR782           
 CLMA_243_109/RSCO                 td                    0.079       7.597 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[126]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.597         ntR781           
 CLMA_243_115/RSCO                 td                    0.079       7.676 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[119]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.676         ntR780           
 CLMA_243_121/RSCI                                                         r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[116]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   7.676         Logic Levels: 3  
                                                                                   Logic: 1.489ns(28.790%), Route: 3.683ns(71.210%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       8.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       8.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       9.474         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       9.732 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=26)       0.393      10.125         _N18             
 CLMA_243_121/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[116]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.161      10.286                          
 clock uncertainty                                      -0.050      10.236                          

 Recovery time                                          -0.238       9.998                          

 Data required time                                                  9.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.998                          
 Data arrival time                                                   7.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[24]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.514
  Launch Clock Delay      :  2.132
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       0.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.400       2.132         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/PHY_RST_N            tco                   0.549       2.681 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PHY_RST_N
                                   net (fanout=37)       0.257       2.938         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
 CLMA_273_672/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[24]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.938         Logic Levels: 0  
                                                                                   Logic: 0.549ns(68.114%), Route: 0.257ns(31.886%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.483       2.514         _N15             
 CLMA_273_672/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[24]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.299       2.215                          
 clock uncertainty                                       0.000       2.215                          

 Removal time                                           -0.061       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                   2.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.514
  Launch Clock Delay      :  2.132
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       0.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.400       2.132         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/PHY_RST_N            tco                   0.549       2.681 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PHY_RST_N
                                   net (fanout=37)       0.257       2.938         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
 CLMA_273_672/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.938         Logic Levels: 0  
                                                                                   Logic: 0.549ns(68.114%), Route: 0.257ns(31.886%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.483       2.514         _N15             
 CLMA_273_672/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.299       2.215                          
 clock uncertainty                                       0.000       2.215                          

 Removal time                                           -0.061       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                   2.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[28]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.514
  Launch Clock Delay      :  2.132
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.767       0.767         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.150       0.917 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       1.474         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.258       1.732 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.400       2.132         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/PHY_RST_N            tco                   0.549       2.681 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PHY_RST_N
                                   net (fanout=37)       0.257       2.938         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
 CLMA_273_672/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[28]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.938         Logic Levels: 0  
                                                                                   Logic: 0.549ns(68.114%), Route: 0.257ns(31.886%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.901       0.901         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.177       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       1.729         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.302       2.031 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.483       2.514         _N15             
 CLMA_273_672/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[28]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.299       2.215                          
 clock uncertainty                                       0.000       2.215                          

 Removal time                                           -0.061       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                   2.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/button_rstn_sync/sig_async_ff/opit_0_inv_srl/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.219
  Launch Clock Delay      :  1.418
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_170/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_26/CLKOUT
                                   net (fanout=21)       0.465       1.418         _N35             
 CLMS_159_223/CLK                                                          r       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK

 CLMS_159_223/Q0                   tco                   0.213       1.631 r       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        2.424       4.055         sync_button_rst_n
 CLMA_237_666/RS                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/button_rstn_sync/sig_async_ff/opit_0_inv_srl/RS

 Data arrival time                                                   4.055         Logic Levels: 0  
                                                                                   Logic: 0.213ns(8.077%), Route: 2.424ns(91.923%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      10.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258      10.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.404      11.219         _N34             
 CLMA_237_666/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/button_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
 clock pessimism                                         0.000      11.219                          
 clock uncertainty                                      -0.050      11.169                          

 Recovery time                                          -0.238      10.931                          

 Data required time                                                 10.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.931                          
 Data arrival time                                                   4.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/opit_0_L6Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  1.436
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_231/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_27/CLKOUT
                                   net (fanout=139)      0.483       1.436         _N36             
 CLMA_237_570/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK

 CLMA_237_570/Q0                   tco                   0.213       1.649 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=65)       1.200       2.849         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_267_637/Y0                   td                    0.101       2.950 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=18)       0.736       3.686         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMA_285_648/RSCO                 td                    0.103       3.789 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.789         ntR1462          
 CLMA_285_654/RSCI                                                         r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.789         Logic Levels: 2  
                                                                                   Logic: 0.417ns(17.722%), Route: 1.936ns(82.278%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      10.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258      10.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.415      11.230         _N34             
 CLMA_285_654/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.000      11.230                          
 clock uncertainty                                      -0.050      11.180                          

 Recovery time                                          -0.238      10.942                          

 Data required time                                                 10.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.942                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RST/opit_0_L6Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  1.436
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_231/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_27/CLKOUT
                                   net (fanout=139)      0.483       1.436         _N36             
 CLMA_237_570/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK

 CLMA_237_570/Q0                   tco                   0.213       1.649 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=65)       1.200       2.849         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_267_637/Y0                   td                    0.101       2.950 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=18)       0.736       3.686         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMA_285_648/RSCO                 td                    0.103       3.789 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.789         ntR1462          
 CLMA_285_654/RSCI                                                         r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RST/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.789         Logic Levels: 2  
                                                                                   Logic: 0.417ns(17.722%), Route: 1.936ns(82.278%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557      10.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258      10.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.415      11.230         _N34             
 CLMA_285_654/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RST/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.000      11.230                          
 clock uncertainty                                      -0.050      11.180                          

 Recovery time                                          -0.238      10.942                          

 Data required time                                                 10.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.942                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CLK
Endpoint    : u_refclk_perstn_debounce/cnt_rst[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.415
  Launch Clock Delay      :  1.205
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       0.557         ref_clk          
 HCKB_165_210/CLKOUT               td                    0.258       0.815 r       HCKBROUTE_24/CLKOUT
                                   net (fanout=45)       0.390       1.205         _N33             
 CLMA_147_390/CLK                                                          r       u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CLK

 CLMA_147_390/CR0                  tco                   0.182       1.387 f       u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CR0
                                   net (fanout=9)        0.151       1.538         u_refclk_perstn_debounce/rstn_inner
 CLMA_147_397/RS                                                           f       u_refclk_perstn_debounce/cnt_rst[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.538         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.655%), Route: 0.151ns(45.345%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_210/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_24/CLKOUT
                                   net (fanout=45)       0.462       1.415         _N33             
 CLMA_147_397/CLK                                                          r       u_refclk_perstn_debounce/cnt_rst[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.182       1.233                          
 clock uncertainty                                       0.000       1.233                          

 Removal time                                           -0.061       1.172                          

 Data required time                                                  1.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.172                          
 Data arrival time                                                   1.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CLK
Endpoint    : u_refclk_perstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.415
  Launch Clock Delay      :  1.205
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       0.557         ref_clk          
 HCKB_165_210/CLKOUT               td                    0.258       0.815 r       HCKBROUTE_24/CLKOUT
                                   net (fanout=45)       0.390       1.205         _N33             
 CLMA_147_390/CLK                                                          r       u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CLK

 CLMA_147_390/CR0                  tco                   0.182       1.387 f       u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CR0
                                   net (fanout=9)        0.151       1.538         u_refclk_perstn_debounce/rstn_inner
 CLMA_147_396/RS                                                           f       u_refclk_perstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.538         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.655%), Route: 0.151ns(45.345%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_210/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_24/CLKOUT
                                   net (fanout=45)       0.462       1.415         _N33             
 CLMA_147_396/CLK                                                          r       u_refclk_perstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.182       1.233                          
 clock uncertainty                                       0.000       1.233                          

 Removal time                                           -0.061       1.172                          

 Data required time                                                  1.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.172                          
 Data arrival time                                                   1.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.437
  Launch Clock Delay      :  1.224
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.557       0.557         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.258       0.815 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.409       1.224         _N34             
 CLMA_267_666/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK

 CLMA_267_666/CR0                  tco                   0.182       1.406 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_async_ff/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.243       1.649         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/ref_rst_n
 CLMA_267_660/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/opit_0_inv/RS

 Data arrival time                                                   1.649         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.824%), Route: 0.243ns(57.176%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.651       0.651         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.302       0.953 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.484       1.437         _N34             
 CLMA_267_660/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/opit_0_inv/CLK
 clock pessimism                                        -0.182       1.255                          
 clock uncertainty                                       0.000       1.255                          

 Removal time                                           -0.061       1.194                          

 Data required time                                                  1.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.194                          
 Data arrival time                                                   1.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L6Q_perm/CLK
Endpoint    : cmos1_8_16bit/pclk_div2/opit_0_inv/RS
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.625  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.986
  Launch Clock Delay      :  5.098
  Clock Pessimism Removal :  0.487

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.446       3.503         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.177       3.680 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       4.331         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.302       4.633 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.465       5.098         _N30             
 CLMA_147_210/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L6Q_perm/CLK

 CLMA_147_210/Q0                   tco                   0.213       5.311 r       cmos1_8_16bit/enble/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.593       5.904         cmos1_8_16bit/enble
 CLMS_153_223/RS                                                           r       cmos1_8_16bit/pclk_div2/opit_0_inv/RS

 Data arrival time                                                   5.904         Logic Levels: 0  
                                                                                   Logic: 0.213ns(26.427%), Route: 0.593ns(73.573%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.810      23.810 r                        
 T18                                                     0.000      23.810 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      23.860         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      24.626 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.626         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      24.721 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625      26.346         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061      26.407 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389      26.796         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/CLK                                                          r       cmos1_8_16bit/pclk_div2/opit_0_inv/CLK
 clock pessimism                                         0.487      27.283                          
 clock uncertainty                                      -0.250      27.033                          

 Recovery time                                          -0.238      26.795                          

 Data required time                                                 26.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.795                          
 Data arrival time                                                   5.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.891                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L6Q_perm/CLK
Endpoint    : cmos1_8_16bit/pclk_div2/opit_0_inv/RS
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.843  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  4.135
  Clock Pessimism Removal :  -0.487

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.868       2.779         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.150       2.929 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       3.486         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.258       3.744 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.391       4.135         _N30             
 CLMA_147_210/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L6Q_perm/CLK

 CLMA_147_210/Q0                   tco                   0.166       4.301 f       cmos1_8_16bit/enble/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.356       4.657         cmos1_8_16bit/enble
 CLMS_153_223/RS                                                           f       cmos1_8_16bit/pclk_div2/opit_0_inv/RS

 Data arrival time                                                   4.657         Logic Levels: 0  
                                                                                   Logic: 0.166ns(31.801%), Route: 0.356ns(68.199%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/CLK                                                          r       cmos1_8_16bit/pclk_div2/opit_0_inv/CLK
 clock pessimism                                        -0.487       3.292                          
 clock uncertainty                                       0.200       3.492                          

 Removal time                                           -0.061       3.431                          

 Data required time                                                  3.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.431                          
 Data arrival time                                                   4.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.973
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_223/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_30/CLKOUT
                                   net (fanout=2)        0.479       4.665         _N39             
 CLMA_285_402/CLK                                                          r       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_402/CR0                  tco                   0.261       4.926 r       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       2.235       7.161         u_ddr3/u_ddrphy_top/rst_seq_rstn
 CLMA_285_54/RS                                                            r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv/RS

 Data arrival time                                                   7.161         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.457%), Route: 2.235ns(89.543%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693      41.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033      41.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      42.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150      42.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557      43.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258      43.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.413      43.973         _N37             
 CLMA_285_54/CLK                                                           r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv/CLK
 clock pessimism                                         0.488      44.461                          
 clock uncertainty                                      -0.150      44.311                          

 Recovery time                                          -0.238      44.073                          

 Data required time                                                 44.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.073                          
 Data arrival time                                                   7.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.912                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.966
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_223/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_30/CLKOUT
                                   net (fanout=2)        0.479       4.665         _N39             
 CLMA_285_402/CLK                                                          r       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_402/CR0                  tco                   0.212       4.877 f       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       1.585       6.462         u_ddr3/u_ddrphy_top/rst_seq_rstn
 CLMA_279_192/RSCO                 td                    0.098       6.560 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.560         ntR1412          
 CLMA_279_198/RSCO                 td                    0.079       6.639 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.639         ntR1411          
 CLMA_279_204/RSCI                                                         r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.639         Logic Levels: 2  
                                                                                   Logic: 0.389ns(19.706%), Route: 1.585ns(80.294%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693      41.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033      41.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      42.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150      42.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557      43.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258      43.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.406      43.966         _N37             
 CLMA_279_204/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.488      44.454                          
 clock uncertainty                                      -0.150      44.304                          

 Recovery time                                          -0.238      44.066                          

 Data required time                                                 44.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.066                          
 Data arrival time                                                   6.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.966
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_223/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_30/CLKOUT
                                   net (fanout=2)        0.479       4.665         _N39             
 CLMA_285_402/CLK                                                          r       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_402/CR0                  tco                   0.212       4.877 f       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       1.585       6.462         u_ddr3/u_ddrphy_top/rst_seq_rstn
 CLMA_279_192/RSCO                 td                    0.098       6.560 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.560         ntR1412          
 CLMA_279_198/RSCO                 td                    0.079       6.639 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.639         ntR1411          
 CLMA_279_204/RSCI                                                         r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   6.639         Logic Levels: 2  
                                                                                   Logic: 0.389ns(19.706%), Route: 1.585ns(80.294%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002      41.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095      41.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693      41.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033      41.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      42.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150      42.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557      43.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258      43.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.406      43.966         _N37             
 CLMA_279_204/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.488      44.454                          
 clock uncertainty                                      -0.150      44.304                          

 Recovery time                                          -0.238      44.066                          

 Data required time                                                 44.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.066                          
 Data arrival time                                                   6.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.674
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693       1.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033       1.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150       2.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       3.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258       3.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.414       3.974         _N37             
 CLMA_279_246/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_279_246/CR0                  tco                   0.182       4.156 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.151       4.307         u_ddr3/u_ddrphy_top/logic_rstn
 CLMA_279_252/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/RS

 Data arrival time                                                   4.307         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.655%), Route: 0.151ns(45.345%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.488       4.674         _N37             
 CLMA_279_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/CLK
 clock pessimism                                        -0.670       4.004                          
 clock uncertainty                                       0.000       4.004                          

 Removal time                                           -0.061       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                   4.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d1/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.674
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693       1.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033       1.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150       2.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       3.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258       3.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.414       3.974         _N37             
 CLMA_279_246/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_279_246/CR0                  tco                   0.182       4.156 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.151       4.307         u_ddr3/u_ddrphy_top/logic_rstn
 CLMA_279_252/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d1/opit_0_inv_srl/RS

 Data arrival time                                                   4.307         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.655%), Route: 0.151ns(45.345%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.488       4.674         _N37             
 CLMA_279_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d1/opit_0_inv_srl/CLK
 clock pessimism                                        -0.670       4.004                          
 clock uncertainty                                       0.000       4.004                          

 Removal time                                           -0.061       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                   4.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.674
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.693       1.888         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.033       1.921 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.595         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.150       2.745 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       3.302         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.258       3.560 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.414       3.974         _N37             
 CLMA_279_246/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_279_246/CR0                  tco                   0.182       4.156 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.151       4.307         u_ddr3/u_ddrphy_top/logic_rstn
 CLMA_279_252/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3/opit_0_inv/RS

 Data arrival time                                                   4.307         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.655%), Route: 0.151ns(45.345%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.817       2.198         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.067       2.265 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       3.056         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.177       3.233 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       3.884         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.302       4.186 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.488       4.674         _N37             
 CLMA_279_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3/opit_0_inv/CLK
 clock pessimism                                        -0.670       4.004                          
 clock uncertainty                                       0.000       4.004                          

 Removal time                                           -0.061       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                   4.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.364
  Launch Clock Delay      :  5.816
  Clock Pessimism Removal :  1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.483       5.816         _N11             
 CLMA_237_330/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_237_330/CR3                  tco                   0.260       6.076 r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=19)       1.231       7.307         ddr_init_done    
 CLMA_159_276/Y0                   td                    0.113       7.420 r       N70/gateop_LUT6DL5_perm/L6
                                   net (fanout=74)       2.570       9.990         N70              
 DRM_40_612/RSTB[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]

 Data arrival time                                                   9.990         Logic Levels: 1  
                                                                                   Logic: 0.373ns(8.936%), Route: 3.801ns(91.064%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       8.719 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.719         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       8.814 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       9.074         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       9.207 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       9.585         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       9.741 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402      10.143         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027      10.170 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.170         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106      10.276 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.276         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       9.921 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      10.595         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150      10.745 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557      11.302         ddr_core_clk     
 HCKB_165_782/CLKOUT               td                    0.258      11.560 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=2)        0.423      11.983         _N12             
 DRM_40_612/CLKB[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                         1.254      13.237                          
 clock uncertainty                                      -0.150      13.087                          

 Recovery time                                          -0.415      12.672                          

 Data required time                                                 12.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.672                          
 Data arrival time                                                   9.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.364
  Launch Clock Delay      :  5.816
  Clock Pessimism Removal :  1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.483       5.816         _N11             
 CLMA_237_330/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_237_330/CR3                  tco                   0.260       6.076 r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=19)       1.231       7.307         ddr_init_done    
 CLMA_159_276/Y0                   td                    0.113       7.420 r       N70/gateop_LUT6DL5_perm/L6
                                   net (fanout=74)       2.416       9.836         N70              
 DRM_40_582/RSTB[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]

 Data arrival time                                                   9.836         Logic Levels: 1  
                                                                                   Logic: 0.373ns(9.279%), Route: 3.647ns(90.721%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       8.719 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.719         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       8.814 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       9.074         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       9.207 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       9.585         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       9.741 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402      10.143         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027      10.170 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.170         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106      10.276 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.276         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       9.921 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      10.595         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150      10.745 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557      11.302         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.258      11.560 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.423      11.983         _N10             
 DRM_40_582/CLKB[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                         1.254      13.237                          
 clock uncertainty                                      -0.150      13.087                          

 Recovery time                                          -0.415      12.672                          

 Data required time                                                 12.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.672                          
 Data arrival time                                                   9.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.354
  Launch Clock Delay      :  5.816
  Clock Pessimism Removal :  1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.483       5.816         _N11             
 CLMA_237_330/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_237_330/CR3                  tco                   0.260       6.076 r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=19)       1.231       7.307         ddr_init_done    
 CLMA_159_276/Y0                   td                    0.113       7.420 r       N70/gateop_LUT6DL5_perm/L6
                                   net (fanout=74)       1.532       8.952         N70              
 DRM_40_216/RSTB[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]

 Data arrival time                                                   8.952         Logic Levels: 1  
                                                                                   Logic: 0.373ns(11.894%), Route: 2.763ns(88.106%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       8.719 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.719         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       8.814 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       9.074         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       9.207 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       9.585         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       9.741 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402      10.143         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027      10.170 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.170         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106      10.276 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.276         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       9.921 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674      10.595         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150      10.745 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557      11.302         ddr_core_clk     
 HCKB_165_160/CLKOUT               td                    0.258      11.560 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=938)      0.413      11.973         _N9              
 DRM_40_216/CLKB[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                         1.254      13.227                          
 clock uncertainty                                      -0.150      13.077                          

 Recovery time                                          -0.415      12.662                          

 Data required time                                                 12.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.662                          
 Data arrival time                                                   8.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.828
  Launch Clock Delay      :  4.363
  Clock Pessimism Removal :  -1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       1.455         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       1.588 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       1.966         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       2.122 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402       2.524         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027       2.551 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.551         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106       2.657 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.657         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       2.302 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.976         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150       3.126 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557       3.683         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.258       3.941 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.422       4.363         _N1              
 CLMA_285_288/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_288/CR0                  tco                   0.182       4.545 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=72)       0.332       4.877         u_ddr3/u_ddrphy_top/ddrphy_dll_rst_n
 CLMA_279_306/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.877         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.409%), Route: 0.332ns(64.591%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.495       5.828         _N11             
 CLMA_279_306/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -1.254       4.574                          
 clock uncertainty                                       0.000       4.574                          

 Removal time                                           -0.061       4.513                          

 Data required time                                                  4.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.513                          
 Data arrival time                                                   4.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.828
  Launch Clock Delay      :  4.363
  Clock Pessimism Removal :  -1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       1.455         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       1.588 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       1.966         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       2.122 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402       2.524         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027       2.551 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.551         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106       2.657 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.657         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       2.302 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.976         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150       3.126 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557       3.683         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.258       3.941 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.422       4.363         _N1              
 CLMA_285_288/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_288/CR0                  tco                   0.182       4.545 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=72)       0.332       4.877         u_ddr3/u_ddrphy_top/ddrphy_dll_rst_n
 CLMS_279_307/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.877         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.409%), Route: 0.332ns(64.591%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.495       5.828         _N11             
 CLMS_279_307/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -1.254       4.574                          
 clock uncertainty                                       0.000       4.574                          

 Removal time                                           -0.061       4.513                          

 Data required time                                                  4.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.513                          
 Data arrival time                                                   4.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.803
  Launch Clock Delay      :  4.339
  Clock Pessimism Removal :  -1.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.002       1.100 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.095       1.195 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.260       1.455         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.133       1.588 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.378       1.966         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.156       2.122 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.402       2.524         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.027       2.551 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.551         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.106       2.657 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.657         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                     -0.355       2.302 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.674       2.976         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.150       3.126 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.557       3.683         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.258       3.941 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.398       4.339         _N1              
 CLMA_261_114/CLK                                                          r       u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_261_114/CR0                  tco                   0.182       4.521 f       u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.151       4.672         u_ddr3/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_261_120/RS                                                           f       u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.672         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.655%), Route: 0.151ns(45.345%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.470       5.803         _N1              
 CLMA_261_120/CLK                                                          r       u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -1.436       4.367                          
 clock uncertainty                                       0.000       4.367                          

 Removal time                                           -0.061       4.306                          

 Data required time                                                  4.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.306                          
 Data arrival time                                                   4.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.868
  Launch Clock Delay      :  5.984
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.992       5.984         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.213       6.197 r       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       2.791       8.988         wr_rst_sync[1]   
 DRM_40_612/RSTA[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/RSTA[0]

 Data arrival time                                                   8.988         Logic Levels: 0  
                                                                                   Logic: 0.213ns(7.091%), Route: 2.791ns(92.909%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      48.436 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.436         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      48.531 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625      50.156         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061      50.217 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389      50.606         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183      50.789 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.699      52.488         cmos1_pclk_16bit 
 DRM_40_612/CLKA[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.823      53.311                          
 clock uncertainty                                      -0.250      53.061                          

 Recovery time                                          -0.415      52.646                          

 Data required time                                                 52.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.646                          
 Data arrival time                                                   8.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.658                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  5.984
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.992       5.984         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.213       6.197 r       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       1.991       8.188         wr_rst_sync[1]   
 CLMA_57_396/RSCO                  td                    0.103       8.291 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_srl/RSCO
                                   net (fanout=4)        0.000       8.291         ntR1084          
 CLMA_57_402/RSCO                  td                    0.079       8.370 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       8.370         ntR1083          
 CLMA_57_408/RSCO                  td                    0.079       8.449 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       8.449         ntR1082          
 CLMA_57_414/RSCO                  td                    0.079       8.528 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       8.528         ntR1081          
 CLMA_57_420/RSCI                                                          r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   8.528         Logic Levels: 4  
                                                                                   Logic: 0.553ns(21.737%), Route: 1.991ns(78.263%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      48.436 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.436         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      48.531 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625      50.156         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061      50.217 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389      50.606         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183      50.789 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.453      52.242         cmos1_pclk_16bit 
 CLMA_57_420/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.823      53.065                          
 clock uncertainty                                      -0.250      52.815                          

 Recovery time                                          -0.238      52.577                          

 Data required time                                                 52.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.577                          
 Data arrival time                                                   8.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.049                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.727
  Launch Clock Delay      :  5.984
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.992       5.984         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.213       6.197 r       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       1.991       8.188         wr_rst_sync[1]   
 CLMA_57_396/RSCO                  td                    0.103       8.291 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_srl/RSCO
                                   net (fanout=4)        0.000       8.291         ntR1084          
 CLMA_57_402/RSCO                  td                    0.079       8.370 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       8.370         ntR1083          
 CLMA_57_408/RSCO                  td                    0.079       8.449 r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       8.449         ntR1082          
 CLMA_57_414/RSCI                                                          r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   8.449         Logic Levels: 3  
                                                                                   Logic: 0.474ns(19.229%), Route: 1.991ns(80.771%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766      48.436 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.436         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095      48.531 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625      50.156         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061      50.217 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389      50.606         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183      50.789 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.558      52.347         cmos1_pclk_16bit 
 CLMA_57_414/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.823      53.170                          
 clock uncertainty                                      -0.250      52.920                          

 Recovery time                                          -0.238      52.682                          

 Data required time                                                 52.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.682                          
 Data arrival time                                                   8.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.233                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.856
  Launch Clock Delay      :  4.672
  Clock Pessimism Removal :  -0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625       2.536         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061       2.597 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389       2.986         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183       3.169 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.503       4.672         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.166       4.838 f       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       0.633       5.471         wr_rst_sync[1]   
 CLMA_69_420/RS                                                            f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/RS

 Data arrival time                                                   5.471         Logic Levels: 0  
                                                                                   Logic: 0.166ns(20.776%), Route: 0.633ns(79.224%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.864       5.856         cmos1_pclk_16bit 
 CLMA_69_420/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/CLK
 clock pessimism                                        -0.823       5.033                          
 clock uncertainty                                       0.200       5.233                          

 Removal time                                           -0.061       5.172                          

 Data required time                                                  5.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.172                          
 Data arrival time                                                   5.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_srl/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.856
  Launch Clock Delay      :  4.672
  Clock Pessimism Removal :  -0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625       2.536         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061       2.597 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389       2.986         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183       3.169 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.503       4.672         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.166       4.838 f       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       0.633       5.471         wr_rst_sync[1]   
 CLMA_69_420/RS                                                            f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_srl/RS

 Data arrival time                                                   5.471         Logic Levels: 0  
                                                                                   Logic: 0.166ns(20.776%), Route: 0.633ns(79.224%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.864       5.856         cmos1_pclk_16bit 
 CLMA_69_420/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_srl/CLK
 clock pessimism                                        -0.823       5.033                          
 clock uncertainty                                       0.200       5.233                          

 Removal time                                           -0.061       5.172                          

 Data required time                                                  5.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.172                          
 Data arrival time                                                   5.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.856
  Launch Clock Delay      :  4.672
  Clock Pessimism Removal :  -0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.766       0.816 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.095       0.911 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.625       2.536         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.061       2.597 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.389       2.986         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.183       3.169 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.503       4.672         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.166       4.838 f       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       0.633       5.471         wr_rst_sync[1]   
 CLMA_69_420/RS                                                            f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/RS

 Data arrival time                                                   5.471         Logic Levels: 0  
                                                                                   Logic: 0.166ns(20.776%), Route: 0.633ns(79.224%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.897       0.947 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.110       1.057 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.123       3.180         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.078       3.258 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.521       3.779         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.213       3.992 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.864       5.856         cmos1_pclk_16bit 
 CLMA_69_420/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/CLK
 clock pessimism                                        -0.823       5.033                          
 clock uncertainty                                       0.200       5.233                          

 Removal time                                           -0.061       5.172                          

 Data required time                                                  5.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.172                          
 Data arrival time                                                   5.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : ddr_mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.309       1.690         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.155       1.845 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.445       2.290         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.186       2.476 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.473       2.949         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       2.988 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.988         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.130       3.118 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       3.118         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.294       3.412 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.791       4.203         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.177       4.380 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.651       5.031         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.302       5.333 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.480       5.813         _N1              
 CLMA_231_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMA_231_252/CR3                  tco                   0.260       6.073 r       u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.651       6.724         u_ddr3/u_ddrphy_top/calib_rst
 CLMA_243_301/CR0                  td                    0.304       7.028 r       u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[21]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.768       7.796         nt_ddr_mem_rst_n 
 IOLHR_292_300/DO_P                td                    0.641       8.437 r       ddr_mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.437         ddr_mem_rst_n_obuf/ntO
 IOBS_300_300/PAD                  td                    0.850       9.287 r       ddr_mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.092       9.379         ddr_mem_rst_n    
 T3                                                                        r       ddr_mem_rst_n (port)

 Data arrival time                                                   9.379         Logic Levels: 3  
                                                                                   Logic: 2.055ns(57.628%), Route: 1.511ns(42.372%)
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : cmos1_scl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.268       1.649         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.186       1.835 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.471       2.306         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/CR2                   tco                   0.261       2.567 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=42)       1.364       3.931         coms1_reg_config/clock_20k
 CLMA_243_186/Y1                   td                    0.240       4.171 r       coms1_reg_config/u1/N23[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        1.781       5.952         nt_cmos1_scl     
 IOLHR_16_66/DO_P                  td                    0.641       6.593 r       cmos1_scl_iobuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.593         cmos1_scl_iobuf/ntO
 IOBS_0_66/PAD                     td                    2.504       9.097 r       cmos1_scl_iobuf/opit_0/O
                                   net (fanout=1)        0.082       9.179         cmos1_scl        
 R14                                                                       r       cmos1_scl (port) 

 Data arrival time                                                   9.179         Logic Levels: 3  
                                                                                   Logic: 3.646ns(53.048%), Route: 3.227ns(46.952%)
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : cmos1_reset (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    1.173       1.271 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.271         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.110       1.381 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.602       1.983         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.069       2.052 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.791       2.843         clk_50M          
 USCM_167_273/CLKOUT               td                    0.177       3.020 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       3.671         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.302       3.973 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.490       4.463         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.213       4.676 r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        1.255       5.931         nt_cmos2_reset   
 IOLHR_16_132/DO_P                 td                    0.641       6.572 r       cmos1_reset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.572         cmos1_reset_obuf/ntO
 IOBD_0_132/PAD                    td                    2.500       9.072 r       cmos1_reset_obuf/opit_0/O
                                   net (fanout=1)        0.086       9.158         cmos1_reset      
 V18                                                                       r       cmos1_reset (port)

 Data arrival time                                                   9.158         Logic Levels: 2  
                                                                                   Logic: 3.354ns(71.438%), Route: 1.341ns(28.562%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[7] (port)
Endpoint    : cmos1_d_d0[7]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB21                                                    0.000       0.000 f       cmos1_data[7] (port)
                                   net (fanout=1)        0.119       0.119         cmos1_data[7]    
 IOBD_0_186/DIN                    td                    0.678       0.797 f       cmos1_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.797         cmos1_data_ibuf[7]/ntD
 IOLHR_16_186/DI_TO_CLK            td                    0.095       0.892 f       cmos1_data_ibuf[7]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.483       1.375         nt_cmos1_data[7] 
 CLMA_21_240/M2                                                            f       cmos1_d_d0[7]/opit_0/D

 Data arrival time                                                   1.375         Logic Levels: 2  
                                                                                   Logic: 0.773ns(56.218%), Route: 0.602ns(43.782%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[5] (port)
Endpoint    : cmos1_d_d0[5]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB22                                                    0.000       0.000 f       cmos1_data[5] (port)
                                   net (fanout=1)        0.119       0.119         cmos1_data[5]    
 IOBS_0_180/DIN                    td                    0.678       0.797 f       cmos1_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.797         cmos1_data_ibuf[5]/ntD
 IOLHR_16_180/DI_TO_CLK            td                    0.095       0.892 f       cmos1_data_ibuf[5]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.503       1.395         nt_cmos1_data[5] 
 CLMA_21_240/CD                                                            f       cmos1_d_d0[5]/opit_0/D

 Data arrival time                                                   1.395         Logic Levels: 2  
                                                                                   Logic: 0.773ns(55.412%), Route: 0.622ns(44.588%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[1] (port)
Endpoint    : cmos1_d_d0[1]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AA19                                                    0.000       0.000 f       cmos1_data[1] (port)
                                   net (fanout=1)        0.099       0.099         cmos1_data[1]    
 IOBD_0_120/DIN                    td                    0.678       0.777 f       cmos1_data_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.777         cmos1_data_ibuf[1]/ntD
 IOLHR_16_120/DI_TO_CLK            td                    0.095       0.872 f       cmos1_data_ibuf[1]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.696       1.568         nt_cmos1_data[1] 
 CLMA_21_240/DD                                                            f       cmos1_d_d0[1]/opit_0/D

 Data arrival time                                                   1.568         Logic Levels: 2  
                                                                                   Logic: 0.773ns(49.298%), Route: 0.795ns(50.702%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.040       2.000           0.960           High Pulse Width  DRM_226_672/CLKA[1]     u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 1.040       2.000           0.960           Low Pulse Width   DRM_226_672/CLKA[1]     u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 1.040       2.000           0.960           High Pulse Width  DRM_226_672/CLKB[1]     u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
====================================================================================================

{pclk_div2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.040       4.000           0.960           High Pulse Width  DRM_250_366/CLKB[0]     u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 3.040       4.000           0.960           Low Pulse Width   DRM_250_366/CLKB[0]     u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 3.040       4.000           0.960           High Pulse Width  DRM_250_216/CLKB[1]     u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.800       5.000           0.200           High Pulse Width  CLMS_51_325/CLK         ref_led/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 4.800       5.000           0.200           Low Pulse Width   CLMS_51_325/CLK         ref_led/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 4.800       5.000           0.200           High Pulse Width  CLMA_147_367/CLK        ref_led_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.800      20.000          0.200           High Pulse Width  CLMA_243_73/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 19.800      20.000          0.200           Low Pulse Width   CLMA_243_73/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 19.800      20.000          0.200           High Pulse Width  CLMA_243_61/CLK         coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.705      11.905          0.200           High Pulse Width  CLMA_27_252/CLK         cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/CLK
 11.705      11.905          0.200           Low Pulse Width   CLMA_27_252/CLK         cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/CLK
 11.705      11.905          0.200           High Pulse Width  CLMA_33_240/CLK         cmos1_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{rst_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.800      20.000          0.200           High Pulse Width  CLMS_255_163/CLK        u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 19.800      20.000          0.200           Low Pulse Width   CLMS_255_163/CLK        u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 19.800      20.000          0.200           High Pulse Width  CLMA_261_181/CLK        u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ddrphy_sysclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.849       3.809           0.960           High Pulse Width  DRM_250_120/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 2.849       3.809           0.960           High Pulse Width  DRM_40_90/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKA[0]
 2.849       3.809           0.960           High Pulse Width  DRM_40_120/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/gopdrm_36k/CLKA[0]
====================================================================================================

{phy_dq_clk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.011       0.476           0.465           High Pulse Width  DDR_PHY_297_159/PHY_CLK_B_N
                                                                                       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.011       0.476           0.465           Low Pulse Width   DDR_PHY_297_159/PHY_CLK_B_N
                                                                                       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.011       0.476           0.465           High Pulse Width  TSERDES_299_159/SERCLK  u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.659       3.809           2.150           Low Pulse Width   DDRPHY_CPD_297_4/PPLL_SYSCLK
                                                                                       u_ddr3/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 1.660       3.810           2.150           High Pulse Width  DDRPHY_CPD_297_4/PPLL_SYSCLK
                                                                                       u_ddr3/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 2.209       3.809           1.600           Low Pulse Width   TSERDES_299_159/OCLKDIV u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{phy_dq_clk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.011       0.476           0.465           High Pulse Width  DDR_PHY_297_307/PHY_CLK_B_N
                                                                                       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.011       0.476           0.465           Low Pulse Width   DDR_PHY_297_307/PHY_CLK_B_N
                                                                                       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.011       0.476           0.465           Low Pulse Width   TSERDES_299_308/SERCLK  u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.209       3.809           1.600           Low Pulse Width   IOLHR_292_318/ICLKDIV   u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.209       3.809           1.600           Low Pulse Width   IOLHR_292_318/OCLKDIV   u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
 2.209       3.809           1.600           Low Pulse Width   IOLHR_292_324/ICLKDIV   u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1/ICLKDIV
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 22.850      23.810          0.960           High Pulse Width  DRM_40_582/CLKA[0]      u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 22.850      23.810          0.960           Low Pulse Width   DRM_40_582/CLKA[0]      u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 22.850      23.810          0.960           Low Pulse Width   DRM_40_612/CLKA[0]      u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
====================================================================================================

{sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width  CLMA_45_414/CLK         power_on_delay_inst/camera_pwnd_reg/opit_0_L6Q_LUT6DL5Q_perm/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_45_414/CLK         power_on_delay_inst/camera_pwnd_reg/opit_0_L6Q_LUT6DL5Q_perm/CLK
 9.800       10.000          0.200           High Pulse Width  CLMA_45_252/CLK         power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
====================================================================================================

{sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.040       5.000           0.960           High Pulse Width  DRM_226_246/CLKB[0]     u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 4.040       5.000           0.960           Low Pulse Width   DRM_226_246/CLKB[0]     u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 4.040       5.000           0.960           High Pulse Width  DRM_226_306/CLKB[0]     u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           Low Pulse Width   DRM_250_120/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           High Pulse Width  DRM_250_120/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           High Pulse Width  DRM_40_90/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_45_247/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_45_247/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_45_247/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/RETRYRAM_XDLH_DATA[62]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.390
  Launch Clock Delay      :  1.660
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.316       1.660         _N27             
 DRM_250_522/CLKA[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA

 DRM_250_522/QA1[8]                tco                   0.429       2.089 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/QA[8]
                                   net (fanout=1)        1.292       3.381         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [62]
 PCIE_243_612/RETRYRAM_XDLH_DATA[62]
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/RETRYRAM_XDLH_DATA[62]

 Data arrival time                                                   3.381         Logic Levels: 0  
                                                                                   Logic: 0.429ns(24.927%), Route: 1.292ns(75.073%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       4.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       4.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       4.934         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.195       5.129 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.261       5.390         _N28             
 PCIE_243_612/MEM_CLK                                                      r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/MEM_CLK
 clock pessimism                                         0.114       5.504                          
 clock uncertainty                                      -0.050       5.454                          

 Setup time                                             -0.211       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   3.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.862                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/MEM_CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/ADA[9]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.396
  Launch Clock Delay      :  1.653
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.309       1.653         _N28             
 PCIE_243_612/MEM_CLK                                                      r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/MEM_CLK

 PCIE_243_612/XDLH_RETRYRAM_ADDR[6]
                                   tco                   0.506       2.159 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/XDLH_RETRYRAM_ADDR[6]
                                   net (fanout=16)       1.461       3.620         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [6]
 DRM_250_522/ADA1[9]                                                       f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/ADA[9]

 Data arrival time                                                   3.620         Logic Levels: 0  
                                                                                   Logic: 0.506ns(25.724%), Route: 1.461ns(74.276%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       4.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       4.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       4.934         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.195       5.129 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.267       5.396         _N27             
 DRM_250_522/CLKA[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA
 clock pessimism                                         0.114       5.510                          
 clock uncertainty                                      -0.050       5.460                          

 Setup time                                              0.055       5.515                          

 Data required time                                                  5.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.515                          
 Data arrival time                                                   3.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/RETRYRAM_XDLH_DATA[59]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.390
  Launch Clock Delay      :  1.660
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.316       1.660         _N27             
 DRM_250_522/CLKA[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKA

 DRM_250_522/QA1[5]                tco                   0.429       2.089 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/QA[5]
                                   net (fanout=1)        1.234       3.323         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [59]
 PCIE_243_612/RETRYRAM_XDLH_DATA[59]
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/RETRYRAM_XDLH_DATA[59]

 Data arrival time                                                   3.323         Logic Levels: 0  
                                                                                   Logic: 0.429ns(25.797%), Route: 1.234ns(74.203%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       4.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       4.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       4.934         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.195       5.129 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.261       5.390         _N28             
 PCIE_243_612/MEM_CLK                                                      r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/MEM_CLK
 clock pessimism                                         0.114       5.504                          
 clock uncertainty                                      -0.050       5.454                          

 Setup time                                             -0.211       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   3.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[30]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/DB[12]
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.648
  Launch Clock Delay      :  1.381
  Clock Pessimism Removal :  -0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       0.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       0.934         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.252       1.381         _N28             
 CLMA_219_714/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[30]/opit_0_inv/CLK

 CLMA_219_714/Q3                   tco                   0.103       1.484 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[30]/opit_0_inv/Q
                                   net (fanout=1)        0.122       1.606         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [30]
 DRM_226_702/DB0[12]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/DB[12]

 Data arrival time                                                   1.606         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.304       1.648         _N28             
 DRM_226_702/CLKA[0]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 clock pessimism                                        -0.215       1.433                          
 clock uncertainty                                       0.000       1.433                          

 Hold time                                              -0.002       1.431                          

 Data required time                                                  1.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.431                          
 Data arrival time                                                   1.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : pclk_led_cnt[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : pclk_led_cnt[2]/opit_0_inv_AQ_perm/I4
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.650
  Launch Clock Delay      :  1.388
  Clock Pessimism Removal :  -0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       0.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       0.934         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.259       1.388         _N27             
 CLMA_177_570/CLK                                                          r       pclk_led_cnt[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_177_570/Q0                   tco                   0.103       1.491 r       pclk_led_cnt[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.207       1.698         pclk_led_cnt[0]  
 CLMS_159_565/B4                                                           r       pclk_led_cnt[2]/opit_0_inv_AQ_perm/I4

 Data arrival time                                                   1.698         Logic Levels: 0  
                                                                                   Logic: 0.103ns(33.226%), Route: 0.207ns(66.774%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_201/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=27)       0.306       1.650         _N29             
 CLMS_159_565/CLK                                                          r       pclk_led_cnt[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.114       1.536                          
 clock uncertainty                                       0.000       1.536                          

 Hold time                                              -0.022       1.514                          

 Data required time                                                  1.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.514                          
 Data arrival time                                                   1.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : pclk_led_cnt[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : pclk_led_cnt[2]/opit_0_inv_AQ_perm/I3
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.650
  Launch Clock Delay      :  1.387
  Clock Pessimism Removal :  -0.263

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       0.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       0.934         ntclkbufg_3      
 HCKB_165_201/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=27)       0.258       1.387         _N29             
 CLMS_159_565/CLK                                                          r       pclk_led_cnt[4]/opit_0_inv_AQ_perm/CLK

 CLMS_159_565/Q0                   tco                   0.103       1.490 r       pclk_led_cnt[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.057       1.547         pclk_led_cnt[1]  
 CLMS_159_565/B3                                                           r       pclk_led_cnt[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   1.547         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_201/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=27)       0.306       1.650         _N29             
 CLMS_159_565/CLK                                                          r       pclk_led_cnt[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.263       1.387                          
 clock uncertainty                                       0.000       1.387                          

 Hold time                                              -0.027       1.360                          

 Data required time                                                  1.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.360                          
 Data arrival time                                                   1.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/I4
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.392
  Launch Clock Delay      :  1.652
  Clock Pessimism Removal :  0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.308       1.652         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CFG_MAX_PAYLOAD_SIZE[2]
                                   tco                   0.656       2.308 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CFG_MAX_PAYLOAD_SIZE[2]
                                   net (fanout=14)       0.768       3.076         cfg_max_payload_size[2]
 CLMA_219_661/CR3                  td                    0.135       3.211 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N218/gateop_LUT6DL5_perm/L5
                                   net (fanout=14)       0.362       3.573         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [6]
 CLMA_201_654/CR2                  td                    0.133       3.706 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4_cpy/gateop_LUT6DL5_perm/L5
                                   net (fanout=9)        0.251       3.957         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
 CLMA_219_649/CR3                  td                    0.294       4.251 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/gateop_l6l5_perm/L5
                                   net (fanout=14)       0.308       4.559         _N4              
 CLMA_231_636/Y1                   td                    0.201       4.760 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]_1/gateop_perm/Y
                                   net (fanout=2)        0.308       5.068         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb1 [0]
 CLMA_219_624/COUT                 td                    0.193       5.261 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.261         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9426
 CLMA_219_630/COUT                 td                    0.056       5.317 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.317         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9430
 CLMA_219_636/Y2                   td                    0.093       5.410 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_10/gateop_perm/Y
                                   net (fanout=1)        0.243       5.653         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [9]
 CLMA_219_654/A4                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/I4

 Data arrival time                                                   5.653         Logic Levels: 7  
                                                                                   Logic: 1.761ns(44.014%), Route: 2.240ns(55.986%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       8.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       8.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       8.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       9.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.263       9.392         _N15             
 CLMA_219_654/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.215       9.607                          
 clock uncertainty                                      -0.050       9.557                          

 Setup time                                             -0.078       9.479                          

 Data required time                                                  9.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.479                          
 Data arrival time                                                   5.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.392
  Launch Clock Delay      :  1.652
  Clock Pessimism Removal :  0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.308       1.652         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CFG_MAX_PAYLOAD_SIZE[2]
                                   tco                   0.656       2.308 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CFG_MAX_PAYLOAD_SIZE[2]
                                   net (fanout=14)       0.768       3.076         cfg_max_payload_size[2]
 CLMA_219_661/CR3                  td                    0.135       3.211 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N218/gateop_LUT6DL5_perm/L5
                                   net (fanout=14)       0.362       3.573         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [6]
 CLMA_201_654/CR2                  td                    0.133       3.706 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4_cpy/gateop_LUT6DL5_perm/L5
                                   net (fanout=9)        0.251       3.957         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
 CLMA_219_649/CR3                  td                    0.294       4.251 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/gateop_l6l5_perm/L5
                                   net (fanout=14)       0.308       4.559         _N4              
 CLMA_231_636/Y0                   td                    0.125       4.684 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]/gateop_perm/Y
                                   net (fanout=5)        0.315       4.999         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [0]
 CLMA_213_624/COUT                 td                    0.198       5.197 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.197         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8636
 CLMA_213_630/COUT                 td                    0.056       5.253 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.253         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8640
 CLMA_213_636/Y1                   td                    0.087       5.340 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_10/gateop_perm/Y
                                   net (fanout=1)        0.237       5.577         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [11]
 CLMS_207_643/B1                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I1

 Data arrival time                                                   5.577         Logic Levels: 7  
                                                                                   Logic: 1.684ns(42.904%), Route: 2.241ns(57.096%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       8.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       8.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       8.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       9.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.263       9.392         _N15             
 CLMS_207_643/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.215       9.607                          
 clock uncertainty                                      -0.050       9.557                          

 Setup time                                             -0.131       9.426                          

 Data required time                                                  9.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.426                          
 Data arrival time                                                   5.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.381
  Launch Clock Delay      :  1.652
  Clock Pessimism Removal :  0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.308       1.652         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CFG_MAX_PAYLOAD_SIZE[2]
                                   tco                   0.656       2.308 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CFG_MAX_PAYLOAD_SIZE[2]
                                   net (fanout=14)       0.768       3.076         cfg_max_payload_size[2]
 CLMA_219_661/CR3                  td                    0.135       3.211 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N218/gateop_LUT6DL5_perm/L5
                                   net (fanout=14)       0.362       3.573         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [6]
 CLMA_201_654/CR2                  td                    0.133       3.706 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4_cpy/gateop_LUT6DL5_perm/L5
                                   net (fanout=9)        0.263       3.969         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
 CLMA_183_661/CR3                  td                    0.264       4.233 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_4/gateop_l6l5_perm/L5
                                   net (fanout=42)       0.359       4.592         _N6              
 CLMA_171_684/CR3                  td                    0.135       4.727 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[26]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.359       5.086         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [4]
 CLMA_177_660/COUT                 td                    0.193       5.279 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.279         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8555
 CLMA_177_666/Y2                   td                    0.093       5.372 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_10/gateop_perm/Y
                                   net (fanout=1)        0.160       5.532         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [9]
 CLMA_171_666/C0                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I0

 Data arrival time                                                   5.532         Logic Levels: 6  
                                                                                   Logic: 1.609ns(41.469%), Route: 2.271ns(58.531%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       8.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       8.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       8.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       9.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.252       9.381         _N15             
 CLMA_171_666/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.215       9.596                          
 clock uncertainty                                      -0.050       9.546                          

 Setup time                                             -0.138       9.408                          

 Data required time                                                  9.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.408                          
 Data arrival time                                                   5.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[4]/opit_0_inv_64X1DQ/WADDR[4]
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.640
  Launch Clock Delay      :  1.375
  Clock Pessimism Removal :  -0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       0.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.246       1.375         _N15             
 CLMS_177_709/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/CLK

 CLMS_177_709/Q3                   tco                   0.109       1.484 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/Q
                                   net (fanout=12)       0.169       1.653         u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [4]
 CLMS_177_697/D4                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[4]/opit_0_inv_64X1DQ/WADDR[4]

 Data arrival time                                                   1.653         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.296       1.640         _N15             
 CLMS_177_697/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[4]/opit_0_inv_64X1DQ/CLK
 clock pessimism                                        -0.248       1.392                          
 clock uncertainty                                       0.000       1.392                          

 Hold time                                               0.161       1.553                          

 Data required time                                                  1.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.553                          
 Data arrival time                                                   1.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[5]/opit_0_inv_64X1DQ/WADDR[4]
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.640
  Launch Clock Delay      :  1.375
  Clock Pessimism Removal :  -0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       0.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.246       1.375         _N15             
 CLMS_177_709/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/CLK

 CLMS_177_709/Q3                   tco                   0.109       1.484 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv/Q
                                   net (fanout=12)       0.169       1.653         u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [4]
 CLMS_177_697/D4                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[5]/opit_0_inv_64X1DQ/WADDR[4]

 Data arrival time                                                   1.653         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.296       1.640         _N15             
 CLMS_177_697/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[5]/opit_0_inv_64X1DQ/CLK
 clock pessimism                                        -0.248       1.392                          
 clock uncertainty                                       0.000       1.392                          

 Hold time                                               0.161       1.553                          

 Data required time                                                  1.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.553                          
 Data arrival time                                                   1.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[6]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[78]/opit_0_inv_64X1DQ/DI
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.660
  Launch Clock Delay      :  1.395
  Clock Pessimism Removal :  -0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       0.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.266       1.395         _N15             
 CLMA_231_648/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[6]/opit_0_inv/CLK

 CLMA_231_648/CR1                  tco                   0.124       1.519 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[6]/opit_0_inv/Q
                                   net (fanout=1)        0.187       1.706         u_ips2l_pcie_dma/mrd_id [6]
 CLMS_237_649/BD                                                           f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[78]/opit_0_inv_64X1DQ/DI

 Data arrival time                                                   1.706         Logic Levels: 0  
                                                                                   Logic: 0.124ns(39.871%), Route: 0.187ns(60.129%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.316       1.660         _N15             
 CLMS_237_649/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[78]/opit_0_inv_64X1DQ/CLK
 clock pessimism                                        -0.215       1.445                          
 clock uncertainty                                       0.000       1.445                          

 Hold time                                               0.161       1.606                          

 Data required time                                                  1.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.606                          
 Data arrival time                                                   1.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_ENABLE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.797
  Launch Clock Delay      :  0.939
  Clock Pessimism Removal :  0.101

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.309       0.939         _N34             
 CLMS_279_727/CLK                                                          r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/CLK

 CLMS_279_727/Q2                   tco                   0.125       1.064 f       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/Q
                                   net (fanout=58)       0.516       1.580         uart_p_addr[13]  
 CLMA_285_697/Y2                   td                    0.125       1.705 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE/P_CFG_ENABLE_7/LUT6D_inst_perm/L6
                                   net (fanout=1)        1.020       2.725         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_ENABLE_1
 HSSTLP_292_612/CFG_ENABLE_1                                               f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_ENABLE

 Data arrival time                                                   2.725         Logic Levels: 1  
                                                                                   Logic: 0.250ns(13.998%), Route: 1.536ns(86.002%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      10.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195      10.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.268      10.797         _N34             
 HSSTLP_292_612/CFG_CLK_1                                                  r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_CLK
 clock pessimism                                         0.101      10.898                          
 clock uncertainty                                      -0.050      10.848                          

 Setup time                                             -0.866       9.982                          

 Data required time                                                  9.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.982                          
 Data arrival time                                                   2.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[15]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_CFG_ENABLE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.806
  Launch Clock Delay      :  0.939
  Clock Pessimism Removal :  0.101

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.309       0.939         _N34             
 CLMS_279_727/CLK                                                          r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[15]/opit_0_inv/CLK

 CLMS_279_727/CR0                  tco                   0.141       1.080 f       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[15]/opit_0_inv/Q
                                   net (fanout=59)       0.525       1.605         uart_p_addr[15]  
 CLMA_285_696/Y0                   td                    0.125       1.730 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_ce/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.889       2.619         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_ENABLE_0
 HSSTLP_292_612/CFG_ENABLE_0                                               f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_CFG_ENABLE

 Data arrival time                                                   2.619         Logic Levels: 1  
                                                                                   Logic: 0.266ns(15.833%), Route: 1.414ns(84.167%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      10.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195      10.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.277      10.806         _N34             
 HSSTLP_292_612/CFG_CLK_0                                                  r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_CFG_CLK
 clock pessimism                                         0.101      10.907                          
 clock uncertainty                                      -0.050      10.857                          

 Setup time                                             -0.859       9.998                          

 Data required time                                                  9.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.998                          
 Data arrival time                                                   2.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_WRITE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.797
  Launch Clock Delay      :  0.939
  Clock Pessimism Removal :  0.101

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.309       0.939         _N34             
 CLMS_279_727/CLK                                                          r       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/CLK

 CLMS_279_727/Q2                   tco                   0.125       1.064 f       u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv/Q
                                   net (fanout=58)       0.674       1.738         uart_p_addr[13]  
 CLMA_285_697/CR1                  td                    0.165       1.903 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE/P_CFG_WRITE_PLL_3/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.968       2.871         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_WRITE_1
 HSSTLP_292_612/CFG_WRITE_1                                                f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_WRITE

 Data arrival time                                                   2.871         Logic Levels: 1  
                                                                                   Logic: 0.290ns(15.010%), Route: 1.642ns(84.990%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      10.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195      10.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.268      10.797         _N34             
 HSSTLP_292_612/CFG_CLK_1                                                  r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_CFG_CLK
 clock pessimism                                         0.101      10.898                          
 clock uncertainty                                      -0.050      10.848                          

 Setup time                                             -0.548      10.300                          

 Data required time                                                 10.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.300                          
 Data arrival time                                                   2.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.934
  Launch Clock Delay      :  0.787
  Clock Pessimism Removal :  -0.111

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195       0.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.258       0.787         _N34             
 CLMS_279_769/CLK                                                          r       u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_279_769/Q2                   tco                   0.109       0.896 f       u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.188       1.084         u_uart2apb_top/u_uart_top/rx_fifo_wr_data [6]
 CLMS_279_757/M0                                                           f       u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   1.084         Logic Levels: 0  
                                                                                   Logic: 0.109ns(36.700%), Route: 0.188ns(63.300%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.304       0.934         _N34             
 CLMS_279_757/CLK                                                          r       u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.111       0.823                          
 clock uncertainty                                       0.000       0.823                          

 Hold time                                               0.161       0.984                          

 Data required time                                                  0.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.984                          
 Data arrival time                                                   1.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6Q_perm/I5
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.952
  Launch Clock Delay      :  0.806
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.334         ref_clk          
 HCKB_165_231/CLKOUT               td                    0.195       0.529 r       HCKBROUTE_27/CLKOUT
                                   net (fanout=139)      0.277       0.806         _N36             
 CLMA_243_606/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_243_606/CR0                  tco                   0.123       0.929 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.117       1.046         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [1]
 CLMA_237_612/B5                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   1.046         Logic Levels: 0  
                                                                                   Logic: 0.123ns(51.250%), Route: 0.117ns(48.750%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.322       0.952         _N34             
 CLMA_237_612/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       0.952                          
 clock uncertainty                                       0.000       0.952                          

 Hold time                                              -0.008       0.944                          

 Data required time                                                  0.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.944                          
 Data arrival time                                                   1.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_rst_align/opit_0_inv_L6Q_perm/I3
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.959
  Launch Clock Delay      :  0.809
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195       0.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.280       0.809         _N34             
 CLMA_273_612/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_273_612/CR0                  tco                   0.122       0.931 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[3]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=14)       0.122       1.053         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [3]
 CLMA_267_606/B3                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_rst_align/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   1.053         Logic Levels: 0  
                                                                                   Logic: 0.122ns(50.000%), Route: 0.122ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_231/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_27/CLKOUT
                                   net (fanout=139)      0.329       0.959         _N36             
 CLMA_267_606/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_rst_align/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       0.959                          
 clock uncertainty                                       0.000       0.959                          

 Hold time                                              -0.027       0.932                          

 Data required time                                                  0.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.932                          
 Data arrival time                                                   1.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.121                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.217
  Launch Clock Delay      :  1.419
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153       0.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115       1.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.306       1.419         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/Q2                    tco                   0.125       1.544 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.242       1.786         coms1_reg_config/clock_20k_cnt [0]
 CLMA_243_55/Y0                    td                    0.100       1.886 f       coms1_reg_config/N8_mux4_5/gateop_perm/L6
                                   net (fanout=4)        0.161       2.047         coms1_reg_config/_N7565
 CLMA_243_66/Y2                    td                    0.066       2.113 f       coms1_reg_config/N8_mux10/gateop_perm/L6
                                   net (fanout=8)        0.160       2.273         coms1_reg_config/N8
 CLMA_243_61/COUT                  td                    0.231       2.504 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.504         coms1_reg_config/_N9933
 CLMA_243_67/COUT                  td                    0.046       2.550 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.550         coms1_reg_config/_N9937
 CLMA_243_73/CIN                                                           r       coms1_reg_config/clock_20k_cnt[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   2.550         Logic Levels: 4  
                                                                                   Logic: 0.568ns(50.221%), Route: 0.563ns(49.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127      40.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097      40.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.258      41.217         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.202      41.419                          
 clock uncertainty                                      -0.050      41.369                          

 Setup time                                             -0.057      41.312                          

 Data required time                                                 41.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.312                          
 Data arrival time                                                   2.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.762                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[5]/opit_0_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.218
  Launch Clock Delay      :  1.419
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153       0.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115       1.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.306       1.419         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/Q2                    tco                   0.125       1.544 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.242       1.786         coms1_reg_config/clock_20k_cnt [0]
 CLMA_243_55/Y0                    td                    0.100       1.886 f       coms1_reg_config/N8_mux4_5/gateop_perm/L6
                                   net (fanout=4)        0.161       2.047         coms1_reg_config/_N7565
 CLMA_243_66/Y2                    td                    0.066       2.113 f       coms1_reg_config/N8_mux10/gateop_perm/L6
                                   net (fanout=8)        0.160       2.273         coms1_reg_config/N8
 CLMA_243_61/COUT                  td                    0.231       2.504 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.504         coms1_reg_config/_N9933
 CLMA_243_67/CIN                                                           f       coms1_reg_config/clock_20k_cnt[5]/opit_0_AQ_perm/CIN

 Data arrival time                                                   2.504         Logic Levels: 3  
                                                                                   Logic: 0.522ns(48.111%), Route: 0.563ns(51.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127      40.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097      40.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.259      41.218         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.187      41.405                          
 clock uncertainty                                      -0.050      41.355                          

 Setup time                                             -0.047      41.308                          

 Data required time                                                 41.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.308                          
 Data arrival time                                                   2.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.804                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/I4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.219
  Launch Clock Delay      :  1.419
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153       0.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115       1.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.306       1.419         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/Q2                    tco                   0.125       1.544 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.242       1.786         coms1_reg_config/clock_20k_cnt [0]
 CLMA_243_55/Y0                    td                    0.100       1.886 f       coms1_reg_config/N8_mux4_5/gateop_perm/L6
                                   net (fanout=4)        0.161       2.047         coms1_reg_config/_N7565
 CLMA_243_66/Y2                    td                    0.066       2.113 f       coms1_reg_config/N8_mux10/gateop_perm/L6
                                   net (fanout=8)        0.229       2.342         coms1_reg_config/N8
 CLMA_243_61/D4                                                            f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/I4

 Data arrival time                                                   2.342         Logic Levels: 2  
                                                                                   Logic: 0.291ns(31.528%), Route: 0.632ns(68.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127      40.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097      40.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.260      41.219         _N14             
 CLMA_243_61/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.187      41.406                          
 clock uncertainty                                      -0.050      41.356                          

 Setup time                                             -0.076      41.280                          

 Data required time                                                 41.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.280                          
 Data arrival time                                                   2.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.938                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/I4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  1.217
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127       0.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097       0.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.258       1.217         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/CLK

 CLMA_243_73/Q1                    tco                   0.103       1.320 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.118       1.438         coms1_reg_config/clock_20k_cnt [10]
 CLMA_243_67/D4                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/I4

 Data arrival time                                                   1.438         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153       0.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115       1.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.307       1.420         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.187       1.233                          
 clock uncertainty                                       0.000       1.233                          

 Hold time                                              -0.021       1.212                          

 Data required time                                                  1.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.212                          
 Data arrival time                                                   1.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/I1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.419
  Launch Clock Delay      :  1.217
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127       0.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097       0.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.258       1.217         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/Q2                    tco                   0.103       1.320 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.056       1.376         coms1_reg_config/clock_20k_cnt [0]
 CLMA_243_73/C1                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/I1

 Data arrival time                                                   1.376         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153       0.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115       1.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.306       1.419         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.202       1.217                          
 clock uncertainty                                       0.000       1.217                          

 Hold time                                              -0.068       1.149                          

 Data required time                                                  1.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.149                          
 Data arrival time                                                   1.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_AQ_perm/I1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.421
  Launch Clock Delay      :  1.219
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127       0.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097       0.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.260       1.219         _N14             
 CLMA_243_61/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK

 CLMA_243_61/Q1                    tco                   0.103       1.322 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.056       1.378         coms1_reg_config/clock_20k_cnt [2]
 CLMA_243_61/B1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_AQ_perm/I1

 Data arrival time                                                   1.378         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153       0.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115       1.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.308       1.421         _N14             
 CLMA_243_61/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.202       1.219                          
 clock uncertainty                                       0.000       1.219                          

 Hold time                                              -0.070       1.149                          

 Data required time                                                  1.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.149                          
 Data arrival time                                                   1.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.217
  Launch Clock Delay      :  2.869
  Clock Pessimism Removal :  0.124

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660      20.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087      20.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388      21.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065      21.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501      21.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115      21.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397      22.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233      22.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325      22.869         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.125      22.994 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        1.260      24.254         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.169      24.423 r       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.389      24.812         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.056      24.868 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      24.868         ntR319           
 CLMA_243_67/RSCO                  td                    0.049      24.917 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000      24.917         ntR318           
 CLMA_243_73/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                  24.917         Logic Levels: 3  
                                                                                   Logic: 0.399ns(19.482%), Route: 1.649ns(80.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127      40.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097      40.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.258      41.217         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.124      41.341                          
 clock uncertainty                                      -0.050      41.291                          

 Setup time                                             -0.119      41.172                          

 Data required time                                                 41.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.172                          
 Data arrival time                                                  24.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.255                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.217
  Launch Clock Delay      :  2.869
  Clock Pessimism Removal :  0.124

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660      20.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087      20.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388      21.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065      21.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501      21.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115      21.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397      22.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233      22.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325      22.869         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.125      22.994 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        1.260      24.254         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.169      24.423 r       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.389      24.812         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.056      24.868 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      24.868         ntR319           
 CLMA_243_67/RSCO                  td                    0.049      24.917 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000      24.917         ntR318           
 CLMA_243_73/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/RS

 Data arrival time                                                  24.917         Logic Levels: 3  
                                                                                   Logic: 0.399ns(19.482%), Route: 1.649ns(80.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127      40.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097      40.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.258      41.217         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.124      41.341                          
 clock uncertainty                                      -0.050      41.291                          

 Setup time                                             -0.119      41.172                          

 Data required time                                                 41.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.172                          
 Data arrival time                                                  24.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.255                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.218
  Launch Clock Delay      :  2.869
  Clock Pessimism Removal :  0.124

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660      20.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087      20.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388      21.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065      21.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501      21.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115      21.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397      22.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233      22.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325      22.869         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.125      22.994 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        1.260      24.254         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.169      24.423 r       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.389      24.812         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.056      24.868 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      24.868         ntR319           
 CLMA_243_67/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RS

 Data arrival time                                                  24.868         Logic Levels: 2  
                                                                                   Logic: 0.350ns(17.509%), Route: 1.649ns(82.491%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.127      40.862         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.097      40.959 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.259      41.218         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.124      41.342                          
 clock uncertainty                                      -0.050      41.292                          

 Setup time                                             -0.119      41.173                          

 Data required time                                                 41.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.173                          
 Data arrival time                                                  24.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.305                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.421
  Launch Clock Delay      :  2.409
  Clock Pessimism Removal :  -0.124

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      41.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031      41.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420      41.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097      41.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      41.937         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.195      42.132 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.277      42.409         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.103      42.512 r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.958      43.470         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.144      43.614 f       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.281      43.895         coms1_reg_config/N4
 CLMA_243_61/RS                                                            f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RS

 Data arrival time                                                  43.895         Logic Levels: 1  
                                                                                   Logic: 0.247ns(16.622%), Route: 1.239ns(83.378%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660      40.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087      40.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153      40.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115      41.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.308      41.421         _N14             
 CLMA_243_61/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.124      41.297                          
 clock uncertainty                                       0.050      41.347                          

 Hold time                                              -0.029      41.318                          

 Data required time                                                 41.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.318                          
 Data arrival time                                                  43.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.577                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  2.409
  Clock Pessimism Removal :  -0.124

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      41.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031      41.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420      41.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097      41.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      41.937         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.195      42.132 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.277      42.409         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.103      42.512 r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.958      43.470         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.144      43.614 f       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.281      43.895         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.050      43.945 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      43.945         ntR319           
 CLMA_243_67/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RS

 Data arrival time                                                  43.945         Logic Levels: 2  
                                                                                   Logic: 0.297ns(19.336%), Route: 1.239ns(80.664%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660      40.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087      40.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153      40.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115      41.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.307      41.420         _N14             
 CLMA_243_67/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.124      41.296                          
 clock uncertainty                                       0.050      41.346                          

 Hold time                                              -0.024      41.322                          

 Data required time                                                 41.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.322                          
 Data arrival time                                                  43.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.623                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.419
  Launch Clock Delay      :  2.409
  Clock Pessimism Removal :  -0.124

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      41.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031      41.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420      41.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097      41.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      41.937         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.195      42.132 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.277      42.409         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.103      42.512 r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.958      43.470         nt_cmos2_reset   
 CLMA_243_91/CR0                   td                    0.144      43.614 f       coms2_reg_config/N1190_3/gateop_LUT6DL5_perm/L5
                                   net (fanout=36)       0.281      43.895         coms1_reg_config/N4
 CLMA_243_61/RSCO                  td                    0.050      43.945 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000      43.945         ntR319           
 CLMA_243_67/RSCO                  td                    0.044      43.989 f       coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000      43.989         ntR318           
 CLMA_243_73/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                  43.989         Logic Levels: 3  
                                                                                   Logic: 0.341ns(21.582%), Route: 1.239ns(78.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660      40.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087      40.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153      40.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115      41.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.306      41.419         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.124      41.295                          
 clock uncertainty                                       0.050      41.345                          

 Hold time                                              -0.024      41.321                          

 Data required time                                                 41.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.321                          
 Data arrival time                                                  43.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.668                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0_srl/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/RS
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.568
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.519

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.371       2.029         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.115       2.144 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.541         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.233       2.774 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.325       3.099         _N30             
 CLMA_33_240/CLK                                                           r       cmos1_href_d0/opit_0_srl/CLK

 CLMA_33_240/Q2                    tco                   0.125       3.224 f       cmos1_href_d0/opit_0_srl/Q0
                                   net (fanout=9)        0.246       3.470         cmos1_href_d0    
 CLMA_27_252/Y1                    td                    0.194       3.664 r       cmos1_8_16bit/N14_4/gateop_perm/Y
                                   net (fanout=1)        0.209       3.873         cmos1_8_16bit/N51
 CLMA_27_252/RS                                                            r       cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   3.873         Logic Levels: 1  
                                                                                   Logic: 0.319ns(41.214%), Route: 0.455ns(58.786%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.810      23.810 r                        
 T18                                                     0.000      23.810 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      23.860         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      24.305 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.305         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      24.378 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.094      25.472         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.097      25.569 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334      25.903         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.195      26.098 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.280      26.378         _N30             
 CLMA_27_252/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.519      26.897                          
 clock uncertainty                                      -0.250      26.647                          

 Setup time                                             -0.127      26.520                          

 Data required time                                                 26.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.520                          
 Data arrival time                                                   3.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.647                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0_srl/CLK
Endpoint    : cmos1_8_16bit/de_i_r1/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.565
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.371       2.029         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.115       2.144 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.541         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.233       2.774 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.325       3.099         _N30             
 CLMA_33_240/CLK                                                           r       cmos1_href_d0/opit_0_srl/CLK

 CLMA_33_240/CR2                   tco                   0.141       3.240 f       cmos1_href_d0/opit_0_srl/CR0
                                   net (fanout=2)        0.689       3.929         cmos1_8_16bit/de_i_r
 CLMA_33_240/M1                                                            f       cmos1_8_16bit/de_i_r1/opit_0/D

 Data arrival time                                                   3.929         Logic Levels: 0  
                                                                                   Logic: 0.141ns(16.988%), Route: 0.689ns(83.012%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.810      23.810 r                        
 T18                                                     0.000      23.810 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      23.860         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      24.305 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.305         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      24.378 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.094      25.472         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.097      25.569 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334      25.903         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.195      26.098 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.277      26.375         _N30             
 CLMA_33_240/CLK                                                           r       cmos1_8_16bit/de_i_r1/opit_0/CLK
 clock pessimism                                         0.534      26.909                          
 clock uncertainty                                      -0.250      26.659                          

 Setup time                                             -0.074      26.585                          

 Data required time                                                 26.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.585                          
 Data arrival time                                                   3.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.656                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0_srl/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.567
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.486

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.371       2.029         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.115       2.144 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.541         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.233       2.774 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.325       3.099         _N30             
 CLMA_33_240/CLK                                                           r       cmos1_href_d0/opit_0_srl/CLK

 CLMA_33_240/Q2                    tco                   0.125       3.224 f       cmos1_href_d0/opit_0_srl/Q0
                                   net (fanout=9)        0.246       3.470         cmos1_href_d0    
 CLMA_27_252/Y0                    td                    0.123       3.593 r       cmos1_8_16bit/N14_3/gateop_perm/Y
                                   net (fanout=16)       0.226       3.819         cmos1_8_16bit/N14
 CLMA_21_241/CE                                                            r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   3.819         Logic Levels: 1  
                                                                                   Logic: 0.248ns(34.444%), Route: 0.472ns(65.556%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.810      23.810 r                        
 T18                                                     0.000      23.810 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      23.860         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      24.305 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.305         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      24.378 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.094      25.472         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.097      25.569 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334      25.903         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.195      26.098 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.279      26.377         _N30             
 CLMA_21_241/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.486      26.863                          
 clock uncertainty                                      -0.250      26.613                          

 Setup time                                             -0.116      26.497                          

 Data required time                                                 26.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.497                          
 Data arrival time                                                   3.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.678                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  2.567
  Clock Pessimism Removal :  -0.486

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.094       1.662         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.097       1.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.093         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.195       2.288 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.279       2.567         _N30             
 CLMA_21_240/CLK                                                           r       cmos1_d_d0[5]/opit_0/CLK

 CLMA_21_240/CR2                   tco                   0.123       2.690 f       cmos1_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.300       2.990         cmos1_d_d0[5]    
 CLMS_27_259/M1                                                            f       cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/D

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.123ns(29.078%), Route: 0.300ns(70.922%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.371       2.029         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.115       2.144 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.541         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.233       2.774 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.329       3.103         _N30             
 CLMS_27_259/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.486       2.617                          
 clock uncertainty                                       0.200       2.817                          

 Hold time                                              -0.028       2.789                          

 Data required time                                                  2.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.789                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.101
  Launch Clock Delay      :  2.567
  Clock Pessimism Removal :  -0.486

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.094       1.662         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.097       1.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.093         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.195       2.288 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.279       2.567         _N30             
 CLMA_21_240/CLK                                                           r       cmos1_d_d0[0]/opit_0/CLK

 CLMA_21_240/Q0                    tco                   0.103       2.670 r       cmos1_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.377       3.047         cmos1_d_d0[0]    
 CLMA_27_246/BD                                                            r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/D

 Data arrival time                                                   3.047         Logic Levels: 0  
                                                                                   Logic: 0.103ns(21.458%), Route: 0.377ns(78.542%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.371       2.029         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.115       2.144 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.541         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.233       2.774 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.327       3.101         _N30             
 CLMA_27_246/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.486       2.615                          
 clock uncertainty                                       0.200       2.815                          

 Hold time                                               0.029       2.844                          

 Data required time                                                  2.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.844                          
 Data arrival time                                                   3.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[3]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  2.567
  Clock Pessimism Removal :  -0.486

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.094       1.662         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.097       1.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.093         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.195       2.288 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.279       2.567         _N30             
 CLMA_21_240/CLK                                                           r       cmos1_d_d0[3]/opit_0/CLK

 CLMA_21_240/Q1                    tco                   0.103       2.670 r       cmos1_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.379       3.049         cmos1_d_d0[3]    
 CLMS_27_259/AD                                                            r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   3.049         Logic Levels: 0  
                                                                                   Logic: 0.103ns(21.369%), Route: 0.379ns(78.631%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.371       2.029         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.115       2.144 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.541         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.233       2.774 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.329       3.103         _N30             
 CLMS_27_259/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.486       2.617                          
 clock uncertainty                                       0.200       2.817                          

 Hold time                                               0.029       2.846                          

 Data required time                                                  2.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.846                          
 Data arrival time                                                   3.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.547
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.303       3.042         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_175/Q0                   tco                   0.125       3.167 f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.437       3.604         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3]
 CLMA_243_174/Y3                   td                    0.104       3.708 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.262       3.970         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57357
 CLMS_255_175/Y3                   td                    0.100       4.070 f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.309       4.379         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57360
 CLMA_261_174/Y1                   td                    0.104       4.483 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.141       4.624         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMS_255_175/CE                                                           r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CE

 Data arrival time                                                   4.624         Logic Levels: 3  
                                                                                   Logic: 0.433ns(27.370%), Route: 1.149ns(72.630%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481      41.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029      41.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      41.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097      41.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334      42.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195      42.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.256      42.547         _N37             
 CLMS_255_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.448      42.995                          
 clock uncertainty                                      -0.150      42.845                          

 Setup time                                             -0.116      42.729                          

 Data required time                                                 42.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.729                          
 Data arrival time                                                   4.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.547
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.303       3.042         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_175/Q0                   tco                   0.125       3.167 f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.437       3.604         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3]
 CLMA_243_174/Y3                   td                    0.104       3.708 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.262       3.970         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57357
 CLMS_255_175/Y3                   td                    0.100       4.070 f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.309       4.379         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57360
 CLMA_261_174/Y1                   td                    0.104       4.483 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.141       4.624         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMS_255_175/CE                                                           r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.624         Logic Levels: 3  
                                                                                   Logic: 0.433ns(27.370%), Route: 1.149ns(72.630%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481      41.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029      41.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      41.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097      41.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334      42.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195      42.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.256      42.547         _N37             
 CLMS_255_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.448      42.995                          
 clock uncertainty                                      -0.150      42.845                          

 Setup time                                             -0.116      42.729                          

 Data required time                                                 42.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.729                          
 Data arrival time                                                   4.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.547
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.303       3.042         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_175/Q0                   tco                   0.125       3.167 f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.437       3.604         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3]
 CLMA_243_174/Y3                   td                    0.104       3.708 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.262       3.970         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57357
 CLMS_255_175/Y3                   td                    0.100       4.070 f       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.309       4.379         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57360
 CLMA_261_174/Y1                   td                    0.104       4.483 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.141       4.624         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMS_255_175/CE                                                           r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.624         Logic Levels: 3  
                                                                                   Logic: 0.433ns(27.370%), Route: 1.149ns(72.630%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481      41.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029      41.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      41.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097      41.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334      42.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195      42.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.256      42.547         _N37             
 CLMS_255_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.448      42.995                          
 clock uncertainty                                      -0.150      42.845                          

 Setup time                                             -0.116      42.729                          

 Data required time                                                 42.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.729                          
 Data arrival time                                                   4.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[6]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[7]/opit_0_inv_L6Q_perm/I5
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.042
  Launch Clock Delay      :  2.545
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481       1.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029       1.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097       1.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       2.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195       2.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.254       2.545         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[6]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_243_175/Q1                   tco                   0.103       2.648 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[6]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.057       2.705         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [5]
 CLMA_243_174/A5                                                           r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[7]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.705         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.303       3.042         _N37             
 CLMA_243_174/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.481       2.561                          
 clock uncertainty                                       0.000       2.561                          

 Hold time                                              -0.014       2.547                          

 Data required time                                                  2.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.547                          
 Data arrival time                                                   2.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[4]/opit_0_inv_L6Q_perm/I3
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.042
  Launch Clock Delay      :  2.545
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481       1.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029       1.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097       1.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       2.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195       2.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.254       2.545         _N37             
 CLMA_243_175/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_175/Q0                   tco                   0.103       2.648 r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=4)        0.057       2.705         u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3]
 CLMA_243_174/B3                                                           r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[4]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.705         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.303       3.042         _N37             
 CLMA_243_174/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.481       2.561                          
 clock uncertainty                                       0.000       2.561                          

 Hold time                                              -0.027       2.534                          

 Data required time                                                  2.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.534                          
 Data arrival time                                                   2.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[10]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[5]/opit_0_inv_AQ_perm/I4
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.063
  Launch Clock Delay      :  2.567
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481       1.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029       1.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097       1.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       2.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195       2.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.276       2.567         _N37             
 CLMA_285_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[10]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_252/Q1                   tco                   0.103       2.670 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[10]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=24)       0.062       2.732         u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N187
 CLMA_285_253/A4                                                           r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[5]/opit_0_inv_AQ_perm/I4

 Data arrival time                                                   2.732         Logic Levels: 0  
                                                                                   Logic: 0.103ns(62.424%), Route: 0.062ns(37.576%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.324       3.063         _N37             
 CLMA_285_253/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.481       2.582                          
 clock uncertainty                                       0.000       2.582                          

 Hold time                                              -0.024       2.558                          

 Data required time                                                  2.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.558                          
 Data arrival time                                                   2.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK
Endpoint    : ddr_wr_cnt_26[25]/opit_0_AQ_perm/CE
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.341
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.309       4.428         _N10             
 CLMA_69_408/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK

 CLMA_69_408/Q3                    tco                   0.125       4.553 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/Q
                                   net (fanout=1)        0.277       4.830         fifo_rd_water_level[6]
 CLMA_69_421/CR0                   td                    0.182       5.012 f       power_on_delay_inst/cnt1[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=4)        0.515       5.527         _N57266          
 CLMA_69_373/Y1                    td                    0.066       5.593 f       N255_mux10_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.804       6.397         _N59431          
 CLMS_153_301/Y0                   td                    0.066       6.463 f       u_CORES/u_debug_core_0/TRIG0_ff[1][166]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=6)        0.330       6.793         ddr_axi_awvalid  
 CLMA_147_289/Y3                   td                    0.104       6.897 r       u_CORES/u_debug_core_0/TRIG0_ff[0][175]/opit_0_inv_L6QL5_perm/L6
                                   net (fanout=8)        0.322       7.219         ddr_axi_awready  
 CLMA_159_294/Y1                   td                    0.062       7.281 r       ddr_axi_awvalid_en_end/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.312       7.593         N875             
 CLMA_153_270/CECO                 td                    0.088       7.681 r       ddr_wr_cnt_26[6]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.681         ntR18            
 CLMA_153_276/CECO                 td                    0.088       7.769 r       ddr_wr_cnt_26[10]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.769         ntR17            
 CLMA_153_282/CECO                 td                    0.088       7.857 r       ddr_wr_cnt_26[14]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.857         ntR16            
 CLMA_153_288/CECO                 td                    0.088       7.945 r       ddr_wr_cnt_26[18]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.945         ntR15            
 CLMA_153_294/CECO                 td                    0.088       8.033 r       ddr_wr_cnt_26[22]/opit_0_AQ_perm/CECO
                                   net (fanout=3)        0.000       8.033         ntR14            
 CLMA_153_300/CECI                                                         r       ddr_wr_cnt_26[25]/opit_0_AQ_perm/CE

 Data arrival time                                                   8.033         Logic Levels: 10 
                                                                                   Logic: 1.045ns(28.988%), Route: 2.560ns(71.012%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       8.281 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.281         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       8.354 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       8.517         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       8.597 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       8.815         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       8.912 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.159         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       9.185 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.185         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       9.257 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.257         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       9.648 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.068         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097      10.165 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334      10.499         ddr_core_clk     
 HCKB_165_160/CLKOUT               td                    0.195      10.694 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=938)      0.266      10.960         _N9              
 CLMA_153_300/CLK                                                          r       ddr_wr_cnt_26[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.943      11.903                          
 clock uncertainty                                      -0.150      11.753                          

 Setup time                                             -0.116      11.637                          

 Data required time                                                 11.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.637                          
 Data arrival time                                                   8.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK
Endpoint    : ddr_rd_cnt_26[25]/opit_0_AQ_perm/CE
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.309       4.428         _N10             
 CLMA_69_408/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK

 CLMA_69_408/Q3                    tco                   0.125       4.553 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/Q
                                   net (fanout=1)        0.277       4.830         fifo_rd_water_level[6]
 CLMA_69_421/CR0                   td                    0.182       5.012 f       power_on_delay_inst/cnt1[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=4)        0.515       5.527         _N57266          
 CLMA_69_373/Y1                    td                    0.066       5.593 f       N255_mux10_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.804       6.397         _N59431          
 CLMS_153_301/Y0                   td                    0.066       6.463 f       u_CORES/u_debug_core_0/TRIG0_ff[1][166]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=6)        0.323       6.786         ddr_axi_awvalid  
 CLMA_159_282/Y3                   td                    0.070       6.856 f       u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=29)       0.355       7.211         u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/grant_read_rnmt
 CLMA_171_265/CR3                  td                    0.185       7.396 r       N512/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.239       7.635         N1016            
 CLMS_159_265/CECO                 td                    0.088       7.723 r       ddr_rd_cnt_26[10]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.723         ntR24            
 CLMS_159_271/CECO                 td                    0.088       7.811 r       ddr_rd_cnt_26[14]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.811         ntR23            
 CLMS_159_277/CECO                 td                    0.088       7.899 r       ddr_rd_cnt_26[18]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.899         ntR22            
 CLMS_159_283/CECO                 td                    0.088       7.987 r       ddr_rd_cnt_26[22]/opit_0_AQ_perm/CECO
                                   net (fanout=3)        0.000       7.987         ntR21            
 CLMS_159_289/CECI                                                         r       ddr_rd_cnt_26[25]/opit_0_AQ_perm/CE

 Data arrival time                                                   7.987         Logic Levels: 9  
                                                                                   Logic: 1.046ns(29.390%), Route: 2.513ns(70.610%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       8.281 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.281         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       8.354 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       8.517         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       8.597 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       8.815         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       8.912 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.159         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       9.185 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.185         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       9.257 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.257         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       9.648 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.068         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097      10.165 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334      10.499         ddr_core_clk     
 HCKB_165_160/CLKOUT               td                    0.195      10.694 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=938)      0.263      10.957         _N9              
 CLMS_159_289/CLK                                                          r       ddr_rd_cnt_26[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.943      11.900                          
 clock uncertainty                                      -0.150      11.750                          

 Setup time                                             -0.116      11.634                          

 Data required time                                                 11.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.634                          
 Data arrival time                                                   7.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK
Endpoint    : ddr_wr_cnt_26[22]/opit_0_AQ_perm/CE
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.340
  Launch Clock Delay      :  4.428
  Clock Pessimism Removal :  0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.309       4.428         _N10             
 CLMA_69_408/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/CLK

 CLMA_69_408/Q3                    tco                   0.125       4.553 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm/Q
                                   net (fanout=1)        0.277       4.830         fifo_rd_water_level[6]
 CLMA_69_421/CR0                   td                    0.182       5.012 f       power_on_delay_inst/cnt1[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=4)        0.515       5.527         _N57266          
 CLMA_69_373/Y1                    td                    0.066       5.593 f       N255_mux10_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.804       6.397         _N59431          
 CLMS_153_301/Y0                   td                    0.066       6.463 f       u_CORES/u_debug_core_0/TRIG0_ff[1][166]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=6)        0.330       6.793         ddr_axi_awvalid  
 CLMA_147_289/Y3                   td                    0.104       6.897 r       u_CORES/u_debug_core_0/TRIG0_ff[0][175]/opit_0_inv_L6QL5_perm/L6
                                   net (fanout=8)        0.322       7.219         ddr_axi_awready  
 CLMA_159_294/Y1                   td                    0.062       7.281 r       ddr_axi_awvalid_en_end/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.312       7.593         N875             
 CLMA_153_270/CECO                 td                    0.088       7.681 r       ddr_wr_cnt_26[6]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.681         ntR18            
 CLMA_153_276/CECO                 td                    0.088       7.769 r       ddr_wr_cnt_26[10]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.769         ntR17            
 CLMA_153_282/CECO                 td                    0.088       7.857 r       ddr_wr_cnt_26[14]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.857         ntR16            
 CLMA_153_288/CECO                 td                    0.088       7.945 r       ddr_wr_cnt_26[18]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.945         ntR15            
 CLMA_153_294/CECI                                                         r       ddr_wr_cnt_26[22]/opit_0_AQ_perm/CE

 Data arrival time                                                   7.945         Logic Levels: 9  
                                                                                   Logic: 0.957ns(27.211%), Route: 2.560ns(72.789%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       8.281 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.281         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       8.354 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       8.517         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       8.597 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       8.815         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       8.912 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.159         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       9.185 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.185         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       9.257 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.257         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       9.648 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.068         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097      10.165 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334      10.499         ddr_core_clk     
 HCKB_165_160/CLKOUT               td                    0.195      10.694 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=938)      0.265      10.959         _N9              
 CLMA_153_294/CLK                                                          r       ddr_wr_cnt_26[22]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.943      11.902                          
 clock uncertainty                                      -0.150      11.752                          

 Setup time                                             -0.116      11.636                          

 Data required time                                                 11.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.636                          
 Data arrival time                                                   7.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L6Q_perm/I3
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.456
  Launch Clock Delay      :  3.363
  Clock Pessimism Removal :  -0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       0.898         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       0.978 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       1.196         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       1.293 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.540         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       1.566 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.566         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       1.638 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.638         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       2.029 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.449         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097       2.546 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334       2.880         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.195       3.075 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.288       3.363         _N10             
 CLMA_21_307/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv_srl/CLK

 CLMA_21_307/Q3                    tco                   0.103       3.466 r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv_srl/Q0
                                   net (fanout=1)        0.122       3.588         u_CORES/u_debug_core_0/TRIG0_ff[1] [21]
 CLMA_27_300/D3                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.588         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_160/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=938)      0.337       4.456         _N9              
 CLMA_27_300/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.943       3.513                          
 clock uncertainty                                       0.000       3.513                          

 Hold time                                              -0.026       3.487                          

 Data required time                                                  3.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.487                          
 Data arrival time                                                   3.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[7]/opit_0_inv/D
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.443
  Launch Clock Delay      :  3.348
  Clock Pessimism Removal :  -0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       0.898         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       0.978 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       1.196         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       1.293 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.540         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       1.566 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.566         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       1.638 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.638         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       2.029 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.449         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097       2.546 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334       2.880         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.195       3.075 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.273       3.348         _N11             
 CLMA_231_307/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_231_307/Q3                   tco                   0.109       3.457 f       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=1)        0.173       3.630         u_ddr3/u_ips_ddrc_top/norm_addr_l [7]
 CLMS_237_301/CD                                                           f       u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[7]/opit_0_inv/D

 Data arrival time                                                   3.630         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.652%), Route: 0.173ns(61.348%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.324       4.443         _N1              
 CLMS_237_301/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[7]/opit_0_inv/CLK
 clock pessimism                                        -0.943       3.500                          
 clock uncertainty                                       0.000       3.500                          

 Hold time                                               0.029       3.529                          

 Data required time                                                  3.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.529                          
 Data arrival time                                                   3.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.340
  Clock Pessimism Removal :  -1.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       0.898         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       0.978 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       1.196         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       1.293 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.540         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       1.566 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.566         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       1.638 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.638         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       2.029 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.449         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097       2.546 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334       2.880         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.195       3.075 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.265       3.340         _N11             
 CLMA_201_319/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMA_201_319/Q1                   tco                   0.109       3.449 f       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=19)       0.169       3.618         u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_207_325/D3                                                           f       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                   3.618         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.313       4.432         _N11             
 CLMS_207_325/CLK                                                          r       u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.077       3.355                          
 clock uncertainty                                       0.000       3.355                          

 Hold time                                               0.161       3.516                          

 Data required time                                                  3.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.516                          
 Data arrival time                                                   3.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : data_buf_128[85]/opit_0/CE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.272
  Launch Clock Delay      :  3.015
  Clock Pessimism Removal :  0.449

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.719       3.015         cmos1_pclk_16bit 
 CLMA_51_240/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_51_240/Q0                    tco                   0.125       3.140 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=6)        0.622       3.762         cmos1_href_16bit 
 CLMA_57_324/Y3                    td                    0.100       3.862 f       N135_3/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.730       4.592         buf_en           
 CLMA_57_324/Y1                    td                    0.125       4.717 f       buf_cnt[2]/opit_0_L5Q_perm/L6
                                   net (fanout=24)       0.642       5.359         N1208            
 CLMA_45_240/CE                                                            f       data_buf_128[85]/opit_0/CE

 Data arrival time                                                   5.359         Logic Levels: 2  
                                                                                   Logic: 0.350ns(14.932%), Route: 1.994ns(85.068%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      48.115 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.115         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      48.188 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962      49.150         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035      49.185 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226      49.411         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103      49.514 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.378      49.892         cmos1_pclk_16bit 
 CLMA_45_240/CLK                                                           r       data_buf_128[85]/opit_0/CLK
 clock pessimism                                         0.449      50.341                          
 clock uncertainty                                      -0.250      50.091                          

 Setup time                                             -0.072      50.019                          

 Data required time                                                 50.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 50.019                          
 Data arrival time                                                   5.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.660                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : data_buf_128[86]/opit_0/CE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.272
  Launch Clock Delay      :  3.015
  Clock Pessimism Removal :  0.449

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.719       3.015         cmos1_pclk_16bit 
 CLMA_51_240/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_51_240/Q0                    tco                   0.125       3.140 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=6)        0.622       3.762         cmos1_href_16bit 
 CLMA_57_324/Y3                    td                    0.100       3.862 f       N135_3/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.730       4.592         buf_en           
 CLMA_57_324/Y1                    td                    0.125       4.717 f       buf_cnt[2]/opit_0_L5Q_perm/L6
                                   net (fanout=24)       0.642       5.359         N1208            
 CLMA_45_240/CE                                                            f       data_buf_128[86]/opit_0/CE

 Data arrival time                                                   5.359         Logic Levels: 2  
                                                                                   Logic: 0.350ns(14.932%), Route: 1.994ns(85.068%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      48.115 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.115         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      48.188 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962      49.150         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035      49.185 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226      49.411         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103      49.514 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.378      49.892         cmos1_pclk_16bit 
 CLMA_45_240/CLK                                                           r       data_buf_128[86]/opit_0/CLK
 clock pessimism                                         0.449      50.341                          
 clock uncertainty                                      -0.250      50.091                          

 Setup time                                             -0.072      50.019                          

 Data required time                                                 50.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 50.019                          
 Data arrival time                                                   5.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.660                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : data_buf_128[87]/opit_0/CE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.272
  Launch Clock Delay      :  3.015
  Clock Pessimism Removal :  0.449

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.719       3.015         cmos1_pclk_16bit 
 CLMA_51_240/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_51_240/Q0                    tco                   0.125       3.140 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=6)        0.622       3.762         cmos1_href_16bit 
 CLMA_57_324/Y3                    td                    0.100       3.862 f       N135_3/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.730       4.592         buf_en           
 CLMA_57_324/Y1                    td                    0.125       4.717 f       buf_cnt[2]/opit_0_L5Q_perm/L6
                                   net (fanout=24)       0.642       5.359         N1208            
 CLMA_45_240/CE                                                            f       data_buf_128[87]/opit_0/CE

 Data arrival time                                                   5.359         Logic Levels: 2  
                                                                                   Logic: 0.350ns(14.932%), Route: 1.994ns(85.068%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      48.115 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.115         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      48.188 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962      49.150         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035      49.185 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226      49.411         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103      49.514 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.378      49.892         cmos1_pclk_16bit 
 CLMA_45_240/CLK                                                           r       data_buf_128[87]/opit_0/CLK
 clock pessimism                                         0.449      50.341                          
 clock uncertainty                                      -0.250      50.091                          

 Setup time                                             -0.072      50.019                          

 Data required time                                                 50.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 50.019                          
 Data arrival time                                                   5.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.660                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[9]/opit_0_srl/CLK
Endpoint    : cmos1_8_16bit/pdata_o[9]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.952
  Launch Clock Delay      :  2.421
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962       1.530         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035       1.565 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226       1.791         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103       1.894 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.527       2.421         cmos1_pclk_16bit 
 CLMA_33_246/CLK                                                           r       cmos1_8_16bit/pdata_out2[9]/opit_0_srl/CLK

 CLMA_33_246/CR2                   tco                   0.123       2.544 f       cmos1_8_16bit/pdata_out2[9]/opit_0_srl/CR0
                                   net (fanout=1)        0.310       2.854         cmos1_8_16bit/pdata_out3 [9]
 CLMS_27_247/M2                                                            f       cmos1_8_16bit/pdata_o[9]/opit_0/D

 Data arrival time                                                   2.854         Logic Levels: 0  
                                                                                   Logic: 0.123ns(28.406%), Route: 0.310ns(71.594%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.656       2.952         cmos1_pclk_16bit 
 CLMS_27_247/CLK                                                           r       cmos1_8_16bit/pdata_o[9]/opit_0/CLK
 clock pessimism                                        -0.470       2.482                          
 clock uncertainty                                       0.200       2.682                          

 Hold time                                              -0.028       2.654                          

 Data required time                                                  2.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.654                          
 Data arrival time                                                   2.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : data_buf_128[3]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/DA0[3]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.638  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.680
  Launch Clock Delay      :  2.640
  Clock Pessimism Removal :  -0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962       1.530         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035       1.565 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226       1.791         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103       1.894 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.746       2.640         cmos1_pclk_16bit 
 CLMS_51_313/CLK                                                           r       data_buf_128[3]/opit_0/CLK

 CLMS_51_313/Q0                    tco                   0.103       2.743 r       data_buf_128[3]/opit_0/Q
                                   net (fanout=1)        0.109       2.852         data_buf_128[3]  
 CLMA_51_312/CR3                   td                    0.111       2.963 r       u_CORES/u_debug_core_0/TRIG0_ff[0][120]/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=3)        0.729       3.692         fifo_wr_data[3]  
 DRM_40_582/DA0[3]                                                         r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/DA0[3]

 Data arrival time                                                   3.692         Logic Levels: 1  
                                                                                   Logic: 0.214ns(20.342%), Route: 0.838ns(79.658%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.384       3.680         cmos1_pclk_16bit 
 DRM_40_582/CLKA[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.402       3.278                          
 clock uncertainty                                       0.200       3.478                          

 Hold time                                               0.014       3.492                          

 Data required time                                                  3.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.492                          
 Data arrival time                                                   3.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[11]/opit_0/CLK
Endpoint    : data_buf_128[51]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.312
  Launch Clock Delay      :  2.519
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962       1.530         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035       1.565 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226       1.791         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103       1.894 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.625       2.519         cmos1_pclk_16bit 
 CLMA_27_258/CLK                                                           r       cmos1_8_16bit/pdata_o[11]/opit_0/CLK

 CLMA_27_258/Q1                    tco                   0.103       2.622 r       cmos1_8_16bit/pdata_o[11]/opit_0/Q
                                   net (fanout=5)        0.563       3.185         cmos1_d_16bit[11]
 CLMS_33_361/M2                                                            r       data_buf_128[51]/opit_0/D

 Data arrival time                                                   3.185         Logic Levels: 0  
                                                                                   Logic: 0.103ns(15.465%), Route: 0.563ns(84.535%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.016       3.312         cmos1_pclk_16bit 
 CLMS_33_361/CLK                                                           r       data_buf_128[51]/opit_0/CLK
 clock pessimism                                        -0.504       2.808                          
 clock uncertainty                                       0.200       3.008                          

 Hold time                                              -0.025       2.983                          

 Data required time                                                  2.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.983                          
 Data arrival time                                                   3.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.411
  Launch Clock Delay      :  2.869
  Clock Pessimism Removal :  0.445

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065       1.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115       1.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233       2.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325       2.869         _N32             
 CLMS_33_241/CLK                                                           r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK

 CLMS_33_241/Q0                    tco                   0.125       2.994 f       power_on_delay_inst/cnt2[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.365       3.359         power_on_delay_inst/cnt2 [5]
 CLMA_45_234/Y1                    td                    0.147       3.506 f       power_on_delay_inst/N15_mux15_17/gateop_perm/Y
                                   net (fanout=2)        0.309       3.815         power_on_delay_inst/_N59026
 CLMA_45_252/Y1                    td                    0.123       3.938 r       power_on_delay_inst/N15_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.334       4.272         power_on_delay_inst/N15
 CLMS_33_235/CECO                  td                    0.088       4.360 r       power_on_delay_inst/cnt2[4]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.360         ntR45            
 CLMS_33_241/CECO                  td                    0.088       4.448 r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.448         ntR44            
 CLMS_33_247/CECO                  td                    0.088       4.536 r       power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.536         ntR43            
 CLMS_33_253/CECI                                                          r       power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CE

 Data arrival time                                                   4.536         Logic Levels: 5  
                                                                                   Logic: 0.659ns(39.532%), Route: 1.008ns(60.468%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      20.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      20.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      21.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031      21.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420      21.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097      21.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.937         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.195      22.132 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.279      22.411         _N32             
 CLMS_33_253/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.445      22.856                          
 clock uncertainty                                      -0.150      22.706                          

 Setup time                                             -0.116      22.590                          

 Data required time                                                 22.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.590                          
 Data arrival time                                                   4.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.054                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.411
  Launch Clock Delay      :  2.869
  Clock Pessimism Removal :  0.445

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065       1.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115       1.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233       2.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325       2.869         _N32             
 CLMS_33_241/CLK                                                           r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK

 CLMS_33_241/Q0                    tco                   0.125       2.994 f       power_on_delay_inst/cnt2[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.365       3.359         power_on_delay_inst/cnt2 [5]
 CLMA_45_234/Y1                    td                    0.147       3.506 f       power_on_delay_inst/N15_mux15_17/gateop_perm/Y
                                   net (fanout=2)        0.309       3.815         power_on_delay_inst/_N59026
 CLMA_45_252/Y1                    td                    0.123       3.938 r       power_on_delay_inst/N15_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.334       4.272         power_on_delay_inst/N15
 CLMS_33_235/CECO                  td                    0.088       4.360 r       power_on_delay_inst/cnt2[4]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.360         ntR45            
 CLMS_33_241/CECO                  td                    0.088       4.448 r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.448         ntR44            
 CLMS_33_247/CECO                  td                    0.088       4.536 r       power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.536         ntR43            
 CLMS_33_253/CECI                                                          r       power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CE

 Data arrival time                                                   4.536         Logic Levels: 5  
                                                                                   Logic: 0.659ns(39.532%), Route: 1.008ns(60.468%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      20.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      20.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      21.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031      21.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420      21.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097      21.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.937         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.195      22.132 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.279      22.411         _N32             
 CLMS_33_253/CLK                                                           r       power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.445      22.856                          
 clock uncertainty                                      -0.150      22.706                          

 Setup time                                             -0.116      22.590                          

 Data required time                                                 22.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.590                          
 Data arrival time                                                   4.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.054                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.410
  Launch Clock Delay      :  2.869
  Clock Pessimism Removal :  0.445

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065       1.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115       1.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233       2.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325       2.869         _N32             
 CLMS_33_241/CLK                                                           r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CLK

 CLMS_33_241/Q0                    tco                   0.125       2.994 f       power_on_delay_inst/cnt2[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.365       3.359         power_on_delay_inst/cnt2 [5]
 CLMA_45_234/Y1                    td                    0.147       3.506 f       power_on_delay_inst/N15_mux15_17/gateop_perm/Y
                                   net (fanout=2)        0.309       3.815         power_on_delay_inst/_N59026
 CLMA_45_252/Y1                    td                    0.123       3.938 r       power_on_delay_inst/N15_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.334       4.272         power_on_delay_inst/N15
 CLMS_33_235/CECO                  td                    0.088       4.360 r       power_on_delay_inst/cnt2[4]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.360         ntR45            
 CLMS_33_241/CECO                  td                    0.088       4.448 r       power_on_delay_inst/cnt2[8]/opit_0_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.448         ntR44            
 CLMS_33_247/CECI                                                          r       power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CE

 Data arrival time                                                   4.448         Logic Levels: 4  
                                                                                   Logic: 0.571ns(36.162%), Route: 1.008ns(63.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V4                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      20.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      20.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      20.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      21.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031      21.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420      21.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097      21.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.937         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.195      22.132 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.278      22.410         _N32             
 CLMS_33_247/CLK                                                           r       power_on_delay_inst/cnt2[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.445      22.855                          
 clock uncertainty                                      -0.150      22.705                          

 Setup time                                             -0.116      22.589                          

 Data required time                                                 22.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.589                          
 Data arrival time                                                   4.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.141                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : power_on_delay_inst/cnt1[2]/opit_0_inv_AQ_perm/I3
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.837
  Launch Clock Delay      :  2.377
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320       1.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031       1.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097       1.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.937         ntclkbufg_5      
 HCKB_165_203/CLKOUT               td                    0.195       2.132 r       HCKBROUTE_22/CLKOUT
                                   net (fanout=20)       0.245       2.377         _N31             
 CLMA_147_421/CLK                                                          r       power_on_delay_inst/cnt1[4]/opit_0_inv_AQ_perm/CLK

 CLMA_147_421/Q0                   tco                   0.103       2.480 r       power_on_delay_inst/cnt1[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.056       2.536         power_on_delay_inst/cnt1 [1]
 CLMA_147_421/B3                                                           r       power_on_delay_inst/cnt1[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.536         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065       1.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115       1.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.311         ntclkbufg_5      
 HCKB_165_203/CLKOUT               td                    0.233       2.544 r       HCKBROUTE_22/CLKOUT
                                   net (fanout=20)       0.293       2.837         _N31             
 CLMA_147_421/CLK                                                          r       power_on_delay_inst/cnt1[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.460       2.377                          
 clock uncertainty                                       0.000       2.377                          

 Hold time                                              -0.027       2.350                          

 Data required time                                                  2.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.350                          
 Data arrival time                                                   2.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CLK
Endpoint    : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.869
  Launch Clock Delay      :  2.411
  Clock Pessimism Removal :  -0.412

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320       1.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031       1.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097       1.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.937         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.195       2.132 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.279       2.411         _N32             
 CLMS_33_253/CLK                                                           r       power_on_delay_inst/cnt2[15]/opit_0_AQ_perm/CLK

 CLMS_33_253/Q0                    tco                   0.103       2.514 r       power_on_delay_inst/cnt2[13]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.140       2.654         power_on_delay_inst/cnt2 [13]
 CLMA_45_252/A4                                                            r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.654         Logic Levels: 0  
                                                                                   Logic: 0.103ns(42.387%), Route: 0.140ns(57.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065       1.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115       1.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233       2.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325       2.869         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.412       2.457                          
 clock uncertainty                                       0.000       2.457                          

 Hold time                                              -0.024       2.433                          

 Data required time                                                  2.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.433                          
 Data arrival time                                                   2.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
Endpoint    : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.869
  Launch Clock Delay      :  2.411
  Clock Pessimism Removal :  -0.412

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320       1.055         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.031       1.086 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.506         clk_50M          
 USCM_167_273/CLKOUT               td                    0.097       1.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.937         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.195       2.132 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.279       2.411         _N32             
 CLMS_33_253/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/CLK

 CLMS_33_253/Q3                    tco                   0.103       2.514 r       power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=5)        0.142       2.656         power_on_delay_inst/cnt2 [0]
 CLMA_45_252/A3                                                            r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/I3

 Data arrival time                                                   2.656         Logic Levels: 0  
                                                                                   Logic: 0.103ns(42.041%), Route: 0.142ns(57.959%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065       1.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115       1.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233       2.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325       2.869         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.412       2.457                          
 clock uncertainty                                       0.000       2.457                          

 Hold time                                              -0.028       2.429                          

 Data required time                                                  2.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.429                          
 Data arrival time                                                   2.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : bar0_wr_data[41]/opit_0_inv/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.385
  Launch Clock Delay      :  2.854
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.063       1.296 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.797         clk_100m         
 USCM_167_270/CLKOUT               td                    0.115       1.912 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.309         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.233       2.542 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.312       2.854         _N23             
 CLMA_219_252/CLK                                                          r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_252/Q3                   tco                   0.125       2.979 f       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.229       3.208         bar0_wr_addr[10] 
 CLMA_219_258/Y2                   td                    0.233       3.441 f       N764_9/gateop_perm/Y
                                   net (fanout=4)        0.347       3.788         N1308[1]         
 CLMA_201_277/Y3                   td                    0.100       3.888 f       N135_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.546       4.434         _N50573          
 CLMA_231_264/Y0                   td                    0.100       4.534 f       bar0_wr_byte_en[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=122)      1.256       5.790         N921             
 CLMA_231_498/CE                                                           f       bar0_wr_data[41]/opit_0_inv/CE

 Data arrival time                                                   5.790         Logic Levels: 3  
                                                                                   Logic: 0.558ns(19.005%), Route: 2.378ns(80.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V4                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      10.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      10.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      10.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      11.055         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.029      11.084 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      11.504         clk_100m         
 USCM_167_270/CLKOUT               td                    0.097      11.601 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      11.935         ntclkbufg_2      
 HCKB_165_222/CLKOUT               td                    0.195      12.130 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=115)      0.255      12.385         _N24             
 CLMA_231_498/CLK                                                          r       bar0_wr_data[41]/opit_0_inv/CLK
 clock pessimism                                         0.311      12.696                          
 clock uncertainty                                      -0.150      12.546                          

 Setup time                                             -0.072      12.474                          

 Data required time                                                 12.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.474                          
 Data arrival time                                                   5.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.684                          
====================================================================================================

====================================================================================================

Startpoint  : bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : bar0_wr_data[34]/opit_0_inv/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.383
  Launch Clock Delay      :  2.854
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.063       1.296 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.797         clk_100m         
 USCM_167_270/CLKOUT               td                    0.115       1.912 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.309         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.233       2.542 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.312       2.854         _N23             
 CLMA_219_252/CLK                                                          r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_252/Q3                   tco                   0.125       2.979 f       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.229       3.208         bar0_wr_addr[10] 
 CLMA_219_258/Y2                   td                    0.233       3.441 f       N764_9/gateop_perm/Y
                                   net (fanout=4)        0.347       3.788         N1308[1]         
 CLMA_201_277/Y3                   td                    0.100       3.888 f       N135_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.546       4.434         _N50573          
 CLMA_231_264/Y0                   td                    0.100       4.534 f       bar0_wr_byte_en[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=122)      1.237       5.771         N921             
 CLMA_219_498/CE                                                           f       bar0_wr_data[34]/opit_0_inv/CE

 Data arrival time                                                   5.771         Logic Levels: 3  
                                                                                   Logic: 0.558ns(19.129%), Route: 2.359ns(80.871%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V4                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      10.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      10.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      10.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      11.055         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.029      11.084 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      11.504         clk_100m         
 USCM_167_270/CLKOUT               td                    0.097      11.601 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      11.935         ntclkbufg_2      
 HCKB_165_222/CLKOUT               td                    0.195      12.130 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=115)      0.253      12.383         _N24             
 CLMA_219_498/CLK                                                          r       bar0_wr_data[34]/opit_0_inv/CLK
 clock pessimism                                         0.311      12.694                          
 clock uncertainty                                      -0.150      12.544                          

 Setup time                                             -0.072      12.472                          

 Data required time                                                 12.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.472                          
 Data arrival time                                                   5.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.701                          
====================================================================================================

====================================================================================================

Startpoint  : bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : bar0_wr_data[35]/opit_0_inv/CE
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.383
  Launch Clock Delay      :  2.854
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.063       1.296 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.797         clk_100m         
 USCM_167_270/CLKOUT               td                    0.115       1.912 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.309         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.233       2.542 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.312       2.854         _N23             
 CLMA_219_252/CLK                                                          r       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_252/Q3                   tco                   0.125       2.979 f       bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.229       3.208         bar0_wr_addr[10] 
 CLMA_219_258/Y2                   td                    0.233       3.441 f       N764_9/gateop_perm/Y
                                   net (fanout=4)        0.347       3.788         N1308[1]         
 CLMA_201_277/Y3                   td                    0.100       3.888 f       N135_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.546       4.434         _N50573          
 CLMA_231_264/Y0                   td                    0.100       4.534 f       bar0_wr_byte_en[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=122)      1.237       5.771         N921             
 CLMA_219_498/CE                                                           f       bar0_wr_data[35]/opit_0_inv/CE

 Data arrival time                                                   5.771         Logic Levels: 3  
                                                                                   Logic: 0.558ns(19.129%), Route: 2.359ns(80.871%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V4                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      10.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      10.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      10.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320      11.055         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.029      11.084 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      11.504         clk_100m         
 USCM_167_270/CLKOUT               td                    0.097      11.601 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      11.935         ntclkbufg_2      
 HCKB_165_222/CLKOUT               td                    0.195      12.130 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=115)      0.253      12.383         _N24             
 CLMA_219_498/CLK                                                          r       bar0_wr_data[35]/opit_0_inv/CLK
 clock pessimism                                         0.311      12.694                          
 clock uncertainty                                      -0.150      12.544                          

 Setup time                                             -0.072      12.472                          

 Data required time                                                 12.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.472                          
 Data arrival time                                                   5.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.701                          
====================================================================================================

====================================================================================================

Startpoint  : i2cSlave_u/sdaDelayed[2]/opit_0_srl/CLK
Endpoint    : i2cSlave_u/startStopDetState[1]/opit_0/D
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.849
  Launch Clock Delay      :  2.388
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320       1.055         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.029       1.084 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.504         clk_100m         
 USCM_167_270/CLKOUT               td                    0.097       1.601 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       1.935         ntclkbufg_2      
 HCKB_165_222/CLKOUT               td                    0.195       2.130 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=115)      0.258       2.388         _N24             
 CLMA_171_330/CLK                                                          r       i2cSlave_u/sdaDelayed[2]/opit_0_srl/CLK

 CLMA_171_330/Q1                   tco                   0.103       2.491 r       i2cSlave_u/sdaDelayed[2]/opit_0_srl/Q0
                                   net (fanout=3)        0.140       2.631         i2cSlave_u/sdaDelayed [2]
 CLMA_159_330/M0                                                           r       i2cSlave_u/startStopDetState[1]/opit_0/D

 Data arrival time                                                   2.631         Logic Levels: 0  
                                                                                   Logic: 0.103ns(42.387%), Route: 0.140ns(57.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.063       1.296 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.797         clk_100m         
 USCM_167_270/CLKOUT               td                    0.115       1.912 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.309         ntclkbufg_2      
 HCKB_165_202/CLKOUT               td                    0.233       2.542 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=82)       0.307       2.849         _N25             
 CLMA_159_330/CLK                                                          r       i2cSlave_u/startStopDetState[1]/opit_0/CLK
 clock pessimism                                        -0.311       2.538                          
 clock uncertainty                                       0.000       2.538                          

 Hold time                                              -0.025       2.513                          

 Data required time                                                  2.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.513                          
 Data arrival time                                                   2.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : bar0_wr_data[17]/opit_0_inv/CLK
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/DA[1]
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.863
  Launch Clock Delay      :  2.400
  Clock Pessimism Removal :  -0.412

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320       1.055         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.029       1.084 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.504         clk_100m         
 USCM_167_270/CLKOUT               td                    0.097       1.601 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       1.935         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.195       2.130 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.270       2.400         _N23             
 CLMA_243_264/CLK                                                          r       bar0_wr_data[17]/opit_0_inv/CLK

 CLMA_243_264/Q0                   tco                   0.103       2.503 r       bar0_wr_data[17]/opit_0_inv/Q
                                   net (fanout=4)        0.123       2.626         bar0_wr_data[17] 
 DRM_250_246/DA1[1]                                                        r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/DA[1]

 Data arrival time                                                   2.626         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.575%), Route: 0.123ns(54.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.063       1.296 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.797         clk_100m         
 USCM_167_270/CLKOUT               td                    0.115       1.912 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.309         ntclkbufg_2      
 HCKB_165_181/CLKOUT               td                    0.233       2.542 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=145)      0.321       2.863         _N23             
 DRM_250_246/CLKA[1]                                                       r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 clock pessimism                                        -0.412       2.451                          
 clock uncertainty                                       0.000       2.451                          

 Hold time                                               0.028       2.479                          

 Data required time                                                  2.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.479                          
 Data arrival time                                                   2.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : i2cSlave_u/sdaPipe[6]/opit_0_srl/CLK
Endpoint    : i2cSlave_u/sdaPipe[8]/opit_0_srl/D
Path Group  : sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.851
  Launch Clock Delay      :  2.391
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.320       1.055         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.029       1.084 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.504         clk_100m         
 USCM_167_270/CLKOUT               td                    0.097       1.601 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       1.935         ntclkbufg_2      
 HCKB_165_202/CLKOUT               td                    0.195       2.130 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=82)       0.261       2.391         _N25             
 CLMA_147_330/CLK                                                          r       i2cSlave_u/sdaPipe[6]/opit_0_srl/CLK

 CLMA_147_330/CR2                  tco                   0.123       2.514 f       i2cSlave_u/sdaPipe[6]/opit_0_srl/CR0
                                   net (fanout=2)        0.053       2.567         i2cSlave_u/sdaPipe [7]
 CLMA_147_330/M3                                                           f       i2cSlave_u/sdaPipe[8]/opit_0_srl/D

 Data arrival time                                                   2.567         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT0              td                    0.063       1.296 r       u_PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.797         clk_100m         
 USCM_167_270/CLKOUT               td                    0.115       1.912 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.309         ntclkbufg_2      
 HCKB_165_202/CLKOUT               td                    0.233       2.542 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=82)       0.309       2.851         _N25             
 CLMA_147_330/CLK                                                          r       i2cSlave_u/sdaPipe[8]/opit_0_srl/CLK
 clock pessimism                                        -0.460       2.391                          
 clock uncertainty                                       0.000       2.391                          

 Hold time                                               0.027       2.418                          

 Data required time                                                  2.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.418                          
 Data arrival time                                                   2.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.619
  Launch Clock Delay      :  1.868
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.323       1.868         _N20             
 CLMA_45_241/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_45_241/Q1                    tco                   0.125       1.993 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.315       2.308         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_45_235/C0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.308         Logic Levels: 0  
                                                                                   Logic: 0.125ns(28.409%), Route: 0.315ns(71.591%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.717      25.717         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097      25.814 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      26.148         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195      26.343 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.276      26.619         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.235      26.854                          
 clock uncertainty                                      -0.050      26.804                          

 Setup time                                             -0.153      26.651                          

 Data required time                                                 26.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.651                          
 Data arrival time                                                   2.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.619
  Launch Clock Delay      :  1.866
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.321       1.866         _N20             
 CLMA_51_234/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_51_234/CR0                   tco                   0.141       2.007 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.227       2.234         u_CORES/u_jtag_hub/data_ctrl
 CLMA_45_235/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.234         Logic Levels: 0  
                                                                                   Logic: 0.141ns(38.315%), Route: 0.227ns(61.685%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.717      25.717         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097      25.814 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      26.148         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195      26.343 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.276      26.619         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.202      26.821                          
 clock uncertainty                                      -0.050      26.771                          

 Setup time                                             -0.091      26.680                          

 Data required time                                                 26.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.680                          
 Data arrival time                                                   2.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.619
  Launch Clock Delay      :  1.868
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.323       1.868         _N20             
 CLMA_45_241/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_45_241/CR1                   tco                   0.142       2.010 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.227       2.237         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_45_235/C3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.237         Logic Levels: 0  
                                                                                   Logic: 0.142ns(38.482%), Route: 0.227ns(61.518%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.717      25.717         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097      25.814 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      26.148         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195      26.343 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.276      26.619         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.235      26.854                          
 clock uncertainty                                      -0.050      26.804                          

 Setup time                                             -0.098      26.706                          

 Data required time                                                 26.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.706                          
 Data arrival time                                                   2.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.851
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.655       0.655         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097       0.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       1.086         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195       1.281 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.258       1.539         _N20             
 CLMA_147_246/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_147_246/CR3                  tco                   0.120       1.659 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.057       1.716         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28]
 CLMA_147_246/D3                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   1.716         Logic Levels: 0  
                                                                                   Logic: 0.120ns(67.797%), Route: 0.057ns(32.203%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.306       1.851         _N20             
 CLMA_147_246/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.312       1.539                          
 clock uncertainty                                       0.000       1.539                          

 Hold time                                              -0.023       1.516                          

 Data required time                                                  1.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.516                          
 Data arrival time                                                   1.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.545
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.655       0.655         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097       0.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       1.086         ntclkbufg_1      
 HCKB_165_211/CLKOUT               td                    0.195       1.281 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=153)      0.264       1.545         _N19             
 CLMA_147_312/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_147_312/CR1                  tco                   0.123       1.668 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.056       1.724         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [110]
 CLMA_147_312/B3                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   1.724         Logic Levels: 0  
                                                                                   Logic: 0.123ns(68.715%), Route: 0.056ns(31.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_211/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=153)      0.312       1.857         _N19             
 CLMA_147_312/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.312       1.545                          
 clock uncertainty                                       0.000       1.545                          

 Hold time                                              -0.021       1.524                          

 Data required time                                                  1.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.524                          
 Data arrival time                                                   1.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.867
  Launch Clock Delay      :  1.555
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.655       0.655         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097       0.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       1.086         ntclkbufg_1      
 HCKB_165_211/CLKOUT               td                    0.195       1.281 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=153)      0.274       1.555         _N19             
 CLMA_69_336/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_69_336/CR0                   tco                   0.122       1.677 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.057       1.734         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [124]
 CLMA_69_336/A3                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   1.734         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.156%), Route: 0.057ns(31.844%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_211/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=153)      0.322       1.867         _N19             
 CLMA_69_336/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.312       1.555                          
 clock uncertainty                                       0.000       1.555                          

 Hold time                                              -0.021       1.534                          

 Data required time                                                  1.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.534                          
 Data arrival time                                                   1.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.563
  Launch Clock Delay      :  0.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.987      25.987         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_45_247/Q2                    tco                   0.125      26.112 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=7)        0.148      26.260         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_45_247/Y3                    td                    0.125      26.385 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.374      26.759         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_45_247/Y2                    td                    0.125      26.884 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.076      26.960         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6535_3
 CLMA_45_247/Y1                    td                    0.070      27.030 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_9/LUT6_inst_perm/L6
                                   net (fanout=1)        0.361      27.391         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6536_4
 CLMA_45_252/Y2                    td                    0.062      27.453 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_2/LUT6_inst_perm/L6
                                   net (fanout=6)        0.475      27.928         u_CORES/u_debug_core_0/u_rd_addr_gen/_N136
 CLMA_45_282/D2                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                  27.928         Logic Levels: 4  
                                                                                   Logic: 0.507ns(26.121%), Route: 1.434ns(73.879%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.655      50.655         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097      50.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      51.086         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195      51.281 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.282      51.563         _N20             
 CLMA_45_282/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.000      51.563                          
 clock uncertainty                                      -0.050      51.513                          

 Setup time                                             -0.117      51.396                          

 Data required time                                                 51.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.396                          
 Data arrival time                                                  27.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.563
  Launch Clock Delay      :  0.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.987      25.987         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_45_247/Q2                    tco                   0.125      26.112 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=7)        0.148      26.260         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_45_247/Y3                    td                    0.125      26.385 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.374      26.759         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_45_247/Y2                    td                    0.125      26.884 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.076      26.960         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6535_3
 CLMA_45_247/Y1                    td                    0.070      27.030 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_9/LUT6_inst_perm/L6
                                   net (fanout=1)        0.361      27.391         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6536_4
 CLMA_45_252/Y2                    td                    0.070      27.461 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_2/LUT6_inst_perm/L6
                                   net (fanout=6)        0.403      27.864         u_CORES/u_debug_core_0/u_rd_addr_gen/_N136
 CLMA_45_282/B5                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.864         Logic Levels: 4  
                                                                                   Logic: 0.515ns(27.437%), Route: 1.362ns(72.563%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.655      50.655         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097      50.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      51.086         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195      51.281 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.282      51.563         _N20             
 CLMA_45_282/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      51.563                          
 clock uncertainty                                      -0.050      51.513                          

 Setup time                                             -0.049      51.464                          

 Data required time                                                 51.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.464                          
 Data arrival time                                                  27.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.573  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.560
  Launch Clock Delay      :  0.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.987      25.987         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_45_247/Q2                    tco                   0.125      26.112 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=7)        0.148      26.260         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_45_247/Y3                    td                    0.125      26.385 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.374      26.759         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_45_247/Y2                    td                    0.125      26.884 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.076      26.960         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6535_3
 CLMA_45_247/Y1                    td                    0.070      27.030 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_9/LUT6_inst_perm/L6
                                   net (fanout=1)        0.361      27.391         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6536_4
 CLMA_45_252/Y2                    td                    0.070      27.461 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_2/LUT6_inst_perm/L6
                                   net (fanout=6)        0.307      27.768         u_CORES/u_debug_core_0/u_rd_addr_gen/_N136
 CLMA_45_264/B1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                  27.768         Logic Levels: 4  
                                                                                   Logic: 0.515ns(28.916%), Route: 1.266ns(71.084%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.655      50.655         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097      50.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      51.086         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195      51.281 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.279      51.560         _N20             
 CLMA_45_264/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      51.560                          
 clock uncertainty                                      -0.050      51.510                          

 Setup time                                             -0.131      51.379                          

 Data required time                                                 51.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.379                          
 Data arrival time                                                  27.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.869
  Launch Clock Delay      :  0.739
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.739      25.739         u_CORES/capt_o   
 CLMA_45_253/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_45_253/Q3                    tco                   0.103      25.842 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.118      25.960         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_45_246/D4                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  25.960         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.324       1.869         _N20             
 CLMA_45_246/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       1.869                          
 clock uncertainty                                       0.050       1.919                          

 Hold time                                              -0.021       1.898                          

 Data required time                                                  1.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.898                          
 Data arrival time                                                  25.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.869
  Launch Clock Delay      :  0.739
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.739      25.739         u_CORES/capt_o   
 CLMA_45_253/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_45_253/CR2                   tco                   0.123      25.862 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=3)        0.112      25.974         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_45_246/C5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  25.974         Logic Levels: 0  
                                                                                   Logic: 0.123ns(52.340%), Route: 0.112ns(47.660%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.324       1.869         _N20             
 CLMA_45_246/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       1.869                          
 clock uncertainty                                       0.050       1.919                          

 Hold time                                              -0.010       1.909                          

 Data required time                                                  1.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.909                          
 Data arrival time                                                  25.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.872
  Launch Clock Delay      :  0.739
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.739      25.739         u_CORES/capt_o   
 CLMA_45_253/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_45_253/Q0                    tco                   0.103      25.842 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=14)       0.123      25.965         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_45_265/A4                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  25.965         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.575%), Route: 0.123ns(54.425%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_76_6/TCK1                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.800       0.800         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.312         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233       1.545 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.327       1.872         _N20             
 CLMA_45_265/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       1.872                          
 clock uncertainty                                       0.050       1.922                          

 Hold time                                              -0.024       1.898                          

 Data required time                                                  1.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.898                          
 Data arrival time                                                  25.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.739
  Launch Clock Delay      :  1.957
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.889      75.889         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115      76.004 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397      76.401         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233      76.634 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.323      76.957         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_235/CR0                   tco                   0.140      77.097 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.389      77.486         u_CORES/id_o [1] 
 CLMA_45_253/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  77.486         Logic Levels: 0  
                                                                                   Logic: 0.140ns(26.465%), Route: 0.389ns(73.535%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.739     125.739         u_CORES/capt_o   
 CLMA_45_253/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.739                          
 clock uncertainty                                      -0.050     125.689                          

 Setup time                                             -0.005     125.684                          

 Data required time                                                125.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.684                          
 Data arrival time                                                  77.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.799
  Launch Clock Delay      :  1.957
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.889      75.889         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115      76.004 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397      76.401         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233      76.634 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.323      76.957         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_235/Q2                    tco                   0.120      77.077 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.355      77.432         u_CORES/conf_sel [0]
 CLMA_45_247/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  77.432         Logic Levels: 0  
                                                                                   Logic: 0.120ns(25.263%), Route: 0.355ns(74.737%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.799     125.799         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.799                          
 clock uncertainty                                      -0.050     125.749                          

 Setup time                                             -0.116     125.633                          

 Data required time                                                125.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.633                          
 Data arrival time                                                  77.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.799
  Launch Clock Delay      :  1.957
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.889      75.889         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.115      76.004 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397      76.401         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.233      76.634 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.323      76.957         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_235/Q2                    tco                   0.120      77.077 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.355      77.432         u_CORES/conf_sel [0]
 CLMA_45_247/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  77.432         Logic Levels: 0  
                                                                                   Logic: 0.120ns(25.263%), Route: 0.355ns(74.737%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.799     125.799         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.799                          
 clock uncertainty                                      -0.050     125.749                          

 Setup time                                             -0.116     125.633                          

 Data required time                                                125.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.633                          
 Data arrival time                                                  77.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.632  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.987
  Launch Clock Delay      :  1.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.717     125.717         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097     125.814 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334     126.148         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195     126.343 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.276     126.619         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_235/Q0                    tco                   0.104     126.723 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.124     126.847         u_CORES/id_o [2] 
 CLMA_45_247/BD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 126.847         Logic Levels: 0  
                                                                                   Logic: 0.104ns(45.614%), Route: 0.124ns(54.386%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.987     125.987         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.987                          
 clock uncertainty                                       0.050     126.037                          

 Hold time                                               0.029     126.066                          

 Data required time                                                126.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.066                          
 Data arrival time                                                 126.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.632  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.987
  Launch Clock Delay      :  1.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.717     125.717         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097     125.814 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334     126.148         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195     126.343 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.276     126.619         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_235/Q3                    tco                   0.104     126.723 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.182     126.905         u_CORES/id_o [0] 
 CLMA_45_247/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 126.905         Logic Levels: 0  
                                                                                   Logic: 0.104ns(36.364%), Route: 0.182ns(63.636%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.987     125.987         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.987                          
 clock uncertainty                                       0.050     126.037                          

 Hold time                                              -0.025     126.012                          

 Data required time                                                126.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.012                          
 Data arrival time                                                 126.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.632  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.987
  Launch Clock Delay      :  1.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_76_6/TCK1                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.717     125.717         u_CORES/drck_o   
 USCM_167_279/CLKOUT               td                    0.097     125.814 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334     126.148         ntclkbufg_1      
 HCKB_165_171/CLKOUT               td                    0.195     126.343 f       HCKBROUTE_11/CLKOUT
                                   net (fanout=251)      0.276     126.619         _N20             
 CLMA_45_235/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_235/Q1                    tco                   0.104     126.723 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.182     126.905         u_CORES/id_o [4] 
 CLMA_45_247/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 126.905         Logic Levels: 0  
                                                                                   Logic: 0.104ns(36.364%), Route: 0.182ns(63.636%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_76_6/CAPTUREDR                                0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.987     125.987         u_CORES/capt_o   
 CLMA_45_247/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.987                          
 clock uncertainty                                       0.050     126.037                          

 Hold time                                              -0.025     126.012                          

 Data required time                                                126.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.012                          
 Data arrival time                                                 126.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : pclk_led/opit_0_inv_L6Q_perm/RS
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.394
  Launch Clock Delay      :  1.639
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.295       1.639         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.141       1.780 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       0.871       2.651         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMS_159_577/RSCO                 td                    0.052       2.703 r       pclk_led_cnt[12]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.703         ntR1480          
 CLMS_159_583/RSCO                 td                    0.049       2.752 r       pclk_led_cnt[16]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.752         ntR1479          
 CLMS_159_589/RSCO                 td                    0.049       2.801 r       pclk_led_cnt[20]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.801         ntR1478          
 CLMS_159_595/RSCO                 td                    0.049       2.850 r       pclk_led_cnt[24]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.850         ntR1477          
 CLMS_159_601/RSCO                 td                    0.049       2.899 r       pclk_led_cnt[26]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=1)        0.000       2.899         ntR1476          
 CLMS_159_607/RSCI                                                         r       pclk_led/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.899         Logic Levels: 5  
                                                                                   Logic: 0.389ns(30.873%), Route: 0.871ns(69.127%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       4.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       4.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       4.934         ntclkbufg_3      
 HCKB_165_201/CLKOUT               td                    0.195       5.129 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=27)       0.265       5.394         _N29             
 CLMS_159_607/CLK                                                          r       pclk_led/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.114       5.508                          
 clock uncertainty                                      -0.050       5.458                          

 Recovery time                                          -0.116       5.342                          

 Data required time                                                  5.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.342                          
 Data arrival time                                                   2.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : pclk_led_cnt[26]/opit_0_inv_AQ_perm/RS
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.393
  Launch Clock Delay      :  1.639
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.295       1.639         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.141       1.780 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       0.871       2.651         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMS_159_577/RSCO                 td                    0.052       2.703 r       pclk_led_cnt[12]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.703         ntR1480          
 CLMS_159_583/RSCO                 td                    0.049       2.752 r       pclk_led_cnt[16]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.752         ntR1479          
 CLMS_159_589/RSCO                 td                    0.049       2.801 r       pclk_led_cnt[20]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.801         ntR1478          
 CLMS_159_595/RSCO                 td                    0.049       2.850 r       pclk_led_cnt[24]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.850         ntR1477          
 CLMS_159_601/RSCI                                                         r       pclk_led_cnt[26]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.850         Logic Levels: 4  
                                                                                   Logic: 0.340ns(28.076%), Route: 0.871ns(71.924%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       4.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       4.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       4.934         ntclkbufg_3      
 HCKB_165_201/CLKOUT               td                    0.195       5.129 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=27)       0.264       5.393         _N29             
 CLMS_159_601/CLK                                                          r       pclk_led_cnt[26]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.114       5.507                          
 clock uncertainty                                      -0.050       5.457                          

 Recovery time                                          -0.116       5.341                          

 Data required time                                                  5.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.341                          
 Data arrival time                                                   2.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/RSTB
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.395
  Launch Clock Delay      :  1.656
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.312       1.656         _N28             
 CLMA_231_660/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_231_660/CR0                  tco                   0.141       1.797 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=32)       1.011       2.808         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/s_mem_rst_n
 DRM_250_522/RSTB[1]                                                       f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/RSTB

 Data arrival time                                                   2.808         Logic Levels: 0  
                                                                                   Logic: 0.141ns(12.240%), Route: 1.011ns(87.760%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       4.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       4.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       4.934         ntclkbufg_3      
 HCKB_165_221/CLKOUT               td                    0.195       5.129 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=5)        0.266       5.395         _N27             
 DRM_250_522/CLKB[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.114       5.509                          
 clock uncertainty                                      -0.050       5.459                          

 Recovery time                                          -0.160       5.299                          

 Data required time                                                  5.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.299                          
 Data arrival time                                                   2.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[37]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.640
  Launch Clock Delay      :  1.376
  Clock Pessimism Removal :  -0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       0.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       0.934         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.247       1.376         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.123       1.499 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       0.174       1.673         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMA_219_738/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[37]/opit_0_inv/RS

 Data arrival time                                                   1.673         Logic Levels: 0  
                                                                                   Logic: 0.123ns(41.414%), Route: 0.174ns(58.586%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.296       1.640         _N28             
 CLMA_219_738/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[37]/opit_0_inv/CLK
 clock pessimism                                        -0.248       1.392                          
 clock uncertainty                                       0.000       1.392                          

 Removal time                                           -0.038       1.354                          

 Data required time                                                  1.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.354                          
 Data arrival time                                                   1.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[38]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.640
  Launch Clock Delay      :  1.376
  Clock Pessimism Removal :  -0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       0.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       0.934         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.247       1.376         _N28             
 CLMA_213_739/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CLK

 CLMA_213_739/CR0                  tco                   0.123       1.499 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl/CR0
                                   net (fanout=48)       0.174       1.673         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt
 CLMA_219_738/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[38]/opit_0_inv/RS

 Data arrival time                                                   1.673         Logic Levels: 0  
                                                                                   Logic: 0.123ns(41.414%), Route: 0.174ns(58.586%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.296       1.640         _N28             
 CLMA_219_738/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[38]/opit_0_inv/CLK
 clock pessimism                                        -0.248       1.392                          
 clock uncertainty                                       0.000       1.392                          

 Removal time                                           -0.038       1.354                          

 Data required time                                                  1.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.354                          
 Data arrival time                                                   1.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTA
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.654
  Launch Clock Delay      :  1.393
  Clock Pessimism Removal :  -0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk             
 USCM_167_324/CLKOUT               td                    0.097       0.600 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       0.934         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.264       1.393         _N28             
 CLMA_231_660/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_231_660/CR0                  tco                   0.123       1.516 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=32)       0.178       1.694         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/s_mem_rst_n
 DRM_226_642/RSTA[1]                                                       f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTA

 Data arrival time                                                   1.694         Logic Levels: 0  
                                                                                   Logic: 0.123ns(40.864%), Route: 0.178ns(59.136%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[1]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk             
 USCM_167_324/CLKOUT               td                    0.115       0.714 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.111         ntclkbufg_3      
 HCKB_165_803/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_19/CLKOUT
                                   net (fanout=103)      0.310       1.654         _N28             
 DRM_226_642/CLKA[1]                                                       r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 clock pessimism                                        -0.248       1.406                          
 clock uncertainty                                       0.000       1.406                          

 Removal time                                           -0.074       1.332                          

 Data required time                                                  1.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.332                          
 Data arrival time                                                   1.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.398
  Launch Clock Delay      :  1.652
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.308       1.652         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CORE_RST_N           tco                   0.743       2.395 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CORE_RST_N
                                   net (fanout=685)      2.422       4.817         core_rst_n       
 DRM_250_30/RSTB[0]                                                        f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.817         Logic Levels: 0  
                                                                                   Logic: 0.743ns(23.476%), Route: 2.422ns(76.524%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       8.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       8.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       8.934         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       9.129 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=26)       0.269       9.398         _N18             
 DRM_250_30/CLKB[0]                                                        r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.114       9.512                          
 clock uncertainty                                      -0.050       9.462                          

 Recovery time                                          -0.182       9.280                          

 Data required time                                                  9.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.280                          
 Data arrival time                                                   4.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[116]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.382
  Launch Clock Delay      :  1.652
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.308       1.652         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CORE_RST_N           tco                   0.743       2.395 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CORE_RST_N
                                   net (fanout=685)      2.274       4.669         core_rst_n       
 CLMA_243_103/RSCO                 td                    0.052       4.721 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[125]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.721         ntR782           
 CLMA_243_109/RSCO                 td                    0.049       4.770 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[126]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.770         ntR781           
 CLMA_243_115/RSCO                 td                    0.049       4.819 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[119]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.819         ntR780           
 CLMA_243_121/RSCI                                                         r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[116]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.819         Logic Levels: 3  
                                                                                   Logic: 0.893ns(28.197%), Route: 2.274ns(71.803%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       8.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       8.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       8.934         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       9.129 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=26)       0.253       9.382         _N18             
 CLMA_243_121/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[116]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.114       9.496                          
 clock uncertainty                                      -0.050       9.446                          

 Recovery time                                          -0.116       9.330                          

 Data required time                                                  9.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.330                          
 Data arrival time                                                   4.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[120]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.382
  Launch Clock Delay      :  1.652
  Clock Pessimism Removal :  0.114

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.308       1.652         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/CORE_RST_N           tco                   0.743       2.395 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/CORE_RST_N
                                   net (fanout=685)      2.274       4.669         core_rst_n       
 CLMA_243_103/RSCO                 td                    0.052       4.721 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[125]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.721         ntR782           
 CLMA_243_109/RSCO                 td                    0.049       4.770 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[126]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.770         ntR781           
 CLMA_243_115/RSCO                 td                    0.049       4.819 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[119]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.819         ntR780           
 CLMA_243_121/RSCI                                                         r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[120]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.819         Logic Levels: 3  
                                                                                   Logic: 0.893ns(28.197%), Route: 2.274ns(71.803%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       8.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       8.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       8.934         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       9.129 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=26)       0.253       9.382         _N18             
 CLMA_243_121/CLK                                                          r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[120]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.114       9.496                          
 clock uncertainty                                      -0.050       9.446                          

 Recovery time                                          -0.116       9.330                          

 Data required time                                                  9.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.330                          
 Data arrival time                                                   4.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[24]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.662
  Launch Clock Delay      :  1.389
  Clock Pessimism Removal :  -0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       0.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.260       1.389         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/PHY_RST_N            tco                   0.320       1.709 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PHY_RST_N
                                   net (fanout=37)       0.172       1.881         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
 CLMA_273_672/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[24]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.881         Logic Levels: 0  
                                                                                   Logic: 0.320ns(65.041%), Route: 0.172ns(34.959%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.318       1.662         _N15             
 CLMA_273_672/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[24]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.215       1.447                          
 clock uncertainty                                       0.000       1.447                          

 Removal time                                           -0.038       1.409                          

 Data required time                                                  1.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.409                          
 Data arrival time                                                   1.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.662
  Launch Clock Delay      :  1.389
  Clock Pessimism Removal :  -0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       0.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.260       1.389         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/PHY_RST_N            tco                   0.320       1.709 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PHY_RST_N
                                   net (fanout=37)       0.172       1.881         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
 CLMA_273_672/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.881         Logic Levels: 0  
                                                                                   Logic: 0.320ns(65.041%), Route: 0.172ns(34.959%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.318       1.662         _N15             
 CLMA_273_672/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.215       1.447                          
 clock uncertainty                                       0.000       1.447                          

 Removal time                                           -0.038       1.409                          

 Data required time                                                  1.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.409                          
 Data arrival time                                                   1.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[28]/opit_0_inv_L6Q_perm/RS
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.662
  Launch Clock Delay      :  1.389
  Clock Pessimism Removal :  -0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.503       0.503         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.097       0.600 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.934         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.195       1.129 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.260       1.389         _N15             
 PCIE_243_612/PCLK_DIV2                                                    r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PCLK_DIV2

 PCIE_243_612/PHY_RST_N            tco                   0.320       1.709 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop/PHY_RST_N
                                   net (fanout=37)       0.172       1.881         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
 CLMA_273_672/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[28]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.881         Logic Levels: 0  
                                                                                   Logic: 0.320ns(65.041%), Route: 0.172ns(34.959%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSSTLP_292_612/TCLK2FABRIC[0]                           0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst/P_TCLK2FABRIC
                                   net (fanout=1)        0.599       0.599         pclk_div2        
 USCM_167_318/CLKOUT               td                    0.115       0.714 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       1.111         ntclkbufg_0      
 HCKB_165_792/CLKOUT               td                    0.233       1.344 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1975)     0.318       1.662         _N15             
 CLMA_273_672/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[28]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.215       1.447                          
 clock uncertainty                                       0.000       1.447                          

 Removal time                                           -0.038       1.409                          

 Data required time                                                  1.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.409                          
 Data arrival time                                                   1.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/button_rstn_sync/sig_async_ff/opit_0_inv_srl/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.793
  Launch Clock Delay      :  0.929
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_170/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_26/CLKOUT
                                   net (fanout=21)       0.299       0.929         _N35             
 CLMS_159_223/CLK                                                          r       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK

 CLMS_159_223/Q0                   tco                   0.125       1.054 f       u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        1.513       2.567         sync_button_rst_n
 CLMA_237_666/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/button_rstn_sync/sig_async_ff/opit_0_inv_srl/RS

 Data arrival time                                                   2.567         Logic Levels: 0  
                                                                                   Logic: 0.125ns(7.631%), Route: 1.513ns(92.369%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      10.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195      10.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.264      10.793         _N34             
 CLMA_237_666/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/button_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
 clock pessimism                                         0.000      10.793                          
 clock uncertainty                                      -0.050      10.743                          

 Recovery time                                          -0.072      10.671                          

 Data required time                                                 10.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.671                          
 Data arrival time                                                   2.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/opit_0_L6Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.804
  Launch Clock Delay      :  0.948
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_231/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_27/CLKOUT
                                   net (fanout=139)      0.318       0.948         _N36             
 CLMA_237_570/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK

 CLMA_237_570/Q0                   tco                   0.125       1.073 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=65)       0.729       1.802         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_267_637/Y0                   td                    0.055       1.857 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=18)       0.397       2.254         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMA_285_648/RSCO                 td                    0.056       2.310 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       2.310         ntR1462          
 CLMA_285_654/RSCI                                                         r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/opit_0_L6Q_perm/RS

 Data arrival time                                                   2.310         Logic Levels: 2  
                                                                                   Logic: 0.236ns(17.327%), Route: 1.126ns(82.673%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      10.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195      10.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.275      10.804         _N34             
 CLMA_285_654/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.000      10.804                          
 clock uncertainty                                      -0.050      10.754                          

 Recovery time                                          -0.116      10.638                          

 Data required time                                                 10.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.638                          
 Data arrival time                                                   2.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RST/opit_0_L6Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.804
  Launch Clock Delay      :  0.948
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_231/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_27/CLKOUT
                                   net (fanout=139)      0.318       0.948         _N36             
 CLMA_237_570/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/CLK

 CLMA_237_570/Q0                   tco                   0.125       1.073 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=65)       0.729       1.802         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_267_637/Y0                   td                    0.055       1.857 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=18)       0.397       2.254         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMA_285_648/RSCO                 td                    0.056       2.310 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       2.310         ntR1462          
 CLMA_285_654/RSCI                                                         r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RST/opit_0_L6Q_perm/RS

 Data arrival time                                                   2.310         Logic Levels: 2  
                                                                                   Logic: 0.236ns(17.327%), Route: 1.126ns(82.673%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            10.000      10.000 r                        
 USCM_167_321/CLKOUT                                     0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334      10.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195      10.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.275      10.804         _N34             
 CLMA_285_654/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RST/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.000      10.804                          
 clock uncertainty                                      -0.050      10.754                          

 Recovery time                                          -0.116      10.638                          

 Data required time                                                 10.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.638                          
 Data arrival time                                                   2.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CLK
Endpoint    : u_refclk_perstn_debounce/cnt_rst[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.927
  Launch Clock Delay      :  0.779
  Clock Pessimism Removal :  -0.134

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.334         ref_clk          
 HCKB_165_210/CLKOUT               td                    0.195       0.529 r       HCKBROUTE_24/CLKOUT
                                   net (fanout=45)       0.250       0.779         _N33             
 CLMA_147_390/CLK                                                          r       u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CLK

 CLMA_147_390/CR0                  tco                   0.123       0.902 f       u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CR0
                                   net (fanout=9)        0.103       1.005         u_refclk_perstn_debounce/rstn_inner
 CLMA_147_397/RS                                                           f       u_refclk_perstn_debounce/cnt_rst[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.005         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_210/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_24/CLKOUT
                                   net (fanout=45)       0.297       0.927         _N33             
 CLMA_147_397/CLK                                                          r       u_refclk_perstn_debounce/cnt_rst[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.134       0.793                          
 clock uncertainty                                       0.000       0.793                          

 Removal time                                           -0.038       0.755                          

 Data required time                                                  0.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.755                          
 Data arrival time                                                   1.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CLK
Endpoint    : u_refclk_perstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.927
  Launch Clock Delay      :  0.779
  Clock Pessimism Removal :  -0.134

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.334         ref_clk          
 HCKB_165_210/CLKOUT               td                    0.195       0.529 r       HCKBROUTE_24/CLKOUT
                                   net (fanout=45)       0.250       0.779         _N33             
 CLMA_147_390/CLK                                                          r       u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CLK

 CLMA_147_390/CR0                  tco                   0.123       0.902 f       u_refclk_perstn_debounce/rs1/opit_0_inv_srl/CR0
                                   net (fanout=9)        0.103       1.005         u_refclk_perstn_debounce/rstn_inner
 CLMA_147_396/RS                                                           f       u_refclk_perstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.005         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_210/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_24/CLKOUT
                                   net (fanout=45)       0.297       0.927         _N33             
 CLMA_147_396/CLK                                                          r       u_refclk_perstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.134       0.793                          
 clock uncertainty                                       0.000       0.793                          

 Removal time                                           -0.038       0.755                          

 Data required time                                                  0.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.755                          
 Data arrival time                                                   1.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.949
  Launch Clock Delay      :  0.798
  Clock Pessimism Removal :  -0.134

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       0.334         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.195       0.529 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.269       0.798         _N34             
 CLMA_267_666/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK

 CLMA_267_666/CR0                  tco                   0.123       0.921 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_async_ff/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.165       1.086         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/ref_rst_n
 CLMA_267_660/RS                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/opit_0_inv/RS

 Data arrival time                                                   1.086         Logic Levels: 0  
                                                                                   Logic: 0.123ns(42.708%), Route: 0.165ns(57.292%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 USCM_167_321/CLKOUT                                     0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       0.397         ref_clk          
 HCKB_165_802/CLKOUT               td                    0.233       0.630 r       HCKBROUTE_25/CLKOUT
                                   net (fanout=308)      0.319       0.949         _N34             
 CLMA_267_660/CLK                                                          r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/opit_0_inv/CLK
 clock pessimism                                        -0.134       0.815                          
 clock uncertainty                                       0.000       0.815                          

 Removal time                                           -0.038       0.777                          

 Data required time                                                  0.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.777                          
 Data arrival time                                                   1.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L6Q_perm/CLK
Endpoint    : cmos1_8_16bit/pclk_div2/opit_0_inv/RS
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.791
  Launch Clock Delay      :  3.073
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.371       2.029         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.115       2.144 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.541         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.233       2.774 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.299       3.073         _N30             
 CLMA_147_210/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L6Q_perm/CLK

 CLMA_147_210/Q0                   tco                   0.119       3.192 r       cmos1_8_16bit/enble/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.313       3.505         cmos1_8_16bit/enble
 CLMS_153_223/RS                                                           r       cmos1_8_16bit/pclk_div2/opit_0_inv/RS

 Data arrival time                                                   3.505         Logic Levels: 0  
                                                                                   Logic: 0.119ns(27.546%), Route: 0.313ns(72.454%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.810      23.810 r                        
 T18                                                     0.000      23.810 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      23.860         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      24.305 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.305         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      24.378 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962      25.340         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035      25.375 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226      25.601         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/CLK                                                          r       cmos1_8_16bit/pclk_div2/opit_0_inv/CLK
 clock pessimism                                         0.246      25.847                          
 clock uncertainty                                      -0.250      25.597                          

 Recovery time                                          -0.116      25.481                          

 Data required time                                                 25.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.481                          
 Data arrival time                                                   3.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.976                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L6Q_perm/CLK
Endpoint    : cmos1_8_16bit/pclk_div2/opit_0_inv/RS
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.608  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.177
  Launch Clock Delay      :  2.539
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.094       1.662         nt_cmos1_pclk    
 USCM_167_282/CLKOUT               td                    0.097       1.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.093         ntclkbufg_4      
 HCKB_165_168/CLKOUT               td                    0.195       2.288 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=38)       0.251       2.539         _N30             
 CLMA_147_210/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L6Q_perm/CLK

 CLMA_147_210/Q0                   tco                   0.109       2.648 f       cmos1_8_16bit/enble/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.243       2.891         cmos1_8_16bit/enble
 CLMS_153_223/RS                                                           f       cmos1_8_16bit/pclk_div2/opit_0_inv/RS

 Data arrival time                                                   2.891         Logic Levels: 0  
                                                                                   Logic: 0.109ns(30.966%), Route: 0.243ns(69.034%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/CLK                                                          r       cmos1_8_16bit/pclk_div2/opit_0_inv/CLK
 clock pessimism                                        -0.246       1.931                          
 clock uncertainty                                       0.200       2.131                          

 Removal time                                           -0.038       2.093                          

 Data required time                                                  2.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.093                          
 Data arrival time                                                   2.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.564
  Launch Clock Delay      :  3.052
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_223/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_30/CLKOUT
                                   net (fanout=2)        0.313       3.052         _N39             
 CLMA_285_402/CLK                                                          r       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_402/CR0                  tco                   0.141       3.193 f       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       1.462       4.655         u_ddr3/u_ddrphy_top/rst_seq_rstn
 CLMA_285_54/RS                                                            f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv/RS

 Data arrival time                                                   4.655         Logic Levels: 0  
                                                                                   Logic: 0.141ns(8.796%), Route: 1.462ns(91.204%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481      41.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029      41.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      41.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097      41.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334      42.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195      42.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.273      42.564         _N37             
 CLMA_285_54/CLK                                                           r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv/CLK
 clock pessimism                                         0.347      42.911                          
 clock uncertainty                                      -0.150      42.761                          

 Recovery time                                          -0.072      42.689                          

 Data required time                                                 42.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.689                          
 Data arrival time                                                   4.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.557
  Launch Clock Delay      :  3.052
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_223/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_30/CLKOUT
                                   net (fanout=2)        0.313       3.052         _N39             
 CLMA_285_402/CLK                                                          r       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_402/CR0                  tco                   0.141       3.193 f       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       1.012       4.205         u_ddr3/u_ddrphy_top/rst_seq_rstn
 CLMA_279_192/RSCO                 td                    0.052       4.257 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.257         ntR1412          
 CLMA_279_198/RSCO                 td                    0.049       4.306 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.306         ntR1411          
 CLMA_279_204/RSCI                                                         r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.306         Logic Levels: 2  
                                                                                   Logic: 0.242ns(19.298%), Route: 1.012ns(80.702%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481      41.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029      41.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      41.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097      41.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334      42.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195      42.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.266      42.557         _N37             
 CLMA_279_204/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.347      42.904                          
 clock uncertainty                                      -0.150      42.754                          

 Recovery time                                          -0.116      42.638                          

 Data required time                                                 42.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.638                          
 Data arrival time                                                   4.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.557
  Launch Clock Delay      :  3.052
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_223/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_30/CLKOUT
                                   net (fanout=2)        0.313       3.052         _N39             
 CLMA_285_402/CLK                                                          r       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_402/CR0                  tco                   0.141       3.193 f       u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       1.012       4.205         u_ddr3/u_ddrphy_top/rst_seq_rstn
 CLMA_279_192/RSCO                 td                    0.052       4.257 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.257         ntR1412          
 CLMA_279_198/RSCO                 td                    0.049       4.306 r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.306         ntR1411          
 CLMA_279_204/RSCI                                                         r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.306         Logic Levels: 2  
                                                                                   Logic: 0.242ns(19.298%), Route: 1.012ns(80.702%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 V4                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098      40.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564      40.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073      40.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481      41.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029      41.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      41.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097      41.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334      42.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195      42.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.266      42.557         _N37             
 CLMA_279_204/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.347      42.904                          
 clock uncertainty                                      -0.150      42.754                          

 Recovery time                                          -0.116      42.638                          

 Data required time                                                 42.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.638                          
 Data arrival time                                                   4.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.062
  Launch Clock Delay      :  2.565
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481       1.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029       1.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097       1.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       2.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195       2.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.274       2.565         _N37             
 CLMA_279_246/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_279_246/CR0                  tco                   0.123       2.688 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.103       2.791         u_ddr3/u_ddrphy_top/logic_rstn
 CLMA_279_252/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/RS

 Data arrival time                                                   2.791         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.323       3.062         _N37             
 CLMA_279_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl/CLK
 clock pessimism                                        -0.481       2.581                          
 clock uncertainty                                       0.000       2.581                          

 Removal time                                           -0.038       2.543                          

 Data required time                                                  2.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.543                          
 Data arrival time                                                   2.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d1/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.062
  Launch Clock Delay      :  2.565
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481       1.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029       1.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097       1.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       2.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195       2.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.274       2.565         _N37             
 CLMA_279_246/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_279_246/CR0                  tco                   0.123       2.688 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.103       2.791         u_ddr3/u_ddrphy_top/logic_rstn
 CLMA_279_252/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d1/opit_0_inv_srl/RS

 Data arrival time                                                   2.791         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.323       3.062         _N37             
 CLMA_279_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d1/opit_0_inv_srl/CLK
 clock pessimism                                        -0.481       2.581                          
 clock uncertainty                                       0.000       2.581                          

 Removal time                                           -0.038       2.543                          

 Data required time                                                  2.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.543                          
 Data arrival time                                                   2.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.062
  Launch Clock Delay      :  2.565
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.481       1.216         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.029       1.245 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.665         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.097       1.762 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       2.096         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.195       2.291 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.274       2.565         _N37             
 CLMA_279_246/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_279_246/CR0                  tco                   0.123       2.688 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.103       2.791         u_ddr3/u_ddrphy_top/logic_rstn
 CLMA_279_252/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3/opit_0_inv/RS

 Data arrival time                                                   2.791         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.585       1.430         nt_sys_clk       
 GPLL_295_463/CLKOUT0              td                    0.063       1.493 r       u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.994         u_ddr3/u_ddrphy_top/rst_gpll_clkout0
 USCM_167_327/CLKOUT               td                    0.115       2.109 r       u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       2.506         u_ddr3/u_ddrphy_top/rst_clk
 HCKB_165_182/CLKOUT               td                    0.233       2.739 r       HCKBROUTE_28/CLKOUT
                                   net (fanout=120)      0.323       3.062         _N37             
 CLMA_279_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3/opit_0_inv/CLK
 clock pessimism                                        -0.481       2.581                          
 clock uncertainty                                       0.000       2.581                          

 Removal time                                           -0.038       2.543                          

 Data required time                                                  2.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.543                          
 Data arrival time                                                   2.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.358
  Launch Clock Delay      :  4.437
  Clock Pessimism Removal :  0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.318       4.437         _N11             
 CLMA_237_330/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_237_330/CR3                  tco                   0.140       4.577 f       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=19)       0.754       5.331         ddr_init_done    
 CLMA_159_276/Y0                   td                    0.070       5.401 f       N70/gateop_LUT6DL5_perm/L6
                                   net (fanout=74)       1.536       6.937         N70              
 DRM_40_612/RSTB[0]                                                        f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]

 Data arrival time                                                   6.937         Logic Levels: 1  
                                                                                   Logic: 0.210ns(8.400%), Route: 2.290ns(91.600%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       8.281 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.281         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       8.354 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       8.517         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       8.597 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       8.815         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       8.912 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.159         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       9.185 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.185         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       9.257 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.257         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       9.648 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.068         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097      10.165 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334      10.499         ddr_core_clk     
 HCKB_165_782/CLKOUT               td                    0.195      10.694 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=2)        0.283      10.977         _N12             
 DRM_40_612/CLKB[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.943      11.920                          
 clock uncertainty                                      -0.150      11.770                          

 Recovery time                                          -0.182      11.588                          

 Data required time                                                 11.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.588                          
 Data arrival time                                                   6.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.358
  Launch Clock Delay      :  4.437
  Clock Pessimism Removal :  0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.318       4.437         _N11             
 CLMA_237_330/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_237_330/CR3                  tco                   0.140       4.577 f       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=19)       0.754       5.331         ddr_init_done    
 CLMA_159_276/Y0                   td                    0.070       5.401 f       N70/gateop_LUT6DL5_perm/L6
                                   net (fanout=74)       1.403       6.804         N70              
 DRM_40_582/RSTB[0]                                                        f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]

 Data arrival time                                                   6.804         Logic Levels: 1  
                                                                                   Logic: 0.210ns(8.872%), Route: 2.157ns(91.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       8.281 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.281         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       8.354 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       8.517         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       8.597 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       8.815         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       8.912 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.159         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       9.185 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.185         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       9.257 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.257         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       9.648 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.068         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097      10.165 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334      10.499         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.195      10.694 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.283      10.977         _N10             
 DRM_40_582/CLKB[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.943      11.920                          
 clock uncertainty                                      -0.150      11.770                          

 Recovery time                                          -0.182      11.588                          

 Data required time                                                 11.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.588                          
 Data arrival time                                                   6.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.335
  Launch Clock Delay      :  4.437
  Clock Pessimism Removal :  0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.318       4.437         _N11             
 CLMA_237_330/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_237_330/CR3                  tco                   0.140       4.577 f       u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=19)       0.754       5.331         ddr_init_done    
 CLMA_159_276/Y0                   td                    0.070       5.401 f       N70/gateop_LUT6DL5_perm/L6
                                   net (fanout=74)       0.864       6.265         N70              
 CLMA_69_397/RSCO                  td                    0.057       6.322 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.322         ntR280           
 CLMA_69_403/RSCO                  td                    0.051       6.373 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.373         ntR279           
 CLMA_69_409/RSCO                  td                    0.051       6.424 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       6.424         ntR278           
 CLMA_69_415/RSCI                                                          f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   6.424         Logic Levels: 4  
                                                                                   Logic: 0.369ns(18.571%), Route: 1.618ns(81.429%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 V4                                                      0.000       7.619 r       sys_clk (port)   
                                   net (fanout=1)        0.098       7.717         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       8.281 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.281         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       8.354 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       8.517         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       8.597 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       8.815         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       8.912 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.159         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       9.185 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.185         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       9.257 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.257         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       9.648 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.068         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097      10.165 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334      10.499         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.195      10.694 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.260      10.954         _N10             
 CLMA_69_415/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.943      11.897                          
 clock uncertainty                                      -0.150      11.747                          

 Recovery time                                          -0.072      11.675                          

 Data required time                                                 11.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.675                          
 Data arrival time                                                   6.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.448
  Launch Clock Delay      :  3.357
  Clock Pessimism Removal :  -0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       0.898         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       0.978 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       1.196         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       1.293 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.540         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       1.566 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.566         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       1.638 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.638         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       2.029 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.449         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097       2.546 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334       2.880         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.195       3.075 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.282       3.357         _N1              
 CLMA_285_288/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_288/CR0                  tco                   0.123       3.480 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=72)       0.224       3.704         u_ddr3/u_ddrphy_top/ddrphy_dll_rst_n
 CLMA_279_306/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.704         Logic Levels: 0  
                                                                                   Logic: 0.123ns(35.447%), Route: 0.224ns(64.553%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.329       4.448         _N11             
 CLMA_279_306/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.943       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Removal time                                           -0.038       3.467                          

 Data required time                                                  3.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.467                          
 Data arrival time                                                   3.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.448
  Launch Clock Delay      :  3.357
  Clock Pessimism Removal :  -0.943

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       0.898         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       0.978 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       1.196         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       1.293 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.540         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       1.566 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.566         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       1.638 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.638         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       2.029 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.449         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097       2.546 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334       2.880         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.195       3.075 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.282       3.357         _N1              
 CLMA_285_288/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_288/CR0                  tco                   0.123       3.480 f       u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=72)       0.224       3.704         u_ddr3/u_ddrphy_top/ddrphy_dll_rst_n
 CLMS_279_307/RS                                                           f       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.704         Logic Levels: 0  
                                                                                   Logic: 0.123ns(35.447%), Route: 0.224ns(64.553%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_230/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1501)     0.329       4.448         _N11             
 CLMS_279_307/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.943       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Removal time                                           -0.038       3.467                          

 Data required time                                                  3.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.467                          
 Data arrival time                                                   3.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv_srl/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.329
  Clock Pessimism Removal :  -1.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.564       0.662 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.662         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.073       0.735 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.163       0.898         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.080       0.978 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.218       1.196         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.097       1.293 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.540         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.026       1.566 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.566         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.072       1.638 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.638         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.391       2.029 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.449         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.097       2.546 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.334       2.880         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.195       3.075 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.254       3.329         _N10             
 CLMS_159_355/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMS_159_355/CR0                  tco                   0.123       3.452 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=627)      0.104       3.556         u_CORES/u_debug_core_0/resetn
 CLMA_159_360/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv_srl/RS

 Data arrival time                                                   3.556         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.185%), Route: 0.104ns(45.815%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_200/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=930)      0.302       4.421         _N10             
 CLMA_159_360/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv_srl/CLK
 clock pessimism                                        -1.077       3.344                          
 clock uncertainty                                       0.000       3.344                          

 Removal time                                           -0.038       3.306                          

 Data required time                                                  3.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.306                          
 Data arrival time                                                   3.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.879
  Launch Clock Delay      :  3.431
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.135       3.431         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.125       3.556 f       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       1.708       5.264         wr_rst_sync[1]   
 DRM_40_612/RSTA[0]                                                        f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/RSTA[0]

 Data arrival time                                                   5.264         Logic Levels: 0  
                                                                                   Logic: 0.125ns(6.819%), Route: 1.708ns(93.181%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      48.115 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.115         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      48.188 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962      49.150         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035      49.185 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226      49.411         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103      49.514 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.985      50.499         cmos1_pclk_16bit 
 DRM_40_612/CLKA[0]                                                        r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.402      50.901                          
 clock uncertainty                                      -0.250      50.651                          

 Recovery time                                          -0.179      50.472                          

 Data required time                                                 50.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 50.472                          
 Data arrival time                                                   5.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.208                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.739
  Launch Clock Delay      :  3.431
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.135       3.431         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.125       3.556 f       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       1.249       4.805         wr_rst_sync[1]   
 CLMA_57_396/RSCO                  td                    0.057       4.862 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_srl/RSCO
                                   net (fanout=4)        0.000       4.862         ntR1084          
 CLMA_57_402/RSCO                  td                    0.051       4.913 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.913         ntR1083          
 CLMA_57_408/RSCO                  td                    0.051       4.964 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.964         ntR1082          
 CLMA_57_414/RSCO                  td                    0.051       5.015 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       5.015         ntR1081          
 CLMA_57_420/RSCI                                                          f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.015         Logic Levels: 4  
                                                                                   Logic: 0.335ns(21.149%), Route: 1.249ns(78.851%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      48.115 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.115         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      48.188 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962      49.150         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035      49.185 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226      49.411         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103      49.514 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.845      50.359         cmos1_pclk_16bit 
 CLMA_57_420/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.402      50.761                          
 clock uncertainty                                      -0.250      50.511                          

 Recovery time                                          -0.072      50.439                          

 Data required time                                                 50.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 50.439                          
 Data arrival time                                                   5.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.424                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.799
  Launch Clock Delay      :  3.431
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.135       3.431         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.125       3.556 f       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       1.249       4.805         wr_rst_sync[1]   
 CLMA_57_396/RSCO                  td                    0.057       4.862 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_srl/RSCO
                                   net (fanout=4)        0.000       4.862         ntR1084          
 CLMA_57_402/RSCO                  td                    0.051       4.913 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.913         ntR1083          
 CLMA_57_408/RSCO                  td                    0.051       4.964 f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.964         ntR1082          
 CLMA_57_414/RSCI                                                          f       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   4.964         Logic Levels: 3  
                                                                                   Logic: 0.284ns(18.526%), Route: 1.249ns(81.474%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        47.620      47.620 r                        
 T18                                                     0.000      47.620 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050      47.670         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445      48.115 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      48.115         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073      48.188 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962      49.150         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035      49.185 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226      49.411         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103      49.514 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.905      50.419         cmos1_pclk_16bit 
 CLMA_57_414/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.402      50.821                          
 clock uncertainty                                      -0.250      50.571                          

 Recovery time                                          -0.072      50.499                          

 Data required time                                                 50.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 50.499                          
 Data arrival time                                                   4.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.535                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962       1.530         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035       1.565 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226       1.791         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103       1.894 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.891       2.785         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.103       2.888 r       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       0.400       3.288         wr_rst_sync[1]   
 CLMA_69_420/RS                                                            r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/RS

 Data arrival time                                                   3.288         Logic Levels: 0  
                                                                                   Logic: 0.103ns(20.477%), Route: 0.400ns(79.523%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.042       3.338         cmos1_pclk_16bit 
 CLMA_69_420/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/CLK
 clock pessimism                                        -0.402       2.936                          
 clock uncertainty                                       0.200       3.136                          

 Removal time                                           -0.076       3.060                          

 Data required time                                                  3.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.060                          
 Data arrival time                                                   3.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_srl/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962       1.530         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035       1.565 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226       1.791         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103       1.894 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.891       2.785         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.103       2.888 r       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       0.400       3.288         wr_rst_sync[1]   
 CLMA_69_420/RS                                                            r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_srl/RS

 Data arrival time                                                   3.288         Logic Levels: 0  
                                                                                   Logic: 0.103ns(20.477%), Route: 0.400ns(79.523%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.042       3.338         cmos1_pclk_16bit 
 CLMA_69_420/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_srl/CLK
 clock pessimism                                        -0.402       2.936                          
 clock uncertainty                                       0.200       3.136                          

 Removal time                                           -0.076       3.060                          

 Data required time                                                  3.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.060                          
 Data arrival time                                                   3.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_sync[1]/opit_0/CLK
Endpoint    : u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.445       0.495 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.495         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.073       0.568 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.962       1.530         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.035       1.565 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.226       1.791         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.103       1.894 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      0.891       2.785         cmos1_pclk_16bit 
 CLMS_57_331/CLK                                                           r       wr_rst_sync[1]/opit_0/CLK

 CLMS_57_331/Q0                    tco                   0.103       2.888 r       wr_rst_sync[1]/opit_0/Q
                                   net (fanout=16)       0.400       3.288         wr_rst_sync[1]   
 CLMA_69_420/RS                                                            r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/RS

 Data arrival time                                                   3.288         Logic Levels: 0  
                                                                                   Logic: 0.103ns(20.477%), Route: 0.400ns(79.523%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.050       0.050         cmos1_pclk       
 IOBS_0_54/DIN                     td                    0.521       0.571 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         cmos1_pclk_ibuf/ntD
 IOLHR_16_54/DI_TO_CLK             td                    0.087       0.658 r       cmos1_pclk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.195       1.853         nt_cmos1_pclk    
 CLMS_153_223/Y0                   td                    0.040       1.893 r       cmos1_8_16bit/N6/gateop_perm/L6
                                   net (fanout=1)        0.284       2.177         cmos1_8_16bit/pclk_IOCLKBUF
 CLMS_153_223/Q0                   tco                   0.119       2.296 r       cmos1_8_16bit/pclk_div2/opit_0_inv/Q
                                   net (fanout=198)      1.042       3.338         cmos1_pclk_16bit 
 CLMA_69_420/CLK                                                           r       u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/CLK
 clock pessimism                                        -0.402       2.936                          
 clock uncertainty                                       0.200       3.136                          

 Removal time                                           -0.076       3.060                          

 Data required time                                                  3.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.060                          
 Data arrival time                                                   3.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : ddr_mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.197       1.042         nt_sys_clk       
 MRCKB_289_150/CLKOUT_U_P          td                    0.095       1.137 r       u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.260       1.397         u_ddr3/u_ddrphy_top/pll_refclk
 RCKB_291_150/CLKOUT               td                    0.115       1.512 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.812         u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_295_1/CLKOUTPHY              td                    0.039       1.851 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.851         u_ddr3/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_296_4/CLKOUT     td                    0.088       1.939 r       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.939         u_ddr3/u_ddrphy_top/phy_sysclk_fb
 GPLL_7_157/CLKOUT0                                      0.934       2.873 r       u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.374         u_ddr3/u_ddrphy_top/gpll_clkout0
 USCM_167_276/CLKOUT               td                    0.115       3.489 r       u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.397       3.886         ddr_core_clk     
 HCKB_165_190/CLKOUT               td                    0.233       4.119 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=953)      0.314       4.433         _N1              
 CLMA_231_252/CLK                                                          r       u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMA_231_252/CR3                  tco                   0.140       4.573 f       u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.392       4.965         u_ddr3/u_ddrphy_top/calib_rst
 CLMA_243_301/CR0                  td                    0.165       5.130 f       u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[21]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.449       5.579         nt_ddr_mem_rst_n 
 IOLHR_292_300/DO_P                td                    0.353       5.932 f       ddr_mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       5.932         ddr_mem_rst_n_obuf/ntO
 IOBS_300_300/PAD                  td                    0.753       6.685 f       ddr_mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.092       6.777         ddr_mem_rst_n    
 T3                                                                        f       ddr_mem_rst_n (port)

 Data arrival time                                                   6.777         Logic Levels: 3  
                                                                                   Logic: 1.411ns(60.196%), Route: 0.933ns(39.804%)
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
Endpoint    : cmos1_reset (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.388       1.233         nt_sys_clk       
 GPLL_295_157/CLKOUT1              td                    0.065       1.298 r       u_PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.799         clk_50M          
 USCM_167_273/CLKOUT               td                    0.115       1.914 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.311         ntclkbufg_5      
 HCKB_165_163/CLKOUT               td                    0.233       2.544 r       HCKBROUTE_23/CLKOUT
                                   net (fanout=17)       0.325       2.869         _N32             
 CLMA_45_252/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK

 CLMA_45_252/Q0                    tco                   0.125       2.994 f       power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.782       3.776         nt_cmos2_reset   
 IOLHR_16_132/DO_P                 td                    0.353       4.129 f       cmos1_reset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.129         cmos1_reset_obuf/ntO
 IOBD_0_132/PAD                    td                    2.007       6.136 f       cmos1_reset_obuf/opit_0/O
                                   net (fanout=1)        0.086       6.222         cmos1_reset      
 V18                                                                       f       cmos1_reset (port)

 Data arrival time                                                   6.222         Logic Levels: 2  
                                                                                   Logic: 2.485ns(74.113%), Route: 0.868ns(25.887%)
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : cmos1_scl (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V4                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.098       0.098         sys_clk          
 IOBD_300_162/DIN                  td                    0.660       0.758 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.758         sys_clk_ibuf/ntD 
 IOLHR_292_162/DI_TO_CLK           td                    0.087       0.845 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.153       0.998         nt_sys_clk       
 RCKB_291_153/CLKOUT               td                    0.115       1.113 r       BUFROUTE_0/CLKOUT
                                   net (fanout=11)       0.306       1.419         _N14             
 CLMA_243_73/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_73/CR2                   tco                   0.141       1.560 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=42)       0.799       2.359         coms1_reg_config/clock_20k
 CLMA_243_186/Y1                   td                    0.125       2.484 f       coms1_reg_config/u1/N23[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        1.144       3.628         nt_cmos1_scl     
 IOLHR_16_66/DO_P                  td                    0.353       3.981 f       cmos1_scl_iobuf/opit_1/DO_P
                                   net (fanout=1)        0.000       3.981         cmos1_scl_iobuf/ntO
 IOBS_0_66/PAD                     td                    2.022       6.003 f       cmos1_scl_iobuf/opit_0/O
                                   net (fanout=1)        0.082       6.085         cmos1_scl        
 R14                                                                       f       cmos1_scl (port) 

 Data arrival time                                                   6.085         Logic Levels: 3  
                                                                                   Logic: 2.641ns(56.601%), Route: 2.025ns(43.399%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[7] (port)
Endpoint    : cmos1_d_d0[7]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB21                                                    0.000       0.000 r       cmos1_data[7] (port)
                                   net (fanout=1)        0.119       0.119         cmos1_data[7]    
 IOBD_0_186/DIN                    td                    0.445       0.564 r       cmos1_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.564         cmos1_data_ibuf[7]/ntD
 IOLHR_16_186/DI_TO_CLK            td                    0.073       0.637 r       cmos1_data_ibuf[7]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.311       0.948         nt_cmos1_data[7] 
 CLMA_21_240/M2                                                            r       cmos1_d_d0[7]/opit_0/D

 Data arrival time                                                   0.948         Logic Levels: 2  
                                                                                   Logic: 0.518ns(54.641%), Route: 0.430ns(45.359%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[5] (port)
Endpoint    : cmos1_d_d0[5]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB22                                                    0.000       0.000 r       cmos1_data[5] (port)
                                   net (fanout=1)        0.119       0.119         cmos1_data[5]    
 IOBS_0_180/DIN                    td                    0.445       0.564 r       cmos1_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.564         cmos1_data_ibuf[5]/ntD
 IOLHR_16_180/DI_TO_CLK            td                    0.073       0.637 r       cmos1_data_ibuf[5]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.325       0.962         nt_cmos1_data[5] 
 CLMA_21_240/CD                                                            r       cmos1_d_d0[5]/opit_0/D

 Data arrival time                                                   0.962         Logic Levels: 2  
                                                                                   Logic: 0.518ns(53.846%), Route: 0.444ns(46.154%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[1] (port)
Endpoint    : cmos1_d_d0[1]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AA19                                                    0.000       0.000 r       cmos1_data[1] (port)
                                   net (fanout=1)        0.099       0.099         cmos1_data[1]    
 IOBD_0_120/DIN                    td                    0.445       0.544 r       cmos1_data_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.544         cmos1_data_ibuf[1]/ntD
 IOLHR_16_120/DI_TO_CLK            td                    0.073       0.617 r       cmos1_data_ibuf[1]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.428       1.045         nt_cmos1_data[1] 
 CLMA_21_240/DD                                                            r       cmos1_d_d0[1]/opit_0/D

 Data arrival time                                                   1.045         Logic Levels: 2  
                                                                                   Logic: 0.518ns(49.569%), Route: 0.527ns(50.431%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.430       2.000           0.570           High Pulse Width  DRM_226_672/CLKA[1]     u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 1.430       2.000           0.570           Low Pulse Width   DRM_226_672/CLKA[1]     u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 1.430       2.000           0.570           High Pulse Width  DRM_226_672/CLKB[1]     u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
====================================================================================================

{pclk_div2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.430       4.000           0.570           High Pulse Width  DRM_250_366/CLKB[0]     u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 3.430       4.000           0.570           Low Pulse Width   DRM_250_366/CLKB[0]     u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 3.430       4.000           0.570           High Pulse Width  DRM_250_216/CLKB[1]     u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.800       5.000           0.200           High Pulse Width  CLMS_51_325/CLK         ref_led/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 4.800       5.000           0.200           Low Pulse Width   CLMS_51_325/CLK         ref_led/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 4.800       5.000           0.200           High Pulse Width  CLMA_147_367/CLK        ref_led_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.800      20.000          0.200           High Pulse Width  CLMA_243_73/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 19.800      20.000          0.200           Low Pulse Width   CLMA_243_73/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm/CLK
 19.800      20.000          0.200           High Pulse Width  CLMA_243_61/CLK         coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.705      11.905          0.200           High Pulse Width  CLMA_27_252/CLK         cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/CLK
 11.705      11.905          0.200           Low Pulse Width   CLMA_27_252/CLK         cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm/CLK
 11.705      11.905          0.200           High Pulse Width  CLMA_33_240/CLK         cmos1_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{rst_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.800      20.000          0.200           High Pulse Width  CLMS_255_163/CLK        u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 19.800      20.000          0.200           Low Pulse Width   CLMS_255_163/CLK        u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 19.800      20.000          0.200           High Pulse Width  CLMA_261_181/CLK        u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ddrphy_sysclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.239       3.809           0.570           High Pulse Width  DRM_250_120/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 3.239       3.809           0.570           High Pulse Width  DRM_40_90/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKA[0]
 3.239       3.809           0.570           High Pulse Width  DRM_40_120/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/gopdrm_36k/CLKA[0]
====================================================================================================

{phy_dq_clk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.011       0.476           0.465           High Pulse Width  DDR_PHY_297_159/PHY_CLK_B_N
                                                                                       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.011       0.476           0.465           Low Pulse Width   DDR_PHY_297_159/PHY_CLK_B_N
                                                                                       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.011       0.476           0.465           High Pulse Width  TSERDES_299_159/SERCLK  u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.659       3.809           2.150           Low Pulse Width   DDRPHY_CPD_297_4/PPLL_SYSCLK
                                                                                       u_ddr3/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 1.660       3.810           2.150           High Pulse Width  DDRPHY_CPD_297_4/PPLL_SYSCLK
                                                                                       u_ddr3/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 2.209       3.809           1.600           Low Pulse Width   TSERDES_299_159/OCLKDIV u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{phy_dq_clk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.011       0.476           0.465           High Pulse Width  DDR_PHY_297_307/PHY_CLK_B_N
                                                                                       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.011       0.476           0.465           Low Pulse Width   DDR_PHY_297_307/PHY_CLK_B_N
                                                                                       u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.011       0.476           0.465           Low Pulse Width   TSERDES_299_308/SERCLK  u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.209       3.809           1.600           Low Pulse Width   IOLHR_292_318/ICLKDIV   u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.209       3.809           1.600           Low Pulse Width   IOLHR_292_318/OCLKDIV   u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
 2.209       3.809           1.600           Low Pulse Width   IOLHR_292_324/ICLKDIV   u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1/ICLKDIV
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 23.240      23.810          0.570           High Pulse Width  DRM_40_582/CLKA[0]      u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 23.240      23.810          0.570           Low Pulse Width   DRM_40_582/CLKA[0]      u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 23.240      23.810          0.570           Low Pulse Width   DRM_40_612/CLKA[0]      u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
====================================================================================================

{sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width  CLMA_45_414/CLK         power_on_delay_inst/camera_pwnd_reg/opit_0_L6Q_LUT6DL5Q_perm/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_45_414/CLK         power_on_delay_inst/camera_pwnd_reg/opit_0_L6Q_LUT6DL5Q_perm/CLK
 9.800       10.000          0.200           High Pulse Width  CLMA_45_252/CLK         power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm/CLK
====================================================================================================

{sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.430       5.000           0.570           High Pulse Width  DRM_226_246/CLKB[0]     u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 4.430       5.000           0.570           Low Pulse Width   DRM_226_246/CLKB[0]     u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 4.430       5.000           0.570           High Pulse Width  DRM_226_306/CLKB[0]     u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           Low Pulse Width   DRM_250_120/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           High Pulse Width  DRM_250_120/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           High Pulse Width  DRM_40_90/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_45_247/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_45_247/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_45_247/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                             
+---------------------------------------------------------------------------------------------------------------------+
| Input      | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/place_route/pcie_dma_test_pnr.adf       
| Output     | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/report_timing/pcie_dma_test_rtp.adf     
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/report_timing/pcie_dma_test.rtr         
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/report_timing/rtr.db                    
+---------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,393 MB
Total CPU time to report_timing completion : 0h:0m:20s
Process Total CPU time to report_timing completion : 0h:0m:22s
Total real time to report_timing completion : 0h:0m:22s
