<def f='llvm/llvm/include/llvm/CodeGen/MachineDominators.h' l='126' ll='143' type='bool llvm::MachineDominatorTree::dominates(const llvm::MachineInstr * A, const llvm::MachineInstr * B) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineDominators.h' l='124'>// dominates - Return true if A dominates B. This performs the
  // special checks necessary if A and B are in the same basic block.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='427' u='c' c='_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='485' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='502' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='503' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='514' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='524' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1744' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1755' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2292' u='c' c='_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1976' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='196' u='c' c='_ZN4llvm3rdf8Liveness18getAllReachingDefsENS0_11RegisterRefENS0_8NodeAddrIPNS0_7RefNodeEEEbbRKNS0_12RegisterAggrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='207' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='210' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp' l='105' u='c' c='_ZL20replaceDominatedUsesRN4llvm17MachineBasicBlockERNS_12MachineInstrEjjRKNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='428' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
