// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module CSRFile(
  input         clock,
                reset,
                io_ungated_clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [11:0] io_rw_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [2:0]  io_rw_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_rw_rdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [63:0] io_rw_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [31:0] io_decode_0_inst,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_decode_0_rocc_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_read_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_write_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_write_flush,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_system_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_virtual_access_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_decode_0_virtual_system_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_csr_stall,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_eret,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_singleStep,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_cease,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_wfi,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_status_isa,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_status_dv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_v,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_mpv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_gva,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_status_mpp,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_status_mpie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_status_mie,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [33:0] io_evec,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_retire,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [63:0] io_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [33:0] io_pc,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_tval,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_gva,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_time,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input         io_rocc_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_interrupt_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_bp_0_control_action,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_bp_0_control_tmatch,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_bp_0_control_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_bp_0_control_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_bp_0_control_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [32:0] io_bp_0_address,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [1:0]  io_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
                io_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [29:0] io_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_inhibit_cycle,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  input  [31:0] io_inst_0,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_trace_0_valid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [33:0] io_trace_0_iaddr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [31:0] io_trace_0_insn,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output        io_trace_0_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
  output [63:0] io_customCSRs_0_value	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
);

  wire [63:0] _io_rw_rdata_WIRE;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  reg         io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1143:31]
  wire        _io_singleStep_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:984:34]
  reg         reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg  [1:0]  reg_mstatus_mpp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  reg         reg_dcsr_ebreakm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg  [2:0]  reg_dcsr_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg         reg_dcsr_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg         reg_dcsr_step;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
  reg         reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26]
  reg  [33:0] reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20]
  reg  [63:0] reg_dscratch0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
  reg         reg_singleStepped;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:30]
  reg         reg_bp_0_control_dmode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg  [1:0]  reg_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg  [32:0] reg_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  reg         reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [1:0]  reg_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg         reg_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [29:0] reg_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  reg  [63:0] reg_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [33:0] reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21]
  reg  [63:0] reg_mcause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27]
  reg  [33:0] reg_mtval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:22]
  reg  [63:0] reg_mscratch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25]
  reg  [31:0] reg_mtvec;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:510:31]
  reg         reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54]
  reg  [2:0]  reg_mcountinhibit;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34]
  reg  [5:0]  small_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [63:0] value = {large_0, small_0};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  reg  [5:0]  small_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [63:0] value_1 = {large_1, small_1};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [15:0] read_mip = {2'h0, io_rocc_interrupt, 1'h0, io_interrupts_meip, 3'h0, io_interrupts_mtip, 3'h0, io_interrupts_msip, 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :602:22, :612:51, :641:32, :662:27, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :948:62, :992:39]
  wire [15:0] _GEN = reg_mie[15:0] & read_mip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :602:22, :606:56]
  wire [15:0] m_interrupts = reg_mstatus_mie ? _GEN : 16'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :606:56, :612:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [29:0] _GEN_0 = {reg_pmp_0_addr[28:0], reg_pmp_0_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_1 = {reg_pmp_1_addr[28:0], reg_pmp_1_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_2 = {reg_pmp_2_addr[28:0], reg_pmp_2_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_3 = {reg_pmp_3_addr[28:0], reg_pmp_3_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_4 = {reg_pmp_4_addr[28:0], reg_pmp_4_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_5 = {reg_pmp_5_addr[28:0], reg_pmp_5_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_6 = {reg_pmp_6_addr[28:0], reg_pmp_6_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_7 = {reg_pmp_7_addr[28:0], reg_pmp_7_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  reg  [63:0] reg_misa;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25]
  wire [31:0] _read_mtvec_T_5 = reg_mtvec & {24'hFFFFFF, ~(reg_mtvec[0] ? 8'hFE : 8'h2)};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47, :510:31, :1643:{39,41}, generators/rocket-chip/src/main/scala/util/package.scala:166:{35,37,41}]
  wire [33:0] _io_evec_T_20 = ~reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :1642:28]
  wire [1:0]  _GEN_8 = {~(reg_misa[2]), 1'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :640:25, :900:91, :929:105, :986:37, :1642:{36,45}]
  wire [33:0] _GEN_9 = ~{_io_evec_T_20[33:2], _io_evec_T_20[1:0] | _GEN_8};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1642:{26,28,31,36}]
  wire [33:0] _io_evec_T_10 = ~reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20, :1642:28]
  wire [33:0] _GEN_10 = ~{_io_evec_T_10[33:2], _io_evec_T_10[1:0] | _GEN_8};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1642:{26,28,31,36}]
  reg  [63:0] reg_custom_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43]
  wire [11:0] decoded_decoded_invInputs = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] _decoded_decoded_T = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_2 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_4 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_6 = {io_rw_addr[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_8 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_68 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_70 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_72 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_74 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_78 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_82 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_84 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_86 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_88 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_90 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_92 = {io_rw_addr[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_94 = {decoded_decoded_invInputs[0], io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_96 = {io_rw_addr[0], io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_116 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_118 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_122 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_124 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_126 = {io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _decoded_decoded_T_128 = {io_rw_addr[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_decoded_T_130 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_decoded_T_132 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [63:0] _wdata_T_2 = (io_rw_cmd[1] ? _io_rw_rdata_WIRE : 64'h0) | io_rw_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{9,13,30}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [63:0] _wdata_T_6 = ~((&(io_rw_cmd[1:0])) ? io_rw_wdata : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{41,45,49,55}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        system_insn = io_rw_cmd == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [11:0] _GEN_11 = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire        insn_call = system_insn & (&{_GEN_11[0], _GEN_11[1], _GEN_11[2], _GEN_11[3], _GEN_11[4], _GEN_11[5], _GEN_11[6], _GEN_11[7], _GEN_11[8], _GEN_11[9], _GEN_11[10], _GEN_11[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, :878:83, src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:{53,70}]
  wire        insn_break = system_insn & (&{io_rw_addr[0], _GEN_11[1], _GEN_11[2], _GEN_11[3], _GEN_11[4], _GEN_11[5], _GEN_11[6], _GEN_11[7], _GEN_11[8], _GEN_11[9], _GEN_11[10], _GEN_11[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, :878:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        insn_ret = system_insn & (|{&{_GEN_11[2], _GEN_11[3], _GEN_11[4], _GEN_11[5], _GEN_11[6], _GEN_11[7], io_rw_addr[8], io_rw_addr[9], _GEN_11[10], _GEN_11[11]}, &{io_rw_addr[10], _GEN_11[11]}});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, :878:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [9:0]  decoded_invInputs_1 = ~(io_decode_0_inst[31:22]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [31:0] _GEN_12 = {27'h0, io_decode_0_inst[24:20]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, :896:28, :897:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_3 = 32'h0 >> _GEN_12;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47, :897:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_6 = 32'h0 >> _GEN_12;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47, :897:70, :899:63]
  wire        csr_exists =
    io_decode_0_inst[31:20] == 12'h7A0 | io_decode_0_inst[31:20] == 12'h7A1 | io_decode_0_inst[31:20] == 12'h7A2 | io_decode_0_inst[31:20] == 12'h7A3 | io_decode_0_inst[31:20] == 12'h301 | io_decode_0_inst[31:20] == 12'h300 | io_decode_0_inst[31:20] == 12'h305 | io_decode_0_inst[31:20] == 12'h344 | io_decode_0_inst[31:20] == 12'h304 | io_decode_0_inst[31:20] == 12'h340 | io_decode_0_inst[31:20] == 12'h341 | io_decode_0_inst[31:20] == 12'h343 | io_decode_0_inst[31:20] == 12'h342 | io_decode_0_inst[31:20] == 12'hF14 | io_decode_0_inst[31:20] == 12'h7B0 | io_decode_0_inst[31:20] == 12'h7B1 | io_decode_0_inst[31:20] == 12'h7B2 | io_decode_0_inst[31:20] == 12'h320 | io_decode_0_inst[31:20] == 12'hB00 | io_decode_0_inst[31:20] == 12'hB02 | io_decode_0_inst[31:20] == 12'h323 | io_decode_0_inst[31:20] == 12'hB03 | io_decode_0_inst[31:20] == 12'hC03 | io_decode_0_inst[31:20] == 12'h324 | io_decode_0_inst[31:20] == 12'hB04 | io_decode_0_inst[31:20] == 12'hC04 | io_decode_0_inst[31:20] == 12'h325 | io_decode_0_inst[31:20] == 12'hB05 | io_decode_0_inst[31:20] == 12'hC05 | io_decode_0_inst[31:20] == 12'h326 | io_decode_0_inst[31:20] == 12'hB06 | io_decode_0_inst[31:20] == 12'hC06 | io_decode_0_inst[31:20] == 12'h327 | io_decode_0_inst[31:20] == 12'hB07 | io_decode_0_inst[31:20] == 12'hC07 | io_decode_0_inst[31:20] == 12'h328 | io_decode_0_inst[31:20] == 12'hB08 | io_decode_0_inst[31:20] == 12'hC08 | io_decode_0_inst[31:20] == 12'h329 | io_decode_0_inst[31:20] == 12'hB09 | io_decode_0_inst[31:20] == 12'hC09 | io_decode_0_inst[31:20] == 12'h32A | io_decode_0_inst[31:20] == 12'hB0A | io_decode_0_inst[31:20] == 12'hC0A | io_decode_0_inst[31:20] == 12'h32B | io_decode_0_inst[31:20] == 12'hB0B | io_decode_0_inst[31:20] == 12'hC0B | io_decode_0_inst[31:20] == 12'h32C | io_decode_0_inst[31:20] == 12'hB0C | io_decode_0_inst[31:20] == 12'hC0C | io_decode_0_inst[31:20] == 12'h32D | io_decode_0_inst[31:20] == 12'hB0D | io_decode_0_inst[31:20] == 12'hC0D | io_decode_0_inst[31:20] == 12'h32E | io_decode_0_inst[31:20] == 12'hB0E
    | io_decode_0_inst[31:20] == 12'hC0E | io_decode_0_inst[31:20] == 12'h32F | io_decode_0_inst[31:20] == 12'hB0F | io_decode_0_inst[31:20] == 12'hC0F | io_decode_0_inst[31:20] == 12'h330 | io_decode_0_inst[31:20] == 12'hB10 | io_decode_0_inst[31:20] == 12'hC10 | io_decode_0_inst[31:20] == 12'h331 | io_decode_0_inst[31:20] == 12'hB11 | io_decode_0_inst[31:20] == 12'hC11 | io_decode_0_inst[31:20] == 12'h332 | io_decode_0_inst[31:20] == 12'hB12 | io_decode_0_inst[31:20] == 12'hC12 | io_decode_0_inst[31:20] == 12'h333 | io_decode_0_inst[31:20] == 12'hB13 | io_decode_0_inst[31:20] == 12'hC13 | io_decode_0_inst[31:20] == 12'h334 | io_decode_0_inst[31:20] == 12'hB14 | io_decode_0_inst[31:20] == 12'hC14 | io_decode_0_inst[31:20] == 12'h335 | io_decode_0_inst[31:20] == 12'hB15 | io_decode_0_inst[31:20] == 12'hC15 | io_decode_0_inst[31:20] == 12'h336 | io_decode_0_inst[31:20] == 12'hB16 | io_decode_0_inst[31:20] == 12'hC16 | io_decode_0_inst[31:20] == 12'h337 | io_decode_0_inst[31:20] == 12'hB17 | io_decode_0_inst[31:20] == 12'hC17 | io_decode_0_inst[31:20] == 12'h338 | io_decode_0_inst[31:20] == 12'hB18 | io_decode_0_inst[31:20] == 12'hC18 | io_decode_0_inst[31:20] == 12'h339 | io_decode_0_inst[31:20] == 12'hB19 | io_decode_0_inst[31:20] == 12'hC19 | io_decode_0_inst[31:20] == 12'h33A | io_decode_0_inst[31:20] == 12'hB1A | io_decode_0_inst[31:20] == 12'hC1A | io_decode_0_inst[31:20] == 12'h33B | io_decode_0_inst[31:20] == 12'hB1B | io_decode_0_inst[31:20] == 12'hC1B | io_decode_0_inst[31:20] == 12'h33C | io_decode_0_inst[31:20] == 12'hB1C | io_decode_0_inst[31:20] == 12'hC1C | io_decode_0_inst[31:20] == 12'h33D | io_decode_0_inst[31:20] == 12'hB1D | io_decode_0_inst[31:20] == 12'hC1D | io_decode_0_inst[31:20] == 12'h33E | io_decode_0_inst[31:20] == 12'hB1E | io_decode_0_inst[31:20] == 12'hC1E | io_decode_0_inst[31:20] == 12'h33F | io_decode_0_inst[31:20] == 12'hB1F | io_decode_0_inst[31:20] == 12'hC1F | io_decode_0_inst[31:20] == 12'hC00 | io_decode_0_inst[31:20] == 12'hC02 | io_decode_0_inst[31:20] == 12'h3A0
    | io_decode_0_inst[31:20] == 12'h3A2 | io_decode_0_inst[31:20] == 12'h3B0 | io_decode_0_inst[31:20] == 12'h3B1 | io_decode_0_inst[31:20] == 12'h3B2 | io_decode_0_inst[31:20] == 12'h3B3 | io_decode_0_inst[31:20] == 12'h3B4 | io_decode_0_inst[31:20] == 12'h3B5 | io_decode_0_inst[31:20] == 12'h3B6 | io_decode_0_inst[31:20] == 12'h3B7 | io_decode_0_inst[31:20] == 12'h3B8 | io_decode_0_inst[31:20] == 12'h3B9 | io_decode_0_inst[31:20] == 12'h3BA | io_decode_0_inst[31:20] == 12'h3BB | io_decode_0_inst[31:20] == 12'h3BC | io_decode_0_inst[31:20] == 12'h3BD | io_decode_0_inst[31:20] == 12'h3BE | io_decode_0_inst[31:20] == 12'h3BF | io_decode_0_inst[31:20] == 12'h7C1 | io_decode_0_inst[31:20] == 12'hF12 | io_decode_0_inst[31:20] == 12'hF11 | io_decode_0_inst[31:20] == 12'hF13 | io_decode_0_inst[31:20] == 12'hF15;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:791:50, :882:27, :884:{93,111}, generators/rocket-chip/src/main/scala/util/package.scala:205:47]
  wire [5:0]  io_decode_0_read_illegal_invInputs = ~(io_decode_0_inst[31:26]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] io_decode_0_write_flush_addr_m = {io_decode_0_inst[31:30], io_decode_0_inst[29:20] | 10'h300};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, :884:93, :916:25]
  wire [63:0] cause = insn_call ? {60'h0, {3'h1, ~reg_mstatus_v} - 4'h8} : insn_break ? 64'h3 : io_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :878:83, :943:{8,40,45}, :944:14, :1004:79]
  wire        _causeIsDebugTrigger_T_2 = cause[7:0] == 8'hE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:943:8, :945:25, :946:53]
  wire        causeIsDebugInt = cause[63] & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:943:8, :946:{30,39,53}]
  wire        causeIsDebugTrigger = ~(cause[63]) & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:943:8, :946:{30,53}, :947:{29,44}]
  wire        trapToDebug = reg_singleStepped | causeIsDebugInt | causeIsDebugTrigger | ~(cause[63]) & insn_break & reg_dcsr_ebreakm | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :480:26, :484:30, :878:83, :943:8, :946:{30,39}, :947:44, :948:{27,56}, :949:119]
  wire        _exception_T = insn_call | insn_break;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83, :983:24]
  assign _io_singleStep_output = reg_dcsr_step & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :480:26, :911:45, :984:34]
  wire        _io_trace_0_exception_output = _exception_T | io_exception;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:983:24, :1003:43]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
    wire [2:0] _GEN_13 = {1'h0, {1'h0, insn_ret} + {1'h0, insn_call}} + {1'h0, {1'h0, insn_break} + {1'h0, io_exception}};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :612:51, :878:83, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39, :1004:18]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
      if (~reset & (|(_GEN_13[2:1]))) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:{9,18,79}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
          $error("Assertion failed: these conditions must be mutually exclusive\n    at CSR.scala:1004 assert(PopCount(insn_ret :: insn_call :: insn_break :: io.exception :: Nil) <= 1.U, \"these conditions must be mutually exclusive\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1004:9]
      end
      if (~reset & ~(~reg_singleStepped | ~io_retire)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:30, :1004:9, :1013:{9,10,29,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1013:9]
          $error("Assertion failed\n    at CSR.scala:1013 assert(!reg_singleStepped || io.retire === 0.U)\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1013:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1013:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1013:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_14 = io_rw_addr[10] & io_rw_addr[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1115:{43,48,61}]
  wire        _io_csr_stall_output = reg_wfi | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54, :1142:27, :1143:31]
  wire [63:0] _io_rw_rdata_T_137 = ((&_decoded_decoded_T_116) ? {4'h2, reg_bp_0_control_dmode, 46'h40000000000, reg_bp_0_control_action, 3'h0, reg_bp_0_control_tmatch, 4'h8, reg_bp_0_control_x, reg_bp_0_control_w, reg_bp_0_control_r} : 64'h0) | ((&_decoded_decoded_T_118) ? {{31{reg_bp_0_address[32]}}, reg_bp_0_address} : 64'h0) | ((&_decoded_decoded_T_2) ? reg_misa : 64'h0) | ((&_decoded_decoded_T) ? {24'h800000, reg_mstatus_mpv, reg_mstatus_gva, 25'hC, reg_mstatus_mpp, 3'h0, reg_mstatus_mpie, 3'h0, reg_mstatus_mie, 3'h0} : 64'h0) | ((&_decoded_decoded_T_6) ? {32'h0, _read_mtvec_T_5} : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47, :393:28, :490:19, :640:25, :641:32, :647:48, :1454:67, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}, :130:15, :155:13, :166:35, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _io_rw_rdata_T_143 = {_io_rw_rdata_T_137[63:16], _io_rw_rdata_T_137[15:0] | ((&{io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]}) ? read_mip : 16'h0)} | ((&_decoded_decoded_T_4) ? reg_mie : 64'h0) | ((&_decoded_decoded_T_68) ? reg_mscratch : 64'h0) | ((&_decoded_decoded_T_70) ? {{30{_GEN_9[33]}}, _GEN_9} : 64'h0) | ((&_decoded_decoded_T_74) ? {{30{reg_mtval[33]}}, reg_mtval} : 64'h0) | ((&_decoded_decoded_T_72) ? reg_mcause : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :504:27, :505:22, :507:25, :602:22, :1642:26, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [63:0] _io_rw_rdata_T_147 = {_io_rw_rdata_T_143[63:32], {_io_rw_rdata_T_143[31:1], _io_rw_rdata_T_143[0] | (&{decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) & io_hartid} | ((&_decoded_decoded_T_122) ? {16'h4000, reg_dcsr_ebreakm, 6'h0, reg_dcsr_cause, reg_dcsr_v, 2'h0, reg_dcsr_step, 2'h3} : 32'h0)} | ((&_decoded_decoded_T_124) ? {{30{_GEN_10[33]}}, _GEN_10} : 64'h0) | ((&_decoded_decoded_T_126) ? reg_dscratch0 : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :389:47, :401:25, :482:26, :550:41, :641:32, :662:27, :948:62, :991:24, :1642:26, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [63:0] _io_rw_rdata_T_241 = {_io_rw_rdata_T_147[63:3], _io_rw_rdata_T_147[2:0] | ((&_decoded_decoded_T_8) ? reg_mcountinhibit : 3'h0)} | ((&_decoded_decoded_T_130) ? value_1 : 64'h0) | ((&_decoded_decoded_T_132) ? value : 64'h0) | ((&{decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? value_1 : 64'h0) | ((&{decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? value : 64'h0) | ((&_decoded_decoded_T_78) ? {reg_pmp_7_cfg_l, 2'h0, reg_pmp_7_cfg_a, reg_pmp_7_cfg_x, reg_pmp_7_cfg_w, reg_pmp_7_cfg_r, reg_pmp_6_cfg_l, 2'h0, reg_pmp_6_cfg_a, reg_pmp_6_cfg_x, reg_pmp_6_cfg_w, reg_pmp_6_cfg_r, reg_pmp_5_cfg_l, 2'h0, reg_pmp_5_cfg_a, reg_pmp_5_cfg_x, reg_pmp_5_cfg_w, reg_pmp_5_cfg_r, reg_pmp_4_cfg_l, 2'h0, reg_pmp_4_cfg_a, reg_pmp_4_cfg_x, reg_pmp_4_cfg_w, reg_pmp_4_cfg_r, reg_pmp_3_cfg_l, 2'h0, reg_pmp_3_cfg_a, reg_pmp_3_cfg_x, reg_pmp_3_cfg_w, reg_pmp_3_cfg_r, reg_pmp_2_cfg_l, 2'h0, reg_pmp_2_cfg_a, reg_pmp_2_cfg_x, reg_pmp_2_cfg_w, reg_pmp_2_cfg_r, reg_pmp_1_cfg_l, 2'h0, reg_pmp_1_cfg_a, reg_pmp_1_cfg_x, reg_pmp_1_cfg_w, reg_pmp_1_cfg_r, reg_pmp_0_cfg_l, 2'h0, reg_pmp_0_cfg_a, reg_pmp_0_cfg_x, reg_pmp_0_cfg_w, reg_pmp_0_cfg_r} : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :582:34, :641:32, :662:27, :948:62, generators/rocket-chip/src/main/scala/util/Counters.scala:55:30, generators/rocket-chip/src/main/scala/util/package.scala:37:27, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [29:0] _GEN_15 = _io_rw_rdata_T_241[29:0] | ((&_decoded_decoded_T_82) ? reg_pmp_0_addr : 30'h0) | ((&_decoded_decoded_T_84) ? reg_pmp_1_addr : 30'h0) | ((&_decoded_decoded_T_86) ? reg_pmp_2_addr : 30'h0) | ((&_decoded_decoded_T_88) ? reg_pmp_3_addr : 30'h0) | ((&_decoded_decoded_T_90) ? reg_pmp_4_addr : 30'h0) | ((&_decoded_decoded_T_92) ? reg_pmp_5_addr : 30'h0) | ((&_decoded_decoded_T_94) ? reg_pmp_6_addr : 30'h0) | ((&_decoded_decoded_T_96) ? reg_pmp_7_addr : 30'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :550:41, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign _io_rw_rdata_WIRE = ((&_decoded_decoded_T_128) ? reg_custom_0 : 64'h0) | {_io_rw_rdata_T_241[63:30], _GEN_15[29:1], _GEN_15[0] | (&{decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]})} | ((&{io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) ? 64'h20181004 : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        _csr_wen_T_4 = io_rw_cmd == 3'h6 | (&io_rw_cmd) | io_rw_cmd == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [5:0]  _GEN_16 = _wdata_T_2[5:0] & _wdata_T_6[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:67:11]
  wire [47:0] _newBPC_WIRE = ((io_rw_cmd[1] ? {reg_bp_0_control_dmode, 46'h40000000000, reg_bp_0_control_action} : 48'h0) | io_rw_wdata[59:12]) & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata[59:12] : 48'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :1454:67, :1620:{9,13,30,39,41,45,49,55}]
  wire        dMode = _newBPC_WIRE[47] & reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :1454:96, :1455:38, :1620:39]
  wire [6:0]  nextSmall = {1'h0, small_0} + {6'h0, io_retire};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :550:41, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire        _GEN_17 = ~insn_ret | _GEN_14;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83, :1018:20, :1096:19, :1098:48, :1115:48]
  wire [31:0] _new_dcsr_WIRE = _wdata_T_2[31:0] & _wdata_T_6[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1266:52, :1620:{30,39,41}]
  wire [63:0] _reg_bp_0_control_WIRE_1 = _wdata_T_2 & _wdata_T_6;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{30,39,41}]
  wire [33:0] epc = {io_pc[33:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39, :1641:31]
  wire        _GEN_18 = _io_trace_0_exception_output & trapToDebug & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :911:45, :949:119, :1003:43, :1018:20, :1019:24, :1020:25, :1022:19]
  wire        _GEN_19 = ~_io_trace_0_exception_output | trapToDebug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :949:119, :1003:43, :1018:20, :1019:24]
  wire [33:0] _GEN_20 = {_reg_bp_0_control_WIRE_1[33:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39, :1263:51, :1620:39]
  wire        _GEN_21 = ~reg_bp_0_control_dmode | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :490:19, :1435:{39,57}]
  wire        _GEN_22 = _csr_wen_T_4 & _GEN_21 & (&_decoded_decoded_T_116);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1205:18, :1435:{57,72}, :1447:44, :1448:24, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE = _wdata_T_2[7:0] & _wdata_T_6[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:73, :1620:{30,39,41}]
  wire        _GEN_23 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:{60,76}, :1469:17, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [29:0] _GEN_24 = _wdata_T_2[29:0] & _wdata_T_6[29:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1477:18, :1620:{30,39,41}]
  wire [7:0]  _newCfg_WIRE_1 = _wdata_T_2[15:8] & _wdata_T_6[15:8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_25 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:{60,76}, :1469:17, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_2 = _wdata_T_2[23:16] & _wdata_T_6[23:16];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_26 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:{60,76}, :1469:17, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_3 = _wdata_T_2[31:24] & _wdata_T_6[31:24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_27 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:{60,76}, :1469:17, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_4 = _wdata_T_2[39:32] & _wdata_T_6[39:32];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_28 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:{60,76}, :1469:17, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_5 = _wdata_T_2[47:40] & _wdata_T_6[47:40];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_29 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:{60,76}, :1469:17, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_6 = _wdata_T_2[55:48] & _wdata_T_6[55:48];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:{29,73}, :1620:{30,39,41}]
  wire        _GEN_30 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:{60,76}, :1469:17, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        _GEN_31 = reg_pmp_7_cfg_l & ~(reg_pmp_7_cfg_a[1]) & reg_pmp_7_cfg_a[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:62]
  wire [7:0]  _newCfg_WIRE_7 = _wdata_T_2[63:56] & _wdata_T_6[63:56];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1468:29, :1620:{30,39,41}]
  wire        _GEN_32 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:{60,76}, :1469:17, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _reg_misa_T = ~_reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1244:25, :1620:39]
  always @(posedge clock) begin
    if (reset) begin
      reg_mstatus_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_mstatus_mpv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_mstatus_gva <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :991:24]
      reg_mstatus_mpie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_mstatus_mie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_dcsr_ebreakm <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_dcsr_cause <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :641:32]
      reg_dcsr_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_dcsr_step <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_debug <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :480:26, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_bp_0_control_dmode <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_bp_0_control_action <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_bp_0_control_x <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_bp_0_control_w <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_bp_0_control_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :490:19, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_0_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_0_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :641:32, :662:27, :948:62]
      reg_pmp_1_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_1_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :641:32, :662:27, :948:62]
      reg_pmp_2_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_2_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :641:32, :662:27, :948:62]
      reg_pmp_3_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_3_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :641:32, :662:27, :948:62]
      reg_pmp_4_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_4_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :641:32, :662:27, :948:62]
      reg_pmp_5_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_5_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :641:32, :662:27, :948:62]
      reg_pmp_6_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_6_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :641:32, :662:27, :948:62]
      reg_pmp_7_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      reg_pmp_7_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :491:20, :641:32, :662:27, :948:62]
      reg_mcause <= 64'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, src/main/scala/chisel3/util/Mux.scala:30:73]
      reg_mtvec <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:389:47, :510:31]
      reg_mcountinhibit <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :641:32]
      small_0 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:41, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_0 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
      reg_misa <= 64'h8000000000801105;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25]
      reg_custom_0 <= 64'h208;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43]
      io_status_cease_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39, :1143:31]
    end
    else begin
      reg_mstatus_v <= ~insn_ret & (~_io_trace_0_exception_output | trapToDebug & reg_debug) & reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :480:26, :878:83, :949:119, :1003:43, :1018:20, :1019:24, :1020:25, :1029:31, :1096:19, :1098:48]
      reg_mstatus_mpv <= _GEN_17 & (_GEN_19 ? reg_mstatus_mpv : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24, :1096:19, :1098:48]
      if (_GEN_19) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
        reg_mstatus_gva <= io_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
      if (_GEN_17 & _GEN_19) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24, :1096:19, :1098:48, :1115:66, :1120:65]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24, :1096:19, :1098:48, :1115:66, :1120:65]
        reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :393:28, :991:24]
      if (_csr_wen_T_4 & (&_decoded_decoded_T)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1096:19, :1205:18, :1209:39, :1211:23, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mstatus_mpie <= _reg_bp_0_control_WIRE_1[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
        reg_mstatus_mie <= _reg_bp_0_control_WIRE_1[3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1210:39, :1620:39]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1096:19, :1205:18, :1209:39, :1211:23]
        reg_mstatus_mpie <= insn_ret & ~_GEN_14 | (_GEN_19 ? reg_mstatus_mpie : reg_mstatus_mie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :878:83, :1018:20, :1019:24, :1096:19, :1098:48, :1115:{48,66}, :1120:65]
        if (_GEN_17)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48]
          reg_mstatus_mie <= _GEN_19 & reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :1018:20, :1019:24]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1096:19, :1098:48]
          reg_mstatus_mie <= reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
      end
      if (_csr_wen_T_4 & (&_decoded_decoded_T_122)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1205:18, :1302:38, :1304:23, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_dcsr_ebreakm <= _new_dcsr_WIRE[15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1266:52, :1303:38, :1620:39]
        reg_dcsr_step <= _new_dcsr_WIRE[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :1266:52, :1303:38, :1620:39]
      end
      if (_GEN_18) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :1018:20, :1019:24, :1020:25, :1022:19]
        reg_dcsr_cause <= reg_singleStepped ? 3'h4 : {1'h0, causeIsDebugInt ? 2'h3 : causeIsDebugTrigger ? 2'h2 : 2'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :401:25, :484:30, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :946:39, :947:44, :991:24, :992:39, :1024:{30,58,90}, :1043:44, :1643:39, src/main/scala/chisel3/util/Mux.scala:50:70]
        reg_dcsr_v <= reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :401:25]
      end
      reg_debug <= ~(insn_ret & _GEN_14) & (_GEN_18 | reg_debug);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :878:83, :1018:20, :1019:24, :1020:25, :1022:19, :1096:19, :1098:48, :1115:{48,66}, :1118:17]
      if (_GEN_22) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1205:18, :1435:72, :1447:44, :1448:24]
        reg_bp_0_control_dmode <= dMode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1455:38]
        reg_bp_0_control_action <= dMode & _newBPC_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1454:96, :1455:38, :1457:{51,71,120}, :1620:39]
        reg_bp_0_control_x <= _reg_bp_0_control_WIRE_1[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
        reg_bp_0_control_w <= _reg_bp_0_control_WIRE_1[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
        reg_bp_0_control_r <= _reg_bp_0_control_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
      end
      if (_GEN_23) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_0_cfg_l <= _newCfg_WIRE[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1620:39]
        reg_pmp_0_cfg_a <= _newCfg_WIRE[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1620:39]
      end
      if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_1_cfg_l <= _newCfg_WIRE_1[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_1_cfg_a <= _newCfg_WIRE_1[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_26) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_2_cfg_l <= _newCfg_WIRE_2[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_2_cfg_a <= _newCfg_WIRE_2[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_27) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_3_cfg_l <= _newCfg_WIRE_3[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_3_cfg_a <= _newCfg_WIRE_3[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_28) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_4_cfg_l <= _newCfg_WIRE_4[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_4_cfg_a <= _newCfg_WIRE_4[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_5_cfg_l <= _newCfg_WIRE_5[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_5_cfg_a <= _newCfg_WIRE_5[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_30) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_6_cfg_l <= _newCfg_WIRE_6[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_6_cfg_a <= _newCfg_WIRE_6[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_GEN_32) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
        reg_pmp_7_cfg_l <= _newCfg_WIRE_7[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
        reg_pmp_7_cfg_a <= _newCfg_WIRE_7[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      end
      if (_csr_wen_T_4 & (&_decoded_decoded_T_72))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1205:18, :1267:{40,53}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcause <= _reg_bp_0_control_WIRE_1 & 64'h800000000000000F;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, :1267:62, :1620:39]
      else if (_GEN_19) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :504:27, :1018:20, :1019:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, :1018:20, :1019:24]
        reg_mcause <= cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, :943:8]
      if (_csr_wen_T_4 & (&_decoded_decoded_T_6))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:510:31, :1205:18, :1266:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mtvec <= _new_dcsr_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:510:31, :1266:52, :1620:39]
      if (_csr_wen_T_4 & (&_decoded_decoded_T_8))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :1205:18, :1287:{47,67}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcountinhibit <= _wdata_T_2[2:0] & _wdata_T_6[2:0] & 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :1287:{67,76}, :1620:{30,39,41}, src/main/scala/chisel3/util/Mux.scala:50:70]
      if (_csr_wen_T_4 & (&_decoded_decoded_T_132)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1205:18, :1638:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        small_0 <= _GEN_16;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
        large_0 <= _wdata_T_2[63:6] & _wdata_T_6[63:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1205:18, :1638:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11]
        if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :584:75]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:584:75]
          small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall[6] & ~(reg_mcountinhibit[2]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :584:75, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
          large_0 <= large_0 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
      if (_csr_wen_T_4 & (&_decoded_decoded_T_2) & (~(io_pc[1]) | _wdata_T_2[2] & _wdata_T_6[2]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :1205:18, :1238:36, :1242:{35,41,45,53,66}, :1244:20, :1620:{30,39,41}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_misa <= ~{_reg_misa_T[63:4], _reg_misa_T[3:0] | {~(_wdata_T_2[5] & _wdata_T_6[5]), 3'h0}} & 64'h1005 | reg_misa & 64'hFFFFFFFFFFFFEFFA;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :641:32, :1240:20, :1244:{23,25,32,35,38,55,62,73,75}, :1620:{30,39,41}]
      if (_csr_wen_T_4 & (&_decoded_decoded_T_128))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43, :1205:18, :1482:35, :1483:13, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_custom_0 <= _reg_bp_0_control_WIRE_1 & 64'h208 | reg_custom_0 & 64'hFFFFFFFFFFFFFDF7;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43, :1483:{23,31,38,40}, :1620:39]
      io_status_cease_r <= system_insn & (&{io_rw_addr[2], _GEN_11[3], _GEN_11[4], _GEN_11[5], _GEN_11[6], _GEN_11[7], io_rw_addr[8], io_rw_addr[9], _GEN_11[10], _GEN_11[11]}) | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:861:31, :878:83, :1143:31, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_124))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1205:18, :1311:{42,52}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dpc <= _GEN_20;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20, :1263:51]
    else if (_GEN_18)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :1018:20, :1019:24, :1020:25, :1022:19]
      reg_dpc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20, :1641:31]
    if (_csr_wen_T_4 & (&_decoded_decoded_T_126))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1205:18, :1312:{43,59}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dscratch0 <= _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1620:39]
    reg_singleStepped <= _io_singleStep_output & (io_retire | _io_trace_0_exception_output | reg_singleStepped);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:30, :984:34, :1003:43, :1010:{36,56}, :1011:{25,45}]
    if (_GEN_22)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1205:18, :1435:72, :1447:44, :1448:24]
      reg_bp_0_control_tmatch <= _reg_bp_0_control_WIRE_1[8:7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1448:41, :1620:39]
    if (_csr_wen_T_4 & _GEN_21 & (&_decoded_decoded_T_118))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1205:18, :1435:{57,72}, :1436:{44,57}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_bp_0_address <= _wdata_T_2[32:0] & _wdata_T_6[32:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19, :1436:57, :1620:{30,39,41}]
    if (_GEN_23) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_0_cfg_x <= _newCfg_WIRE[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1620:39]
      reg_pmp_0_cfg_w <= _newCfg_WIRE[1] & _newCfg_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1471:31, :1620:39]
      reg_pmp_0_cfg_r <= _newCfg_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:73, :1620:39]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_82) & ~(reg_pmp_0_cfg_l | reg_pmp_1_cfg_l & ~(reg_pmp_1_cfg_a[1]) & reg_pmp_1_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_0_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_1_cfg_x <= _newCfg_WIRE_1[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_1_cfg_w <= _newCfg_WIRE_1[1] & _newCfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_1_cfg_r <= _newCfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_84) & ~(reg_pmp_1_cfg_l | reg_pmp_2_cfg_l & ~(reg_pmp_2_cfg_a[1]) & reg_pmp_2_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_1_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_26) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_2_cfg_x <= _newCfg_WIRE_2[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_2_cfg_w <= _newCfg_WIRE_2[1] & _newCfg_WIRE_2[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_2_cfg_r <= _newCfg_WIRE_2[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_86) & ~(reg_pmp_2_cfg_l | reg_pmp_3_cfg_l & ~(reg_pmp_3_cfg_a[1]) & reg_pmp_3_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_2_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_27) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_3_cfg_x <= _newCfg_WIRE_3[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_3_cfg_w <= _newCfg_WIRE_3[1] & _newCfg_WIRE_3[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_3_cfg_r <= _newCfg_WIRE_3[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_88) & ~(reg_pmp_3_cfg_l | reg_pmp_4_cfg_l & ~(reg_pmp_4_cfg_a[1]) & reg_pmp_4_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_3_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_28) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_4_cfg_x <= _newCfg_WIRE_4[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_4_cfg_w <= _newCfg_WIRE_4[1] & _newCfg_WIRE_4[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_4_cfg_r <= _newCfg_WIRE_4[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_90) & ~(reg_pmp_4_cfg_l | reg_pmp_5_cfg_l & ~(reg_pmp_5_cfg_a[1]) & reg_pmp_5_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_4_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_5_cfg_x <= _newCfg_WIRE_5[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_5_cfg_w <= _newCfg_WIRE_5[1] & _newCfg_WIRE_5[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_5_cfg_r <= _newCfg_WIRE_5[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_92) & ~(reg_pmp_5_cfg_l | reg_pmp_6_cfg_l & ~(reg_pmp_6_cfg_a[1]) & reg_pmp_6_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_5_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_30) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_6_cfg_x <= _newCfg_WIRE_6[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_6_cfg_w <= _newCfg_WIRE_6[1] & _newCfg_WIRE_6[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_6_cfg_r <= _newCfg_WIRE_6[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_94) & ~(reg_pmp_6_cfg_l | _GEN_31))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_6_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_GEN_32) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1467:76, :1469:17]
      reg_pmp_7_cfg_x <= _newCfg_WIRE_7[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
      reg_pmp_7_cfg_w <= _newCfg_WIRE_7[1] & _newCfg_WIRE_7[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1471:31, :1620:39]
      reg_pmp_7_cfg_r <= _newCfg_WIRE_7[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1468:{29,73}, :1620:39]
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_96) & ~(reg_pmp_7_cfg_l | _GEN_31))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1205:18, :1476:{48,71}, :1477:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_7_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :1477:18, :1620:39]
    if (_csr_wen_T_4 & (&_decoded_decoded_T_4))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1205:18, :1262:{40,50}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mie <= {48'h0, _wdata_T_2[15:0] & _wdata_T_6[15:0] & 16'h2888};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:429:10, :490:19, :493:20, :1262:59, :1620:{30,39,41}]
    if (_csr_wen_T_4 & (&_decoded_decoded_T_70))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1205:18, :1263:{40,51}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mepc <= _GEN_20;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :1263:51]
    else if (_GEN_19) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :503:21, :1018:20, :1019:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :1018:20, :1019:24]
      reg_mepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :1641:31]
    if (_csr_wen_T_4 & (&_decoded_decoded_T_74))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1018:20, :1205:18, :1268:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mtval <= _wdata_T_2[33:0] & _wdata_T_6[33:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:22, :1268:52, :1620:{30,39,41}]
    else if (_GEN_19) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :505:22, :1018:20, :1019:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:22, :1018:20, :1019:24]
      reg_mtval <= insn_break ? epc : io_tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:22, :878:83, :1016:17, :1641:31]
    if (_csr_wen_T_4 & (&_decoded_decoded_T_68))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25, :1205:18, :1264:{40,55}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mscratch <= _reg_bp_0_control_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25, :1620:39]
  end // always @(posedge)
  wire [6:0]  nextSmall_1 = {1'h0, small_1} + {6'h0, ~_io_csr_stall_output};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :550:41, :586:56, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39, :1142:27, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  always @(posedge io_ungated_clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
      reg_wfi <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :573:54, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
      small_1 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:550:41, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_1 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14]
      reg_wfi <= ~((|{_GEN[13], _GEN[11], _GEN[7], _GEN[3]}) | io_interrupts_debug | _io_trace_0_exception_output) & (system_insn & (&{io_rw_addr[8], _GEN_11[9], _GEN_11[10], _GEN_11[11]}) & ~_io_singleStep_output & ~reg_debug | reg_wfi);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :573:54, :606:56, :618:36, :861:31, :911:45, :984:34, :1003:43, :1006:{36,51,61}, :1007:{28,55,69,79}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
      if (_csr_wen_T_4 & (&_decoded_decoded_T_130)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1205:18, :1638:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        small_1 <= _GEN_16;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
        large_1 <= _wdata_T_2[63:6] & _wdata_T_6[63:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1620:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1205:18, :1638:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11]
        if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :583:40]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:583:40]
          small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall_1[6] & ~(reg_mcountinhibit[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :583:40, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
          large_1 <= large_1 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:100];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h65; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        reg_mstatus_v = _RANDOM[7'h1][8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mpv = _RANDOM[7'h2][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_gva = _RANDOM[7'h2][2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mpp = _RANDOM[7'h2][29:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mpie = _RANDOM[7'h3][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_mstatus_mie = _RANDOM[7'h3][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
        reg_dcsr_ebreakm = _RANDOM[7'h3][25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28, :401:25]
        reg_dcsr_cause = _RANDOM[7'h4][2:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
        reg_dcsr_v = _RANDOM[7'h4][3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
        reg_dcsr_step = _RANDOM[7'h4][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25]
        reg_debug = _RANDOM[7'h4][9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :480:26]
        reg_dpc = {_RANDOM[7'h4][31:10], _RANDOM[7'h5][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:401:25, :481:20]
        reg_dscratch0 = {_RANDOM[7'h5][31:12], _RANDOM[7'h6], _RANDOM[7'h7][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:481:20, :482:26]
        reg_singleStepped = _RANDOM[7'h7][12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :484:30]
        reg_bp_0_control_dmode = _RANDOM[7'h7][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :490:19]
        reg_bp_0_control_action = _RANDOM[7'h9][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_tmatch = _RANDOM[7'h9][6:5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_x = _RANDOM[7'h9][11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_w = _RANDOM[7'h9][12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_control_r = _RANDOM[7'h9][13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_bp_0_address = {_RANDOM[7'h9][31:14], _RANDOM[7'hA][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
        reg_pmp_0_cfg_l = _RANDOM[7'h10][22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_cfg_a = _RANDOM[7'h10][26:25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_cfg_x = _RANDOM[7'h10][27];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_cfg_w = _RANDOM[7'h10][28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_cfg_r = _RANDOM[7'h10][29];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_0_addr = {_RANDOM[7'h10][31:30], _RANDOM[7'h11][27:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_l = _RANDOM[7'h11][28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_a = {_RANDOM[7'h11][31], _RANDOM[7'h12][0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_x = _RANDOM[7'h12][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_w = _RANDOM[7'h12][2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_cfg_r = _RANDOM[7'h12][3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_1_addr = {_RANDOM[7'h12][31:4], _RANDOM[7'h13][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_l = _RANDOM[7'h13][2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_a = _RANDOM[7'h13][6:5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_x = _RANDOM[7'h13][7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_w = _RANDOM[7'h13][8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_cfg_r = _RANDOM[7'h13][9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_2_addr = {_RANDOM[7'h13][31:10], _RANDOM[7'h14][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_l = _RANDOM[7'h14][8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_a = _RANDOM[7'h14][12:11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_x = _RANDOM[7'h14][13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_w = _RANDOM[7'h14][14];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_cfg_r = _RANDOM[7'h14][15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_3_addr = {_RANDOM[7'h14][31:16], _RANDOM[7'h15][13:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_l = _RANDOM[7'h15][14];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_a = _RANDOM[7'h15][18:17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_x = _RANDOM[7'h15][19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_w = _RANDOM[7'h15][20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_cfg_r = _RANDOM[7'h15][21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_4_addr = {_RANDOM[7'h15][31:22], _RANDOM[7'h16][19:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_l = _RANDOM[7'h16][20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_a = _RANDOM[7'h16][24:23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_x = _RANDOM[7'h16][25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_w = _RANDOM[7'h16][26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_cfg_r = _RANDOM[7'h16][27];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_5_addr = {_RANDOM[7'h16][31:28], _RANDOM[7'h17][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_l = _RANDOM[7'h17][26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_a = _RANDOM[7'h17][30:29];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_x = _RANDOM[7'h17][31];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_w = _RANDOM[7'h18][0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_cfg_r = _RANDOM[7'h18][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_6_addr = _RANDOM[7'h18][31:2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_l = _RANDOM[7'h19][0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_a = _RANDOM[7'h19][4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_x = _RANDOM[7'h19][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_w = _RANDOM[7'h19][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_cfg_r = _RANDOM[7'h19][7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_pmp_7_addr = {_RANDOM[7'h19][31:8], _RANDOM[7'h1A][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
        reg_mie = {_RANDOM[7'h1A][31:6], _RANDOM[7'h1B], _RANDOM[7'h1C][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20, :493:20]
        reg_mepc = {_RANDOM[7'h20][31:22], _RANDOM[7'h21][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21]
        reg_mcause = {_RANDOM[7'h21][31:24], _RANDOM[7'h22], _RANDOM[7'h23][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:503:21, :504:27]
        reg_mtval = {_RANDOM[7'h23][31:24], _RANDOM[7'h24][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:27, :505:22]
        reg_mscratch = {_RANDOM[7'h26][31:2], _RANDOM[7'h27], _RANDOM[7'h28][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25]
        reg_mtvec = {_RANDOM[7'h28][31:2], _RANDOM[7'h29][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:25, :510:31]
        reg_wfi = _RANDOM[7'h56][14];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54]
        reg_mcountinhibit = _RANDOM[7'h56][25:23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54, :582:34]
        small_0 = _RANDOM[7'h56][31:26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
        large_0 = {_RANDOM[7'h57], _RANDOM[7'h58][25:0]};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        small_1 = _RANDOM[7'h58][31:26];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
        large_1 = {_RANDOM[7'h59], _RANDOM[7'h5A][25:0]};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        reg_misa = {_RANDOM[7'h5A][31:26], _RANDOM[7'h5B], _RANDOM[7'h5C][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        reg_custom_0 = {_RANDOM[7'h5C][31:26], _RANDOM[7'h5D], _RANDOM[7'h5E][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :790:43]
        io_status_cease_r = _RANDOM[7'h64][26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1143:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rw_rdata = _io_rw_rdata_WIRE;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_decode_0_rocc_illegal = ~(reg_misa[23]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :903:{96,105}]
  assign io_decode_0_read_illegal = ~csr_exists | (&{io_decode_0_inst[24], io_decode_0_inst[25], io_decode_0_read_illegal_invInputs[0], io_decode_0_inst[27], io_decode_0_inst[28], io_decode_0_inst[29], io_decode_0_inst[30], io_decode_0_read_illegal_invInputs[5]}) & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :884:111, :908:7, :910:36, :911:{42,45}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_decode_0_write_illegal = &(io_decode_0_inst[31:30]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:882:27, :914:{33,41}]
  assign io_decode_0_write_flush = ~(io_decode_0_write_flush_addr_m > 12'h33F & io_decode_0_write_flush_addr_m < 12'h344);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:884:93, :916:25, :917:{7,16,35,45}]
  assign io_decode_0_system_illegal = (|{&{decoded_invInputs_1[0], decoded_invInputs_1[1], decoded_invInputs_1[2], decoded_invInputs_1[3], decoded_invInputs_1[4], decoded_invInputs_1[5], io_decode_0_inst[28], io_decode_0_inst[29], decoded_invInputs_1[8], decoded_invInputs_1[9]}, &{io_decode_0_inst[30], decoded_invInputs_1[9]}}) & io_decode_0_inst[30] & io_decode_0_inst[27] & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :882:27, :911:45, :922:{21,33,37}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decode_0_virtual_access_illegal = reg_mstatus_v & csr_exists & (io_decode_0_inst[29:28] == 2'h2 | (io_decode_0_inst[31:20] > 12'hBFF & io_decode_0_inst[31:20] < 12'hC20 | io_decode_0_inst[31:20] > 12'hC7F & io_decode_0_inst[31:20] < 12'hCA0) & _io_decode_0_virtual_access_illegal_T_3[0] & ~(_io_decode_0_virtual_access_illegal_T_6[0]));	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:190:36, :393:28, :882:27, :884:111, :889:81, :897:70, :899:63, :927:66, :928:{22,34}, :929:{36,51,55,71}, :1643:39, generators/rocket-chip/src/main/scala/util/package.scala:205:{47,55,60}]
  assign io_decode_0_virtual_system_illegal = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :612:51, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :992:39]
  assign io_csr_stall = _io_csr_stall_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1142:27]
  assign io_eret = _exception_T | insn_ret;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:878:83, :983:{24,38}]
  assign io_singleStep = _io_singleStep_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:984:34]
  assign io_status_debug = reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26]
  assign io_status_cease = io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1143:31]
  assign io_status_wfi = reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:54]
  assign io_status_isa = reg_misa[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:640:25, :988:17]
  assign io_status_dv = reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_v = reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mpv = reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_gva = reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mpp = reg_mstatus_mpp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mpie = reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_status_mie = reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:393:28]
  assign io_evec = insn_ret ? (_GEN_14 ? ~{_io_evec_T_10[33:2], _io_evec_T_10[1:0] | {~(reg_misa[2]), 1'h1}} : ~{_io_evec_T_20[33:2], _io_evec_T_20[1:0] | {~(reg_misa[2]), 1'h1}}) : trapToDebug ? {22'h0, reg_debug ? {8'h80, ~insn_break, 3'h0} : 12'h800} : {2'h0, _read_mtvec_T_5[0] & cause[63] & cause[7:6] == 2'h0 ? {_read_mtvec_T_5[31:8], cause[5:0]} : _read_mtvec_T_5[31:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :480:26, :640:25, :641:32, :662:27, :878:83, :900:91, :929:105, :943:8, :945:25, :946:30, :948:62, :949:119, :952:{22,37}, :962:32, :963:{27,33}, :964:{24,55,70,94}, :965:{8,38}, :978:17, :979:11, :986:37, :1096:19, :1098:48, :1115:{48,66}, :1119:15, :1120:65, :1642:{26,28,31,36,45}, generators/rocket-chip/src/main/scala/util/package.scala:166:35]
  assign io_time = value_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:55:30]
  assign io_interrupt = ((io_interrupts_debug | m_interrupts[15] | m_interrupts[14] | m_interrupts[13] | m_interrupts[12] | m_interrupts[11] | m_interrupts[3] | m_interrupts[7] | m_interrupts[9] | m_interrupts[1] | m_interrupts[5] | m_interrupts[10] | m_interrupts[2] | m_interrupts[6] | m_interrupts[8] | m_interrupts[0] | m_interrupts[4]) & ~_io_singleStep_output | reg_singleStepped) & ~(reg_debug | io_status_cease_r);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:480:26, :484:30, :612:25, :618:{33,36,51,73,76,88}, :984:34, :1143:31, :1614:{76,90}]
  assign io_interrupt_cause = {60'h0, io_interrupts_debug ? 4'hE : m_interrupts[15] ? 4'hF : m_interrupts[14] ? 4'hE : m_interrupts[13] ? 4'hD : m_interrupts[12] ? 4'hC : m_interrupts[11] ? 4'hB : m_interrupts[3] ? 4'h3 : m_interrupts[7] ? 4'h7 : m_interrupts[9] ? 4'h9 : m_interrupts[1] ? 4'h1 : m_interrupts[5] ? 4'h5 : m_interrupts[10] ? 4'hA : m_interrupts[2] ? 4'h2 : m_interrupts[6] ? 4'h6 : m_interrupts[8] ? 4'h8 : {1'h0, ~(m_interrupts[0]), 2'h0}} - 64'h8000000000000000;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :612:{25,51}, :617:63, :641:32, :662:27, :903:41, :910:18, :929:109, :930:34, :931:50, :937:14, :938:44, :939:17, :943:8, :948:62, :992:39, :1614:76, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_bp_0_control_action = reg_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_tmatch = reg_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_x = reg_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_w = reg_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_control_r = reg_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_bp_0_address = reg_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:490:19]
  assign io_pmp_0_cfg_l = reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_cfg_a = reg_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_cfg_x = reg_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_cfg_w = reg_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_cfg_r = reg_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_addr = reg_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_0_mask = {_GEN_0 & ~(_GEN_0 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :991:24, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_1_cfg_l = reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_cfg_a = reg_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_cfg_x = reg_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_cfg_w = reg_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_cfg_r = reg_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_addr = reg_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_1_mask = {_GEN_1 & ~(_GEN_1 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :991:24, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_2_cfg_l = reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_cfg_a = reg_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_cfg_x = reg_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_cfg_w = reg_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_cfg_r = reg_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_addr = reg_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_2_mask = {_GEN_2 & ~(_GEN_2 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :991:24, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_3_cfg_l = reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_cfg_a = reg_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_cfg_x = reg_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_cfg_w = reg_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_cfg_r = reg_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_addr = reg_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_3_mask = {_GEN_3 & ~(_GEN_3 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :991:24, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_4_cfg_l = reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_cfg_a = reg_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_cfg_x = reg_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_cfg_w = reg_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_cfg_r = reg_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_addr = reg_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_4_mask = {_GEN_4 & ~(_GEN_4 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :991:24, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_5_cfg_l = reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_cfg_a = reg_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_cfg_x = reg_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_cfg_w = reg_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_cfg_r = reg_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_addr = reg_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_5_mask = {_GEN_5 & ~(_GEN_5 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :991:24, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_6_cfg_l = reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_cfg_a = reg_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_cfg_x = reg_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_cfg_w = reg_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_cfg_r = reg_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_addr = reg_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_6_mask = {_GEN_6 & ~(_GEN_6 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :991:24, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_7_cfg_l = reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_cfg_a = reg_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_cfg_x = reg_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_cfg_w = reg_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_cfg_r = reg_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_addr = reg_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:491:20]
  assign io_pmp_7_mask = {_GEN_7 & ~(_GEN_7 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:382:14, :991:24, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_inhibit_cycle = reg_mcountinhibit[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:34, :583:40]
  assign io_trace_0_valid = io_retire | _io_trace_0_exception_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1003:43, :1598:32]
  assign io_trace_0_iaddr = io_pc;
  assign io_trace_0_insn = io_inst_0;
  assign io_trace_0_exception = _io_trace_0_exception_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1003:43]
  assign io_customCSRs_0_value = reg_custom_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:790:43]
endmodule

