-- generated by newgenasym Mon Jun 09 17:26:10 2008

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity rlp50 is
    port (    
	RF_IN:     INOUT  STD_LOGIC;    
	RF_OUT:    INOUT  STD_LOGIC);
end rlp50;
