Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 15:00:54 2020
| Host         : DESKTOP-TK5T5NL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PWM_Demo_timing_summary_routed.rpt -pb PWM_Demo_timing_summary_routed.pb -rpx PWM_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.499        0.000                      0                   33        0.299        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.499        0.000                      0                   33        0.299        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.587ns (35.540%)  route 2.878ns (64.460%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.608     9.554    Driver_PWM0/Period_Cnt1
    SLICE_X39Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.678 r  Driver_PWM0/Period_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.678    Driver_PWM0/Period_Cnt[6]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.569    14.907    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[6]/C
                         clock pessimism              0.275    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)        0.031    15.178    Driver_PWM0/Period_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.587ns (35.396%)  route 2.897ns (64.604%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.626     9.573    Driver_PWM0/Period_Cnt1
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.697 r  Driver_PWM0/Period_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.697    Driver_PWM0/Period_Cnt[1]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.571    14.909    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[1]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.077    15.210    Driver_PWM0/Period_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.615ns (35.942%)  route 2.878ns (64.058%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.608     9.554    Driver_PWM0/Period_Cnt1
    SLICE_X39Y30         LUT2 (Prop_lut2_I1_O)        0.152     9.706 r  Driver_PWM0/Period_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.706    Driver_PWM0/Period_Cnt[7]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.569    14.907    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[7]/C
                         clock pessimism              0.275    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)        0.075    15.222    Driver_PWM0/Period_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.611ns (35.740%)  route 2.897ns (64.260%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.626     9.573    Driver_PWM0/Period_Cnt1
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.148     9.721 r  Driver_PWM0/Period_Cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.721    Driver_PWM0/Period_Cnt[23]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.571    14.909    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[23]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.118    15.251    Driver_PWM0/Period_Cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.587ns (36.759%)  route 2.730ns (63.241%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.460     9.406    Driver_PWM0/Period_Cnt1
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.530 r  Driver_PWM0/Period_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.530    Driver_PWM0/Period_Cnt[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570    14.908    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[0]/C
                         clock pessimism              0.275    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.029    15.177    Driver_PWM0/Period_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.587ns (36.768%)  route 2.729ns (63.232%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.459     9.405    Driver_PWM0/Period_Cnt1
    SLICE_X39Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.529 r  Driver_PWM0/Period_Cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.529    Driver_PWM0/Period_Cnt[18]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570    14.908    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[18]/C
                         clock pessimism              0.275    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.031    15.179    Driver_PWM0/Period_Cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.587ns (36.557%)  route 2.754ns (63.443%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.484     9.430    Driver_PWM0/Period_Cnt1
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  Driver_PWM0/Period_Cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.554    Driver_PWM0/Period_Cnt[15]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575    14.913    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[15]/C
                         clock pessimism              0.300    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)        0.031    15.209    Driver_PWM0/Period_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.615ns (37.167%)  route 2.730ns (62.833%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.460     9.406    Driver_PWM0/Period_Cnt1
    SLICE_X39Y31         LUT2 (Prop_lut2_I1_O)        0.152     9.558 r  Driver_PWM0/Period_Cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.558    Driver_PWM0/Period_Cnt[11]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570    14.908    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[11]/C
                         clock pessimism              0.275    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.075    15.223    Driver_PWM0/Period_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.615ns (37.175%)  route 2.729ns (62.825%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.459     9.405    Driver_PWM0/Period_Cnt1
    SLICE_X39Y31         LUT2 (Prop_lut2_I1_O)        0.152     9.557 r  Driver_PWM0/Period_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.557    Driver_PWM0/Period_Cnt[3]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570    14.908    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[3]/C
                         clock pessimism              0.275    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.075    15.223    Driver_PWM0/Period_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 Driver_PWM0/Period_Cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.615ns (36.964%)  route 2.754ns (63.036%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.696     5.213    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  Driver_PWM0/Period_Cnt_reg[8]/Q
                         net (fo=5, routed)           1.270     6.902    Driver_PWM0/Period_Cnt[8]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.297     7.199 r  Driver_PWM0/Period_Cnt1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.199    Driver_PWM0/Period_Cnt1_carry__0_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.712 r  Driver_PWM0/Period_Cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.712    Driver_PWM0/Period_Cnt1_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  Driver_PWM0/Period_Cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.829    Driver_PWM0/Period_Cnt1_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  Driver_PWM0/Period_Cnt1_carry__2/CO[3]
                         net (fo=32, routed)          1.484     9.430    Driver_PWM0/Period_Cnt1
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.152     9.582 r  Driver_PWM0/Period_Cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     9.582    Driver_PWM0/Period_Cnt[27]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575    14.913    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[27]/C
                         clock pessimism              0.300    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)        0.075    15.253    Driver_PWM0/Period_Cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.441    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  Driver_PWM0/Period_Cnt_reg[0]/Q
                         net (fo=6, routed)           0.204     1.786    Driver_PWM0/Period_Cnt[0]
    SLICE_X39Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  Driver_PWM0/Period_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    Driver_PWM0/Period_Cnt[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.954    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.091     1.532    Driver_PWM0/Period_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.380ns (68.543%)  route 0.174ns (31.457%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.441    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Driver_PWM0/Period_Cnt_reg[18]/Q
                         net (fo=4, routed)           0.174     1.757    Driver_PWM0/Period_Cnt[18]
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.802 r  Driver_PWM0/PWM0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.802    Driver_PWM0/PWM0_carry__1_i_7_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.957 r  Driver_PWM0/PWM0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.957    Driver_PWM0/PWM0_carry__1_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.996 r  Driver_PWM0/PWM0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.996    Driver_PWM0/PWM0_carry__2_n_0
    SLICE_X37Y34         FDRE                                         r  Driver_PWM0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.957    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  Driver_PWM0/PWM_reg/C
                         clock pessimism             -0.499     1.458    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.026     1.484    Driver_PWM0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.358ns (52.083%)  route 0.329ns (47.917%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.444    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Driver_PWM0/Period_Cnt_reg[30]/Q
                         net (fo=3, routed)           0.180     1.765    Driver_PWM0/Period_Cnt[30]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.875 r  Driver_PWM0/Period_Cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.150     2.024    Driver_PWM0/Period_Cnt0[30]
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.107     2.131 r  Driver_PWM0/Period_Cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     2.131    Driver_PWM0/Period_Cnt[30]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.958    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[30]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092     1.536    Driver_PWM0/Period_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.401ns (54.648%)  route 0.333ns (45.352%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.444    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  Driver_PWM0/Period_Cnt_reg[24]/Q
                         net (fo=4, routed)           0.148     1.721    Driver_PWM0/Period_Cnt[24]
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.162     1.883 r  Driver_PWM0/Period_Cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.184     2.067    Driver_PWM0/Period_Cnt0[24]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.111     2.178 r  Driver_PWM0/Period_Cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.178    Driver_PWM0/Period_Cnt[24]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.957    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[24]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.107     1.551    Driver_PWM0/Period_Cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.402ns (54.121%)  route 0.341ns (45.879%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.444    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  Driver_PWM0/Period_Cnt_reg[26]/Q
                         net (fo=3, routed)           0.194     1.766    Driver_PWM0/Period_Cnt[26]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     1.930 r  Driver_PWM0/Period_Cnt_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.146     2.077    Driver_PWM0/Period_Cnt0[26]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.110     2.187 r  Driver_PWM0/Period_Cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.187    Driver_PWM0/Period_Cnt[26]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.958    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[26]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.107     1.551    Driver_PWM0/Period_Cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.427ns (55.531%)  route 0.342ns (44.469%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.441    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Driver_PWM0/Period_Cnt_reg[0]/Q
                         net (fo=6, routed)           0.152     1.734    Driver_PWM0/Period_Cnt[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.176     1.910 r  Driver_PWM0/Period_Cnt_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.190     2.100    Driver_PWM0/Period_Cnt0[2]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.110     2.210 r  Driver_PWM0/Period_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.210    Driver_PWM0/Period_Cnt[2]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.953    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.107     1.561    Driver_PWM0/Period_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.398ns (52.547%)  route 0.359ns (47.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.444    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  Driver_PWM0/Period_Cnt_reg[27]/Q
                         net (fo=3, routed)           0.198     1.770    Driver_PWM0/Period_Cnt[27]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.934 r  Driver_PWM0/Period_Cnt_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.161     2.096    Driver_PWM0/Period_Cnt0[27]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.106     2.202 r  Driver_PWM0/Period_Cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.202    Driver_PWM0/Period_Cnt[27]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.958    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[27]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.107     1.551    Driver_PWM0/Period_Cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.360ns (48.311%)  route 0.385ns (51.689%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.444    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Driver_PWM0/Period_Cnt_reg[15]/Q
                         net (fo=5, routed)           0.182     1.768    Driver_PWM0/Period_Cnt[15]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  Driver_PWM0/Period_Cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.203     2.081    Driver_PWM0/Period_Cnt0[15]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.108     2.189 r  Driver_PWM0/Period_Cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.189    Driver_PWM0/Period_Cnt[15]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.958    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[15]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.092     1.536    Driver_PWM0/Period_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.436ns (57.189%)  route 0.326ns (42.811%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.441    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  Driver_PWM0/Period_Cnt_reg[11]/Q
                         net (fo=4, routed)           0.133     1.702    Driver_PWM0/Period_Cnt[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.198     1.900 r  Driver_PWM0/Period_Cnt_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.193     2.093    Driver_PWM0/Period_Cnt0[12]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.110     2.203 r  Driver_PWM0/Period_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.203    Driver_PWM0/Period_Cnt[12]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.957    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[12]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091     1.549    Driver_PWM0/Period_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 Driver_PWM0/Period_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_PWM0/Period_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.414ns (53.738%)  route 0.356ns (46.262%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.441    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Driver_PWM0/Period_Cnt_reg[0]/Q
                         net (fo=6, routed)           0.152     1.734    Driver_PWM0/Period_Cnt[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.901 r  Driver_PWM0/Period_Cnt_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.205     2.106    Driver_PWM0/Period_Cnt0[3]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.106     2.212 r  Driver_PWM0/Period_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.212    Driver_PWM0/Period_Cnt[3]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.954    Driver_PWM0/clk_100MHz_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Driver_PWM0/Period_Cnt_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.107     1.548    Driver_PWM0/Period_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.663    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y34   Driver_PWM0/PWM_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y31   Driver_PWM0/Period_Cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y31   Driver_PWM0/Period_Cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y34   Driver_PWM0/Period_Cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y33   Driver_PWM0/Period_Cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   Driver_PWM0/Period_Cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   Driver_PWM0/Period_Cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   Driver_PWM0/PWM_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   Driver_PWM0/Period_Cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   Driver_PWM0/Period_Cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   Driver_PWM0/Period_Cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   Driver_PWM0/Period_Cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   Driver_PWM0/Period_Cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   Driver_PWM0/Period_Cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   Driver_PWM0/Period_Cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y32   Driver_PWM0/Period_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30   Driver_PWM0/Period_Cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   Driver_PWM0/Period_Cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y32   Driver_PWM0/Period_Cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   Driver_PWM0/Period_Cnt_reg[26]/C



