// Seed: 1883379667
module module_0 (
    input wire id_0,
    input tri module_0,
    input supply1 id_2,
    output wor id_3
);
  assign id_3 = id_0;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd36
) (
    input wor id_0,
    output supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 _id_4
    , id_12,
    output logic id_5,
    output wand id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    output tri id_10
);
  always @(posedge -1) begin : LABEL_0
    id_5 <= id_3;
  end
  wire id_13;
  logic [id_4  ==?  1 : 1 'd0] id_14;
  ;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_2
  );
  wire id_15;
  ;
endmodule
