#[doc = "Register `SEEI` writer"]
pub type W = crate::W<SeeiSpec>;
#[doc = "Field `SEEI` writer - Set Enable Error Interrupt"]
pub type SeeiW<'a, REG> = crate::FieldWriter<'a, REG, 4>;
#[doc = "Sets All Enable Error Interrupts\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Saee {
    #[doc = "0: Set only the EEI bit specified in the SEEI field."]
    _0 = 0,
    #[doc = "1: Sets all bits in EEI"]
    _1 = 1,
}
impl From<Saee> for bool {
    #[inline(always)]
    fn from(variant: Saee) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SAEE` writer - Sets All Enable Error Interrupts"]
pub type SaeeW<'a, REG> = crate::BitWriter<'a, REG, Saee>;
impl<'a, REG> SaeeW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Set only the EEI bit specified in the SEEI field."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Saee::_0)
    }
    #[doc = "Sets all bits in EEI"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Saee::_1)
    }
}
#[doc = "no description available\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Nop {
    #[doc = "0: Normal operation"]
    _0 = 0,
    #[doc = "1: No operation, ignore the other bits in this register"]
    _1 = 1,
}
impl From<Nop> for bool {
    #[inline(always)]
    fn from(variant: Nop) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `NOP` writer - no description available"]
pub type NopW<'a, REG> = crate::BitWriter<'a, REG, Nop>;
impl<'a, REG> NopW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Normal operation"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Nop::_0)
    }
    #[doc = "No operation, ignore the other bits in this register"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Nop::_1)
    }
}
impl W {
    #[doc = "Bits 0:3 - Set Enable Error Interrupt"]
    #[inline(always)]
    pub fn seei(&mut self) -> SeeiW<'_, SeeiSpec> {
        SeeiW::new(self, 0)
    }
    #[doc = "Bit 6 - Sets All Enable Error Interrupts"]
    #[inline(always)]
    pub fn saee(&mut self) -> SaeeW<'_, SeeiSpec> {
        SaeeW::new(self, 6)
    }
    #[doc = "Bit 7 - no description available"]
    #[inline(always)]
    pub fn nop(&mut self) -> NopW<'_, SeeiSpec> {
        NopW::new(self, 7)
    }
}
#[doc = "Set Enable Error Interrupt Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`seei::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SeeiSpec;
impl crate::RegisterSpec for SeeiSpec {
    type Ux = u8;
}
#[doc = "`write(|w| ..)` method takes [`seei::W`](W) writer structure"]
impl crate::Writable for SeeiSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SEEI to value 0"]
impl crate::Resettable for SeeiSpec {}
