

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_376_1'
================================================================
* Date:           Tue Jul 26 15:14:59 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.574 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  93.600 ns|  93.600 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_376_1  |        7|        7|         5|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1699|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     853|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     853|   1883|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_36_1_1_U305  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln376_fu_194_p2         |         +|   0|  0|   11|           3|           1|
    |add_ln961_fu_380_p2         |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_467_p2         |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_286_p2         |         +|   0|  0|   39|          32|           7|
    |m_3_fu_428_p2               |         +|   0|  0|   71|          64|          64|
    |sub_ln947_fu_280_p2         |         -|   0|  0|   39|           6|          32|
    |sub_ln950_fu_312_p2         |         -|   0|  0|   14|           5|           6|
    |sub_ln962_fu_395_p2         |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_462_p2         |         -|   0|  0|   11|           5|          11|
    |tmp_V_fu_232_p2             |         -|   0|  0|   43|           1|          36|
    |and_ln949_fu_356_p2         |       and|   0|  0|    2|           1|           1|
    |p_Result_2_fu_328_p2        |       and|   0|  0|   36|          36|          36|
    |tobool31_i_i_i11_fu_410_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln376_fu_188_p2        |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln377_1_fu_527_p2      |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln377_2_fu_540_p2      |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln377_fu_515_p2        |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln938_fu_218_p2        |      icmp|   0|  0|   19|          36|           1|
    |icmp_ln949_fu_302_p2        |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_333_p2        |      icmp|   0|  0|   19|          36|           1|
    |icmp_ln961_fu_375_p2        |      icmp|   0|  0|   18|          32|           1|
    |lshr_ln950_fu_322_p2        |      lshr|   0|  0|  116|           2|          36|
    |lshr_ln961_fu_389_p2        |      lshr|   0|  0|  182|          64|          64|
    |a_fu_366_p2                 |        or|   0|  0|    2|           1|           1|
    |m_1_fu_416_p3               |    select|   0|  0|   64|           1|          64|
    |m_3_13_fu_532_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_14_fu_545_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_15_fu_553_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_16_fu_560_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_17_fu_568_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_18_fu_576_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_19_fu_583_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_20_fu_591_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_21_fu_496_p3            |    select|   0|  0|   64|           1|           1|
    |m_3_37_fu_520_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln946_fu_455_p3      |    select|   0|  0|   10|           1|          10|
    |tmp_V_2_fu_238_p3           |    select|   0|  0|   36|           1|          36|
    |shl_ln962_fu_404_p2         |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_350_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1699|         493|        1114|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    3|          6|
    |i_fu_108                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |i_fu_108                           |   3|   0|    3|          0|
    |icmp_ln376_reg_669                 |   1|   0|    1|          0|
    |icmp_ln938_reg_680                 |   1|   0|    1|          0|
    |icmp_ln949_reg_715                 |   1|   0|    1|          0|
    |icmp_ln950_reg_720                 |   1|   0|    1|          0|
    |lsb_index_reg_708                  |  32|   0|   32|          0|
    |m_3_04_fu_124                      |  64|   0|   64|          0|
    |m_3_10_fu_120                      |  64|   0|   64|          0|
    |m_3_1_fu_112                       |  64|   0|   64|          0|
    |m_3_21_reg_740                     |  64|   0|   64|          0|
    |m_3_7_fu_116                       |  64|   0|   64|          0|
    |m_reg_730                          |  63|   0|   63|          0|
    |p_Result_4_reg_735                 |   1|   0|    1|          0|
    |p_Result_6_reg_685                 |   1|   0|    1|          0|
    |p_Result_s_reg_697                 |  36|   0|   36|          0|
    |sub_ln947_reg_702                  |  32|   0|   32|          0|
    |tmp_V_2_reg_690                    |  36|   0|   36|          0|
    |tmp_V_2_reg_690_pp0_iter1_reg      |  36|   0|   36|          0|
    |trunc_ln938_reg_673                |   2|   0|    2|          0|
    |trunc_ln946_reg_725                |  11|   0|   11|          0|
    |trunc_ln946_reg_725_pp0_iter2_reg  |  11|   0|   11|          0|
    |icmp_ln376_reg_669                 |  64|  32|    1|          0|
    |icmp_ln938_reg_680                 |  64|  32|    1|          0|
    |p_Result_6_reg_685                 |  64|  32|    1|          0|
    |trunc_ln938_reg_673                |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 853| 128|  602|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_376_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_376_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_376_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_376_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_376_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_376_1|  return value|
|den2_V_0_0_05      |   in|   36|     ap_none|                         den2_V_0_0_05|        scalar|
|den2_V_0_1_06      |   in|   36|     ap_none|                         den2_V_0_1_06|        scalar|
|den2_V_0_2_07      |   in|   36|     ap_none|                         den2_V_0_2_07|        scalar|
|den2_V_0_3_08      |   in|   36|     ap_none|                         den2_V_0_3_08|        scalar|
|m_3_04_out         |  out|   64|      ap_vld|                            m_3_04_out|       pointer|
|m_3_04_out_ap_vld  |  out|    1|      ap_vld|                            m_3_04_out|       pointer|
|m_2_03_out         |  out|   64|      ap_vld|                            m_2_03_out|       pointer|
|m_2_03_out_ap_vld  |  out|    1|      ap_vld|                            m_2_03_out|       pointer|
|m_3_7_out          |  out|   64|      ap_vld|                             m_3_7_out|       pointer|
|m_3_7_out_ap_vld   |  out|    1|      ap_vld|                             m_3_7_out|       pointer|
|m_3_10_out         |  out|   64|      ap_vld|                            m_3_10_out|       pointer|
|m_3_10_out_ap_vld  |  out|    1|      ap_vld|                            m_3_10_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.67>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_3_1 = alloca i32 1"   --->   Operation 9 'alloca' 'm_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_3_7 = alloca i32 1"   --->   Operation 10 'alloca' 'm_3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m_3_10 = alloca i32 1"   --->   Operation 11 'alloca' 'm_3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_3_04 = alloca i32 1"   --->   Operation 12 'alloca' 'm_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_3_08"   --->   Operation 13 'read' 'den2_V_0_3_08_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_2_07"   --->   Operation 14 'read' 'den2_V_0_2_07_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_1_06"   --->   Operation 15 'read' 'den2_V_0_1_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_0_05"   --->   Operation 16 'read' 'den2_V_0_0_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i"   --->   Operation 19 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln376 = icmp_eq  i3 %i_2, i3 4" [model_functions.cpp:376]   --->   Operation 21 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln376 = add i3 %i_2, i3 1" [model_functions.cpp:376]   --->   Operation 23 'add' 'add_ln376' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %icmp_ln376, void %.split9_ifconv, void %.preheader8.preheader.exitStub" [model_functions.cpp:376]   --->   Operation 24 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln938 = trunc i3 %i_2"   --->   Operation 25 'trunc' 'trunc_ln938' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%p_Val2_s = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 %den2_V_0_0_05_read, i36 %den2_V_0_1_06_read, i36 %den2_V_0_2_07_read, i36 %den2_V_0_3_08_read, i2 %trunc_ln938"   --->   Operation 26 'mux' 'p_Val2_s' <Predicate = (!icmp_ln376)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.50ns)   --->   "%icmp_ln938 = icmp_eq  i36 %p_Val2_s, i36 0"   --->   Operation 27 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln376)> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_s, i32 35"   --->   Operation 28 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.71ns)   --->   "%tmp_V = sub i36 0, i36 %p_Val2_s"   --->   Operation 29 'sub' 'tmp_V' <Predicate = (!icmp_ln376)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.12ns)   --->   "%tmp_V_2 = select i1 %p_Result_6, i36 %tmp_V, i36 %p_Val2_s"   --->   Operation 30 'select' 'tmp_V_2' <Predicate = (!icmp_ln376)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i36 @llvm.part.select.i36, i36 %tmp_V_2, i32 35, i32 0"   --->   Operation 31 'partselect' 'p_Result_s' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln376 = store i3 %add_ln376, i3 %i" [model_functions.cpp:376]   --->   Operation 32 'store' 'store_ln376' <Predicate = (!icmp_ln376)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.57>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 268435455, i36 %p_Result_s"   --->   Operation 33 'bitconcatenate' 'p_Result_7' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = cttz i64 @llvm.cttz.i64, i64 %p_Result_7, i1 1"   --->   Operation 34 'cttz' 'tmp_5' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_5"   --->   Operation 35 'trunc' 'l' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%sub_ln947 = sub i32 36, i32 %l"   --->   Operation 36 'sub' 'sub_ln947' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 37 'add' 'lsb_index' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 38 'partselect' 'tmp' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 39 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln938)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 40 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%sub_ln950 = sub i6 26, i6 %trunc_ln950"   --->   Operation 41 'sub' 'sub_ln950' <Predicate = (!icmp_ln938)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 42 'zext' 'zext_ln950' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i36 68719476735, i36 %zext_ln950"   --->   Operation 43 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i36 %tmp_V_2, i36 %lshr_ln950"   --->   Operation 44 'and' 'p_Result_2' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i36 %p_Result_2, i36 0"   --->   Operation 45 'icmp' 'icmp_ln950' <Predicate = (!icmp_ln938)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i64 %tmp_5"   --->   Operation 46 'trunc' 'trunc_ln946' <Predicate = (!icmp_ln938)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.08>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 47 'bitselect' 'tmp_1' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%xor_ln952 = xor i1 %tmp_1, i1 1"   --->   Operation 48 'xor' 'xor_ln952' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 49 'and' 'and_ln949' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %tmp_V_2, i32 %lsb_index"   --->   Operation 50 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 51 'or' 'a' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i36 %tmp_V_2"   --->   Operation 52 'zext' 'zext_ln960' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 53 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln938)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 54 'add' 'add_ln961' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 55 'zext' 'zext_ln961' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 56 'lshr' 'lshr_ln961' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (2.55ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 57 'sub' 'sub_ln962' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 58 'zext' 'zext_ln962' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 59 'shl' 'shl_ln962' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool31_i_i_i11 = and i1 %a, i1 %xor_ln952"   --->   Operation 60 'and' 'tobool31_i_i_i11' <Predicate = (!icmp_ln938)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_1 = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 61 'select' 'm_1' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln964 = zext i1 %tobool31_i_i_i11"   --->   Operation 62 'zext' 'zext_ln964' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (4.52ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_1, i64 %zext_ln964"   --->   Operation 63 'add' 'm_3' <Predicate = (!icmp_ln938)> <Delay = 4.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 64 'partselect' 'm' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 65 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln938)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m"   --->   Operation 66 'zext' 'zext_ln965' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 67 'select' 'select_ln946' <Predicate = (!icmp_ln938)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 17, i11 %trunc_ln946"   --->   Operation 68 'sub' 'sub_ln968' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 69 'add' 'add_ln968' <Predicate = (!icmp_ln938)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_6, i11 %add_ln968"   --->   Operation 70 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp_7, i32 52, i32 63"   --->   Operation 71 'partset' 'p_Result_8' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_8"   --->   Operation 72 'bitcast' 'bitcast_ln741' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.48ns)   --->   "%m_3_21 = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln741"   --->   Operation 73 'select' 'm_3_21' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%m_3_1_load = load i64 %m_3_1"   --->   Operation 96 'load' 'm_3_1_load' <Predicate = (icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%m_3_7_load = load i64 %m_3_7"   --->   Operation 97 'load' 'm_3_7_load' <Predicate = (icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%m_3_10_load = load i64 %m_3_10"   --->   Operation 98 'load' 'm_3_10_load' <Predicate = (icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%m_3_04_load = load i64 %m_3_04"   --->   Operation 99 'load' 'm_3_04_load' <Predicate = (icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_04_out, i64 %m_3_04_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_2_03_out, i64 %m_3_10_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_7_out, i64 %m_3_7_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_10_out, i64 %m_3_1_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.92>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%m_3_1_load_1 = load i64 %m_3_1" [model_functions.cpp:377]   --->   Operation 74 'load' 'm_3_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%m_3_7_load_1 = load i64 %m_3_7" [model_functions.cpp:377]   --->   Operation 75 'load' 'm_3_7_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%m_3_10_load_1 = load i64 %m_3_10" [model_functions.cpp:377]   --->   Operation 76 'load' 'm_3_10_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%m_3_04_load_1 = load i64 %m_3_04" [model_functions.cpp:377]   --->   Operation 77 'load' 'm_3_04_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [model_functions.cpp:375]   --->   Operation 78 'specloopname' 'specloopname_ln375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.95ns)   --->   "%icmp_ln377 = icmp_eq  i2 %trunc_ln938, i2 2" [model_functions.cpp:377]   --->   Operation 79 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_3_13)   --->   "%m_3_37 = select i1 %icmp_ln377, i64 %m_3_04_load_1, i64 %m_3_21" [model_functions.cpp:377]   --->   Operation 80 'select' 'm_3_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.95ns)   --->   "%icmp_ln377_1 = icmp_eq  i2 %trunc_ln938, i2 1" [model_functions.cpp:377]   --->   Operation 81 'icmp' 'icmp_ln377_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_13 = select i1 %icmp_ln377_1, i64 %m_3_04_load_1, i64 %m_3_37" [model_functions.cpp:377]   --->   Operation 82 'select' 'm_3_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln377_2 = icmp_eq  i2 %trunc_ln938, i2 0" [model_functions.cpp:377]   --->   Operation 83 'icmp' 'icmp_ln377_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_14 = select i1 %icmp_ln377_2, i64 %m_3_04_load_1, i64 %m_3_13" [model_functions.cpp:377]   --->   Operation 84 'select' 'm_3_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node m_3_16)   --->   "%m_3_15 = select i1 %icmp_ln377, i64 %m_3_21, i64 %m_3_10_load_1" [model_functions.cpp:377]   --->   Operation 85 'select' 'm_3_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_16 = select i1 %icmp_ln377_1, i64 %m_3_10_load_1, i64 %m_3_15" [model_functions.cpp:377]   --->   Operation 86 'select' 'm_3_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_17 = select i1 %icmp_ln377_2, i64 %m_3_10_load_1, i64 %m_3_16" [model_functions.cpp:377]   --->   Operation 87 'select' 'm_3_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node m_3_19)   --->   "%m_3_18 = select i1 %icmp_ln377_1, i64 %m_3_21, i64 %m_3_7_load_1" [model_functions.cpp:377]   --->   Operation 88 'select' 'm_3_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_19 = select i1 %icmp_ln377_2, i64 %m_3_7_load_1, i64 %m_3_18" [model_functions.cpp:377]   --->   Operation 89 'select' 'm_3_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.48ns)   --->   "%m_3_20 = select i1 %icmp_ln377_2, i64 %m_3_21, i64 %m_3_1_load_1" [model_functions.cpp:377]   --->   Operation 90 'select' 'm_3_20' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln377 = store i64 %m_3_14, i64 %m_3_04" [model_functions.cpp:377]   --->   Operation 91 'store' 'store_ln377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln377 = store i64 %m_3_17, i64 %m_3_10" [model_functions.cpp:377]   --->   Operation 92 'store' 'store_ln377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln377 = store i64 %m_3_19, i64 %m_3_7" [model_functions.cpp:377]   --->   Operation 93 'store' 'store_ln377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln377 = store i64 %m_3_20, i64 %m_3_1" [model_functions.cpp:377]   --->   Operation 94 'store' 'store_ln377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ den2_V_0_0_05]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_1_06]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_2_07]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_3_08]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_3_04_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_2_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_3_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_3_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000]
m_3_1              (alloca           ) [ 011111]
m_3_7              (alloca           ) [ 011111]
m_3_10             (alloca           ) [ 011111]
m_3_04             (alloca           ) [ 011111]
den2_V_0_3_08_read (read             ) [ 000000]
den2_V_0_2_07_read (read             ) [ 000000]
den2_V_0_1_06_read (read             ) [ 000000]
den2_V_0_0_05_read (read             ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i_2                (load             ) [ 000000]
specpipeline_ln0   (specpipeline     ) [ 000000]
icmp_ln376         (icmp             ) [ 011110]
empty              (speclooptripcount) [ 000000]
add_ln376          (add              ) [ 000000]
br_ln376           (br               ) [ 000000]
trunc_ln938        (trunc            ) [ 011111]
p_Val2_s           (mux              ) [ 000000]
icmp_ln938         (icmp             ) [ 011110]
p_Result_6         (bitselect        ) [ 011110]
tmp_V              (sub              ) [ 000000]
tmp_V_2            (select           ) [ 011100]
p_Result_s         (partselect       ) [ 011000]
store_ln376        (store            ) [ 000000]
p_Result_7         (bitconcatenate   ) [ 000000]
tmp_5              (cttz             ) [ 000000]
l                  (trunc            ) [ 000000]
sub_ln947          (sub              ) [ 010100]
lsb_index          (add              ) [ 010100]
tmp                (partselect       ) [ 000000]
icmp_ln949         (icmp             ) [ 010100]
trunc_ln950        (trunc            ) [ 000000]
sub_ln950          (sub              ) [ 000000]
zext_ln950         (zext             ) [ 000000]
lshr_ln950         (lshr             ) [ 000000]
p_Result_2         (and              ) [ 000000]
icmp_ln950         (icmp             ) [ 010100]
trunc_ln946        (trunc            ) [ 010110]
tmp_1              (bitselect        ) [ 000000]
xor_ln952          (xor              ) [ 000000]
and_ln949          (and              ) [ 000000]
p_Result_3         (bitselect        ) [ 000000]
a                  (or               ) [ 000000]
zext_ln960         (zext             ) [ 000000]
icmp_ln961         (icmp             ) [ 000000]
add_ln961          (add              ) [ 000000]
zext_ln961         (zext             ) [ 000000]
lshr_ln961         (lshr             ) [ 000000]
sub_ln962          (sub              ) [ 000000]
zext_ln962         (zext             ) [ 000000]
shl_ln962          (shl              ) [ 000000]
tobool31_i_i_i11   (and              ) [ 000000]
m_1                (select           ) [ 000000]
zext_ln964         (zext             ) [ 000000]
m_3                (add              ) [ 000000]
m                  (partselect       ) [ 010010]
p_Result_4         (bitselect        ) [ 010010]
zext_ln965         (zext             ) [ 000000]
select_ln946       (select           ) [ 000000]
sub_ln968          (sub              ) [ 000000]
add_ln968          (add              ) [ 000000]
tmp_7              (bitconcatenate   ) [ 000000]
p_Result_8         (partset          ) [ 000000]
bitcast_ln741      (bitcast          ) [ 000000]
m_3_21             (select           ) [ 010001]
m_3_1_load_1       (load             ) [ 000000]
m_3_7_load_1       (load             ) [ 000000]
m_3_10_load_1      (load             ) [ 000000]
m_3_04_load_1      (load             ) [ 000000]
specloopname_ln375 (specloopname     ) [ 000000]
icmp_ln377         (icmp             ) [ 000000]
m_3_37             (select           ) [ 000000]
icmp_ln377_1       (icmp             ) [ 000000]
m_3_13             (select           ) [ 000000]
icmp_ln377_2       (icmp             ) [ 000000]
m_3_14             (select           ) [ 000000]
m_3_15             (select           ) [ 000000]
m_3_16             (select           ) [ 000000]
m_3_17             (select           ) [ 000000]
m_3_18             (select           ) [ 000000]
m_3_19             (select           ) [ 000000]
m_3_20             (select           ) [ 000000]
store_ln377        (store            ) [ 000000]
store_ln377        (store            ) [ 000000]
store_ln377        (store            ) [ 000000]
store_ln377        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
m_3_1_load         (load             ) [ 000000]
m_3_7_load         (load             ) [ 000000]
m_3_10_load        (load             ) [ 000000]
m_3_04_load        (load             ) [ 000000]
write_ln0          (write            ) [ 000000]
write_ln0          (write            ) [ 000000]
write_ln0          (write            ) [ 000000]
write_ln0          (write            ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="den2_V_0_0_05">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="den2_V_0_1_06">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_1_06"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="den2_V_0_2_07">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_2_07"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="den2_V_0_3_08">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_3_08"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_3_04_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_04_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_2_03_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_2_03_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_3_7_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_7_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_3_10_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_10_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i36"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i36.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i28.i36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="m_3_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="m_3_7_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="m_3_10_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_10/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="m_3_04_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_04/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="den2_V_0_3_08_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="36" slack="0"/>
<pin id="130" dir="0" index="1" bw="36" slack="0"/>
<pin id="131" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_3_08_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="den2_V_0_2_07_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="36" slack="0"/>
<pin id="136" dir="0" index="1" bw="36" slack="0"/>
<pin id="137" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_2_07_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="den2_V_0_1_06_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="36" slack="0"/>
<pin id="142" dir="0" index="1" bw="36" slack="0"/>
<pin id="143" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_1_06_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="den2_V_0_0_05_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="36" slack="0"/>
<pin id="148" dir="0" index="1" bw="36" slack="0"/>
<pin id="149" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_0_05_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln0_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln0_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="64" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln0_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="64" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_2_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln376_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln376/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln376_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln938_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln938/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Val2_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="36" slack="0"/>
<pin id="206" dir="0" index="1" bw="36" slack="0"/>
<pin id="207" dir="0" index="2" bw="36" slack="0"/>
<pin id="208" dir="0" index="3" bw="36" slack="0"/>
<pin id="209" dir="0" index="4" bw="36" slack="0"/>
<pin id="210" dir="0" index="5" bw="2" slack="0"/>
<pin id="211" dir="1" index="6" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln938_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="36" slack="0"/>
<pin id="220" dir="0" index="1" bw="36" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Result_6_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="36" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="36" slack="0"/>
<pin id="235" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_V_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="36" slack="0"/>
<pin id="241" dir="0" index="2" bw="36" slack="0"/>
<pin id="242" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Result_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="36" slack="0"/>
<pin id="248" dir="0" index="1" bw="36" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="0" index="3" bw="1" slack="0"/>
<pin id="251" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln376_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln376/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_7_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="36" slack="1"/>
<pin id="265" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="l_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sub_ln947_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="lsb_index_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="6" slack="0"/>
<pin id="297" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln949_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="0" index="1" bw="31" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln950_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln950_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln950_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lshr_ln950_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="6" slack="0"/>
<pin id="325" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="36" slack="1"/>
<pin id="330" dir="0" index="1" bw="36" slack="0"/>
<pin id="331" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln950_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="36" slack="0"/>
<pin id="335" dir="0" index="1" bw="36" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln946_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln952_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="and_ln949_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="1" slack="1"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="36" slack="2"/>
<pin id="363" dir="0" index="2" bw="32" slack="1"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="a_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln960_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="36" slack="2"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln961_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln961_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="0" index="1" bw="7" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln961_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="lshr_ln961_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="36" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sub_ln962_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln962_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln962_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="36" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tobool31_i_i_i11_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool31_i_i_i11/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="m_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="0" index="2" bw="64" slack="0"/>
<pin id="420" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln964_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="m_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="m_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="63" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_Result_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln965_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="63" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln946_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="11" slack="0"/>
<pin id="458" dir="0" index="2" bw="11" slack="0"/>
<pin id="459" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sub_ln968_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="2"/>
<pin id="465" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln968_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="11" slack="0"/>
<pin id="470" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_7_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="3"/>
<pin id="476" dir="0" index="2" bw="11" slack="0"/>
<pin id="477" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Result_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="63" slack="0"/>
<pin id="483" dir="0" index="2" bw="12" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="0" index="4" bw="7" slack="0"/>
<pin id="486" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="bitcast_ln741_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln741/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="m_3_21_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="3"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="0" index="2" bw="64" slack="0"/>
<pin id="500" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_21/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="m_3_1_load_1_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="4"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_1_load_1/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="m_3_7_load_1_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="4"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_7_load_1/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="m_3_10_load_1_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="4"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_10_load_1/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="m_3_04_load_1_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="4"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_04_load_1/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln377_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="4"/>
<pin id="517" dir="0" index="1" bw="2" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln377/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="m_3_37_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="0"/>
<pin id="523" dir="0" index="2" bw="64" slack="1"/>
<pin id="524" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_37/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln377_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="4"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln377_1/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="m_3_13_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="0" index="2" bw="64" slack="0"/>
<pin id="536" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_13/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln377_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="4"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln377_2/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="m_3_14_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="0" index="2" bw="64" slack="0"/>
<pin id="549" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_14/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="m_3_15_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="1"/>
<pin id="556" dir="0" index="2" bw="64" slack="0"/>
<pin id="557" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_15/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="m_3_16_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="0" index="2" bw="64" slack="0"/>
<pin id="564" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_16/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="m_3_17_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="0" index="2" bw="64" slack="0"/>
<pin id="572" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_17/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="m_3_18_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="1"/>
<pin id="579" dir="0" index="2" bw="64" slack="0"/>
<pin id="580" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_18/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="m_3_19_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="0" index="2" bw="64" slack="0"/>
<pin id="587" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_19/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="m_3_20_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="1"/>
<pin id="594" dir="0" index="2" bw="64" slack="0"/>
<pin id="595" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_20/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln377_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="4"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln377_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="4"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln377_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="4"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln377_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="4"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="m_3_1_load_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="3"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_1_load/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="m_3_7_load_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="3"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_7_load/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="m_3_10_load_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="3"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_10_load/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="m_3_04_load_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="3"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_04_load/4 "/>
</bind>
</comp>

<comp id="634" class="1005" name="i_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="641" class="1005" name="m_3_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="3"/>
<pin id="643" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="m_3_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="m_3_7_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="3"/>
<pin id="650" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="m_3_7 "/>
</bind>
</comp>

<comp id="655" class="1005" name="m_3_10_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="3"/>
<pin id="657" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="m_3_10 "/>
</bind>
</comp>

<comp id="662" class="1005" name="m_3_04_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="3"/>
<pin id="664" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="m_3_04 "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln376_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="3"/>
<pin id="671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln376 "/>
</bind>
</comp>

<comp id="673" class="1005" name="trunc_ln938_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="4"/>
<pin id="675" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln938 "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln938_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln938 "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_Result_6_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="3"/>
<pin id="687" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_V_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="36" slack="1"/>
<pin id="692" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="p_Result_s_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="36" slack="1"/>
<pin id="699" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="702" class="1005" name="sub_ln947_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="708" class="1005" name="lsb_index_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln949_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln949 "/>
</bind>
</comp>

<comp id="720" class="1005" name="icmp_ln950_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln950 "/>
</bind>
</comp>

<comp id="725" class="1005" name="trunc_ln946_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="11" slack="2"/>
<pin id="727" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="730" class="1005" name="m_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="63" slack="1"/>
<pin id="732" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_Result_4_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="740" class="1005" name="m_3_21_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="1"/>
<pin id="742" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_3_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="106" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="106" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="106" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="106" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="185" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="146" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="140" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="134" pin="2"/><net_sink comp="204" pin=3"/></net>

<net id="216"><net_src comp="128" pin="2"/><net_sink comp="204" pin=4"/></net>

<net id="217"><net_src comp="200" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="222"><net_src comp="204" pin="6"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="204" pin="6"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="204" pin="6"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="224" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="204" pin="6"/><net_sink comp="238" pin=2"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="238" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="194" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="261" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="292" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="280" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="268" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="356" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="372" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="74" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="372" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="366" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="350" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="375" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="389" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="404" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="410" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="416" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="16" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="78" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="449"><net_src comp="80" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="428" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="460"><net_src comp="82" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="84" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="86" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="455" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="467" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="487"><net_src comp="90" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="452" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="473" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="92" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="491"><net_src comp="78" pin="0"/><net_sink comp="480" pin=4"/></net>

<net id="495"><net_src comp="480" pin="5"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="519"><net_src comp="100" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="512" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="102" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="512" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="520" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="104" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="512" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="532" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="515" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="509" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="527" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="509" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="553" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="540" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="509" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="560" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="581"><net_src comp="527" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="506" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="540" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="506" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="576" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="540" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="503" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="545" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="568" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="583" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="591" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="625"><net_src comp="622" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="629"><net_src comp="626" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="637"><net_src comp="108" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="644"><net_src comp="112" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="651"><net_src comp="116" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="658"><net_src comp="120" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="665"><net_src comp="124" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="672"><net_src comp="188" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="200" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="683"><net_src comp="218" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="688"><net_src comp="224" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="693"><net_src comp="238" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="700"><net_src comp="246" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="705"><net_src comp="280" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="711"><net_src comp="286" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="718"><net_src comp="302" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="723"><net_src comp="333" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="728"><net_src comp="339" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="733"><net_src comp="434" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="738"><net_src comp="444" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="743"><net_src comp="496" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="591" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_3_04_out | {4 }
	Port: m_2_03_out | {4 }
	Port: m_3_7_out | {4 }
	Port: m_3_10_out | {4 }
 - Input state : 
	Port: master_fix_Pipeline_VITIS_LOOP_376_1 : den2_V_0_0_05 | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_376_1 : den2_V_0_1_06 | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_376_1 : den2_V_0_2_07 | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_376_1 : den2_V_0_3_08 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln376 : 2
		add_ln376 : 2
		br_ln376 : 3
		trunc_ln938 : 2
		p_Val2_s : 3
		icmp_ln938 : 4
		p_Result_6 : 4
		tmp_V : 4
		tmp_V_2 : 5
		p_Result_s : 6
		store_ln376 : 3
	State 2
		tmp_5 : 1
		l : 2
		sub_ln947 : 3
		lsb_index : 4
		tmp : 5
		icmp_ln949 : 6
		trunc_ln950 : 4
		sub_ln950 : 5
		zext_ln950 : 6
		lshr_ln950 : 7
		p_Result_2 : 8
		icmp_ln950 : 8
		trunc_ln946 : 2
	State 3
		xor_ln952 : 1
		a : 1
		zext_ln961 : 1
		lshr_ln961 : 2
		zext_ln962 : 1
		shl_ln962 : 2
		tobool31_i_i_i11 : 1
		m_1 : 3
		zext_ln964 : 1
		m_3 : 4
		m : 5
		p_Result_4 : 5
	State 4
		add_ln968 : 1
		tmp_7 : 2
		p_Result_8 : 3
		bitcast_ln741 : 4
		m_3_21 : 5
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
		m_3_37 : 1
		m_3_13 : 2
		m_3_14 : 3
		m_3_15 : 1
		m_3_16 : 2
		m_3_17 : 3
		m_3_18 : 1
		m_3_19 : 2
		m_3_20 : 1
		store_ln377 : 4
		store_ln377 : 4
		store_ln377 : 3
		store_ln377 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         tmp_V_2_fu_238         |    0    |    36   |
|          |           m_1_fu_416           |    0    |    64   |
|          |       select_ln946_fu_455      |    0    |    11   |
|          |          m_3_21_fu_496         |    0    |    64   |
|          |          m_3_37_fu_520         |    0    |    64   |
|          |          m_3_13_fu_532         |    0    |    64   |
|  select  |          m_3_14_fu_545         |    0    |    64   |
|          |          m_3_15_fu_553         |    0    |    64   |
|          |          m_3_16_fu_560         |    0    |    64   |
|          |          m_3_17_fu_568         |    0    |    64   |
|          |          m_3_18_fu_576         |    0    |    64   |
|          |          m_3_19_fu_583         |    0    |    64   |
|          |          m_3_20_fu_591         |    0    |    64   |
|----------|--------------------------------|---------|---------|
|          |        add_ln376_fu_194        |    0    |    11   |
|          |        lsb_index_fu_286        |    0    |    39   |
|    add   |        add_ln961_fu_380        |    0    |    39   |
|          |           m_3_fu_428           |    0    |    71   |
|          |        add_ln968_fu_467        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |          tmp_V_fu_232          |    0    |    43   |
|          |        sub_ln947_fu_280        |    0    |    39   |
|    sub   |        sub_ln950_fu_312        |    0    |    14   |
|          |        sub_ln962_fu_395        |    0    |    39   |
|          |        sub_ln968_fu_462        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|   lshr   |        lshr_ln950_fu_322       |    0    |    13   |
|          |        lshr_ln961_fu_389       |    0    |   116   |
|----------|--------------------------------|---------|---------|
|    shl   |        shl_ln962_fu_404        |    0    |   116   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln376_fu_188       |    0    |    8    |
|          |        icmp_ln938_fu_218       |    0    |    19   |
|          |        icmp_ln949_fu_302       |    0    |    17   |
|   icmp   |        icmp_ln950_fu_333       |    0    |    19   |
|          |        icmp_ln961_fu_375       |    0    |    18   |
|          |        icmp_ln377_fu_515       |    0    |    8    |
|          |       icmp_ln377_1_fu_527      |    0    |    8    |
|          |       icmp_ln377_2_fu_540      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |        p_Result_2_fu_328       |    0    |    36   |
|    and   |        and_ln949_fu_356        |    0    |    2    |
|          |     tobool31_i_i_i11_fu_410    |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    mux   |         p_Val2_s_fu_204        |    0    |    20   |
|----------|--------------------------------|---------|---------|
|    xor   |        xor_ln952_fu_350        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |            a_fu_366            |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          | den2_V_0_3_08_read_read_fu_128 |    0    |    0    |
|   read   | den2_V_0_2_07_read_read_fu_134 |    0    |    0    |
|          | den2_V_0_1_06_read_read_fu_140 |    0    |    0    |
|          | den2_V_0_0_05_read_read_fu_146 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln0_write_fu_152     |    0    |    0    |
|   write  |     write_ln0_write_fu_159     |    0    |    0    |
|          |     write_ln0_write_fu_166     |    0    |    0    |
|          |     write_ln0_write_fu_173     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln938_fu_200       |    0    |    0    |
|   trunc  |            l_fu_276            |    0    |    0    |
|          |       trunc_ln950_fu_308       |    0    |    0    |
|          |       trunc_ln946_fu_339       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        p_Result_6_fu_224       |    0    |    0    |
| bitselect|          tmp_1_fu_343          |    0    |    0    |
|          |        p_Result_3_fu_360       |    0    |    0    |
|          |        p_Result_4_fu_444       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        p_Result_s_fu_246       |    0    |    0    |
|partselect|           tmp_fu_292           |    0    |    0    |
|          |            m_fu_434            |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|        p_Result_7_fu_261       |    0    |    0    |
|          |          tmp_7_fu_473          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   cttz   |          tmp_5_fu_268          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln950_fu_318       |    0    |    0    |
|          |        zext_ln960_fu_372       |    0    |    0    |
|   zext   |        zext_ln961_fu_385       |    0    |    0    |
|          |        zext_ln962_fu_400       |    0    |    0    |
|          |        zext_ln964_fu_424       |    0    |    0    |
|          |        zext_ln965_fu_452       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  partset |        p_Result_8_fu_480       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1482  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_634     |    3   |
| icmp_ln376_reg_669|    1   |
| icmp_ln938_reg_680|    1   |
| icmp_ln949_reg_715|    1   |
| icmp_ln950_reg_720|    1   |
| lsb_index_reg_708 |   32   |
|   m_3_04_reg_662  |   64   |
|   m_3_10_reg_655  |   64   |
|   m_3_1_reg_641   |   64   |
|   m_3_21_reg_740  |   64   |
|   m_3_7_reg_648   |   64   |
|     m_reg_730     |   63   |
| p_Result_4_reg_735|    1   |
| p_Result_6_reg_685|    1   |
| p_Result_s_reg_697|   36   |
| sub_ln947_reg_702 |   32   |
|  tmp_V_2_reg_690  |   36   |
|trunc_ln938_reg_673|    2   |
|trunc_ln946_reg_725|   11   |
+-------------------+--------+
|       Total       |   541  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1482  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   541  |    -   |
+-----------+--------+--------+
|   Total   |   541  |  1482  |
+-----------+--------+--------+
