

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Tue Oct 31 15:29:32 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.108|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     525|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     32|    2656|     784|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      72|
|Register         |        -|      -|     829|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     32|    3485|    1381|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |              Instance             |             Module            | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |myproject_mul_12ns_32s_44_3_0_U14  |myproject_mul_12ns_32s_44_3_0  |        0|      2|  166|  49|
    |myproject_mul_13s_32s_45_3_0_U1    |myproject_mul_13s_32s_45_3_0   |        0|      2|  166|  49|
    |myproject_mul_13s_32s_45_3_0_U6    |myproject_mul_13s_32s_45_3_0   |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U4   |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U5   |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U8   |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U9   |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U10  |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U2    |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U3    |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U11   |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U15   |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U16   |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_15ns_32s_46_3_0_U7   |myproject_mul_15ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_15ns_32s_46_3_0_U13  |myproject_mul_15ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_15s_32s_46_3_0_U12   |myproject_mul_15s_32s_46_3_0   |        0|      2|  166|  49|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |Total                              |                               |        0|     32| 2656| 784|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |acc_1_V_fu_1481_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_2_V_fu_1492_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_3_V_fu_1502_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_4_V_fu_1512_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_5_V_fu_1527_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_6_V_fu_1537_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_7_V_fu_1548_p2               |     +    |      0|  0|  32|          32|          32|
    |res_0_V_write_assign_fu_1471_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_1466_p2                  |     +    |      0|  0|  32|          12|          32|
    |tmp2_fu_1476_p2                  |     +    |      0|  0|  32|          11|          32|
    |tmp3_fu_1487_p2                  |     +    |      0|  0|  32|          12|          32|
    |tmp4_fu_1497_p2                  |     +    |      0|  0|  32|          13|          32|
    |tmp5_fu_1507_p2                  |     +    |      0|  0|  32|          13|          32|
    |tmp6_fu_1517_p2                  |     +    |      0|  0|  38|          11|          31|
    |tmp7_fu_1532_p2                  |     +    |      0|  0|  32|          10|          32|
    |tmp8_fu_1542_p2                  |     +    |      0|  0|  32|          12|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 525|         350|         511|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    |ap_return_2  |   9|          2|   32|         64|
    |ap_return_3  |   9|          2|   32|         64|
    |ap_return_4  |   9|          2|   32|         64|
    |ap_return_5  |   9|          2|   32|         64|
    |ap_return_6  |   9|          2|   32|         64|
    |ap_return_7  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  72|         16|  256|        512|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_0_int_reg  |  32|   0|   32|          0|
    |ap_return_1_int_reg  |  32|   0|   32|          0|
    |ap_return_2_int_reg  |  32|   0|   32|          0|
    |ap_return_3_int_reg  |  32|   0|   32|          0|
    |ap_return_4_int_reg  |  32|   0|   32|          0|
    |ap_return_5_int_reg  |  32|   0|   32|          0|
    |ap_return_6_int_reg  |  32|   0|   32|          0|
    |ap_return_7_int_reg  |  32|   0|   32|          0|
    |data_V_read_int_reg  |  64|   0|   64|          0|
    |tmp_28_reg_1702      |  30|   0|   30|          0|
    |tmp_29_reg_1712      |  31|   0|   31|          0|
    |tmp_33_0_2_reg_1647  |  32|   0|   32|          0|
    |tmp_33_0_3_reg_1652  |  32|   0|   32|          0|
    |tmp_33_0_4_reg_1657  |  32|   0|   32|          0|
    |tmp_33_0_5_reg_1662  |  32|   0|   32|          0|
    |tmp_33_0_6_reg_1667  |  32|   0|   32|          0|
    |tmp_33_0_7_reg_1672  |  32|   0|   32|          0|
    |tmp_33_1_1_reg_1682  |  32|   0|   32|          0|
    |tmp_33_1_2_reg_1687  |  32|   0|   32|          0|
    |tmp_33_1_3_reg_1692  |  32|   0|   32|          0|
    |tmp_33_1_4_reg_1697  |  32|   0|   32|          0|
    |tmp_33_1_6_reg_1707  |  32|   0|   32|          0|
    |tmp_33_1_reg_1677    |  32|   0|   32|          0|
    |tmp_3_reg_1637       |  32|   0|   32|          0|
    |tmp_s_reg_1642       |  31|   0|   31|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 829|   0|  829|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_2  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_3  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_4  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_5  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_6  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_7  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|data_V_read  |  in |   64|   ap_none  |                               data_V_read                               |    scalar    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

