/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

#include <bcmdrd/bcmdrd_types.h>
#include <bcmdrd/bcmdrd_chip.h>
#include <bcmdrd/bcmdrd_field.h>
#include <bcmdrd/chip/bcm56780_a0_defs.h>
#include <bcmdrd/chip/bcm56780_a0_sig.h>

/* Block types */
const char *bcm56780_a0_drd_blktype_names[] = {
    "null",
    "avs",
    "cdport",
    "cev",
    "cmic",
    "epipe",
    "ipipe",
    "iproc",
    "lbport",
    "macsec",
    "mgmt_obm",
    "mmu_eb",
    "mmu_glb",
    "mmu_itm",
    "pfc_collector",
    "port_if",
    "rdb",
    "ser",
    "top",
    "xlport"
};

/* Block structures */
bcmdrd_block_t bcm56780_a0_drd_blocks[] =
{
    { BLKTYPE_CDPORT,                   16,   {{0x000001fe}} },
    { BLKTYPE_CDPORT,                   17,   {{0x0001fe00}} },
    { BLKTYPE_CDPORT,                   18,   {{0x01fe0000}} },
    { BLKTYPE_CDPORT,                   19,   {{0xfe000000, 0x00000001}} },
    { BLKTYPE_CDPORT,                   20,   {{0x00000000, 0x000001fe}} },
    { BLKTYPE_CDPORT,                   21,   {{0x00000000, 0x0001fe00}} },
    { BLKTYPE_CDPORT,                   22,   {{0x00000000, 0x01fe0000}} },
    { BLKTYPE_CDPORT,                   23,   {{0x00000000, 0xfe000000, 0x00000001}} },
    { BLKTYPE_CDPORT,                   24,   {{0x00000000, 0x00000000, 0x000001fe}} },
    { BLKTYPE_CDPORT,                   25,   {{0x00000000, 0x00000000, 0x0001fe00}} },
    { BLKTYPE_CDPORT,                   26,   {{0x00000000, 0x00000000, 0x01fe0000}} },
    { BLKTYPE_CDPORT,                   27,   {{0x00000000, 0x00000000, 0xfe000000, 0x00000001}} },
    { BLKTYPE_CDPORT,                   28,   {{0x00000000, 0x00000000, 0x00000000, 0x000001fe}} },
    { BLKTYPE_CDPORT,                   29,   {{0x00000000, 0x00000000, 0x00000000, 0x0001fe00}} },
    { BLKTYPE_CDPORT,                   30,   {{0x00000000, 0x00000000, 0x00000000, 0x01fe0000}} },
    { BLKTYPE_CDPORT,                   31,   {{0x00000000, 0x00000000, 0x00000000, 0xfe000000, 0x00000001}} },
    { BLKTYPE_CDPORT,                   32,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000001fe}} },
    { BLKTYPE_CDPORT,                   33,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0001fe00}} },
    { BLKTYPE_CDPORT,                   34,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x01fe0000}} },
    { BLKTYPE_CDPORT,                   35,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xfe000000, 0x00000001}} },
    { BLKTYPE_CDPORT,                   83,   {{0x00000000}} },
    { BLKTYPE_LBPORT,                   48,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000008}} },
    { BLKTYPE_LBPORT,                   49,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000010}} },
    { BLKTYPE_XLPORT,                   12,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000006}} },
    { BLKTYPE_IPIPE,                     1,   {{0xffffffff, 0xffffffff, 0x0000ffff}} },
    { BLKTYPE_EPIPE,                     2,   {{0xffffffff, 0xffffffff, 0x0000ffff}} },
    { BLKTYPE_MMU_ITM,                   3,   {{0x000fffff, 0x000fffff, 0x000fffff, 0x000fffff}} },
    { BLKTYPE_MMU_EB,                    4,   {{0x000fffff, 0x000fffff, 0x000fffff, 0x000fffff}} },
    { BLKTYPE_MMU_GLB,                   5,   {{0x000fffff, 0x000fffff, 0x000fffff, 0x000fffff}} },
    { BLKTYPE_TOP,                       8,   {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}} },
    { BLKTYPE_SER,                       9,   {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}} },
    { BLKTYPE_IPROC,                    11,   {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}} },
    { BLKTYPE_MACSEC,                   50,   {{0x0000ffff}} },
    { BLKTYPE_MACSEC,                   51,   {{0x00000000, 0x0000ffff}} },
    { BLKTYPE_MACSEC,                   52,   {{0xffff0000}} },
    { BLKTYPE_MACSEC,                   53,   {{0x00000000, 0x00000000, 0xffff0000}} },
    { BLKTYPE_MACSEC,                   54,   {{0x00000000, 0x00000000, 0x00000000, 0xffff0000}} },
    { BLKTYPE_MACSEC,                   55,   {{0x00000000, 0x00000000, 0x00000000, 0x0000ffff}} },
    { BLKTYPE_RDB,                      56,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000020}} },
    { BLKTYPE_RDB,                      57,   {{0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000040}} },
    { BLKTYPE_AVS,                      87,   {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}} },
    { BLKTYPE_CEV,                      88,   {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}} },
    { BLKTYPE_PORT_IF,                  89,   {{0xffffffff, 0xffffffff, 0x0000ffff}} },
    { BLKTYPE_PFC_COLLECTOR,            90,   {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}} },
    { BLKTYPE_MGMT_OBM,                 91,   {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}} }
};

const int bcm56780_a0_drd_blktype_start_idx[] = {
    0, 40, 0, 41, 0, 25, 24, 31, 21, 32, 44, 27, 28, 26, 43, 42, 38, 30, 29, 23
};

/* Symbol table */
#if BCMDRD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
extern bcmdrd_symbols_t bcm56780_a0_drd_symbols;
#endif

/* Declare function first to prevent compiler warnings */
extern uint32_t
bcm56780_a0_drd_blockport_addr(int block, int lane, uint32_t offset,
                               uint32_t idx);

uint32_t
bcm56780_a0_drd_blockport_addr(int block, int lane, uint32_t offset,
                               uint32_t idx)
{
    uint32_t addr;

    if (lane < 0) {
        /* Default block/port calculation for memories */
        addr = offset;
        addr += idx;
    } else {
        /* Remap lane index for port 162 */
        if (block == 12 && lane == 1) {
            lane = 2;
        }
        if (block == 1 || block == 2 || block == 88 ) {
            /*
             * Transform to XFS format for IPIPE, EPIPE and CEV blocks.
             * No Indexed registers under XFS.
             */
            addr = ((offset << 1) & 0x7fffff) | lane;
            addr |= (((offset & 0x2000000) ^ 0x2000000) >> 2);
        } else {
            /* Default block/port calculation for registers */
            addr = (offset | lane);
            addr += (idx << 8);
        }
    }
    return addr;
}

/* Declare function first to prevent compiler warnings */
extern int
bcm56780_a0_drd_addr_decode(const bcmdrd_symbol_t *symbol,
                            int block, uint32_t addr,
                            uint32_t *idx, uint32_t *lane);

int
bcm56780_a0_drd_addr_decode(const bcmdrd_symbol_t *symbol,
                            int block, uint32_t addr,
                            uint32_t *idx, uint32_t *lane)
{
    uint32_t diff = 0, port_num = 0;
    uint32_t addr_mask, offset_mask;
    uint32_t mask;
    uint32_t xfs_addr;

    if (block == 1 || block == 2 || block == 88 ) {
        /* XFS format address for IPIPE, EPIPE and CEV blocks  */
        if (symbol->flags & BCMDRD_SYMBOL_FLAG_MEMORY) {
            /* Check for MEMSEL */
            if ((addr & 0xfff0000) != (symbol->addr & 0xfff0000)) {
                return -1;
            }
            addr_mask = addr & 0xffff;
            offset_mask = symbol->addr & 0xffff;
            if (addr_mask < offset_mask) {
                return -1;
            }
            diff = addr_mask - offset_mask;
        } else {
            xfs_addr = (symbol->addr << 1) & 0x7fffff;
            xfs_addr |= (((symbol->addr & 0x2000000) ^ 0x2000000) >> 2);
            /* Check for REGTYPE and REGSEL */
            mask = 0xfffe00;
            if ((addr & mask) != (xfs_addr & mask)) {
                return -1;
            }
            port_num = addr & 0x1ff;
            diff = 0;
        }
    } else {
        /* Check for Stage ID and basetype. */
        mask = 0xff800000;
        if ((addr & mask) != (symbol->addr & mask)) {
            return -1;
        }
        /* Mask the Stage ID and basetype. */
        mask = ~mask;
        addr_mask = addr & mask;
        offset_mask = symbol->addr & mask;
        if (addr_mask < offset_mask) {
            return -1;
        }
        diff = addr_mask - offset_mask;
        if (symbol->flags & BCMDRD_SYMBOL_FLAG_REGISTER) {
            port_num = diff & 0xff;
            diff = diff >> 8;
            /* Remap lane index for port 162 */
            if (block == 12 && port_num == 2) {
                port_num = 1;
            }
        }
    }
    if (idx) {
        *idx = diff;
    }
    if (lane) {
        *lane = port_num;
    }
    return 0;
}

/* Declare function first to prevent compiler warnings */
extern bcmdrd_port_num_domain_t
bcm56780_a0_drd_port_num_domain(bcmdrd_sid_t sid, int blktype);

bcmdrd_port_num_domain_t
bcm56780_a0_drd_port_num_domain(bcmdrd_sid_t sid, int blktype)
{
    switch (sid) {
    case MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr:
    case MMU_RQE_REPL_PORT_AGG_MAPr:
        return BCMDRD_PND_LOGIC;
    default:
        break;
    }
    switch (blktype) {
    case BLKTYPE_IPIPE:
    case BLKTYPE_EPIPE:
    case BLKTYPE_PORT_IF:
        return BCMDRD_PND_LOGIC;
    case BLKTYPE_MMU_GLB:
    case BLKTYPE_MMU_ITM:
    case BLKTYPE_MMU_EB:
        return BCMDRD_PND_MMU;
    default:
        break;
    }
    return BCMDRD_PND_PHYS;
}

/* Declare function first to prevent compiler warnings */
extern int
bcm56780_a0_drd_blktype_from_porttype(bcmdrd_port_type_t ptype);

int
bcm56780_a0_drd_blktype_from_porttype(bcmdrd_port_type_t ptype)
{
    if (ptype == BCMDRD_PORT_TYPE_LB) {
        return BLKTYPE_LBPORT;
    }
    return -1;
}

static bcmdrd_chip_param_t bcm56780_a0_chip_params[] = {
    { NULL }
};

static bcmdrd_chip_mod_t bcm56780_a0_chip_mods[] = {
    { .sid = MEMDB_EMTOP_MEM0m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM0_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM1m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM1_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM2m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM2_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM3m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM3_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM4m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM4_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM5m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM5_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM6m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM6_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM7m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM7_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_RAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_MEM0_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_MEM1_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_MEM2_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_MEM3_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_MEM4_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_MEM5_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_MEM6_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_MEM7_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_RAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B0m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B0_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B0_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B1m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B1_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B1_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B2_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B2_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B3m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B3_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B3_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B4m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B4_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B4_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B5m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B5_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B5_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_SHARED_BANKS_CONTROLm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_00_ACTION_TABLE_Am, .valid = { true, 0 } },
    { .sid = M_E2T_00_ACTION_TABLE_Bm, .valid = { true, 0 } },
    { .sid = M_E2T_00_HASH_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_00_HT_DEBUG_CMDm, .valid = { true, 0 } },
    { .sid = M_E2T_00_HT_DEBUG_KEYm, .valid = { true, 0 } },
    { .sid = M_E2T_00_HT_DEBUG_RESULTm, .valid = { true, 0 } },
    { .sid = M_E2T_00_KEY_ATTRIBUTESm, .valid = { true, 0 } },
    { .sid = M_E2T_00_RAM_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_00_REMAP_TABLE_Am, .valid = { true, 0 } },
    { .sid = M_E2T_00_REMAP_TABLE_Bm, .valid = { true, 0 } },
    { .sid = M_E2T_00_SHARED_BANKS_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_01_ACTION_TABLE_Am, .valid = { true, 0 } },
    { .sid = M_E2T_01_ACTION_TABLE_Bm, .valid = { true, 0 } },
    { .sid = M_E2T_01_HASH_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_01_HT_DEBUG_CMDm, .valid = { true, 0 } },
    { .sid = M_E2T_01_HT_DEBUG_KEYm, .valid = { true, 0 } },
    { .sid = M_E2T_01_HT_DEBUG_RESULTm, .valid = { true, 0 } },
    { .sid = M_E2T_01_KEY_ATTRIBUTESm, .valid = { true, 0 } },
    { .sid = M_E2T_01_RAM_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_01_REMAP_TABLE_Am, .valid = { true, 0 } },
    { .sid = M_E2T_01_REMAP_TABLE_Bm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B0_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B1_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B1_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B2_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B2_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B3_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B3_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B4_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B4_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B5_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B5_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B6_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B6_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B7_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B7_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_FT_COMMANDm, .valid = { true, 0 } },
    { .sid = M_FT_COMMAND_DATAm, .valid = { true, 0 } },
    { .sid = M_FT_GLOBAL_TABLE_CNTm, .valid = { true, 0 } },
    { .sid = M_FT_GLOBAL_TABLE_CONFIGm, .valid = { true, 0 } },
    { .sid = M_FT_GROUP_TABLE_CNTm, .valid = { true, 0 } },
    { .sid = M_FT_GROUP_TABLE_CONFIGm, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_CTRLr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_FAIL_COUNTERr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_NOTIFY_FIFOm, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_NOTIFY_FIFO_PTRSr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_NOTIFY_FIFO_PTRS_DEBUGr, .valid = { true, 0 } },
    { .sid = M_LPM_IP_CONTROLm, .valid = { true, 0 } },
    { .sid = TOP_MACSEC_CTRL0r, .valid = { true, 0 } },
    { .sid = ESEC_CONFIGr, .valid = { true, 0 } },
    { .sid = ESEC_CTRLr, .valid = { true, 0 } },
    { .sid = ESEC_CW_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_CW_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_EGRESS_MTU_FOR_MGMT_PKTr, .valid = { true, 0 } },
    { .sid = ESEC_ERROR_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = ESEC_ERROR_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_DATA_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_DATA_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_DATA_REGr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ENC_DATA_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ENC_DATA_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ENC_DATA_REGr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ICV_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ICV_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ICV_REGr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_CONTROLr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_IV_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_IV_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REG2r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REG3r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REGr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_HASH_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_ICF_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_ICF_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_IDF_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_IDF_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_MISCm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_MISC_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_ROLLOVER_FIFOm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SAm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SA_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SCm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_CTRLm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_CTRL_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_UNCTRLm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_UNCTRL_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_NEW_DEST_PORT_CONFIGr, .valid = { true, 0 } },
    { .sid = ESEC_ODF_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_ODF_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_PN_THDr, .valid = { true, 0 } },
    { .sid = ESEC_PN_XPN_THD_MASKr, .valid = { true, 0 } },
    { .sid = ESEC_PORT_MODE_CREDITr, .valid = { true, 0 } },
    { .sid = ESEC_SA_EXPIRE_STATUSm, .valid = { true, 0 } },
    { .sid = ESEC_SA_HASH_TABLEm, .valid = { true, 0 } },
    { .sid = ESEC_SA_TABLEm, .valid = { true, 0 } },
    { .sid = ESEC_SA_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_SC_TABLEm, .valid = { true, 0 } },
    { .sid = ESEC_SC_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_SPAREr, .valid = { true, 0 } },
    { .sid = ESEC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_SVTAG_ETYPEr, .valid = { true, 0 } },
    { .sid = ESEC_TAG_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_TAG_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_XPN_THDr, .valid = { true, 0 } },
    { .sid = ISEC_AES_CALC_ICV_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_AES_CALC_ICV_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_AES_CALC_ICV_REGr, .valid = { true, 0 } },
    { .sid = ISEC_AES_ICV_FAIL_CNTr, .valid = { true, 0 } },
    { .sid = ISEC_AES_ICV_FAIL_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_AES_RCV_ICV_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_AES_RCV_ICV_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_AES_RCV_ICV_REGr, .valid = { true, 0 } },
    { .sid = ISEC_CB_STR_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_CB_STR_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_CW_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_CW_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_ERROR_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = ISEC_ERROR_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_ESP_PROTOCOLr, .valid = { true, 0 } },
    { .sid = ISEC_ETYPE_MAX_LENr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_DATA_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_DATA_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_DATA_REGr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ENC_DATA_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ENC_DATA_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ENC_DATA_REGr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ICV_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ICV_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ICV_REGr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_CONTROLr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_IV_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_IV_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REG2r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REG3r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REGr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_HASH_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_ICF_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_ICF_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_IDF_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_IDF_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = ISEC_IPSEC_UDP_DESTPORT_NOr, .valid = { true, 0 } },
    { .sid = ISEC_IPSEC_UDP_SRCPORT_NOr, .valid = { true, 0 } },
    { .sid = ISEC_IPV4_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_IPV6_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_IP_INTF_ERR_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DAr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_0r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_1r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_2r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_3r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_4r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_5r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_6r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_7r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_ETYPE_0r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_ETYPE_1r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_DA_ETYPE_1STr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_DA_ETYPE_2NDr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_DA_RANGE_HIGHr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_DA_RANGE_LOWr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_ROLLOVER_FIFOm, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SAm, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SA_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SCm, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SC_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_CTRL_1m, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_CTRL_1_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_CTRL_2m, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_CTRL_2_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_UNCTRLm, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_UNCTRL_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MISC_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_MPLS_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_MTU_FAIL_CNTr, .valid = { true, 0 } },
    { .sid = ISEC_NEW_DEST_PORT_CONFIGr, .valid = { true, 0 } },
    { .sid = ISEC_NIV_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_ODF_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_ODF_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PAD_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_PBB_TPIDr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK0_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK0_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK1_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK1_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PDF_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_PDF_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PE_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_PN_EXPIRE_THDr, .valid = { true, 0 } },
    { .sid = ISEC_PORT_COUNTERSm, .valid = { true, 0 } },
    { .sid = ISEC_PORT_COUNTERS_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PP_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_PTP_DEST_PORT_NOr, .valid = { true, 0 } },
    { .sid = ISEC_PTP_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_REPLAY_DUPREJ_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_RUD_MGMT_RULE_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_SA_EXPIRE_STATUSm, .valid = { true, 0 } },
    { .sid = ISEC_SA_HASH_TABLEm, .valid = { true, 0 } },
    { .sid = ISEC_SA_TABLEm, .valid = { true, 0 } },
    { .sid = ISEC_SA_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SCTCAM_HIT_COUNTm, .valid = { true, 0 } },
    { .sid = ISEC_SCTCAM_HIT_COUNT_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SCTCAM_SER_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SC_MAP_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SC_TABLEm, .valid = { true, 0 } },
    { .sid = ISEC_SC_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SC_TCAMm, .valid = { true, 0 } },
    { .sid = ISEC_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = ISEC_SER_SCAN_CONFIGr, .valid = { true, 0 } },
    { .sid = ISEC_SER_SCAN_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SPAREr, .valid = { true, 0 } },
    { .sid = ISEC_SPTCAM_HIT_COUNTm, .valid = { true, 0 } },
    { .sid = ISEC_SPTCAM_HIT_COUNT_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SPTCAM_SER_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SP_MAP_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SP_POLICY_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SP_TCAMm, .valid = { true, 0 } },
    { .sid = ISEC_SVTAG_CPU_FLEX_MAPm, .valid = { true, 0 } },
    { .sid = ISEC_TAG_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_TAG_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_TCP_PROTOCOLr, .valid = { true, 0 } },
    { .sid = ISEC_TPID_0r, .valid = { true, 0 } },
    { .sid = ISEC_TPID_1r, .valid = { true, 0 } },
    { .sid = ISEC_UDP_PROTOCOLr, .valid = { true, 0 } },
    { .sid = ISEC_VXLANSEC_DEST_PORT_NOr, .valid = { true, 0 } },
    { .sid = ISEC_XPN_EXPIRE_THDr, .valid = { true, 0 } },
    { .sid = MACSEC_CTRLr, .valid = { true, 0 } },
    { .sid = MACSEC_CURRENT_TIMERr, .valid = { true, 0 } },
    { .sid = MACSEC_ECC_CTRLr, .valid = { true, 0 } },
    { .sid = MACSEC_ESEC_ISEC_STATUSr, .valid = { true, 0 } },
    { .sid = MACSEC_GEN_CTRLr, .valid = { true, 0 } },
    { .sid = MACSEC_HW_RESET_CONTROLr, .valid = { true, 0 } },
    { .sid = MACSEC_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = MACSEC_INTR_FIFO_COUNTr, .valid = { true, 0 } },
    { .sid = MACSEC_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = MACSEC_MEM_CTRL_1r, .valid = { true, 0 } },
    { .sid = MACSEC_MEM_CTRL_2r, .valid = { true, 0 } },
    { .sid = MACSEC_MIB_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = MACSEC_MIB_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = MACSEC_MIB_MODEr, .valid = { true, 0 } },
    { .sid = MACSEC_SECTAG_ETYPEr, .valid = { true, 0 } },
    { .sid = MACSEC_SPAREr, .valid = { true, 0 } },
    { .sid = MACSEC_TDM_2_CALENDARm, .valid = { true, 0 } },
    { .sid = MACSEC_TDM_CALENDARm, .valid = { true, 0 } },
    { .sid = MACSEC_TDM_WRAP_PTRr, .valid = { true, 0 } },
    { .sid = MACSEC_TIME_TICKr, .valid = { true, 0 } },
    { .sid = MACSEC_TIME_TICK_CTRLr, .valid = { true, 0 } },
    { .sid = MACSEC_VERSION_IDr, .valid = { true, 0 } },
    { .sid = SC_CAM_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = SC_CAM_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = SC_CAM_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = SC_MAP_TABLEm, .valid = { true, 0 } },
    { .sid = SP_CAM_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = SP_CAM_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = SP_CAM_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = SUB_PORT_MAP_TABLEm, .valid = { true, 0 } },
    { .sid = SUB_PORT_POLICY_TABLEm, .valid = { true, 0 } },
    { .sid = BCMDRD_INVALID_ID }
};

static bcmdrd_chip_profile_t bcm56780_a0_chip_profile = {
    bcm56780_a0_chip_params,
    bcm56780_a0_chip_mods
};

/* Declare function first to prevent compiler warnings */
extern uint32_t
bcm56780_a0_drd_pipe_info(const bcmdrd_chip_info_t *cinfo,
                          bcmdrd_pipe_info_t *pi,
                          bcmdrd_pipe_info_type_t pi_type);

uint32_t
bcm56780_a0_drd_pipe_info(const bcmdrd_chip_info_t *cinfo,
                          bcmdrd_pipe_info_t *pi,
                          bcmdrd_pipe_info_type_t pi_type)
{
    /* Base types */
#define BT_IPORT                0
#define BT_EPORT                1
#define BT_IPIPE                2
#define BT_EPIPE                3
#define BT_CHIP                 4
#define BT_ITM                  5

#define BT_DECODE(_ofs) (((_ofs) >> 23) & 0x7)

    /* Access types */
#define AT_DUPLICATE            9
#define AT_ADDR_SPLIT_SPLIT     12
#define AT_SINGLE               20
#define AT_UNIQUE               31

    /* Per-pipe memory section size */
#define SECT_SHFT_32K           15

#define MMUPORT_IN_PIPE(_m, _p) \
    (((_m) >= ((_p) * 32)) && ((_m) < (((_p) * 32) + 20)))
#define MMUPORT_IN_PIPE0(_m) MMUPORT_IN_PIPE(_m, 0)
#define MMUPORT_IN_PIPE1(_m) MMUPORT_IN_PIPE(_m, 1)
#define MMUPORT_IN_PIPE2(_m) MMUPORT_IN_PIPE(_m, 2)
#define MMUPORT_IN_PIPE3(_m) MMUPORT_IN_PIPE(_m, 3)

    /* Transparent information */
    if (pi_type == BCMDRD_PIPE_INFO_TYPE_AT_UNIQUE_GLOBAL) {
        return AT_DUPLICATE;
    }

    if (pi_type == BCMDRD_PIPE_INFO_TYPE_NUM_PIPE_INST) {
        if (pi == NULL) {
            /* Get the number of pipes for the device. */
            return 4;
        }
        /* Get the number of block-based pipes for the device. */
        switch (pi->blktype) {
        case BLKTYPE_IPIPE:
        case BLKTYPE_EPIPE:
            return 2;
        case BLKTYPE_MMU_EB:
        case BLKTYPE_PORT_IF:
            return 4;
        case BLKTYPE_MMU_ITM:
            return 1;
        default:
            return 0;
        }
    }

    if (pi == NULL) {
        return 0;
    }

    /* Return the pipe index for a given physical device port. */
    if (pi_type == BCMDRD_PIPE_INFO_TYPE_PIPE_INDEX_FROM_PORT) {
        uint32_t pipe_idx = 0;

        if (pi->pnd == BCMDRD_PND_PHYS) {
            if ((pi->port == 161) || (pi->port == 163)) {
                pipe_idx = 1;
            }
            else if ((pi->port == 162) || (pi->port == 164)){
                pipe_idx = 3;
            }
            else if (pi->port == 166){
                pipe_idx = 2;
            }
            else if (pi->port >= 1 && pi->port <= 160) {
                pipe_idx = (pi->port - 1) / 40;
            }
        } else if (pi->pnd == BCMDRD_PND_LOGIC) {
            if (pi->port >= 0 && pi->port < 80) {
                pipe_idx = pi->port / 20;
            }
        } else if (pi->pnd == BCMDRD_PND_MMU) {
            if (pi->port >= 0 && pi->port <= 114) {
                pipe_idx = pi->port >> 5;
            }
        }
        return pipe_idx;
    }

    
    if (pi_type == BCMDRD_PIPE_INFO_TYPE_BLK_PIPE_MAP) {
        uint32_t blk_pipe, blk_pipe_map = 0;

        /*
         * IPEP/ITM Pipe mapping
         *
         * Chip    IPEP    ITM
         * ---------------------
         * 0       0       0
         * 1       0       0
         * 2       1       0
         * 3       1       0
         */
        if (pi->blktype == BLKTYPE_IPIPE || pi->blktype == BLKTYPE_EPIPE) {
            for (blk_pipe = 0; blk_pipe < 2; blk_pipe++) {
                if (pi->pipe_map & (0x3 << (2 * blk_pipe))) {
                    blk_pipe_map |= (1 << blk_pipe);
                }
            }
        } else if (pi->blktype == BLKTYPE_MMU_ITM) {
            blk_pipe_map |= 0x1;
        } else if (pi->blktype == BLKTYPE_MACSEC) {
            blk_pipe_map |= 0x3f;
        }
        return blk_pipe_map;
    }

    /* Information without base type */
    if (pi_type == BCMDRD_PIPE_INFO_TYPE_PMASK) {
        /* Unique block instances */
        uint32_t inst_mask = 0;

        if (pi->acctype == AT_UNIQUE) {
            switch (pi->blktype) {
            case BLKTYPE_IPIPE:
            case BLKTYPE_EPIPE:
                inst_mask = 0x3;
                break;
            case BLKTYPE_MMU_EB:
            case BLKTYPE_PORT_IF:
                inst_mask = 0xf;
                break;
            case BLKTYPE_MMU_ITM:
                inst_mask = 0x1;
                break;
            default:
                break;
            }
        }
        return inst_mask;
    }

    /* Information with base type, without base index */
    if (pi_type == BCMDRD_PIPE_INFO_TYPE_LINST) {
        /* Basetype instances */
        uint32_t num_inst = 0;
        uint32_t base_type = BT_DECODE(pi->offset);

        switch (pi->blktype) {
        case BLKTYPE_MMU_GLB:
        case BLKTYPE_MMU_ITM:
        case BLKTYPE_MMU_EB:
            switch (base_type) {
            case BT_IPORT:
            case BT_EPORT:
                num_inst = 116;
                break;
            case BT_IPIPE:
            case BT_EPIPE:
                num_inst = 4;
                if (pi->acctype < 8) {
                    /* Separate SIDs for UNIQUE access type */
                    num_inst = 1;
                }
                break;
            case BT_ITM:
                num_inst = 1;
                if (pi->acctype < 8) {
                    /* Separate SIDs for UNIQUE access type */
                    num_inst = 1;
                }
                break;
            case BT_CHIP:
                num_inst = 1;
                break;
            default:
                break;
            }
            break;
        default:
            break;
        }
        return num_inst;
    } else if (pi_type == BCMDRD_PIPE_INFO_TYPE_SECT_SHFT) {
        uint32_t sect_shft = 0;
        uint32_t base_type = BT_DECODE(pi->offset);

        switch (pi->blktype) {
        case BLKTYPE_MMU_ITM:
            switch (base_type) {
            case BT_ITM:
                if (pi->acctype == AT_SINGLE) {
                    sect_shft = SECT_SHFT_32K;
                }
                break;
            case BT_IPIPE:
                if (pi->acctype == AT_SINGLE) {
                    sect_shft = SECT_SHFT_32K;
                }
                break;
            case BT_EPIPE:
                if (pi->acctype == AT_UNIQUE || pi->acctype == AT_DUPLICATE) {
                    sect_shft = SECT_SHFT_32K;
                }
                break;
            default:
                break;
            }
            break;
        case BLKTYPE_MMU_EB:
            switch (base_type) {
            case BT_ITM:
            case BT_IPIPE:
                if (pi->acctype == AT_UNIQUE || pi->acctype == AT_DUPLICATE) {
                    sect_shft = SECT_SHFT_32K;
                }
                break;
            case BT_EPIPE:
                if (pi->acctype == AT_SINGLE) {
                    sect_shft = SECT_SHFT_32K;
                }
                break;
            default:
                break;
            }
            break;
        case BLKTYPE_MMU_GLB:
            switch (base_type) {
            case BT_ITM:
            case BT_IPIPE:
            case BT_EPIPE:
                if (pi->acctype == AT_SINGLE) {
                    sect_shft = SECT_SHFT_32K;
                }
                break;
            default:
                break;
            }
            break;
        default:
            break;
        }
        return sect_shft;
    }

    /* Information with base type and base index */
    if (pi_type == BCMDRD_PIPE_INFO_TYPE_BASETYPE_PMASK ||
        pi_type == BCMDRD_PIPE_INFO_TYPE_BASEIDX_INVALID) {
        /* Valid unique block instances for specific baseidx */
        uint32_t inst_mask = 0;
        uint32_t base_type = BT_DECODE(pi->offset);
        int baseidx = pi->baseidx;

        if (baseidx < 0) {
            return 0;
        }

        if (pi->blktype == BLKTYPE_MMU_EB) {
            if (base_type == BT_IPORT || base_type == BT_EPORT) {
                int idx;

                for (idx = 0; idx < 4; idx++) {
                    if (MMUPORT_IN_PIPE(baseidx, idx)) {
                        inst_mask = 0xff;
                        break;
                    }
                }
            } else if (base_type == BT_IPIPE || base_type == BT_EPIPE) {
                if (baseidx < 4) {
                    inst_mask = 0xff;
                }
            } else if (base_type == BT_ITM) {
                if (baseidx < 1) {
                    inst_mask = 0xff;
                }
            }
        } else if (pi->blktype == BLKTYPE_MMU_ITM) {
            if (base_type == BT_IPORT || base_type == BT_EPORT) {
                int idx;

                for (idx = 0; idx < 4; idx++) {
                    if (MMUPORT_IN_PIPE(baseidx, idx)) {
                        inst_mask = 0x1;
                        break;
                    }
                }
            } else if (base_type == BT_IPIPE || base_type == BT_EPIPE) {
                if (baseidx < 4) {
                    inst_mask = 0x1;
                }
            } else if (base_type == BT_ITM) {
                inst_mask = 0x1;
            }
        }

        if (pi_type == BCMDRD_PIPE_INFO_TYPE_BASEIDX_INVALID) {
            /*
             * If access type is UNIQUE_PIPE_#, need to check
             * whether the pipe is in BASETYPE_PAMSK inst_mask.
             */
            if (inst_mask != 0 && pi->acctype < 8 &&
                ((1 << pi->acctype) & inst_mask) == 0) {
                return 1;
            }
            return 0;
        }
        return inst_mask;
    }
    if (pi_type == BCMDRD_PIPE_INFO_TYPE_BASETYPE_SINGLE_PMASK) {
        uint32_t base_type = BT_DECODE(pi->offset);
        int baseidx = pi->baseidx;

        if (baseidx < 0) {
            return 0;
        }

        if (pi->acctype != AT_SINGLE) {
            return 0;
        }
        if (pi->blktype == BLKTYPE_MMU_EB) {
            if (base_type == BT_IPORT || base_type == BT_EPORT) {
                int idx;

                for (idx = 0; idx < 4; idx++) {
                    if (MMUPORT_IN_PIPE(baseidx, idx)) {
                        return (1 << idx);
                    }
                }
            } else if (base_type == BT_IPIPE || base_type == BT_EPIPE) {
                if (baseidx < 4) {
                    return (1 << baseidx);
                }
            }
        } else if (pi->blktype == BLKTYPE_MMU_ITM) {
            int inst = 0;
            return (1 << inst);
        }
    }
    if (pi_type == BCMDRD_PIPE_INFO_TYPE_MEMIDX_INVALID) {
        if (pi->acctype == AT_ADDR_SPLIT_SPLIT) {
            /* Indexed by logical port number  */
            if (!BCMDRD_PBMP_MEMBER(cinfo->valid_pbmps[BCMDRD_PND_LOGIC],
                                    pi->memidx)) {
                return 1;
            }
        }
        return 0;
    }

    return 0;
}

/* Index ranges for this chip */
static bcmdrd_numel_range_t _numel_ranges[] = {
    {  0,  0, {{0xffffffff, 0xffffffff, 0x0000ffff}}         }, /*  0 */
    {  0,  0, {{0x000fffff, 0x000fffff, 0x000fffff, 0x000fffff}} }, /*  1 */
    {  0,  0, {{0x0003ffff, 0x0003ffff, 0x0003ffff, 0x0003ffff}} }, /*  2 */
    {  0,  8, {{0x000fffff, 0x000fffff, 0x000fffff, 0x000fffff}} }  /*  3 */
};

/* Register array encodings for this chip */
static bcmdrd_numel_encoding_t _numel_encodings[] = {
    { { 5 } },
    { {  0, -1 } },
    { {  1, -1 } },
    { {  2, -1 } },
    { {  3, -1 } }
};

/* Variable register array info */
bcmdrd_numel_info_t bcm56780_a0_drd_numel_info = {
    _numel_ranges,
    _numel_encodings
};

/* Chip information structure */
bcmdrd_chip_info_t bcm56780_a0_drd_chip_info = {

    /* Register file digest. */
    BCM56780_A0_SIGNATURE,

    /* HMI protocol (typically S-bus address format version). */
    4,

    /* HMI block (typically CMIC block number). */
    CMIC_BLOCK,

    /* Other (non-HMI) block types */
    20,
    bcm56780_a0_drd_blktype_names,
    bcm56780_a0_drd_blktype_start_idx,

    /* Other (non-HMI) blocks */
    45,
    bcm56780_a0_drd_blocks,

    /* Valid ports for this chip */
    {
        /* Valid physical ports for this chip */
        {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}},
        /* Valid logical ports for this chip */
        {{0xffffffff, 0xffffffff, 0x0000ffff}},
        /* Valid MMU ports for this chip */
        {{0x000fffff, 0x000fffff, 0x000fffff, 0x000fffff}}
    },

    /* Chip flags */
    0,

#if BCMDRD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
    /* Use the static per-chip symbol tables */
    &bcm56780_a0_drd_symbols,
#endif

    /* Variable register array info */
    &bcm56780_a0_drd_numel_info,

    /* Chip profile */
    &bcm56780_a0_chip_profile,

    /* Address calculation override */
    bcm56780_a0_drd_blockport_addr,

    /* Address decoder override */
    bcm56780_a0_drd_addr_decode,

    /* Port number domain */
    bcm56780_a0_drd_port_num_domain,

    /* Get device-specific block type from generic port type */
    bcm56780_a0_drd_blktype_from_porttype,

    /* Pipe info */
    bcm56780_a0_drd_pipe_info

};
