<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>rfdc: Data Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">rfdc
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('annotated.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">Data Structures</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the data structures with brief descriptions:</div><div class="directory">
<table class="directory">
<tr id="row_0_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc.html" target="_self">XRFdc</a></td><td class="desc">RFdc Structure </td></tr>
<tr id="row_1_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___a_d_c___tile.html" target="_self">XRFdc_ADC_Tile</a></td><td class="desc">ADC Tile Structure </td></tr>
<tr id="row_2_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___a_d_c_block___analog_data_path.html" target="_self">XRFdc_ADCBlock_AnalogDataPath</a></td><td class="desc">ADC Block Analog DataPath Structure </td></tr>
<tr id="row_3_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___a_d_c_block___analog_data_path___config.html" target="_self">XRFdc_ADCBlock_AnalogDataPath_Config</a></td><td class="desc">ADC block Analog DataPath Config settings </td></tr>
<tr id="row_4_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___a_d_c_block___digital_data_path.html" target="_self">XRFdc_ADCBlock_DigitalDataPath</a></td><td class="desc">ADC Block Digital DataPath Structure </td></tr>
<tr id="row_5_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___a_d_c_block___digital_data_path___config.html" target="_self">XRFdc_ADCBlock_DigitalDataPath_Config</a></td><td class="desc">DAC block Digital DataPath Config settings </td></tr>
<tr id="row_6_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___a_d_c_tile___config.html" target="_self">XRFdc_ADCTile_Config</a></td><td class="desc">ADC Tile Config Structure </td></tr>
<tr id="row_7_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___block_status.html" target="_self">XRFdc_BlockStatus</a></td><td class="desc">Status of DAC or ADC blocks in the RFSoC Data converter </td></tr>
<tr id="row_8_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___cal___freeze___settings.html" target="_self">XRFdc_Cal_Freeze_Settings</a></td><td class="desc">RFSoC Calibration freeze settings struct </td></tr>
<tr id="row_9_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___calibration___coefficients.html" target="_self">XRFdc_Calibration_Coefficients</a></td><td class="desc">RFSoC Calibration coefficients generic struct </td></tr>
<tr id="row_10_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___coarse_delay___settings.html" target="_self">XRFdc_CoarseDelay_Settings</a></td><td class="desc">Coarse delay settings </td></tr>
<tr id="row_11_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___config.html" target="_self">XRFdc_Config</a></td><td class="desc">RFdc Config Structure </td></tr>
<tr id="row_12_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___d_a_c___tile.html" target="_self">XRFdc_DAC_Tile</a></td><td class="desc">DAC Tile Structure </td></tr>
<tr id="row_13_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___d_a_c_block___analog_data_path.html" target="_self">XRFdc_DACBlock_AnalogDataPath</a></td><td class="desc">DAC Block Analog DataPath Structure </td></tr>
<tr id="row_14_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___d_a_c_block___analog_data_path___config.html" target="_self">XRFdc_DACBlock_AnalogDataPath_Config</a></td><td class="desc">DAC block Analog DataPath Config settings </td></tr>
<tr id="row_15_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___d_a_c_block___digital_data_path.html" target="_self">XRFdc_DACBlock_DigitalDataPath</a></td><td class="desc">DAC Block Digital DataPath Structure </td></tr>
<tr id="row_16_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___d_a_c_block___digital_data_path___config.html" target="_self">XRFdc_DACBlock_DigitalDataPath_Config</a></td><td class="desc">DAC block Digital DataPath Config settings </td></tr>
<tr id="row_17_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___d_a_c_tile___config.html" target="_self">XRFdc_DACTile_Config</a></td><td class="desc">DAC Tile Config structure </td></tr>
<tr id="row_18_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___distribution___info.html" target="_self">XRFdc_Distribution_Info</a></td><td class="desc">Clk Distribution Settings </td></tr>
<tr id="row_19_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___d_s_a___settings.html" target="_self">XRFdc_DSA_Settings</a></td><td class="desc">RFSoC DSA settings </td></tr>
<tr id="row_20_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___i_p_status.html" target="_self">XRFdc_IPStatus</a></td><td class="desc">RFSoC Data converter IP status </td></tr>
<tr id="row_21_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___mixer___settings.html" target="_self">XRFdc_Mixer_Settings</a></td><td class="desc">Mixer settings </td></tr>
<tr id="row_22_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___m_t_s___d_t_c___settings.html" target="_self">XRFdc_MTS_DTC_Settings</a></td><td class="desc">MTS DTC Settings </td></tr>
<tr id="row_23_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___m_t_s___marker.html" target="_self">XRFdc_MTS_Marker</a></td><td class="desc">MTS Marker Struct </td></tr>
<tr id="row_24_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___multi_converter___sync___config.html" target="_self">XRFdc_MultiConverter_Sync_Config</a></td><td class="desc">MTS Sync Settings </td></tr>
<tr id="row_25_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___p_l_l___settings.html" target="_self">XRFdc_PLL_Settings</a></td><td class="desc">PLL settings </td></tr>
<tr id="row_26_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___pwr___mode___settings.html" target="_self">XRFdc_Pwr_Mode_Settings</a></td><td class="desc">RFSoC Power Mode settings </td></tr>
<tr id="row_27_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___q_m_c___settings.html" target="_self">XRFdc_QMC_Settings</a></td><td class="desc">QMC settings </td></tr>
<tr id="row_28_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___signal___detector___settings.html" target="_self">XRFdc_Signal_Detector_Settings</a></td><td class="desc">ADC Signal Detect Settings </td></tr>
<tr id="row_29_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___threshold___settings.html" target="_self">XRFdc_Threshold_Settings</a></td><td class="desc">ADC block Threshold settings </td></tr>
<tr id="row_30_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___tile___clock___settings.html" target="_self">XRFdc_Tile_Clock_Settings</a></td><td class="desc">ClkIntraTile Settings </td></tr>
<tr id="row_31_"><td class="entry"><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_x_r_fdc___tile_status.html" target="_self">XRFdc_TileStatus</a></td><td class="desc">RFSoC Tile status </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
