Version 3.2 HI-TECH Software Intermediate Code
"15 D:\MCUProject\ZH-YCQ-V1.0\src\key.c
[c E3861 0 1 .. ]
[n E3861 KEY_CURRENT_STATE KEY_UP KEY_DOWN  ]
"17
[c E3865 16 1 2 3 4 5 6 7 8 9 10 11 12 .. ]
[n E3865 KEY_CURRENT_VALUE KNOP K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12  ]
[s S71 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S71 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
[u S70 `S71 1 ]
[n S70 . . ]
"1268 D:\MCUProject\ZH-YCQ-V1.0\include\pic16f1938.h
[v _TRISBbits `VS70 ~T0 @X0 0 e@141 ]
[s S73 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S73 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
[u S72 `S73 1 ]
[n S72 . . ]
"1329
[v _TRISCbits `VS72 ~T0 @X0 0 e@142 ]
[s S69 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S69 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
[u S68 `S69 1 ]
[n S68 . . ]
"1207
[v _TRISAbits `VS68 ~T0 @X0 0 e@140 ]
[s S32 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S32 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[u S31 `S32 1 ]
[n S31 . . ]
"487
[v _PORTBbits `VS31 ~T0 @X0 0 e@13 ]
[s S34 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S34 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
[u S33 `S34 1 ]
[n S33 . . ]
"548
[v _PORTCbits `VS33 ~T0 @X0 0 e@14 ]
[s S30 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S30 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
[u S29 `S30 1 ]
[n S29 . . ]
"426
[v _PORTAbits `VS29 ~T0 @X0 0 e@12 ]
[s S111 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S111 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
[u S110 `S111 1 ]
[n S110 . . ]
"2154
[v _LATAbits `VS110 ~T0 @X0 0 e@268 ]
"50 D:\MCUProject\ZH-YCQ-V1.0\include\uart.h
[v _uart1_tx_buf `uc ~T0 @X0 -> 0 `x e ]
"21 D:\MCUProject\ZH-YCQ-V1.0\include\Modbus.h
[v _crc_data `ui ~T0 @X0 0 e ]
"24
[v _crc16 `(ui ~T0 @X0 0 ef2`*Vuc`uc ]
"28 D:\MCUProject\ZH-YCQ-V1.0\include\uart.h
[v _uart1_send_nbyte `(v ~T0 @X0 0 ef2`*uc`ul ]
"95 D:\MCUProject\ZH-YCQ-V1.0\include\lcd12864.h
[v _clear_screen `(v ~T0 @X0 0 ef ]
"121
[v _display_run_data `(v ~T0 @X0 0 ef ]
"42 D:\MCUProject\ZH-YCQ-V1.0\include\uart.h
[v _save_sys_parameter `(v ~T0 @X0 0 ef ]
"119 D:\MCUProject\ZH-YCQ-V1.0\include\lcd12864.h
[v _display_canshu `(v ~T0 @X0 0 ef ]
"38 D:\MCUProject\ZH-YCQ-V1.0\include\uart.h
[v _read_run_data `(v ~T0 @X0 0 ef ]
"40
[v _read_sys_parameter `(v ~T0 @X0 0 ef ]
"26 D:\MCUProject\ZH-YCQ-V1.0\include\ird_remote.h
[v _light_pv `f ~T0 @X0 0 e ]
"33
[v _step_02_load_percent `uc ~T0 @X0 0 e ]
"39
[v _step_05_load_percent `uc ~T0 @X0 0 e ]
"28
[v _load_cc_I `f ~T0 @X0 0 e ]
"43
[v _step_02_time_limit `uc ~T0 @X0 0 e ]
"49
[v _step_05_time_limit `uc ~T0 @X0 0 e ]
"31
[v _step_01_load_percent `uc ~T0 @X0 0 e ]
"35
[v _step_03_load_percent `uc ~T0 @X0 0 e ]
"51
[v _bt_id `uc ~T0 @X0 0 e ]
"41
[v _step_01_time_limit `uc ~T0 @X0 0 e ]
"45
[v _step_03_time_limit `uc ~T0 @X0 0 e ]
"53
[v _light_time `uc ~T0 @X0 0 e ]
"37
[v _step_04_load_percent `uc ~T0 @X0 0 e ]
"47
[v _step_04_time_limit `uc ~T0 @X0 0 e ]
"62 D:\MCUProject\ZH-YCQ-V1.0\include\userdefine.h
[v _system_power_on_time_count `ui ~T0 @X0 0 e ]
"34 D:\MCUProject\ZH-YCQ-V1.0\include\beep.h
[v _BEEP_SPEAK `(v ~T0 @X0 0 ef ]
[; ;htc.h: 22: extern void __builtin_software_breakpoint(void);
[; ;pic16f1938.h: 44: extern volatile unsigned char INDF0 @ 0x000;
"46 D:\MCUProject\ZH-YCQ-V1.0\include\pic16f1938.h
[; ;pic16f1938.h: 46: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1938.h: 49: typedef union {
[; ;pic16f1938.h: 50: struct {
[; ;pic16f1938.h: 51: unsigned INDF0 :8;
[; ;pic16f1938.h: 52: };
[; ;pic16f1938.h: 53: } INDF0bits_t;
[; ;pic16f1938.h: 54: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1938.h: 63: extern volatile unsigned char INDF1 @ 0x001;
"65
[; ;pic16f1938.h: 65: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1938.h: 68: typedef union {
[; ;pic16f1938.h: 69: struct {
[; ;pic16f1938.h: 70: unsigned INDF1 :8;
[; ;pic16f1938.h: 71: };
[; ;pic16f1938.h: 72: } INDF1bits_t;
[; ;pic16f1938.h: 73: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1938.h: 82: extern volatile unsigned char PCL @ 0x002;
"84
[; ;pic16f1938.h: 84: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1938.h: 87: typedef union {
[; ;pic16f1938.h: 88: struct {
[; ;pic16f1938.h: 89: unsigned PCL :8;
[; ;pic16f1938.h: 90: };
[; ;pic16f1938.h: 91: } PCLbits_t;
[; ;pic16f1938.h: 92: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1938.h: 101: extern volatile unsigned char STATUS @ 0x003;
"103
[; ;pic16f1938.h: 103: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1938.h: 106: typedef union {
[; ;pic16f1938.h: 107: struct {
[; ;pic16f1938.h: 108: unsigned C :1;
[; ;pic16f1938.h: 109: unsigned DC :1;
[; ;pic16f1938.h: 110: unsigned Z :1;
[; ;pic16f1938.h: 111: unsigned nPD :1;
[; ;pic16f1938.h: 112: unsigned nTO :1;
[; ;pic16f1938.h: 113: };
[; ;pic16f1938.h: 114: struct {
[; ;pic16f1938.h: 115: unsigned CARRY :1;
[; ;pic16f1938.h: 116: };
[; ;pic16f1938.h: 117: struct {
[; ;pic16f1938.h: 118: unsigned :2;
[; ;pic16f1938.h: 119: unsigned ZERO :1;
[; ;pic16f1938.h: 120: };
[; ;pic16f1938.h: 121: } STATUSbits_t;
[; ;pic16f1938.h: 122: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1938.h: 161: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1938.h: 164: extern volatile unsigned char FSR0L @ 0x004;
"166
[; ;pic16f1938.h: 166: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1938.h: 169: typedef union {
[; ;pic16f1938.h: 170: struct {
[; ;pic16f1938.h: 171: unsigned FSR0L :8;
[; ;pic16f1938.h: 172: };
[; ;pic16f1938.h: 173: } FSR0Lbits_t;
[; ;pic16f1938.h: 174: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1938.h: 183: extern volatile unsigned char FSR0H @ 0x005;
"185
[; ;pic16f1938.h: 185: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1938.h: 188: typedef union {
[; ;pic16f1938.h: 189: struct {
[; ;pic16f1938.h: 190: unsigned FSR0H :8;
[; ;pic16f1938.h: 191: };
[; ;pic16f1938.h: 192: } FSR0Hbits_t;
[; ;pic16f1938.h: 193: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1938.h: 202: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1938.h: 205: extern volatile unsigned char FSR1L @ 0x006;
"207
[; ;pic16f1938.h: 207: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1938.h: 210: typedef union {
[; ;pic16f1938.h: 211: struct {
[; ;pic16f1938.h: 212: unsigned FSR1L :8;
[; ;pic16f1938.h: 213: };
[; ;pic16f1938.h: 214: } FSR1Lbits_t;
[; ;pic16f1938.h: 215: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1938.h: 224: extern volatile unsigned char FSR1H @ 0x007;
"226
[; ;pic16f1938.h: 226: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1938.h: 229: typedef union {
[; ;pic16f1938.h: 230: struct {
[; ;pic16f1938.h: 231: unsigned FSR1H :8;
[; ;pic16f1938.h: 232: };
[; ;pic16f1938.h: 233: } FSR1Hbits_t;
[; ;pic16f1938.h: 234: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1938.h: 243: extern volatile unsigned char BSR @ 0x008;
"245
[; ;pic16f1938.h: 245: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1938.h: 248: typedef union {
[; ;pic16f1938.h: 249: struct {
[; ;pic16f1938.h: 250: unsigned BSR0 :1;
[; ;pic16f1938.h: 251: unsigned BSR1 :1;
[; ;pic16f1938.h: 252: unsigned BSR2 :1;
[; ;pic16f1938.h: 253: unsigned BSR3 :1;
[; ;pic16f1938.h: 254: unsigned BSR4 :1;
[; ;pic16f1938.h: 255: };
[; ;pic16f1938.h: 256: struct {
[; ;pic16f1938.h: 257: unsigned BSR :5;
[; ;pic16f1938.h: 258: };
[; ;pic16f1938.h: 259: } BSRbits_t;
[; ;pic16f1938.h: 260: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1938.h: 294: extern volatile unsigned char WREG @ 0x009;
"296
[; ;pic16f1938.h: 296: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1938.h: 299: typedef union {
[; ;pic16f1938.h: 300: struct {
[; ;pic16f1938.h: 301: unsigned WREG0 :8;
[; ;pic16f1938.h: 302: };
[; ;pic16f1938.h: 303: } WREGbits_t;
[; ;pic16f1938.h: 304: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1938.h: 313: extern volatile unsigned char PCLATH @ 0x00A;
"315
[; ;pic16f1938.h: 315: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1938.h: 318: typedef union {
[; ;pic16f1938.h: 319: struct {
[; ;pic16f1938.h: 320: unsigned PCLATH :7;
[; ;pic16f1938.h: 321: };
[; ;pic16f1938.h: 322: } PCLATHbits_t;
[; ;pic16f1938.h: 323: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1938.h: 332: extern volatile unsigned char INTCON @ 0x00B;
"334
[; ;pic16f1938.h: 334: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1938.h: 337: typedef union {
[; ;pic16f1938.h: 338: struct {
[; ;pic16f1938.h: 339: unsigned IOCIF :1;
[; ;pic16f1938.h: 340: unsigned INTF :1;
[; ;pic16f1938.h: 341: unsigned TMR0IF :1;
[; ;pic16f1938.h: 342: unsigned IOCIE :1;
[; ;pic16f1938.h: 343: unsigned INTE :1;
[; ;pic16f1938.h: 344: unsigned TMR0IE :1;
[; ;pic16f1938.h: 345: unsigned PEIE :1;
[; ;pic16f1938.h: 346: unsigned GIE :1;
[; ;pic16f1938.h: 347: };
[; ;pic16f1938.h: 348: struct {
[; ;pic16f1938.h: 349: unsigned :2;
[; ;pic16f1938.h: 350: unsigned T0IF :1;
[; ;pic16f1938.h: 351: unsigned :2;
[; ;pic16f1938.h: 352: unsigned T0IE :1;
[; ;pic16f1938.h: 353: };
[; ;pic16f1938.h: 354: } INTCONbits_t;
[; ;pic16f1938.h: 355: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1938.h: 409: extern volatile unsigned char PORTA @ 0x00C;
"411
[; ;pic16f1938.h: 411: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1938.h: 414: typedef union {
[; ;pic16f1938.h: 415: struct {
[; ;pic16f1938.h: 416: unsigned RA0 :1;
[; ;pic16f1938.h: 417: unsigned RA1 :1;
[; ;pic16f1938.h: 418: unsigned RA2 :1;
[; ;pic16f1938.h: 419: unsigned RA3 :1;
[; ;pic16f1938.h: 420: unsigned RA4 :1;
[; ;pic16f1938.h: 421: unsigned RA5 :1;
[; ;pic16f1938.h: 422: unsigned RA6 :1;
[; ;pic16f1938.h: 423: unsigned RA7 :1;
[; ;pic16f1938.h: 424: };
[; ;pic16f1938.h: 425: } PORTAbits_t;
[; ;pic16f1938.h: 426: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1938.h: 470: extern volatile unsigned char PORTB @ 0x00D;
"472
[; ;pic16f1938.h: 472: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1938.h: 475: typedef union {
[; ;pic16f1938.h: 476: struct {
[; ;pic16f1938.h: 477: unsigned RB0 :1;
[; ;pic16f1938.h: 478: unsigned RB1 :1;
[; ;pic16f1938.h: 479: unsigned RB2 :1;
[; ;pic16f1938.h: 480: unsigned RB3 :1;
[; ;pic16f1938.h: 481: unsigned RB4 :1;
[; ;pic16f1938.h: 482: unsigned RB5 :1;
[; ;pic16f1938.h: 483: unsigned RB6 :1;
[; ;pic16f1938.h: 484: unsigned RB7 :1;
[; ;pic16f1938.h: 485: };
[; ;pic16f1938.h: 486: } PORTBbits_t;
[; ;pic16f1938.h: 487: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1938.h: 531: extern volatile unsigned char PORTC @ 0x00E;
"533
[; ;pic16f1938.h: 533: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1938.h: 536: typedef union {
[; ;pic16f1938.h: 537: struct {
[; ;pic16f1938.h: 538: unsigned RC0 :1;
[; ;pic16f1938.h: 539: unsigned RC1 :1;
[; ;pic16f1938.h: 540: unsigned RC2 :1;
[; ;pic16f1938.h: 541: unsigned RC3 :1;
[; ;pic16f1938.h: 542: unsigned RC4 :1;
[; ;pic16f1938.h: 543: unsigned RC5 :1;
[; ;pic16f1938.h: 544: unsigned RC6 :1;
[; ;pic16f1938.h: 545: unsigned RC7 :1;
[; ;pic16f1938.h: 546: };
[; ;pic16f1938.h: 547: } PORTCbits_t;
[; ;pic16f1938.h: 548: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1938.h: 592: extern volatile unsigned char PORTE @ 0x010;
"594
[; ;pic16f1938.h: 594: asm("PORTE equ 010h");
[; <" PORTE equ 010h ;# ">
[; ;pic16f1938.h: 597: typedef union {
[; ;pic16f1938.h: 598: struct {
[; ;pic16f1938.h: 599: unsigned :3;
[; ;pic16f1938.h: 600: unsigned RE3 :1;
[; ;pic16f1938.h: 601: };
[; ;pic16f1938.h: 602: } PORTEbits_t;
[; ;pic16f1938.h: 603: extern volatile PORTEbits_t PORTEbits @ 0x010;
[; ;pic16f1938.h: 612: extern volatile unsigned char PIR1 @ 0x011;
"614
[; ;pic16f1938.h: 614: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1938.h: 617: typedef union {
[; ;pic16f1938.h: 618: struct {
[; ;pic16f1938.h: 619: unsigned TMR1IF :1;
[; ;pic16f1938.h: 620: unsigned TMR2IF :1;
[; ;pic16f1938.h: 621: unsigned CCP1IF :1;
[; ;pic16f1938.h: 622: unsigned SSPIF :1;
[; ;pic16f1938.h: 623: unsigned TXIF :1;
[; ;pic16f1938.h: 624: unsigned RCIF :1;
[; ;pic16f1938.h: 625: unsigned ADIF :1;
[; ;pic16f1938.h: 626: unsigned TMR1GIF :1;
[; ;pic16f1938.h: 627: };
[; ;pic16f1938.h: 628: } PIR1bits_t;
[; ;pic16f1938.h: 629: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1938.h: 673: extern volatile unsigned char PIR2 @ 0x012;
"675
[; ;pic16f1938.h: 675: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1938.h: 678: typedef union {
[; ;pic16f1938.h: 679: struct {
[; ;pic16f1938.h: 680: unsigned CCP2IF :1;
[; ;pic16f1938.h: 681: unsigned :1;
[; ;pic16f1938.h: 682: unsigned LCDIF :1;
[; ;pic16f1938.h: 683: unsigned BCLIF :1;
[; ;pic16f1938.h: 684: unsigned EEIF :1;
[; ;pic16f1938.h: 685: unsigned C1IF :1;
[; ;pic16f1938.h: 686: unsigned C2IF :1;
[; ;pic16f1938.h: 687: unsigned OSFIF :1;
[; ;pic16f1938.h: 688: };
[; ;pic16f1938.h: 689: } PIR2bits_t;
[; ;pic16f1938.h: 690: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1938.h: 729: extern volatile unsigned char PIR3 @ 0x013;
"731
[; ;pic16f1938.h: 731: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1938.h: 734: typedef union {
[; ;pic16f1938.h: 735: struct {
[; ;pic16f1938.h: 736: unsigned :1;
[; ;pic16f1938.h: 737: unsigned TMR4IF :1;
[; ;pic16f1938.h: 738: unsigned :1;
[; ;pic16f1938.h: 739: unsigned TMR6IF :1;
[; ;pic16f1938.h: 740: unsigned CCP3IF :1;
[; ;pic16f1938.h: 741: unsigned CCP4IF :1;
[; ;pic16f1938.h: 742: unsigned CCP5IF :1;
[; ;pic16f1938.h: 743: };
[; ;pic16f1938.h: 744: } PIR3bits_t;
[; ;pic16f1938.h: 745: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1938.h: 774: extern volatile unsigned char TMR0 @ 0x015;
"776
[; ;pic16f1938.h: 776: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1938.h: 779: typedef union {
[; ;pic16f1938.h: 780: struct {
[; ;pic16f1938.h: 781: unsigned TMR0 :8;
[; ;pic16f1938.h: 782: };
[; ;pic16f1938.h: 783: } TMR0bits_t;
[; ;pic16f1938.h: 784: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1938.h: 793: extern volatile unsigned short TMR1 @ 0x016;
"795
[; ;pic16f1938.h: 795: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1938.h: 799: extern volatile unsigned char TMR1L @ 0x016;
"801
[; ;pic16f1938.h: 801: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1938.h: 804: typedef union {
[; ;pic16f1938.h: 805: struct {
[; ;pic16f1938.h: 806: unsigned TMR1L :8;
[; ;pic16f1938.h: 807: };
[; ;pic16f1938.h: 808: } TMR1Lbits_t;
[; ;pic16f1938.h: 809: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1938.h: 818: extern volatile unsigned char TMR1H @ 0x017;
"820
[; ;pic16f1938.h: 820: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1938.h: 823: typedef union {
[; ;pic16f1938.h: 824: struct {
[; ;pic16f1938.h: 825: unsigned TMR1H :8;
[; ;pic16f1938.h: 826: };
[; ;pic16f1938.h: 827: } TMR1Hbits_t;
[; ;pic16f1938.h: 828: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1938.h: 837: extern volatile unsigned char T1CON @ 0x018;
"839
[; ;pic16f1938.h: 839: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1938.h: 842: typedef union {
[; ;pic16f1938.h: 843: struct {
[; ;pic16f1938.h: 844: unsigned TMR1ON :1;
[; ;pic16f1938.h: 845: unsigned :1;
[; ;pic16f1938.h: 846: unsigned nT1SYNC :1;
[; ;pic16f1938.h: 847: unsigned T1OSCEN :1;
[; ;pic16f1938.h: 848: unsigned T1CKPS0 :1;
[; ;pic16f1938.h: 849: unsigned T1CKPS1 :1;
[; ;pic16f1938.h: 850: unsigned TMR1CS0 :1;
[; ;pic16f1938.h: 851: unsigned TMR1CS1 :1;
[; ;pic16f1938.h: 852: };
[; ;pic16f1938.h: 853: struct {
[; ;pic16f1938.h: 854: unsigned :4;
[; ;pic16f1938.h: 855: unsigned T1CKPS :2;
[; ;pic16f1938.h: 856: unsigned TMR1CS :2;
[; ;pic16f1938.h: 857: };
[; ;pic16f1938.h: 858: } T1CONbits_t;
[; ;pic16f1938.h: 859: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1938.h: 908: extern volatile unsigned char T1GCON @ 0x019;
"910
[; ;pic16f1938.h: 910: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1938.h: 913: typedef union {
[; ;pic16f1938.h: 914: struct {
[; ;pic16f1938.h: 915: unsigned T1GSS0 :1;
[; ;pic16f1938.h: 916: unsigned T1GSS1 :1;
[; ;pic16f1938.h: 917: unsigned T1GVAL :1;
[; ;pic16f1938.h: 918: unsigned T1GGO_nDONE :1;
[; ;pic16f1938.h: 919: unsigned T1GSPM :1;
[; ;pic16f1938.h: 920: unsigned T1GTM :1;
[; ;pic16f1938.h: 921: unsigned T1GPOL :1;
[; ;pic16f1938.h: 922: unsigned TMR1GE :1;
[; ;pic16f1938.h: 923: };
[; ;pic16f1938.h: 924: struct {
[; ;pic16f1938.h: 925: unsigned T1GSS :2;
[; ;pic16f1938.h: 926: unsigned :1;
[; ;pic16f1938.h: 927: unsigned T1GGO :1;
[; ;pic16f1938.h: 928: };
[; ;pic16f1938.h: 929: } T1GCONbits_t;
[; ;pic16f1938.h: 930: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1938.h: 984: extern volatile unsigned char TMR2 @ 0x01A;
"986
[; ;pic16f1938.h: 986: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1938.h: 989: typedef union {
[; ;pic16f1938.h: 990: struct {
[; ;pic16f1938.h: 991: unsigned TMR2 :8;
[; ;pic16f1938.h: 992: };
[; ;pic16f1938.h: 993: } TMR2bits_t;
[; ;pic16f1938.h: 994: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1938.h: 1003: extern volatile unsigned char PR2 @ 0x01B;
"1005
[; ;pic16f1938.h: 1005: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1938.h: 1008: typedef union {
[; ;pic16f1938.h: 1009: struct {
[; ;pic16f1938.h: 1010: unsigned PR2 :8;
[; ;pic16f1938.h: 1011: };
[; ;pic16f1938.h: 1012: } PR2bits_t;
[; ;pic16f1938.h: 1013: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1938.h: 1022: extern volatile unsigned char T2CON @ 0x01C;
"1024
[; ;pic16f1938.h: 1024: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1938.h: 1027: typedef union {
[; ;pic16f1938.h: 1028: struct {
[; ;pic16f1938.h: 1029: unsigned T2CKPS0 :1;
[; ;pic16f1938.h: 1030: unsigned T2CKPS1 :1;
[; ;pic16f1938.h: 1031: unsigned TMR2ON :1;
[; ;pic16f1938.h: 1032: unsigned T2OUTPS0 :1;
[; ;pic16f1938.h: 1033: unsigned T2OUTPS1 :1;
[; ;pic16f1938.h: 1034: unsigned T2OUTPS2 :1;
[; ;pic16f1938.h: 1035: unsigned T2OUTPS3 :1;
[; ;pic16f1938.h: 1036: };
[; ;pic16f1938.h: 1037: struct {
[; ;pic16f1938.h: 1038: unsigned T2CKPS :2;
[; ;pic16f1938.h: 1039: unsigned :1;
[; ;pic16f1938.h: 1040: unsigned T2OUTPS :4;
[; ;pic16f1938.h: 1041: };
[; ;pic16f1938.h: 1042: } T2CONbits_t;
[; ;pic16f1938.h: 1043: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1938.h: 1092: extern volatile unsigned char CPSCON0 @ 0x01E;
"1094
[; ;pic16f1938.h: 1094: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic16f1938.h: 1097: typedef union {
[; ;pic16f1938.h: 1098: struct {
[; ;pic16f1938.h: 1099: unsigned T0XCS :1;
[; ;pic16f1938.h: 1100: unsigned CPSOUT :1;
[; ;pic16f1938.h: 1101: unsigned CPSRNG0 :1;
[; ;pic16f1938.h: 1102: unsigned CPSRNG1 :1;
[; ;pic16f1938.h: 1103: unsigned :2;
[; ;pic16f1938.h: 1104: unsigned CPSRM :1;
[; ;pic16f1938.h: 1105: unsigned CPSON :1;
[; ;pic16f1938.h: 1106: };
[; ;pic16f1938.h: 1107: struct {
[; ;pic16f1938.h: 1108: unsigned :2;
[; ;pic16f1938.h: 1109: unsigned CPSRNG :2;
[; ;pic16f1938.h: 1110: };
[; ;pic16f1938.h: 1111: } CPSCON0bits_t;
[; ;pic16f1938.h: 1112: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic16f1938.h: 1151: extern volatile unsigned char CPSCON1 @ 0x01F;
"1153
[; ;pic16f1938.h: 1153: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic16f1938.h: 1156: typedef union {
[; ;pic16f1938.h: 1157: struct {
[; ;pic16f1938.h: 1158: unsigned CPSCH0 :1;
[; ;pic16f1938.h: 1159: unsigned CPSCH1 :1;
[; ;pic16f1938.h: 1160: unsigned CPSCH2 :1;
[; ;pic16f1938.h: 1161: };
[; ;pic16f1938.h: 1162: struct {
[; ;pic16f1938.h: 1163: unsigned CPSCH :3;
[; ;pic16f1938.h: 1164: };
[; ;pic16f1938.h: 1165: } CPSCON1bits_t;
[; ;pic16f1938.h: 1166: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic16f1938.h: 1190: extern volatile unsigned char TRISA @ 0x08C;
"1192
[; ;pic16f1938.h: 1192: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1938.h: 1195: typedef union {
[; ;pic16f1938.h: 1196: struct {
[; ;pic16f1938.h: 1197: unsigned TRISA0 :1;
[; ;pic16f1938.h: 1198: unsigned TRISA1 :1;
[; ;pic16f1938.h: 1199: unsigned TRISA2 :1;
[; ;pic16f1938.h: 1200: unsigned TRISA3 :1;
[; ;pic16f1938.h: 1201: unsigned TRISA4 :1;
[; ;pic16f1938.h: 1202: unsigned TRISA5 :1;
[; ;pic16f1938.h: 1203: unsigned TRISA6 :1;
[; ;pic16f1938.h: 1204: unsigned TRISA7 :1;
[; ;pic16f1938.h: 1205: };
[; ;pic16f1938.h: 1206: } TRISAbits_t;
[; ;pic16f1938.h: 1207: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1938.h: 1251: extern volatile unsigned char TRISB @ 0x08D;
"1253
[; ;pic16f1938.h: 1253: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1938.h: 1256: typedef union {
[; ;pic16f1938.h: 1257: struct {
[; ;pic16f1938.h: 1258: unsigned TRISB0 :1;
[; ;pic16f1938.h: 1259: unsigned TRISB1 :1;
[; ;pic16f1938.h: 1260: unsigned TRISB2 :1;
[; ;pic16f1938.h: 1261: unsigned TRISB3 :1;
[; ;pic16f1938.h: 1262: unsigned TRISB4 :1;
[; ;pic16f1938.h: 1263: unsigned TRISB5 :1;
[; ;pic16f1938.h: 1264: unsigned TRISB6 :1;
[; ;pic16f1938.h: 1265: unsigned TRISB7 :1;
[; ;pic16f1938.h: 1266: };
[; ;pic16f1938.h: 1267: } TRISBbits_t;
[; ;pic16f1938.h: 1268: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1938.h: 1312: extern volatile unsigned char TRISC @ 0x08E;
"1314
[; ;pic16f1938.h: 1314: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1938.h: 1317: typedef union {
[; ;pic16f1938.h: 1318: struct {
[; ;pic16f1938.h: 1319: unsigned TRISC0 :1;
[; ;pic16f1938.h: 1320: unsigned TRISC1 :1;
[; ;pic16f1938.h: 1321: unsigned TRISC2 :1;
[; ;pic16f1938.h: 1322: unsigned TRISC3 :1;
[; ;pic16f1938.h: 1323: unsigned TRISC4 :1;
[; ;pic16f1938.h: 1324: unsigned TRISC5 :1;
[; ;pic16f1938.h: 1325: unsigned TRISC6 :1;
[; ;pic16f1938.h: 1326: unsigned TRISC7 :1;
[; ;pic16f1938.h: 1327: };
[; ;pic16f1938.h: 1328: } TRISCbits_t;
[; ;pic16f1938.h: 1329: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1938.h: 1373: extern volatile unsigned char TRISE @ 0x090;
"1375
[; ;pic16f1938.h: 1375: asm("TRISE equ 090h");
[; <" TRISE equ 090h ;# ">
[; ;pic16f1938.h: 1378: typedef union {
[; ;pic16f1938.h: 1379: struct {
[; ;pic16f1938.h: 1380: unsigned :3;
[; ;pic16f1938.h: 1381: unsigned TRISE3 :1;
[; ;pic16f1938.h: 1382: };
[; ;pic16f1938.h: 1383: } TRISEbits_t;
[; ;pic16f1938.h: 1384: extern volatile TRISEbits_t TRISEbits @ 0x090;
[; ;pic16f1938.h: 1393: extern volatile unsigned char PIE1 @ 0x091;
"1395
[; ;pic16f1938.h: 1395: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1938.h: 1398: typedef union {
[; ;pic16f1938.h: 1399: struct {
[; ;pic16f1938.h: 1400: unsigned TMR1IE :1;
[; ;pic16f1938.h: 1401: unsigned TMR2IE :1;
[; ;pic16f1938.h: 1402: unsigned CCP1IE :1;
[; ;pic16f1938.h: 1403: unsigned SSPIE :1;
[; ;pic16f1938.h: 1404: unsigned TXIE :1;
[; ;pic16f1938.h: 1405: unsigned RCIE :1;
[; ;pic16f1938.h: 1406: unsigned ADIE :1;
[; ;pic16f1938.h: 1407: unsigned TMR1GIE :1;
[; ;pic16f1938.h: 1408: };
[; ;pic16f1938.h: 1409: } PIE1bits_t;
[; ;pic16f1938.h: 1410: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1938.h: 1454: extern volatile unsigned char PIE2 @ 0x092;
"1456
[; ;pic16f1938.h: 1456: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1938.h: 1459: typedef union {
[; ;pic16f1938.h: 1460: struct {
[; ;pic16f1938.h: 1461: unsigned CCP2IE :1;
[; ;pic16f1938.h: 1462: unsigned :1;
[; ;pic16f1938.h: 1463: unsigned LCDIE :1;
[; ;pic16f1938.h: 1464: unsigned BCLIE :1;
[; ;pic16f1938.h: 1465: unsigned EEIE :1;
[; ;pic16f1938.h: 1466: unsigned C1IE :1;
[; ;pic16f1938.h: 1467: unsigned C2IE :1;
[; ;pic16f1938.h: 1468: unsigned OSFIE :1;
[; ;pic16f1938.h: 1469: };
[; ;pic16f1938.h: 1470: } PIE2bits_t;
[; ;pic16f1938.h: 1471: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1938.h: 1510: extern volatile unsigned char PIE3 @ 0x093;
"1512
[; ;pic16f1938.h: 1512: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1938.h: 1515: typedef union {
[; ;pic16f1938.h: 1516: struct {
[; ;pic16f1938.h: 1517: unsigned :1;
[; ;pic16f1938.h: 1518: unsigned TMR4IE :1;
[; ;pic16f1938.h: 1519: unsigned :1;
[; ;pic16f1938.h: 1520: unsigned TMR6IE :1;
[; ;pic16f1938.h: 1521: unsigned CCP3IE :1;
[; ;pic16f1938.h: 1522: unsigned CCP4IE :1;
[; ;pic16f1938.h: 1523: unsigned CCP5IE :1;
[; ;pic16f1938.h: 1524: };
[; ;pic16f1938.h: 1525: } PIE3bits_t;
[; ;pic16f1938.h: 1526: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1938.h: 1555: extern volatile unsigned char OPTION_REG @ 0x095;
"1557
[; ;pic16f1938.h: 1557: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1938.h: 1560: typedef union {
[; ;pic16f1938.h: 1561: struct {
[; ;pic16f1938.h: 1562: unsigned PS0 :1;
[; ;pic16f1938.h: 1563: unsigned PS1 :1;
[; ;pic16f1938.h: 1564: unsigned PS2 :1;
[; ;pic16f1938.h: 1565: unsigned PSA :1;
[; ;pic16f1938.h: 1566: unsigned TMR0SE :1;
[; ;pic16f1938.h: 1567: unsigned TMR0CS :1;
[; ;pic16f1938.h: 1568: unsigned INTEDG :1;
[; ;pic16f1938.h: 1569: unsigned nWPUEN :1;
[; ;pic16f1938.h: 1570: };
[; ;pic16f1938.h: 1571: struct {
[; ;pic16f1938.h: 1572: unsigned PS :3;
[; ;pic16f1938.h: 1573: unsigned :1;
[; ;pic16f1938.h: 1574: unsigned T0SE :1;
[; ;pic16f1938.h: 1575: unsigned T0CS :1;
[; ;pic16f1938.h: 1576: };
[; ;pic16f1938.h: 1577: } OPTION_REGbits_t;
[; ;pic16f1938.h: 1578: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1938.h: 1637: extern volatile unsigned char PCON @ 0x096;
"1639
[; ;pic16f1938.h: 1639: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1938.h: 1642: typedef union {
[; ;pic16f1938.h: 1643: struct {
[; ;pic16f1938.h: 1644: unsigned nBOR :1;
[; ;pic16f1938.h: 1645: unsigned nPOR :1;
[; ;pic16f1938.h: 1646: unsigned nRI :1;
[; ;pic16f1938.h: 1647: unsigned nRMCLR :1;
[; ;pic16f1938.h: 1648: unsigned :2;
[; ;pic16f1938.h: 1649: unsigned STKUNF :1;
[; ;pic16f1938.h: 1650: unsigned STKOVF :1;
[; ;pic16f1938.h: 1651: };
[; ;pic16f1938.h: 1652: } PCONbits_t;
[; ;pic16f1938.h: 1653: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1938.h: 1687: extern volatile unsigned char WDTCON @ 0x097;
"1689
[; ;pic16f1938.h: 1689: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1938.h: 1692: typedef union {
[; ;pic16f1938.h: 1693: struct {
[; ;pic16f1938.h: 1694: unsigned SWDTEN :1;
[; ;pic16f1938.h: 1695: unsigned WDTPS0 :1;
[; ;pic16f1938.h: 1696: unsigned WDTPS1 :1;
[; ;pic16f1938.h: 1697: unsigned WDTPS2 :1;
[; ;pic16f1938.h: 1698: unsigned WDTPS3 :1;
[; ;pic16f1938.h: 1699: unsigned WDTPS4 :1;
[; ;pic16f1938.h: 1700: };
[; ;pic16f1938.h: 1701: struct {
[; ;pic16f1938.h: 1702: unsigned :1;
[; ;pic16f1938.h: 1703: unsigned WDTPS :5;
[; ;pic16f1938.h: 1704: };
[; ;pic16f1938.h: 1705: } WDTCONbits_t;
[; ;pic16f1938.h: 1706: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1938.h: 1745: extern volatile unsigned char OSCTUNE @ 0x098;
"1747
[; ;pic16f1938.h: 1747: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1938.h: 1750: typedef union {
[; ;pic16f1938.h: 1751: struct {
[; ;pic16f1938.h: 1752: unsigned TUN0 :1;
[; ;pic16f1938.h: 1753: unsigned TUN1 :1;
[; ;pic16f1938.h: 1754: unsigned TUN2 :1;
[; ;pic16f1938.h: 1755: unsigned TUN3 :1;
[; ;pic16f1938.h: 1756: unsigned TUN4 :1;
[; ;pic16f1938.h: 1757: unsigned TUN5 :1;
[; ;pic16f1938.h: 1758: };
[; ;pic16f1938.h: 1759: struct {
[; ;pic16f1938.h: 1760: unsigned TUN :6;
[; ;pic16f1938.h: 1761: };
[; ;pic16f1938.h: 1762: } OSCTUNEbits_t;
[; ;pic16f1938.h: 1763: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1938.h: 1802: extern volatile unsigned char OSCCON @ 0x099;
"1804
[; ;pic16f1938.h: 1804: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1938.h: 1807: typedef union {
[; ;pic16f1938.h: 1808: struct {
[; ;pic16f1938.h: 1809: unsigned SCS0 :1;
[; ;pic16f1938.h: 1810: unsigned SCS1 :1;
[; ;pic16f1938.h: 1811: unsigned :1;
[; ;pic16f1938.h: 1812: unsigned IRCF0 :1;
[; ;pic16f1938.h: 1813: unsigned IRCF1 :1;
[; ;pic16f1938.h: 1814: unsigned IRCF2 :1;
[; ;pic16f1938.h: 1815: unsigned IRCF3 :1;
[; ;pic16f1938.h: 1816: unsigned SPLLEN :1;
[; ;pic16f1938.h: 1817: };
[; ;pic16f1938.h: 1818: struct {
[; ;pic16f1938.h: 1819: unsigned SCS :2;
[; ;pic16f1938.h: 1820: unsigned :1;
[; ;pic16f1938.h: 1821: unsigned IRCF :4;
[; ;pic16f1938.h: 1822: };
[; ;pic16f1938.h: 1823: } OSCCONbits_t;
[; ;pic16f1938.h: 1824: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1938.h: 1873: extern volatile unsigned char OSCSTAT @ 0x09A;
"1875
[; ;pic16f1938.h: 1875: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1938.h: 1878: typedef union {
[; ;pic16f1938.h: 1879: struct {
[; ;pic16f1938.h: 1880: unsigned HFIOFS :1;
[; ;pic16f1938.h: 1881: unsigned LFIOFR :1;
[; ;pic16f1938.h: 1882: unsigned MFIOFR :1;
[; ;pic16f1938.h: 1883: unsigned HFIOFL :1;
[; ;pic16f1938.h: 1884: unsigned HFIOFR :1;
[; ;pic16f1938.h: 1885: unsigned OSTS :1;
[; ;pic16f1938.h: 1886: unsigned PLLR :1;
[; ;pic16f1938.h: 1887: unsigned T1OSCR :1;
[; ;pic16f1938.h: 1888: };
[; ;pic16f1938.h: 1889: } OSCSTATbits_t;
[; ;pic16f1938.h: 1890: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1938.h: 1934: extern volatile unsigned short ADRES @ 0x09B;
"1936
[; ;pic16f1938.h: 1936: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1938.h: 1940: extern volatile unsigned char ADRESL @ 0x09B;
"1942
[; ;pic16f1938.h: 1942: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1938.h: 1945: typedef union {
[; ;pic16f1938.h: 1946: struct {
[; ;pic16f1938.h: 1947: unsigned ADRESL :8;
[; ;pic16f1938.h: 1948: };
[; ;pic16f1938.h: 1949: } ADRESLbits_t;
[; ;pic16f1938.h: 1950: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1938.h: 1959: extern volatile unsigned char ADRESH @ 0x09C;
"1961
[; ;pic16f1938.h: 1961: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1938.h: 1964: typedef union {
[; ;pic16f1938.h: 1965: struct {
[; ;pic16f1938.h: 1966: unsigned ADRESH :8;
[; ;pic16f1938.h: 1967: };
[; ;pic16f1938.h: 1968: } ADRESHbits_t;
[; ;pic16f1938.h: 1969: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1938.h: 1978: extern volatile unsigned char ADCON0 @ 0x09D;
"1980
[; ;pic16f1938.h: 1980: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1938.h: 1983: typedef union {
[; ;pic16f1938.h: 1984: struct {
[; ;pic16f1938.h: 1985: unsigned ADON :1;
[; ;pic16f1938.h: 1986: unsigned GO_nDONE :1;
[; ;pic16f1938.h: 1987: unsigned CHS0 :1;
[; ;pic16f1938.h: 1988: unsigned CHS1 :1;
[; ;pic16f1938.h: 1989: unsigned CHS2 :1;
[; ;pic16f1938.h: 1990: unsigned CHS3 :1;
[; ;pic16f1938.h: 1991: unsigned CHS4 :1;
[; ;pic16f1938.h: 1992: };
[; ;pic16f1938.h: 1993: struct {
[; ;pic16f1938.h: 1994: unsigned :1;
[; ;pic16f1938.h: 1995: unsigned ADGO :1;
[; ;pic16f1938.h: 1996: unsigned CHS :5;
[; ;pic16f1938.h: 1997: };
[; ;pic16f1938.h: 1998: struct {
[; ;pic16f1938.h: 1999: unsigned :1;
[; ;pic16f1938.h: 2000: unsigned GO :1;
[; ;pic16f1938.h: 2001: };
[; ;pic16f1938.h: 2002: struct {
[; ;pic16f1938.h: 2003: unsigned :1;
[; ;pic16f1938.h: 2004: unsigned nDONE :1;
[; ;pic16f1938.h: 2005: };
[; ;pic16f1938.h: 2006: } ADCON0bits_t;
[; ;pic16f1938.h: 2007: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1938.h: 2066: extern volatile unsigned char ADCON1 @ 0x09E;
"2068
[; ;pic16f1938.h: 2068: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1938.h: 2071: typedef union {
[; ;pic16f1938.h: 2072: struct {
[; ;pic16f1938.h: 2073: unsigned ADPREF0 :1;
[; ;pic16f1938.h: 2074: unsigned ADPREF1 :1;
[; ;pic16f1938.h: 2075: unsigned ADNREF :1;
[; ;pic16f1938.h: 2076: unsigned :1;
[; ;pic16f1938.h: 2077: unsigned ADCS0 :1;
[; ;pic16f1938.h: 2078: unsigned ADCS1 :1;
[; ;pic16f1938.h: 2079: unsigned ADCS2 :1;
[; ;pic16f1938.h: 2080: unsigned ADFM :1;
[; ;pic16f1938.h: 2081: };
[; ;pic16f1938.h: 2082: struct {
[; ;pic16f1938.h: 2083: unsigned ADPREF :2;
[; ;pic16f1938.h: 2084: unsigned :2;
[; ;pic16f1938.h: 2085: unsigned ADCS :3;
[; ;pic16f1938.h: 2086: };
[; ;pic16f1938.h: 2087: } ADCON1bits_t;
[; ;pic16f1938.h: 2088: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1938.h: 2137: extern volatile unsigned char LATA @ 0x10C;
"2139
[; ;pic16f1938.h: 2139: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1938.h: 2142: typedef union {
[; ;pic16f1938.h: 2143: struct {
[; ;pic16f1938.h: 2144: unsigned LATA0 :1;
[; ;pic16f1938.h: 2145: unsigned LATA1 :1;
[; ;pic16f1938.h: 2146: unsigned LATA2 :1;
[; ;pic16f1938.h: 2147: unsigned LATA3 :1;
[; ;pic16f1938.h: 2148: unsigned LATA4 :1;
[; ;pic16f1938.h: 2149: unsigned LATA5 :1;
[; ;pic16f1938.h: 2150: unsigned LATA6 :1;
[; ;pic16f1938.h: 2151: unsigned LATA7 :1;
[; ;pic16f1938.h: 2152: };
[; ;pic16f1938.h: 2153: } LATAbits_t;
[; ;pic16f1938.h: 2154: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1938.h: 2198: extern volatile unsigned char LATB @ 0x10D;
"2200
[; ;pic16f1938.h: 2200: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1938.h: 2203: typedef union {
[; ;pic16f1938.h: 2204: struct {
[; ;pic16f1938.h: 2205: unsigned LATB0 :1;
[; ;pic16f1938.h: 2206: unsigned LATB1 :1;
[; ;pic16f1938.h: 2207: unsigned LATB2 :1;
[; ;pic16f1938.h: 2208: unsigned LATB3 :1;
[; ;pic16f1938.h: 2209: unsigned LATB4 :1;
[; ;pic16f1938.h: 2210: unsigned LATB5 :1;
[; ;pic16f1938.h: 2211: unsigned LATB6 :1;
[; ;pic16f1938.h: 2212: unsigned LATB7 :1;
[; ;pic16f1938.h: 2213: };
[; ;pic16f1938.h: 2214: } LATBbits_t;
[; ;pic16f1938.h: 2215: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1938.h: 2259: extern volatile unsigned char LATC @ 0x10E;
"2261
[; ;pic16f1938.h: 2261: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1938.h: 2264: typedef union {
[; ;pic16f1938.h: 2265: struct {
[; ;pic16f1938.h: 2266: unsigned LATC0 :1;
[; ;pic16f1938.h: 2267: unsigned LATC1 :1;
[; ;pic16f1938.h: 2268: unsigned LATC2 :1;
[; ;pic16f1938.h: 2269: unsigned LATC3 :1;
[; ;pic16f1938.h: 2270: unsigned LATC4 :1;
[; ;pic16f1938.h: 2271: unsigned LATC5 :1;
[; ;pic16f1938.h: 2272: unsigned LATC6 :1;
[; ;pic16f1938.h: 2273: unsigned LATC7 :1;
[; ;pic16f1938.h: 2274: };
[; ;pic16f1938.h: 2275: } LATCbits_t;
[; ;pic16f1938.h: 2276: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1938.h: 2320: extern volatile unsigned char LATE @ 0x110;
"2322
[; ;pic16f1938.h: 2322: asm("LATE equ 0110h");
[; <" LATE equ 0110h ;# ">
[; ;pic16f1938.h: 2325: typedef union {
[; ;pic16f1938.h: 2326: struct {
[; ;pic16f1938.h: 2327: unsigned :3;
[; ;pic16f1938.h: 2328: unsigned LATE3 :1;
[; ;pic16f1938.h: 2329: };
[; ;pic16f1938.h: 2330: } LATEbits_t;
[; ;pic16f1938.h: 2331: extern volatile LATEbits_t LATEbits @ 0x110;
[; ;pic16f1938.h: 2340: extern volatile unsigned char CM1CON0 @ 0x111;
"2342
[; ;pic16f1938.h: 2342: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1938.h: 2345: typedef union {
[; ;pic16f1938.h: 2346: struct {
[; ;pic16f1938.h: 2347: unsigned C1SYNC :1;
[; ;pic16f1938.h: 2348: unsigned C1HYS :1;
[; ;pic16f1938.h: 2349: unsigned C1SP :1;
[; ;pic16f1938.h: 2350: unsigned :1;
[; ;pic16f1938.h: 2351: unsigned C1POL :1;
[; ;pic16f1938.h: 2352: unsigned C1OE :1;
[; ;pic16f1938.h: 2353: unsigned C1OUT :1;
[; ;pic16f1938.h: 2354: unsigned C1ON :1;
[; ;pic16f1938.h: 2355: };
[; ;pic16f1938.h: 2356: } CM1CON0bits_t;
[; ;pic16f1938.h: 2357: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1938.h: 2396: extern volatile unsigned char CM1CON1 @ 0x112;
"2398
[; ;pic16f1938.h: 2398: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1938.h: 2401: typedef union {
[; ;pic16f1938.h: 2402: struct {
[; ;pic16f1938.h: 2403: unsigned C1NCH0 :1;
[; ;pic16f1938.h: 2404: unsigned C1NCH1 :1;
[; ;pic16f1938.h: 2405: unsigned :2;
[; ;pic16f1938.h: 2406: unsigned C1PCH0 :1;
[; ;pic16f1938.h: 2407: unsigned C1PCH1 :1;
[; ;pic16f1938.h: 2408: unsigned C1INTN :1;
[; ;pic16f1938.h: 2409: unsigned C1INTP :1;
[; ;pic16f1938.h: 2410: };
[; ;pic16f1938.h: 2411: struct {
[; ;pic16f1938.h: 2412: unsigned C1NCH :2;
[; ;pic16f1938.h: 2413: unsigned :2;
[; ;pic16f1938.h: 2414: unsigned C1PCH :2;
[; ;pic16f1938.h: 2415: };
[; ;pic16f1938.h: 2416: } CM1CON1bits_t;
[; ;pic16f1938.h: 2417: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1938.h: 2461: extern volatile unsigned char CM2CON0 @ 0x113;
"2463
[; ;pic16f1938.h: 2463: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1938.h: 2466: typedef union {
[; ;pic16f1938.h: 2467: struct {
[; ;pic16f1938.h: 2468: unsigned C2SYNC :1;
[; ;pic16f1938.h: 2469: unsigned C2HYS :1;
[; ;pic16f1938.h: 2470: unsigned C2SP :1;
[; ;pic16f1938.h: 2471: unsigned :1;
[; ;pic16f1938.h: 2472: unsigned C2POL :1;
[; ;pic16f1938.h: 2473: unsigned C2OE :1;
[; ;pic16f1938.h: 2474: unsigned C2OUT :1;
[; ;pic16f1938.h: 2475: unsigned C2ON :1;
[; ;pic16f1938.h: 2476: };
[; ;pic16f1938.h: 2477: } CM2CON0bits_t;
[; ;pic16f1938.h: 2478: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1938.h: 2517: extern volatile unsigned char CM2CON1 @ 0x114;
"2519
[; ;pic16f1938.h: 2519: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1938.h: 2522: typedef union {
[; ;pic16f1938.h: 2523: struct {
[; ;pic16f1938.h: 2524: unsigned C2NCH0 :1;
[; ;pic16f1938.h: 2525: unsigned C2NCH1 :1;
[; ;pic16f1938.h: 2526: unsigned :2;
[; ;pic16f1938.h: 2527: unsigned C2PCH0 :1;
[; ;pic16f1938.h: 2528: unsigned C2PCH1 :1;
[; ;pic16f1938.h: 2529: unsigned C2INTN :1;
[; ;pic16f1938.h: 2530: unsigned C2INTP :1;
[; ;pic16f1938.h: 2531: };
[; ;pic16f1938.h: 2532: struct {
[; ;pic16f1938.h: 2533: unsigned C2NCH :2;
[; ;pic16f1938.h: 2534: unsigned :2;
[; ;pic16f1938.h: 2535: unsigned C2PCH :2;
[; ;pic16f1938.h: 2536: };
[; ;pic16f1938.h: 2537: } CM2CON1bits_t;
[; ;pic16f1938.h: 2538: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1938.h: 2582: extern volatile unsigned char CMOUT @ 0x115;
"2584
[; ;pic16f1938.h: 2584: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1938.h: 2587: typedef union {
[; ;pic16f1938.h: 2588: struct {
[; ;pic16f1938.h: 2589: unsigned MC1OUT :1;
[; ;pic16f1938.h: 2590: unsigned MC2OUT :1;
[; ;pic16f1938.h: 2591: };
[; ;pic16f1938.h: 2592: } CMOUTbits_t;
[; ;pic16f1938.h: 2593: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1938.h: 2607: extern volatile unsigned char BORCON @ 0x116;
"2609
[; ;pic16f1938.h: 2609: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1938.h: 2612: typedef union {
[; ;pic16f1938.h: 2613: struct {
[; ;pic16f1938.h: 2614: unsigned BORRDY :1;
[; ;pic16f1938.h: 2615: unsigned :6;
[; ;pic16f1938.h: 2616: unsigned SBOREN :1;
[; ;pic16f1938.h: 2617: };
[; ;pic16f1938.h: 2618: } BORCONbits_t;
[; ;pic16f1938.h: 2619: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1938.h: 2633: extern volatile unsigned char FVRCON @ 0x117;
"2635
[; ;pic16f1938.h: 2635: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1938.h: 2638: typedef union {
[; ;pic16f1938.h: 2639: struct {
[; ;pic16f1938.h: 2640: unsigned ADFVR0 :1;
[; ;pic16f1938.h: 2641: unsigned ADFVR1 :1;
[; ;pic16f1938.h: 2642: unsigned CDAFVR0 :1;
[; ;pic16f1938.h: 2643: unsigned CDAFVR1 :1;
[; ;pic16f1938.h: 2644: unsigned TSRNG :1;
[; ;pic16f1938.h: 2645: unsigned TSEN :1;
[; ;pic16f1938.h: 2646: unsigned FVRRDY :1;
[; ;pic16f1938.h: 2647: unsigned FVREN :1;
[; ;pic16f1938.h: 2648: };
[; ;pic16f1938.h: 2649: struct {
[; ;pic16f1938.h: 2650: unsigned ADFVR :2;
[; ;pic16f1938.h: 2651: unsigned CDAFVR :2;
[; ;pic16f1938.h: 2652: };
[; ;pic16f1938.h: 2653: } FVRCONbits_t;
[; ;pic16f1938.h: 2654: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1938.h: 2708: extern volatile unsigned char DACCON0 @ 0x118;
"2710
[; ;pic16f1938.h: 2710: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1938.h: 2713: typedef union {
[; ;pic16f1938.h: 2714: struct {
[; ;pic16f1938.h: 2715: unsigned DACNSS :1;
[; ;pic16f1938.h: 2716: unsigned :1;
[; ;pic16f1938.h: 2717: unsigned DACPSS0 :1;
[; ;pic16f1938.h: 2718: unsigned DACPSS1 :1;
[; ;pic16f1938.h: 2719: unsigned :1;
[; ;pic16f1938.h: 2720: unsigned DACOE :1;
[; ;pic16f1938.h: 2721: unsigned DACLPS :1;
[; ;pic16f1938.h: 2722: unsigned DACEN :1;
[; ;pic16f1938.h: 2723: };
[; ;pic16f1938.h: 2724: struct {
[; ;pic16f1938.h: 2725: unsigned :2;
[; ;pic16f1938.h: 2726: unsigned DACPSS :2;
[; ;pic16f1938.h: 2727: };
[; ;pic16f1938.h: 2728: } DACCON0bits_t;
[; ;pic16f1938.h: 2729: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1938.h: 2768: extern volatile unsigned char DACCON1 @ 0x119;
"2770
[; ;pic16f1938.h: 2770: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1938.h: 2773: typedef union {
[; ;pic16f1938.h: 2774: struct {
[; ;pic16f1938.h: 2775: unsigned DACR0 :1;
[; ;pic16f1938.h: 2776: unsigned DACR1 :1;
[; ;pic16f1938.h: 2777: unsigned DACR2 :1;
[; ;pic16f1938.h: 2778: unsigned DACR3 :1;
[; ;pic16f1938.h: 2779: unsigned DACR4 :1;
[; ;pic16f1938.h: 2780: };
[; ;pic16f1938.h: 2781: struct {
[; ;pic16f1938.h: 2782: unsigned DACR :5;
[; ;pic16f1938.h: 2783: };
[; ;pic16f1938.h: 2784: } DACCON1bits_t;
[; ;pic16f1938.h: 2785: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1938.h: 2819: extern volatile unsigned char SRCON0 @ 0x11A;
"2821
[; ;pic16f1938.h: 2821: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic16f1938.h: 2824: typedef union {
[; ;pic16f1938.h: 2825: struct {
[; ;pic16f1938.h: 2826: unsigned SRPR :1;
[; ;pic16f1938.h: 2827: unsigned SRPS :1;
[; ;pic16f1938.h: 2828: unsigned SRNQEN :1;
[; ;pic16f1938.h: 2829: unsigned SRQEN :1;
[; ;pic16f1938.h: 2830: unsigned SRCLK0 :1;
[; ;pic16f1938.h: 2831: unsigned SRCLK1 :1;
[; ;pic16f1938.h: 2832: unsigned SRCLK2 :1;
[; ;pic16f1938.h: 2833: unsigned SRLEN :1;
[; ;pic16f1938.h: 2834: };
[; ;pic16f1938.h: 2835: struct {
[; ;pic16f1938.h: 2836: unsigned :4;
[; ;pic16f1938.h: 2837: unsigned SRCLK :3;
[; ;pic16f1938.h: 2838: };
[; ;pic16f1938.h: 2839: } SRCON0bits_t;
[; ;pic16f1938.h: 2840: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic16f1938.h: 2889: extern volatile unsigned char SRCON1 @ 0x11B;
"2891
[; ;pic16f1938.h: 2891: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic16f1938.h: 2894: typedef union {
[; ;pic16f1938.h: 2895: struct {
[; ;pic16f1938.h: 2896: unsigned SRRC1E :1;
[; ;pic16f1938.h: 2897: unsigned SRRC2E :1;
[; ;pic16f1938.h: 2898: unsigned SRRCKE :1;
[; ;pic16f1938.h: 2899: unsigned SRRPE :1;
[; ;pic16f1938.h: 2900: unsigned SRSC1E :1;
[; ;pic16f1938.h: 2901: unsigned SRSC2E :1;
[; ;pic16f1938.h: 2902: unsigned SRSCKE :1;
[; ;pic16f1938.h: 2903: unsigned SRSPE :1;
[; ;pic16f1938.h: 2904: };
[; ;pic16f1938.h: 2905: } SRCON1bits_t;
[; ;pic16f1938.h: 2906: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic16f1938.h: 2950: extern volatile unsigned char APFCON @ 0x11D;
"2952
[; ;pic16f1938.h: 2952: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1938.h: 2955: typedef union {
[; ;pic16f1938.h: 2956: struct {
[; ;pic16f1938.h: 2957: unsigned CCP2SEL :1;
[; ;pic16f1938.h: 2958: unsigned SSSEL :1;
[; ;pic16f1938.h: 2959: unsigned C2OUTSEL :1;
[; ;pic16f1938.h: 2960: unsigned SRNQSEL :1;
[; ;pic16f1938.h: 2961: unsigned P2BSEL :1;
[; ;pic16f1938.h: 2962: unsigned T1GSEL :1;
[; ;pic16f1938.h: 2963: unsigned CCP3SEL :1;
[; ;pic16f1938.h: 2964: };
[; ;pic16f1938.h: 2965: } APFCONbits_t;
[; ;pic16f1938.h: 2966: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1938.h: 3005: extern volatile unsigned char ANSELA @ 0x18C;
"3007
[; ;pic16f1938.h: 3007: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1938.h: 3010: typedef union {
[; ;pic16f1938.h: 3011: struct {
[; ;pic16f1938.h: 3012: unsigned ANSA0 :1;
[; ;pic16f1938.h: 3013: unsigned ANSA1 :1;
[; ;pic16f1938.h: 3014: unsigned ANSA2 :1;
[; ;pic16f1938.h: 3015: unsigned ANSA3 :1;
[; ;pic16f1938.h: 3016: unsigned ANSA4 :1;
[; ;pic16f1938.h: 3017: unsigned ANSA5 :1;
[; ;pic16f1938.h: 3018: };
[; ;pic16f1938.h: 3019: struct {
[; ;pic16f1938.h: 3020: unsigned ANSELA :6;
[; ;pic16f1938.h: 3021: };
[; ;pic16f1938.h: 3022: } ANSELAbits_t;
[; ;pic16f1938.h: 3023: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1938.h: 3062: extern volatile unsigned char ANSELB @ 0x18D;
"3064
[; ;pic16f1938.h: 3064: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1938.h: 3067: typedef union {
[; ;pic16f1938.h: 3068: struct {
[; ;pic16f1938.h: 3069: unsigned ANSB0 :1;
[; ;pic16f1938.h: 3070: unsigned ANSB1 :1;
[; ;pic16f1938.h: 3071: unsigned ANSB2 :1;
[; ;pic16f1938.h: 3072: unsigned ANSB3 :1;
[; ;pic16f1938.h: 3073: unsigned ANSB4 :1;
[; ;pic16f1938.h: 3074: unsigned ANSB5 :1;
[; ;pic16f1938.h: 3075: };
[; ;pic16f1938.h: 3076: struct {
[; ;pic16f1938.h: 3077: unsigned ANSELB :6;
[; ;pic16f1938.h: 3078: };
[; ;pic16f1938.h: 3079: } ANSELBbits_t;
[; ;pic16f1938.h: 3080: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1938.h: 3119: extern volatile unsigned short EEADR @ 0x191;
"3121
[; ;pic16f1938.h: 3121: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic16f1938.h: 3125: extern volatile unsigned char EEADRL @ 0x191;
"3127
[; ;pic16f1938.h: 3127: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic16f1938.h: 3130: typedef union {
[; ;pic16f1938.h: 3131: struct {
[; ;pic16f1938.h: 3132: unsigned EEADRL :8;
[; ;pic16f1938.h: 3133: };
[; ;pic16f1938.h: 3134: } EEADRLbits_t;
[; ;pic16f1938.h: 3135: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic16f1938.h: 3144: extern volatile unsigned char EEADRH @ 0x192;
"3146
[; ;pic16f1938.h: 3146: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic16f1938.h: 3149: typedef union {
[; ;pic16f1938.h: 3150: struct {
[; ;pic16f1938.h: 3151: unsigned EEADRH :7;
[; ;pic16f1938.h: 3152: };
[; ;pic16f1938.h: 3153: } EEADRHbits_t;
[; ;pic16f1938.h: 3154: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic16f1938.h: 3163: extern volatile unsigned short EEDAT @ 0x193;
"3165
[; ;pic16f1938.h: 3165: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic16f1938.h: 3169: extern volatile unsigned char EEDATL @ 0x193;
"3171
[; ;pic16f1938.h: 3171: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic16f1938.h: 3174: extern volatile unsigned char EEDATA @ 0x193;
"3176
[; ;pic16f1938.h: 3176: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic16f1938.h: 3179: typedef union {
[; ;pic16f1938.h: 3180: struct {
[; ;pic16f1938.h: 3181: unsigned EEDATL :8;
[; ;pic16f1938.h: 3182: };
[; ;pic16f1938.h: 3183: } EEDATLbits_t;
[; ;pic16f1938.h: 3184: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic16f1938.h: 3192: typedef union {
[; ;pic16f1938.h: 3193: struct {
[; ;pic16f1938.h: 3194: unsigned EEDATL :8;
[; ;pic16f1938.h: 3195: };
[; ;pic16f1938.h: 3196: } EEDATAbits_t;
[; ;pic16f1938.h: 3197: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic16f1938.h: 3206: extern volatile unsigned char EEDATH @ 0x194;
"3208
[; ;pic16f1938.h: 3208: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic16f1938.h: 3211: typedef union {
[; ;pic16f1938.h: 3212: struct {
[; ;pic16f1938.h: 3213: unsigned EEDATH :6;
[; ;pic16f1938.h: 3214: };
[; ;pic16f1938.h: 3215: } EEDATHbits_t;
[; ;pic16f1938.h: 3216: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic16f1938.h: 3225: extern volatile unsigned char EECON1 @ 0x195;
"3227
[; ;pic16f1938.h: 3227: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic16f1938.h: 3230: typedef union {
[; ;pic16f1938.h: 3231: struct {
[; ;pic16f1938.h: 3232: unsigned RD :1;
[; ;pic16f1938.h: 3233: unsigned WR :1;
[; ;pic16f1938.h: 3234: unsigned WREN :1;
[; ;pic16f1938.h: 3235: unsigned WRERR :1;
[; ;pic16f1938.h: 3236: unsigned FREE :1;
[; ;pic16f1938.h: 3237: unsigned LWLO :1;
[; ;pic16f1938.h: 3238: unsigned CFGS :1;
[; ;pic16f1938.h: 3239: unsigned EEPGD :1;
[; ;pic16f1938.h: 3240: };
[; ;pic16f1938.h: 3241: } EECON1bits_t;
[; ;pic16f1938.h: 3242: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic16f1938.h: 3286: extern volatile unsigned char EECON2 @ 0x196;
"3288
[; ;pic16f1938.h: 3288: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic16f1938.h: 3291: typedef union {
[; ;pic16f1938.h: 3292: struct {
[; ;pic16f1938.h: 3293: unsigned EECON2 :8;
[; ;pic16f1938.h: 3294: };
[; ;pic16f1938.h: 3295: } EECON2bits_t;
[; ;pic16f1938.h: 3296: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic16f1938.h: 3305: extern volatile unsigned char RCREG @ 0x199;
"3307
[; ;pic16f1938.h: 3307: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1938.h: 3310: typedef union {
[; ;pic16f1938.h: 3311: struct {
[; ;pic16f1938.h: 3312: unsigned RCREG :8;
[; ;pic16f1938.h: 3313: };
[; ;pic16f1938.h: 3314: } RCREGbits_t;
[; ;pic16f1938.h: 3315: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1938.h: 3324: extern volatile unsigned char TXREG @ 0x19A;
"3326
[; ;pic16f1938.h: 3326: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1938.h: 3329: typedef union {
[; ;pic16f1938.h: 3330: struct {
[; ;pic16f1938.h: 3331: unsigned TXREG :8;
[; ;pic16f1938.h: 3332: };
[; ;pic16f1938.h: 3333: } TXREGbits_t;
[; ;pic16f1938.h: 3334: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1938.h: 3343: extern volatile unsigned short SP1BRG @ 0x19B;
"3345
[; ;pic16f1938.h: 3345: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1938.h: 3349: extern volatile unsigned char SP1BRGL @ 0x19B;
"3351
[; ;pic16f1938.h: 3351: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1938.h: 3354: extern volatile unsigned char SPBRG @ 0x19B;
"3356
[; ;pic16f1938.h: 3356: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1938.h: 3358: extern volatile unsigned char SPBRGL @ 0x19B;
"3360
[; ;pic16f1938.h: 3360: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1938.h: 3363: typedef union {
[; ;pic16f1938.h: 3364: struct {
[; ;pic16f1938.h: 3365: unsigned SPBRGL :8;
[; ;pic16f1938.h: 3366: };
[; ;pic16f1938.h: 3367: } SP1BRGLbits_t;
[; ;pic16f1938.h: 3368: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1938.h: 3376: typedef union {
[; ;pic16f1938.h: 3377: struct {
[; ;pic16f1938.h: 3378: unsigned SPBRGL :8;
[; ;pic16f1938.h: 3379: };
[; ;pic16f1938.h: 3380: } SPBRGbits_t;
[; ;pic16f1938.h: 3381: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1938.h: 3388: typedef union {
[; ;pic16f1938.h: 3389: struct {
[; ;pic16f1938.h: 3390: unsigned SPBRGL :8;
[; ;pic16f1938.h: 3391: };
[; ;pic16f1938.h: 3392: } SPBRGLbits_t;
[; ;pic16f1938.h: 3393: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1938.h: 3402: extern volatile unsigned char SP1BRGH @ 0x19C;
"3404
[; ;pic16f1938.h: 3404: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1938.h: 3407: extern volatile unsigned char SPBRGH @ 0x19C;
"3409
[; ;pic16f1938.h: 3409: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1938.h: 3412: typedef union {
[; ;pic16f1938.h: 3413: struct {
[; ;pic16f1938.h: 3414: unsigned SPBRGH :8;
[; ;pic16f1938.h: 3415: };
[; ;pic16f1938.h: 3416: } SP1BRGHbits_t;
[; ;pic16f1938.h: 3417: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1938.h: 3425: typedef union {
[; ;pic16f1938.h: 3426: struct {
[; ;pic16f1938.h: 3427: unsigned SPBRGH :8;
[; ;pic16f1938.h: 3428: };
[; ;pic16f1938.h: 3429: } SPBRGHbits_t;
[; ;pic16f1938.h: 3430: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1938.h: 3439: extern volatile unsigned char RCSTA @ 0x19D;
"3441
[; ;pic16f1938.h: 3441: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1938.h: 3444: typedef union {
[; ;pic16f1938.h: 3445: struct {
[; ;pic16f1938.h: 3446: unsigned RX9D :1;
[; ;pic16f1938.h: 3447: unsigned OERR :1;
[; ;pic16f1938.h: 3448: unsigned FERR :1;
[; ;pic16f1938.h: 3449: unsigned ADDEN :1;
[; ;pic16f1938.h: 3450: unsigned CREN :1;
[; ;pic16f1938.h: 3451: unsigned SREN :1;
[; ;pic16f1938.h: 3452: unsigned RX9 :1;
[; ;pic16f1938.h: 3453: unsigned SPEN :1;
[; ;pic16f1938.h: 3454: };
[; ;pic16f1938.h: 3455: } RCSTAbits_t;
[; ;pic16f1938.h: 3456: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1938.h: 3500: extern volatile unsigned char TXSTA @ 0x19E;
"3502
[; ;pic16f1938.h: 3502: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1938.h: 3505: typedef union {
[; ;pic16f1938.h: 3506: struct {
[; ;pic16f1938.h: 3507: unsigned TX9D :1;
[; ;pic16f1938.h: 3508: unsigned TRMT :1;
[; ;pic16f1938.h: 3509: unsigned BRGH :1;
[; ;pic16f1938.h: 3510: unsigned SENDB :1;
[; ;pic16f1938.h: 3511: unsigned SYNC :1;
[; ;pic16f1938.h: 3512: unsigned TXEN :1;
[; ;pic16f1938.h: 3513: unsigned TX9 :1;
[; ;pic16f1938.h: 3514: unsigned CSRC :1;
[; ;pic16f1938.h: 3515: };
[; ;pic16f1938.h: 3516: } TXSTAbits_t;
[; ;pic16f1938.h: 3517: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1938.h: 3561: extern volatile unsigned char BAUDCON @ 0x19F;
"3563
[; ;pic16f1938.h: 3563: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1938.h: 3566: typedef union {
[; ;pic16f1938.h: 3567: struct {
[; ;pic16f1938.h: 3568: unsigned ABDEN :1;
[; ;pic16f1938.h: 3569: unsigned WUE :1;
[; ;pic16f1938.h: 3570: unsigned :1;
[; ;pic16f1938.h: 3571: unsigned BRG16 :1;
[; ;pic16f1938.h: 3572: unsigned SCKP :1;
[; ;pic16f1938.h: 3573: unsigned :1;
[; ;pic16f1938.h: 3574: unsigned RCIDL :1;
[; ;pic16f1938.h: 3575: unsigned ABDOVF :1;
[; ;pic16f1938.h: 3576: };
[; ;pic16f1938.h: 3577: } BAUDCONbits_t;
[; ;pic16f1938.h: 3578: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1938.h: 3612: extern volatile unsigned char WPUB @ 0x20D;
"3614
[; ;pic16f1938.h: 3614: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1938.h: 3617: typedef union {
[; ;pic16f1938.h: 3618: struct {
[; ;pic16f1938.h: 3619: unsigned WPUB0 :1;
[; ;pic16f1938.h: 3620: unsigned WPUB1 :1;
[; ;pic16f1938.h: 3621: unsigned WPUB2 :1;
[; ;pic16f1938.h: 3622: unsigned WPUB3 :1;
[; ;pic16f1938.h: 3623: unsigned WPUB4 :1;
[; ;pic16f1938.h: 3624: unsigned WPUB5 :1;
[; ;pic16f1938.h: 3625: unsigned WPUB6 :1;
[; ;pic16f1938.h: 3626: unsigned WPUB7 :1;
[; ;pic16f1938.h: 3627: };
[; ;pic16f1938.h: 3628: struct {
[; ;pic16f1938.h: 3629: unsigned WPUB :8;
[; ;pic16f1938.h: 3630: };
[; ;pic16f1938.h: 3631: } WPUBbits_t;
[; ;pic16f1938.h: 3632: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1938.h: 3681: extern volatile unsigned char WPUE @ 0x210;
"3683
[; ;pic16f1938.h: 3683: asm("WPUE equ 0210h");
[; <" WPUE equ 0210h ;# ">
[; ;pic16f1938.h: 3686: typedef union {
[; ;pic16f1938.h: 3687: struct {
[; ;pic16f1938.h: 3688: unsigned :3;
[; ;pic16f1938.h: 3689: unsigned WPUE3 :1;
[; ;pic16f1938.h: 3690: };
[; ;pic16f1938.h: 3691: } WPUEbits_t;
[; ;pic16f1938.h: 3692: extern volatile WPUEbits_t WPUEbits @ 0x210;
[; ;pic16f1938.h: 3701: extern volatile unsigned char SSPBUF @ 0x211;
"3703
[; ;pic16f1938.h: 3703: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1938.h: 3706: typedef union {
[; ;pic16f1938.h: 3707: struct {
[; ;pic16f1938.h: 3708: unsigned SSPBUF :8;
[; ;pic16f1938.h: 3709: };
[; ;pic16f1938.h: 3710: } SSPBUFbits_t;
[; ;pic16f1938.h: 3711: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1938.h: 3720: extern volatile unsigned char SSPADD @ 0x212;
"3722
[; ;pic16f1938.h: 3722: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1938.h: 3725: typedef union {
[; ;pic16f1938.h: 3726: struct {
[; ;pic16f1938.h: 3727: unsigned SSPADD :8;
[; ;pic16f1938.h: 3728: };
[; ;pic16f1938.h: 3729: } SSPADDbits_t;
[; ;pic16f1938.h: 3730: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1938.h: 3739: extern volatile unsigned char SSPMSK @ 0x213;
"3741
[; ;pic16f1938.h: 3741: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1938.h: 3744: typedef union {
[; ;pic16f1938.h: 3745: struct {
[; ;pic16f1938.h: 3746: unsigned SSPMSK :8;
[; ;pic16f1938.h: 3747: };
[; ;pic16f1938.h: 3748: } SSPMSKbits_t;
[; ;pic16f1938.h: 3749: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1938.h: 3758: extern volatile unsigned char SSPSTAT @ 0x214;
"3760
[; ;pic16f1938.h: 3760: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1938.h: 3763: typedef union {
[; ;pic16f1938.h: 3764: struct {
[; ;pic16f1938.h: 3765: unsigned BF :1;
[; ;pic16f1938.h: 3766: unsigned UA :1;
[; ;pic16f1938.h: 3767: unsigned R_nW :1;
[; ;pic16f1938.h: 3768: unsigned S :1;
[; ;pic16f1938.h: 3769: unsigned P :1;
[; ;pic16f1938.h: 3770: unsigned D_nA :1;
[; ;pic16f1938.h: 3771: unsigned CKE :1;
[; ;pic16f1938.h: 3772: unsigned SMP :1;
[; ;pic16f1938.h: 3773: };
[; ;pic16f1938.h: 3774: } SSPSTATbits_t;
[; ;pic16f1938.h: 3775: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1938.h: 3819: extern volatile unsigned char SSPCON1 @ 0x215;
"3821
[; ;pic16f1938.h: 3821: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1938.h: 3824: extern volatile unsigned char SSPCON @ 0x215;
"3826
[; ;pic16f1938.h: 3826: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1938.h: 3829: typedef union {
[; ;pic16f1938.h: 3830: struct {
[; ;pic16f1938.h: 3831: unsigned SSPM0 :1;
[; ;pic16f1938.h: 3832: unsigned SSPM1 :1;
[; ;pic16f1938.h: 3833: unsigned SSPM2 :1;
[; ;pic16f1938.h: 3834: unsigned SSPM3 :1;
[; ;pic16f1938.h: 3835: unsigned CKP :1;
[; ;pic16f1938.h: 3836: unsigned SSPEN :1;
[; ;pic16f1938.h: 3837: unsigned SSPOV :1;
[; ;pic16f1938.h: 3838: unsigned WCOL :1;
[; ;pic16f1938.h: 3839: };
[; ;pic16f1938.h: 3840: } SSPCON1bits_t;
[; ;pic16f1938.h: 3841: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1938.h: 3884: typedef union {
[; ;pic16f1938.h: 3885: struct {
[; ;pic16f1938.h: 3886: unsigned SSPM0 :1;
[; ;pic16f1938.h: 3887: unsigned SSPM1 :1;
[; ;pic16f1938.h: 3888: unsigned SSPM2 :1;
[; ;pic16f1938.h: 3889: unsigned SSPM3 :1;
[; ;pic16f1938.h: 3890: unsigned CKP :1;
[; ;pic16f1938.h: 3891: unsigned SSPEN :1;
[; ;pic16f1938.h: 3892: unsigned SSPOV :1;
[; ;pic16f1938.h: 3893: unsigned WCOL :1;
[; ;pic16f1938.h: 3894: };
[; ;pic16f1938.h: 3895: } SSPCONbits_t;
[; ;pic16f1938.h: 3896: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1938.h: 3940: extern volatile unsigned char SSPCON2 @ 0x216;
"3942
[; ;pic16f1938.h: 3942: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1938.h: 3945: typedef union {
[; ;pic16f1938.h: 3946: struct {
[; ;pic16f1938.h: 3947: unsigned SEN :1;
[; ;pic16f1938.h: 3948: unsigned RSEN :1;
[; ;pic16f1938.h: 3949: unsigned PEN :1;
[; ;pic16f1938.h: 3950: unsigned RCEN :1;
[; ;pic16f1938.h: 3951: unsigned ACKEN :1;
[; ;pic16f1938.h: 3952: unsigned ACKDT :1;
[; ;pic16f1938.h: 3953: unsigned ACKSTAT :1;
[; ;pic16f1938.h: 3954: unsigned GCEN :1;
[; ;pic16f1938.h: 3955: };
[; ;pic16f1938.h: 3956: } SSPCON2bits_t;
[; ;pic16f1938.h: 3957: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1938.h: 4001: extern volatile unsigned char SSPCON3 @ 0x217;
"4003
[; ;pic16f1938.h: 4003: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1938.h: 4006: typedef union {
[; ;pic16f1938.h: 4007: struct {
[; ;pic16f1938.h: 4008: unsigned DHEN :1;
[; ;pic16f1938.h: 4009: unsigned AHEN :1;
[; ;pic16f1938.h: 4010: unsigned SBCDE :1;
[; ;pic16f1938.h: 4011: unsigned SDAHT :1;
[; ;pic16f1938.h: 4012: unsigned BOEN :1;
[; ;pic16f1938.h: 4013: unsigned SCIE :1;
[; ;pic16f1938.h: 4014: unsigned PCIE :1;
[; ;pic16f1938.h: 4015: unsigned ACKTIM :1;
[; ;pic16f1938.h: 4016: };
[; ;pic16f1938.h: 4017: } SSPCON3bits_t;
[; ;pic16f1938.h: 4018: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1938.h: 4062: extern volatile unsigned short CCPR1 @ 0x291;
"4064
[; ;pic16f1938.h: 4064: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1938.h: 4068: extern volatile unsigned char CCPR1L @ 0x291;
"4070
[; ;pic16f1938.h: 4070: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1938.h: 4073: typedef union {
[; ;pic16f1938.h: 4074: struct {
[; ;pic16f1938.h: 4075: unsigned CCPR1L :8;
[; ;pic16f1938.h: 4076: };
[; ;pic16f1938.h: 4077: } CCPR1Lbits_t;
[; ;pic16f1938.h: 4078: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1938.h: 4087: extern volatile unsigned char CCPR1H @ 0x292;
"4089
[; ;pic16f1938.h: 4089: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1938.h: 4092: typedef union {
[; ;pic16f1938.h: 4093: struct {
[; ;pic16f1938.h: 4094: unsigned CCPR1H :8;
[; ;pic16f1938.h: 4095: };
[; ;pic16f1938.h: 4096: } CCPR1Hbits_t;
[; ;pic16f1938.h: 4097: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1938.h: 4106: extern volatile unsigned char CCP1CON @ 0x293;
"4108
[; ;pic16f1938.h: 4108: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1938.h: 4111: typedef union {
[; ;pic16f1938.h: 4112: struct {
[; ;pic16f1938.h: 4113: unsigned CCP1M0 :1;
[; ;pic16f1938.h: 4114: unsigned CCP1M1 :1;
[; ;pic16f1938.h: 4115: unsigned CCP1M2 :1;
[; ;pic16f1938.h: 4116: unsigned CCP1M3 :1;
[; ;pic16f1938.h: 4117: unsigned DC1B0 :1;
[; ;pic16f1938.h: 4118: unsigned DC1B1 :1;
[; ;pic16f1938.h: 4119: unsigned P1M0 :1;
[; ;pic16f1938.h: 4120: unsigned P1M1 :1;
[; ;pic16f1938.h: 4121: };
[; ;pic16f1938.h: 4122: struct {
[; ;pic16f1938.h: 4123: unsigned CCP1M :4;
[; ;pic16f1938.h: 4124: unsigned DC1B :2;
[; ;pic16f1938.h: 4125: unsigned P1M :2;
[; ;pic16f1938.h: 4126: };
[; ;pic16f1938.h: 4127: } CCP1CONbits_t;
[; ;pic16f1938.h: 4128: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1938.h: 4187: extern volatile unsigned char PWM1CON @ 0x294;
"4189
[; ;pic16f1938.h: 4189: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic16f1938.h: 4192: typedef union {
[; ;pic16f1938.h: 4193: struct {
[; ;pic16f1938.h: 4194: unsigned P1DC0 :1;
[; ;pic16f1938.h: 4195: unsigned P1DC1 :1;
[; ;pic16f1938.h: 4196: unsigned P1DC2 :1;
[; ;pic16f1938.h: 4197: unsigned P1DC3 :1;
[; ;pic16f1938.h: 4198: unsigned P1DC4 :1;
[; ;pic16f1938.h: 4199: unsigned P1DC5 :1;
[; ;pic16f1938.h: 4200: unsigned P1DC6 :1;
[; ;pic16f1938.h: 4201: unsigned P1RSEN :1;
[; ;pic16f1938.h: 4202: };
[; ;pic16f1938.h: 4203: struct {
[; ;pic16f1938.h: 4204: unsigned P1DC :6;
[; ;pic16f1938.h: 4205: };
[; ;pic16f1938.h: 4206: } PWM1CONbits_t;
[; ;pic16f1938.h: 4207: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic16f1938.h: 4251: extern volatile unsigned char CCP1AS @ 0x295;
"4253
[; ;pic16f1938.h: 4253: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic16f1938.h: 4256: extern volatile unsigned char ECCP1AS @ 0x295;
"4258
[; ;pic16f1938.h: 4258: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic16f1938.h: 4261: typedef union {
[; ;pic16f1938.h: 4262: struct {
[; ;pic16f1938.h: 4263: unsigned PSS1BD0 :1;
[; ;pic16f1938.h: 4264: unsigned PSS1BD1 :1;
[; ;pic16f1938.h: 4265: unsigned PSS1AC0 :1;
[; ;pic16f1938.h: 4266: unsigned PSS1AC1 :1;
[; ;pic16f1938.h: 4267: unsigned CCP1AS0 :1;
[; ;pic16f1938.h: 4268: unsigned CCP1AS1 :1;
[; ;pic16f1938.h: 4269: unsigned CCP1AS2 :1;
[; ;pic16f1938.h: 4270: unsigned CCP1ASE :1;
[; ;pic16f1938.h: 4271: };
[; ;pic16f1938.h: 4272: } CCP1ASbits_t;
[; ;pic16f1938.h: 4273: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic16f1938.h: 4316: typedef union {
[; ;pic16f1938.h: 4317: struct {
[; ;pic16f1938.h: 4318: unsigned PSS1BD0 :1;
[; ;pic16f1938.h: 4319: unsigned PSS1BD1 :1;
[; ;pic16f1938.h: 4320: unsigned PSS1AC0 :1;
[; ;pic16f1938.h: 4321: unsigned PSS1AC1 :1;
[; ;pic16f1938.h: 4322: unsigned CCP1AS0 :1;
[; ;pic16f1938.h: 4323: unsigned CCP1AS1 :1;
[; ;pic16f1938.h: 4324: unsigned CCP1AS2 :1;
[; ;pic16f1938.h: 4325: unsigned CCP1ASE :1;
[; ;pic16f1938.h: 4326: };
[; ;pic16f1938.h: 4327: } ECCP1ASbits_t;
[; ;pic16f1938.h: 4328: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic16f1938.h: 4372: extern volatile unsigned char PSTR1CON @ 0x296;
"4374
[; ;pic16f1938.h: 4374: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic16f1938.h: 4377: typedef union {
[; ;pic16f1938.h: 4378: struct {
[; ;pic16f1938.h: 4379: unsigned STR1A :1;
[; ;pic16f1938.h: 4380: unsigned STR1B :1;
[; ;pic16f1938.h: 4381: unsigned STR1C :1;
[; ;pic16f1938.h: 4382: unsigned STR1D :1;
[; ;pic16f1938.h: 4383: unsigned STR1SYNC :1;
[; ;pic16f1938.h: 4384: };
[; ;pic16f1938.h: 4385: } PSTR1CONbits_t;
[; ;pic16f1938.h: 4386: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic16f1938.h: 4415: extern volatile unsigned short CCPR2 @ 0x298;
"4417
[; ;pic16f1938.h: 4417: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1938.h: 4421: extern volatile unsigned char CCPR2L @ 0x298;
"4423
[; ;pic16f1938.h: 4423: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1938.h: 4426: typedef union {
[; ;pic16f1938.h: 4427: struct {
[; ;pic16f1938.h: 4428: unsigned CCPR2L :8;
[; ;pic16f1938.h: 4429: };
[; ;pic16f1938.h: 4430: } CCPR2Lbits_t;
[; ;pic16f1938.h: 4431: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1938.h: 4440: extern volatile unsigned char CCPR2H @ 0x299;
"4442
[; ;pic16f1938.h: 4442: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1938.h: 4445: typedef union {
[; ;pic16f1938.h: 4446: struct {
[; ;pic16f1938.h: 4447: unsigned CCPR2H :8;
[; ;pic16f1938.h: 4448: };
[; ;pic16f1938.h: 4449: } CCPR2Hbits_t;
[; ;pic16f1938.h: 4450: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1938.h: 4459: extern volatile unsigned char CCP2CON @ 0x29A;
"4461
[; ;pic16f1938.h: 4461: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1938.h: 4464: typedef union {
[; ;pic16f1938.h: 4465: struct {
[; ;pic16f1938.h: 4466: unsigned CCP2M0 :1;
[; ;pic16f1938.h: 4467: unsigned CCP2M1 :1;
[; ;pic16f1938.h: 4468: unsigned CCP2M2 :1;
[; ;pic16f1938.h: 4469: unsigned CCP2M3 :1;
[; ;pic16f1938.h: 4470: unsigned DC2B0 :1;
[; ;pic16f1938.h: 4471: unsigned DC2B1 :1;
[; ;pic16f1938.h: 4472: unsigned P2M0 :1;
[; ;pic16f1938.h: 4473: unsigned P2M1 :1;
[; ;pic16f1938.h: 4474: };
[; ;pic16f1938.h: 4475: struct {
[; ;pic16f1938.h: 4476: unsigned CCP2M :4;
[; ;pic16f1938.h: 4477: unsigned DC2B :2;
[; ;pic16f1938.h: 4478: unsigned P2M :2;
[; ;pic16f1938.h: 4479: };
[; ;pic16f1938.h: 4480: } CCP2CONbits_t;
[; ;pic16f1938.h: 4481: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1938.h: 4540: extern volatile unsigned char PWM2CON @ 0x29B;
"4542
[; ;pic16f1938.h: 4542: asm("PWM2CON equ 029Bh");
[; <" PWM2CON equ 029Bh ;# ">
[; ;pic16f1938.h: 4545: typedef union {
[; ;pic16f1938.h: 4546: struct {
[; ;pic16f1938.h: 4547: unsigned P2DC0 :1;
[; ;pic16f1938.h: 4548: unsigned P2DC1 :1;
[; ;pic16f1938.h: 4549: unsigned P2DC2 :1;
[; ;pic16f1938.h: 4550: unsigned P2DC3 :1;
[; ;pic16f1938.h: 4551: unsigned P2DC4 :1;
[; ;pic16f1938.h: 4552: unsigned P2DC5 :1;
[; ;pic16f1938.h: 4553: unsigned P2DC6 :1;
[; ;pic16f1938.h: 4554: unsigned P2RSEN :1;
[; ;pic16f1938.h: 4555: };
[; ;pic16f1938.h: 4556: } PWM2CONbits_t;
[; ;pic16f1938.h: 4557: extern volatile PWM2CONbits_t PWM2CONbits @ 0x29B;
[; ;pic16f1938.h: 4601: extern volatile unsigned char CCP2AS @ 0x29C;
"4603
[; ;pic16f1938.h: 4603: asm("CCP2AS equ 029Ch");
[; <" CCP2AS equ 029Ch ;# ">
[; ;pic16f1938.h: 4606: extern volatile unsigned char ECCP2AS @ 0x29C;
"4608
[; ;pic16f1938.h: 4608: asm("ECCP2AS equ 029Ch");
[; <" ECCP2AS equ 029Ch ;# ">
[; ;pic16f1938.h: 4611: typedef union {
[; ;pic16f1938.h: 4612: struct {
[; ;pic16f1938.h: 4613: unsigned PSS2BD0 :1;
[; ;pic16f1938.h: 4614: unsigned PSS2BD1 :1;
[; ;pic16f1938.h: 4615: unsigned PSS2AC0 :1;
[; ;pic16f1938.h: 4616: unsigned PSS2AC1 :1;
[; ;pic16f1938.h: 4617: unsigned CCP2AS0 :1;
[; ;pic16f1938.h: 4618: unsigned CCP2AS1 :1;
[; ;pic16f1938.h: 4619: unsigned CCP2AS2 :1;
[; ;pic16f1938.h: 4620: unsigned CCP2ASE :1;
[; ;pic16f1938.h: 4621: };
[; ;pic16f1938.h: 4622: } CCP2ASbits_t;
[; ;pic16f1938.h: 4623: extern volatile CCP2ASbits_t CCP2ASbits @ 0x29C;
[; ;pic16f1938.h: 4666: typedef union {
[; ;pic16f1938.h: 4667: struct {
[; ;pic16f1938.h: 4668: unsigned PSS2BD0 :1;
[; ;pic16f1938.h: 4669: unsigned PSS2BD1 :1;
[; ;pic16f1938.h: 4670: unsigned PSS2AC0 :1;
[; ;pic16f1938.h: 4671: unsigned PSS2AC1 :1;
[; ;pic16f1938.h: 4672: unsigned CCP2AS0 :1;
[; ;pic16f1938.h: 4673: unsigned CCP2AS1 :1;
[; ;pic16f1938.h: 4674: unsigned CCP2AS2 :1;
[; ;pic16f1938.h: 4675: unsigned CCP2ASE :1;
[; ;pic16f1938.h: 4676: };
[; ;pic16f1938.h: 4677: } ECCP2ASbits_t;
[; ;pic16f1938.h: 4678: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0x29C;
[; ;pic16f1938.h: 4722: extern volatile unsigned char PSTR2CON @ 0x29D;
"4724
[; ;pic16f1938.h: 4724: asm("PSTR2CON equ 029Dh");
[; <" PSTR2CON equ 029Dh ;# ">
[; ;pic16f1938.h: 4727: typedef union {
[; ;pic16f1938.h: 4728: struct {
[; ;pic16f1938.h: 4729: unsigned STR2A :1;
[; ;pic16f1938.h: 4730: unsigned STR2B :1;
[; ;pic16f1938.h: 4731: unsigned STR2C :1;
[; ;pic16f1938.h: 4732: unsigned STR2D :1;
[; ;pic16f1938.h: 4733: unsigned STR2SYNC :1;
[; ;pic16f1938.h: 4734: };
[; ;pic16f1938.h: 4735: } PSTR2CONbits_t;
[; ;pic16f1938.h: 4736: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0x29D;
[; ;pic16f1938.h: 4765: extern volatile unsigned char CCPTMRS0 @ 0x29E;
"4767
[; ;pic16f1938.h: 4767: asm("CCPTMRS0 equ 029Eh");
[; <" CCPTMRS0 equ 029Eh ;# ">
[; ;pic16f1938.h: 4770: typedef union {
[; ;pic16f1938.h: 4771: struct {
[; ;pic16f1938.h: 4772: unsigned C1TSEL0 :1;
[; ;pic16f1938.h: 4773: unsigned C1TSEL1 :1;
[; ;pic16f1938.h: 4774: unsigned C2TSEL0 :1;
[; ;pic16f1938.h: 4775: unsigned C2TSEL1 :1;
[; ;pic16f1938.h: 4776: unsigned C3TSEL0 :1;
[; ;pic16f1938.h: 4777: unsigned C3TSEL1 :1;
[; ;pic16f1938.h: 4778: unsigned C4TSEL0 :1;
[; ;pic16f1938.h: 4779: unsigned C4TSEL1 :1;
[; ;pic16f1938.h: 4780: };
[; ;pic16f1938.h: 4781: struct {
[; ;pic16f1938.h: 4782: unsigned C1TSEL :2;
[; ;pic16f1938.h: 4783: unsigned C2TSEL :2;
[; ;pic16f1938.h: 4784: unsigned C3TSEL :2;
[; ;pic16f1938.h: 4785: unsigned C4TSEL :2;
[; ;pic16f1938.h: 4786: };
[; ;pic16f1938.h: 4787: } CCPTMRS0bits_t;
[; ;pic16f1938.h: 4788: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29E;
[; ;pic16f1938.h: 4852: extern volatile unsigned char CCPTMRS1 @ 0x29F;
"4854
[; ;pic16f1938.h: 4854: asm("CCPTMRS1 equ 029Fh");
[; <" CCPTMRS1 equ 029Fh ;# ">
[; ;pic16f1938.h: 4857: typedef union {
[; ;pic16f1938.h: 4858: struct {
[; ;pic16f1938.h: 4859: unsigned C5TSEL0 :1;
[; ;pic16f1938.h: 4860: unsigned C5TSEL1 :1;
[; ;pic16f1938.h: 4861: };
[; ;pic16f1938.h: 4862: struct {
[; ;pic16f1938.h: 4863: unsigned C5TSEL :2;
[; ;pic16f1938.h: 4864: };
[; ;pic16f1938.h: 4865: } CCPTMRS1bits_t;
[; ;pic16f1938.h: 4866: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0x29F;
[; ;pic16f1938.h: 4885: extern volatile unsigned short CCPR3 @ 0x311;
"4887
[; ;pic16f1938.h: 4887: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16f1938.h: 4891: extern volatile unsigned char CCPR3L @ 0x311;
"4893
[; ;pic16f1938.h: 4893: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16f1938.h: 4896: typedef union {
[; ;pic16f1938.h: 4897: struct {
[; ;pic16f1938.h: 4898: unsigned CCPR3L :8;
[; ;pic16f1938.h: 4899: };
[; ;pic16f1938.h: 4900: } CCPR3Lbits_t;
[; ;pic16f1938.h: 4901: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16f1938.h: 4910: extern volatile unsigned char CCPR3H @ 0x312;
"4912
[; ;pic16f1938.h: 4912: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16f1938.h: 4915: typedef union {
[; ;pic16f1938.h: 4916: struct {
[; ;pic16f1938.h: 4917: unsigned CCPR3H :8;
[; ;pic16f1938.h: 4918: };
[; ;pic16f1938.h: 4919: } CCPR3Hbits_t;
[; ;pic16f1938.h: 4920: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16f1938.h: 4929: extern volatile unsigned char CCP3CON @ 0x313;
"4931
[; ;pic16f1938.h: 4931: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16f1938.h: 4934: typedef union {
[; ;pic16f1938.h: 4935: struct {
[; ;pic16f1938.h: 4936: unsigned CCP3M0 :1;
[; ;pic16f1938.h: 4937: unsigned CCP3M1 :1;
[; ;pic16f1938.h: 4938: unsigned CCP3M2 :1;
[; ;pic16f1938.h: 4939: unsigned CCP3M3 :1;
[; ;pic16f1938.h: 4940: unsigned DC3B0 :1;
[; ;pic16f1938.h: 4941: unsigned DC3B1 :1;
[; ;pic16f1938.h: 4942: unsigned P3M0 :1;
[; ;pic16f1938.h: 4943: unsigned P3M1 :1;
[; ;pic16f1938.h: 4944: };
[; ;pic16f1938.h: 4945: struct {
[; ;pic16f1938.h: 4946: unsigned CCP3M :4;
[; ;pic16f1938.h: 4947: unsigned DC3B :2;
[; ;pic16f1938.h: 4948: unsigned P3M :2;
[; ;pic16f1938.h: 4949: };
[; ;pic16f1938.h: 4950: } CCP3CONbits_t;
[; ;pic16f1938.h: 4951: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16f1938.h: 4995: extern volatile unsigned char PWM3CON @ 0x314;
"4997
[; ;pic16f1938.h: 4997: asm("PWM3CON equ 0314h");
[; <" PWM3CON equ 0314h ;# ">
[; ;pic16f1938.h: 5000: typedef union {
[; ;pic16f1938.h: 5001: struct {
[; ;pic16f1938.h: 5002: unsigned P3DC0 :1;
[; ;pic16f1938.h: 5003: unsigned P3DC1 :1;
[; ;pic16f1938.h: 5004: unsigned P3DC2 :1;
[; ;pic16f1938.h: 5005: unsigned P3DC3 :1;
[; ;pic16f1938.h: 5006: unsigned P3DC4 :1;
[; ;pic16f1938.h: 5007: unsigned P3DC5 :1;
[; ;pic16f1938.h: 5008: unsigned P3DC6 :1;
[; ;pic16f1938.h: 5009: unsigned P3RSEN :1;
[; ;pic16f1938.h: 5010: };
[; ;pic16f1938.h: 5011: } PWM3CONbits_t;
[; ;pic16f1938.h: 5012: extern volatile PWM3CONbits_t PWM3CONbits @ 0x314;
[; ;pic16f1938.h: 5056: extern volatile unsigned char CCP3AS @ 0x315;
"5058
[; ;pic16f1938.h: 5058: asm("CCP3AS equ 0315h");
[; <" CCP3AS equ 0315h ;# ">
[; ;pic16f1938.h: 5061: extern volatile unsigned char ECCP3AS @ 0x315;
"5063
[; ;pic16f1938.h: 5063: asm("ECCP3AS equ 0315h");
[; <" ECCP3AS equ 0315h ;# ">
[; ;pic16f1938.h: 5066: typedef union {
[; ;pic16f1938.h: 5067: struct {
[; ;pic16f1938.h: 5068: unsigned PSS3BD0 :1;
[; ;pic16f1938.h: 5069: unsigned PSS3BD1 :1;
[; ;pic16f1938.h: 5070: unsigned PSS3AC0 :1;
[; ;pic16f1938.h: 5071: unsigned PSS3AC1 :1;
[; ;pic16f1938.h: 5072: unsigned CCP3AS0 :1;
[; ;pic16f1938.h: 5073: unsigned CCP3AS1 :1;
[; ;pic16f1938.h: 5074: unsigned CCP3AS2 :1;
[; ;pic16f1938.h: 5075: unsigned CCP3ASE :1;
[; ;pic16f1938.h: 5076: };
[; ;pic16f1938.h: 5077: } CCP3ASbits_t;
[; ;pic16f1938.h: 5078: extern volatile CCP3ASbits_t CCP3ASbits @ 0x315;
[; ;pic16f1938.h: 5121: typedef union {
[; ;pic16f1938.h: 5122: struct {
[; ;pic16f1938.h: 5123: unsigned PSS3BD0 :1;
[; ;pic16f1938.h: 5124: unsigned PSS3BD1 :1;
[; ;pic16f1938.h: 5125: unsigned PSS3AC0 :1;
[; ;pic16f1938.h: 5126: unsigned PSS3AC1 :1;
[; ;pic16f1938.h: 5127: unsigned CCP3AS0 :1;
[; ;pic16f1938.h: 5128: unsigned CCP3AS1 :1;
[; ;pic16f1938.h: 5129: unsigned CCP3AS2 :1;
[; ;pic16f1938.h: 5130: unsigned CCP3ASE :1;
[; ;pic16f1938.h: 5131: };
[; ;pic16f1938.h: 5132: } ECCP3ASbits_t;
[; ;pic16f1938.h: 5133: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0x315;
[; ;pic16f1938.h: 5177: extern volatile unsigned char PSTR3CON @ 0x316;
"5179
[; ;pic16f1938.h: 5179: asm("PSTR3CON equ 0316h");
[; <" PSTR3CON equ 0316h ;# ">
[; ;pic16f1938.h: 5182: typedef union {
[; ;pic16f1938.h: 5183: struct {
[; ;pic16f1938.h: 5184: unsigned STR3A :1;
[; ;pic16f1938.h: 5185: unsigned STR3B :1;
[; ;pic16f1938.h: 5186: unsigned STR3C :1;
[; ;pic16f1938.h: 5187: unsigned STR3D :1;
[; ;pic16f1938.h: 5188: unsigned STR3SYNC :1;
[; ;pic16f1938.h: 5189: };
[; ;pic16f1938.h: 5190: } PSTR3CONbits_t;
[; ;pic16f1938.h: 5191: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0x316;
[; ;pic16f1938.h: 5220: extern volatile unsigned short CCPR4 @ 0x318;
"5222
[; ;pic16f1938.h: 5222: asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
[; ;pic16f1938.h: 5226: extern volatile unsigned char CCPR4L @ 0x318;
"5228
[; ;pic16f1938.h: 5228: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16f1938.h: 5231: typedef union {
[; ;pic16f1938.h: 5232: struct {
[; ;pic16f1938.h: 5233: unsigned CCPR4L :8;
[; ;pic16f1938.h: 5234: };
[; ;pic16f1938.h: 5235: } CCPR4Lbits_t;
[; ;pic16f1938.h: 5236: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16f1938.h: 5245: extern volatile unsigned char CCPR4H @ 0x319;
"5247
[; ;pic16f1938.h: 5247: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16f1938.h: 5250: typedef union {
[; ;pic16f1938.h: 5251: struct {
[; ;pic16f1938.h: 5252: unsigned CCPR4H :8;
[; ;pic16f1938.h: 5253: };
[; ;pic16f1938.h: 5254: } CCPR4Hbits_t;
[; ;pic16f1938.h: 5255: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16f1938.h: 5264: extern volatile unsigned char CCP4CON @ 0x31A;
"5266
[; ;pic16f1938.h: 5266: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16f1938.h: 5269: typedef union {
[; ;pic16f1938.h: 5270: struct {
[; ;pic16f1938.h: 5271: unsigned CCP4M0 :1;
[; ;pic16f1938.h: 5272: unsigned CCP4M1 :1;
[; ;pic16f1938.h: 5273: unsigned CCP4M2 :1;
[; ;pic16f1938.h: 5274: unsigned CCP4M3 :1;
[; ;pic16f1938.h: 5275: unsigned DC4B0 :1;
[; ;pic16f1938.h: 5276: unsigned DC4B1 :1;
[; ;pic16f1938.h: 5277: };
[; ;pic16f1938.h: 5278: } CCP4CONbits_t;
[; ;pic16f1938.h: 5279: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16f1938.h: 5313: extern volatile unsigned short CCPR5 @ 0x31C;
"5315
[; ;pic16f1938.h: 5315: asm("CCPR5 equ 031Ch");
[; <" CCPR5 equ 031Ch ;# ">
[; ;pic16f1938.h: 5319: extern volatile unsigned char CCPR5L @ 0x31C;
"5321
[; ;pic16f1938.h: 5321: asm("CCPR5L equ 031Ch");
[; <" CCPR5L equ 031Ch ;# ">
[; ;pic16f1938.h: 5324: typedef union {
[; ;pic16f1938.h: 5325: struct {
[; ;pic16f1938.h: 5326: unsigned CCPR5L :8;
[; ;pic16f1938.h: 5327: };
[; ;pic16f1938.h: 5328: } CCPR5Lbits_t;
[; ;pic16f1938.h: 5329: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0x31C;
[; ;pic16f1938.h: 5338: extern volatile unsigned char CCPR5H @ 0x31D;
"5340
[; ;pic16f1938.h: 5340: asm("CCPR5H equ 031Dh");
[; <" CCPR5H equ 031Dh ;# ">
[; ;pic16f1938.h: 5343: typedef union {
[; ;pic16f1938.h: 5344: struct {
[; ;pic16f1938.h: 5345: unsigned CCPR5H :8;
[; ;pic16f1938.h: 5346: };
[; ;pic16f1938.h: 5347: } CCPR5Hbits_t;
[; ;pic16f1938.h: 5348: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0x31D;
[; ;pic16f1938.h: 5357: extern volatile unsigned char CCP5CON @ 0x31E;
"5359
[; ;pic16f1938.h: 5359: asm("CCP5CON equ 031Eh");
[; <" CCP5CON equ 031Eh ;# ">
[; ;pic16f1938.h: 5362: typedef union {
[; ;pic16f1938.h: 5363: struct {
[; ;pic16f1938.h: 5364: unsigned CCP5M0 :1;
[; ;pic16f1938.h: 5365: unsigned CCP5M1 :1;
[; ;pic16f1938.h: 5366: unsigned CCP5M2 :1;
[; ;pic16f1938.h: 5367: unsigned CCP5M3 :1;
[; ;pic16f1938.h: 5368: unsigned DC5B0 :1;
[; ;pic16f1938.h: 5369: unsigned DC5B1 :1;
[; ;pic16f1938.h: 5370: };
[; ;pic16f1938.h: 5371: struct {
[; ;pic16f1938.h: 5372: unsigned CCP5M :4;
[; ;pic16f1938.h: 5373: unsigned DC5B :2;
[; ;pic16f1938.h: 5374: unsigned P5M :2;
[; ;pic16f1938.h: 5375: };
[; ;pic16f1938.h: 5376: } CCP5CONbits_t;
[; ;pic16f1938.h: 5377: extern volatile CCP5CONbits_t CCP5CONbits @ 0x31E;
[; ;pic16f1938.h: 5411: extern volatile unsigned char IOCBP @ 0x394;
"5413
[; ;pic16f1938.h: 5413: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1938.h: 5416: typedef union {
[; ;pic16f1938.h: 5417: struct {
[; ;pic16f1938.h: 5418: unsigned IOCBP0 :1;
[; ;pic16f1938.h: 5419: unsigned IOCBP1 :1;
[; ;pic16f1938.h: 5420: unsigned IOCBP2 :1;
[; ;pic16f1938.h: 5421: unsigned IOCBP3 :1;
[; ;pic16f1938.h: 5422: unsigned IOCBP4 :1;
[; ;pic16f1938.h: 5423: unsigned IOCBP5 :1;
[; ;pic16f1938.h: 5424: unsigned IOCBP6 :1;
[; ;pic16f1938.h: 5425: unsigned IOCBP7 :1;
[; ;pic16f1938.h: 5426: };
[; ;pic16f1938.h: 5427: struct {
[; ;pic16f1938.h: 5428: unsigned IOCBP :8;
[; ;pic16f1938.h: 5429: };
[; ;pic16f1938.h: 5430: } IOCBPbits_t;
[; ;pic16f1938.h: 5431: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1938.h: 5480: extern volatile unsigned char IOCBN @ 0x395;
"5482
[; ;pic16f1938.h: 5482: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1938.h: 5485: typedef union {
[; ;pic16f1938.h: 5486: struct {
[; ;pic16f1938.h: 5487: unsigned IOCBN0 :1;
[; ;pic16f1938.h: 5488: unsigned IOCBN1 :1;
[; ;pic16f1938.h: 5489: unsigned IOCBN2 :1;
[; ;pic16f1938.h: 5490: unsigned IOCBN3 :1;
[; ;pic16f1938.h: 5491: unsigned IOCBN4 :1;
[; ;pic16f1938.h: 5492: unsigned IOCBN5 :1;
[; ;pic16f1938.h: 5493: unsigned IOCBN6 :1;
[; ;pic16f1938.h: 5494: unsigned IOCBN7 :1;
[; ;pic16f1938.h: 5495: };
[; ;pic16f1938.h: 5496: struct {
[; ;pic16f1938.h: 5497: unsigned IOCBN :8;
[; ;pic16f1938.h: 5498: };
[; ;pic16f1938.h: 5499: } IOCBNbits_t;
[; ;pic16f1938.h: 5500: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1938.h: 5549: extern volatile unsigned char IOCBF @ 0x396;
"5551
[; ;pic16f1938.h: 5551: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1938.h: 5554: typedef union {
[; ;pic16f1938.h: 5555: struct {
[; ;pic16f1938.h: 5556: unsigned IOCBF0 :1;
[; ;pic16f1938.h: 5557: unsigned IOCBF1 :1;
[; ;pic16f1938.h: 5558: unsigned IOCBF2 :1;
[; ;pic16f1938.h: 5559: unsigned IOCBF3 :1;
[; ;pic16f1938.h: 5560: unsigned IOCBF4 :1;
[; ;pic16f1938.h: 5561: unsigned IOCBF5 :1;
[; ;pic16f1938.h: 5562: unsigned IOCBF6 :1;
[; ;pic16f1938.h: 5563: unsigned IOCBF7 :1;
[; ;pic16f1938.h: 5564: };
[; ;pic16f1938.h: 5565: struct {
[; ;pic16f1938.h: 5566: unsigned IOCBF :8;
[; ;pic16f1938.h: 5567: };
[; ;pic16f1938.h: 5568: } IOCBFbits_t;
[; ;pic16f1938.h: 5569: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1938.h: 5618: extern volatile unsigned char TMR4 @ 0x415;
"5620
[; ;pic16f1938.h: 5620: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1938.h: 5623: typedef union {
[; ;pic16f1938.h: 5624: struct {
[; ;pic16f1938.h: 5625: unsigned TMR4 :8;
[; ;pic16f1938.h: 5626: };
[; ;pic16f1938.h: 5627: } TMR4bits_t;
[; ;pic16f1938.h: 5628: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1938.h: 5637: extern volatile unsigned char PR4 @ 0x416;
"5639
[; ;pic16f1938.h: 5639: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1938.h: 5642: typedef union {
[; ;pic16f1938.h: 5643: struct {
[; ;pic16f1938.h: 5644: unsigned PR4 :8;
[; ;pic16f1938.h: 5645: };
[; ;pic16f1938.h: 5646: } PR4bits_t;
[; ;pic16f1938.h: 5647: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1938.h: 5656: extern volatile unsigned char T4CON @ 0x417;
"5658
[; ;pic16f1938.h: 5658: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1938.h: 5661: typedef union {
[; ;pic16f1938.h: 5662: struct {
[; ;pic16f1938.h: 5663: unsigned T4CKPS0 :1;
[; ;pic16f1938.h: 5664: unsigned T4CKPS1 :1;
[; ;pic16f1938.h: 5665: unsigned TMR4ON :1;
[; ;pic16f1938.h: 5666: unsigned T4OUTPS0 :1;
[; ;pic16f1938.h: 5667: unsigned T4OUTPS1 :1;
[; ;pic16f1938.h: 5668: unsigned T4OUTPS2 :1;
[; ;pic16f1938.h: 5669: unsigned T4OUTPS3 :1;
[; ;pic16f1938.h: 5670: };
[; ;pic16f1938.h: 5671: struct {
[; ;pic16f1938.h: 5672: unsigned T4CKPS :2;
[; ;pic16f1938.h: 5673: unsigned :1;
[; ;pic16f1938.h: 5674: unsigned T4OUTPS :4;
[; ;pic16f1938.h: 5675: };
[; ;pic16f1938.h: 5676: } T4CONbits_t;
[; ;pic16f1938.h: 5677: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1938.h: 5726: extern volatile unsigned char TMR6 @ 0x41C;
"5728
[; ;pic16f1938.h: 5728: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1938.h: 5731: typedef union {
[; ;pic16f1938.h: 5732: struct {
[; ;pic16f1938.h: 5733: unsigned TMR6 :8;
[; ;pic16f1938.h: 5734: };
[; ;pic16f1938.h: 5735: } TMR6bits_t;
[; ;pic16f1938.h: 5736: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1938.h: 5745: extern volatile unsigned char PR6 @ 0x41D;
"5747
[; ;pic16f1938.h: 5747: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1938.h: 5750: typedef union {
[; ;pic16f1938.h: 5751: struct {
[; ;pic16f1938.h: 5752: unsigned PR6 :8;
[; ;pic16f1938.h: 5753: };
[; ;pic16f1938.h: 5754: } PR6bits_t;
[; ;pic16f1938.h: 5755: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1938.h: 5764: extern volatile unsigned char T6CON @ 0x41E;
"5766
[; ;pic16f1938.h: 5766: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1938.h: 5769: typedef union {
[; ;pic16f1938.h: 5770: struct {
[; ;pic16f1938.h: 5771: unsigned T6CKPS0 :1;
[; ;pic16f1938.h: 5772: unsigned T6CKPS1 :1;
[; ;pic16f1938.h: 5773: unsigned TMR6ON :1;
[; ;pic16f1938.h: 5774: unsigned T6OUTPS0 :1;
[; ;pic16f1938.h: 5775: unsigned T6OUTPS1 :1;
[; ;pic16f1938.h: 5776: unsigned T6OUTPS2 :1;
[; ;pic16f1938.h: 5777: unsigned T6OUTPS3 :1;
[; ;pic16f1938.h: 5778: };
[; ;pic16f1938.h: 5779: struct {
[; ;pic16f1938.h: 5780: unsigned T6CKPS :2;
[; ;pic16f1938.h: 5781: unsigned :1;
[; ;pic16f1938.h: 5782: unsigned T6OUTPS :4;
[; ;pic16f1938.h: 5783: };
[; ;pic16f1938.h: 5784: } T6CONbits_t;
[; ;pic16f1938.h: 5785: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1938.h: 5834: extern volatile unsigned char LCDCON @ 0x791;
"5836
[; ;pic16f1938.h: 5836: asm("LCDCON equ 0791h");
[; <" LCDCON equ 0791h ;# ">
[; ;pic16f1938.h: 5839: typedef union {
[; ;pic16f1938.h: 5840: struct {
[; ;pic16f1938.h: 5841: unsigned LMUX0 :1;
[; ;pic16f1938.h: 5842: unsigned LMUX1 :1;
[; ;pic16f1938.h: 5843: unsigned CS0 :1;
[; ;pic16f1938.h: 5844: unsigned CS1 :1;
[; ;pic16f1938.h: 5845: unsigned :1;
[; ;pic16f1938.h: 5846: unsigned WERR :1;
[; ;pic16f1938.h: 5847: unsigned SLPEN :1;
[; ;pic16f1938.h: 5848: unsigned LCDEN :1;
[; ;pic16f1938.h: 5849: };
[; ;pic16f1938.h: 5850: struct {
[; ;pic16f1938.h: 5851: unsigned LMUX :2;
[; ;pic16f1938.h: 5852: unsigned CS :2;
[; ;pic16f1938.h: 5853: };
[; ;pic16f1938.h: 5854: } LCDCONbits_t;
[; ;pic16f1938.h: 5855: extern volatile LCDCONbits_t LCDCONbits @ 0x791;
[; ;pic16f1938.h: 5904: extern volatile unsigned char LCDPS @ 0x792;
"5906
[; ;pic16f1938.h: 5906: asm("LCDPS equ 0792h");
[; <" LCDPS equ 0792h ;# ">
[; ;pic16f1938.h: 5909: typedef union {
[; ;pic16f1938.h: 5910: struct {
[; ;pic16f1938.h: 5911: unsigned LP0 :1;
[; ;pic16f1938.h: 5912: unsigned LP1 :1;
[; ;pic16f1938.h: 5913: unsigned LP2 :1;
[; ;pic16f1938.h: 5914: unsigned LP3 :1;
[; ;pic16f1938.h: 5915: unsigned WA :1;
[; ;pic16f1938.h: 5916: unsigned LCDA :1;
[; ;pic16f1938.h: 5917: unsigned BIASMD :1;
[; ;pic16f1938.h: 5918: unsigned WFT :1;
[; ;pic16f1938.h: 5919: };
[; ;pic16f1938.h: 5920: struct {
[; ;pic16f1938.h: 5921: unsigned LP :4;
[; ;pic16f1938.h: 5922: };
[; ;pic16f1938.h: 5923: } LCDPSbits_t;
[; ;pic16f1938.h: 5924: extern volatile LCDPSbits_t LCDPSbits @ 0x792;
[; ;pic16f1938.h: 5973: extern volatile unsigned char LCDREF @ 0x793;
"5975
[; ;pic16f1938.h: 5975: asm("LCDREF equ 0793h");
[; <" LCDREF equ 0793h ;# ">
[; ;pic16f1938.h: 5978: typedef union {
[; ;pic16f1938.h: 5979: struct {
[; ;pic16f1938.h: 5980: unsigned :1;
[; ;pic16f1938.h: 5981: unsigned VLCD1PE :1;
[; ;pic16f1938.h: 5982: unsigned VLCD2PE :1;
[; ;pic16f1938.h: 5983: unsigned VLCD3PE :1;
[; ;pic16f1938.h: 5984: unsigned :1;
[; ;pic16f1938.h: 5985: unsigned LCDIRI :1;
[; ;pic16f1938.h: 5986: unsigned LCDIRS :1;
[; ;pic16f1938.h: 5987: unsigned LCDIRE :1;
[; ;pic16f1938.h: 5988: };
[; ;pic16f1938.h: 5989: } LCDREFbits_t;
[; ;pic16f1938.h: 5990: extern volatile LCDREFbits_t LCDREFbits @ 0x793;
[; ;pic16f1938.h: 6024: extern volatile unsigned char LCDCST @ 0x794;
"6026
[; ;pic16f1938.h: 6026: asm("LCDCST equ 0794h");
[; <" LCDCST equ 0794h ;# ">
[; ;pic16f1938.h: 6029: typedef union {
[; ;pic16f1938.h: 6030: struct {
[; ;pic16f1938.h: 6031: unsigned LCDCST0 :1;
[; ;pic16f1938.h: 6032: unsigned LCDCST1 :1;
[; ;pic16f1938.h: 6033: unsigned LCDCST2 :1;
[; ;pic16f1938.h: 6034: };
[; ;pic16f1938.h: 6035: struct {
[; ;pic16f1938.h: 6036: unsigned LCDCST :3;
[; ;pic16f1938.h: 6037: };
[; ;pic16f1938.h: 6038: } LCDCSTbits_t;
[; ;pic16f1938.h: 6039: extern volatile LCDCSTbits_t LCDCSTbits @ 0x794;
[; ;pic16f1938.h: 6063: extern volatile unsigned char LCDRL @ 0x795;
"6065
[; ;pic16f1938.h: 6065: asm("LCDRL equ 0795h");
[; <" LCDRL equ 0795h ;# ">
[; ;pic16f1938.h: 6068: typedef union {
[; ;pic16f1938.h: 6069: struct {
[; ;pic16f1938.h: 6070: unsigned LRLAT0 :1;
[; ;pic16f1938.h: 6071: unsigned LRLAT1 :1;
[; ;pic16f1938.h: 6072: unsigned LRLAT2 :1;
[; ;pic16f1938.h: 6073: unsigned :1;
[; ;pic16f1938.h: 6074: unsigned LRLBP0 :1;
[; ;pic16f1938.h: 6075: unsigned LRLBP1 :1;
[; ;pic16f1938.h: 6076: unsigned LRLAP0 :1;
[; ;pic16f1938.h: 6077: unsigned LRLAP1 :1;
[; ;pic16f1938.h: 6078: };
[; ;pic16f1938.h: 6079: struct {
[; ;pic16f1938.h: 6080: unsigned LRLAT :3;
[; ;pic16f1938.h: 6081: unsigned :1;
[; ;pic16f1938.h: 6082: unsigned LRLBP :2;
[; ;pic16f1938.h: 6083: unsigned LRLAP :2;
[; ;pic16f1938.h: 6084: };
[; ;pic16f1938.h: 6085: } LCDRLbits_t;
[; ;pic16f1938.h: 6086: extern volatile LCDRLbits_t LCDRLbits @ 0x795;
[; ;pic16f1938.h: 6140: extern volatile unsigned char LCDSE0 @ 0x798;
"6142
[; ;pic16f1938.h: 6142: asm("LCDSE0 equ 0798h");
[; <" LCDSE0 equ 0798h ;# ">
[; ;pic16f1938.h: 6145: typedef union {
[; ;pic16f1938.h: 6146: struct {
[; ;pic16f1938.h: 6147: unsigned SE0 :1;
[; ;pic16f1938.h: 6148: unsigned SE1 :1;
[; ;pic16f1938.h: 6149: unsigned SE2 :1;
[; ;pic16f1938.h: 6150: unsigned SE3 :1;
[; ;pic16f1938.h: 6151: unsigned SE4 :1;
[; ;pic16f1938.h: 6152: unsigned SE5 :1;
[; ;pic16f1938.h: 6153: unsigned SE6 :1;
[; ;pic16f1938.h: 6154: unsigned SE7 :1;
[; ;pic16f1938.h: 6155: };
[; ;pic16f1938.h: 6156: } LCDSE0bits_t;
[; ;pic16f1938.h: 6157: extern volatile LCDSE0bits_t LCDSE0bits @ 0x798;
[; ;pic16f1938.h: 6201: extern volatile unsigned char LCDSE1 @ 0x799;
"6203
[; ;pic16f1938.h: 6203: asm("LCDSE1 equ 0799h");
[; <" LCDSE1 equ 0799h ;# ">
[; ;pic16f1938.h: 6206: typedef union {
[; ;pic16f1938.h: 6207: struct {
[; ;pic16f1938.h: 6208: unsigned SE8 :1;
[; ;pic16f1938.h: 6209: unsigned SE9 :1;
[; ;pic16f1938.h: 6210: unsigned SE10 :1;
[; ;pic16f1938.h: 6211: unsigned SE11 :1;
[; ;pic16f1938.h: 6212: unsigned SE12 :1;
[; ;pic16f1938.h: 6213: unsigned SE13 :1;
[; ;pic16f1938.h: 6214: unsigned SE14 :1;
[; ;pic16f1938.h: 6215: unsigned SE15 :1;
[; ;pic16f1938.h: 6216: };
[; ;pic16f1938.h: 6217: } LCDSE1bits_t;
[; ;pic16f1938.h: 6218: extern volatile LCDSE1bits_t LCDSE1bits @ 0x799;
[; ;pic16f1938.h: 6262: extern volatile unsigned char LCDDATA0 @ 0x7A0;
"6264
[; ;pic16f1938.h: 6264: asm("LCDDATA0 equ 07A0h");
[; <" LCDDATA0 equ 07A0h ;# ">
[; ;pic16f1938.h: 6267: typedef union {
[; ;pic16f1938.h: 6268: struct {
[; ;pic16f1938.h: 6269: unsigned SEG0COM0 :1;
[; ;pic16f1938.h: 6270: unsigned SEG1COM0 :1;
[; ;pic16f1938.h: 6271: unsigned SEG2COM0 :1;
[; ;pic16f1938.h: 6272: unsigned SEG3COM0 :1;
[; ;pic16f1938.h: 6273: unsigned SEG4COM0 :1;
[; ;pic16f1938.h: 6274: unsigned SEG5COM0 :1;
[; ;pic16f1938.h: 6275: unsigned SEG6COM0 :1;
[; ;pic16f1938.h: 6276: unsigned SEG7COM0 :1;
[; ;pic16f1938.h: 6277: };
[; ;pic16f1938.h: 6278: } LCDDATA0bits_t;
[; ;pic16f1938.h: 6279: extern volatile LCDDATA0bits_t LCDDATA0bits @ 0x7A0;
[; ;pic16f1938.h: 6323: extern volatile unsigned char LCDDATA1 @ 0x7A1;
"6325
[; ;pic16f1938.h: 6325: asm("LCDDATA1 equ 07A1h");
[; <" LCDDATA1 equ 07A1h ;# ">
[; ;pic16f1938.h: 6328: typedef union {
[; ;pic16f1938.h: 6329: struct {
[; ;pic16f1938.h: 6330: unsigned SEG8COM0 :1;
[; ;pic16f1938.h: 6331: unsigned SEG9COM0 :1;
[; ;pic16f1938.h: 6332: unsigned SEG10COM0 :1;
[; ;pic16f1938.h: 6333: unsigned SEG11COM0 :1;
[; ;pic16f1938.h: 6334: unsigned SEG12COM0 :1;
[; ;pic16f1938.h: 6335: unsigned SEG13COM0 :1;
[; ;pic16f1938.h: 6336: unsigned SEG14COM0 :1;
[; ;pic16f1938.h: 6337: unsigned SEG15COM0 :1;
[; ;pic16f1938.h: 6338: };
[; ;pic16f1938.h: 6339: } LCDDATA1bits_t;
[; ;pic16f1938.h: 6340: extern volatile LCDDATA1bits_t LCDDATA1bits @ 0x7A1;
[; ;pic16f1938.h: 6384: extern volatile unsigned char LCDDATA3 @ 0x7A3;
"6386
[; ;pic16f1938.h: 6386: asm("LCDDATA3 equ 07A3h");
[; <" LCDDATA3 equ 07A3h ;# ">
[; ;pic16f1938.h: 6389: typedef union {
[; ;pic16f1938.h: 6390: struct {
[; ;pic16f1938.h: 6391: unsigned SEG0COM1 :1;
[; ;pic16f1938.h: 6392: unsigned SEG1COM1 :1;
[; ;pic16f1938.h: 6393: unsigned SEG2COM1 :1;
[; ;pic16f1938.h: 6394: unsigned SEG3COM1 :1;
[; ;pic16f1938.h: 6395: unsigned SEG4COM1 :1;
[; ;pic16f1938.h: 6396: unsigned SEG5COM1 :1;
[; ;pic16f1938.h: 6397: unsigned SEG6COM1 :1;
[; ;pic16f1938.h: 6398: unsigned SEG7COM1 :1;
[; ;pic16f1938.h: 6399: };
[; ;pic16f1938.h: 6400: } LCDDATA3bits_t;
[; ;pic16f1938.h: 6401: extern volatile LCDDATA3bits_t LCDDATA3bits @ 0x7A3;
[; ;pic16f1938.h: 6445: extern volatile unsigned char LCDDATA4 @ 0x7A4;
"6447
[; ;pic16f1938.h: 6447: asm("LCDDATA4 equ 07A4h");
[; <" LCDDATA4 equ 07A4h ;# ">
[; ;pic16f1938.h: 6450: typedef union {
[; ;pic16f1938.h: 6451: struct {
[; ;pic16f1938.h: 6452: unsigned SEG8COM1 :1;
[; ;pic16f1938.h: 6453: unsigned SEG9COM1 :1;
[; ;pic16f1938.h: 6454: unsigned SEG10COM1 :1;
[; ;pic16f1938.h: 6455: unsigned SEG11COM1 :1;
[; ;pic16f1938.h: 6456: unsigned SEG12COM1 :1;
[; ;pic16f1938.h: 6457: unsigned SEG13COM1 :1;
[; ;pic16f1938.h: 6458: unsigned SEG14COM1 :1;
[; ;pic16f1938.h: 6459: unsigned SEG15COM1 :1;
[; ;pic16f1938.h: 6460: };
[; ;pic16f1938.h: 6461: } LCDDATA4bits_t;
[; ;pic16f1938.h: 6462: extern volatile LCDDATA4bits_t LCDDATA4bits @ 0x7A4;
[; ;pic16f1938.h: 6506: extern volatile unsigned char LCDDATA6 @ 0x7A6;
"6508
[; ;pic16f1938.h: 6508: asm("LCDDATA6 equ 07A6h");
[; <" LCDDATA6 equ 07A6h ;# ">
[; ;pic16f1938.h: 6511: typedef union {
[; ;pic16f1938.h: 6512: struct {
[; ;pic16f1938.h: 6513: unsigned SEG0COM2 :1;
[; ;pic16f1938.h: 6514: unsigned SEG1COM2 :1;
[; ;pic16f1938.h: 6515: unsigned SEG2COM2 :1;
[; ;pic16f1938.h: 6516: unsigned SEG3COM2 :1;
[; ;pic16f1938.h: 6517: unsigned SEG4COM2 :1;
[; ;pic16f1938.h: 6518: unsigned SEG5COM2 :1;
[; ;pic16f1938.h: 6519: unsigned SEG6COM2 :1;
[; ;pic16f1938.h: 6520: unsigned SEG7COM2 :1;
[; ;pic16f1938.h: 6521: };
[; ;pic16f1938.h: 6522: } LCDDATA6bits_t;
[; ;pic16f1938.h: 6523: extern volatile LCDDATA6bits_t LCDDATA6bits @ 0x7A6;
[; ;pic16f1938.h: 6567: extern volatile unsigned char LCDDATA7 @ 0x7A7;
"6569
[; ;pic16f1938.h: 6569: asm("LCDDATA7 equ 07A7h");
[; <" LCDDATA7 equ 07A7h ;# ">
[; ;pic16f1938.h: 6572: typedef union {
[; ;pic16f1938.h: 6573: struct {
[; ;pic16f1938.h: 6574: unsigned SEG8COM2 :1;
[; ;pic16f1938.h: 6575: unsigned SEG9COM2 :1;
[; ;pic16f1938.h: 6576: unsigned SEG10COM2 :1;
[; ;pic16f1938.h: 6577: unsigned SEG11COM2 :1;
[; ;pic16f1938.h: 6578: unsigned SEG12COM2 :1;
[; ;pic16f1938.h: 6579: unsigned SEG13COM2 :1;
[; ;pic16f1938.h: 6580: unsigned SEG14COM2 :1;
[; ;pic16f1938.h: 6581: unsigned SEG15COM2 :1;
[; ;pic16f1938.h: 6582: };
[; ;pic16f1938.h: 6583: } LCDDATA7bits_t;
[; ;pic16f1938.h: 6584: extern volatile LCDDATA7bits_t LCDDATA7bits @ 0x7A7;
[; ;pic16f1938.h: 6628: extern volatile unsigned char LCDDATA9 @ 0x7A9;
"6630
[; ;pic16f1938.h: 6630: asm("LCDDATA9 equ 07A9h");
[; <" LCDDATA9 equ 07A9h ;# ">
[; ;pic16f1938.h: 6633: typedef union {
[; ;pic16f1938.h: 6634: struct {
[; ;pic16f1938.h: 6635: unsigned SEG0COM3 :1;
[; ;pic16f1938.h: 6636: unsigned SEG1COM3 :1;
[; ;pic16f1938.h: 6637: unsigned SEG2COM3 :1;
[; ;pic16f1938.h: 6638: unsigned SEG3COM3 :1;
[; ;pic16f1938.h: 6639: unsigned SEG4COM3 :1;
[; ;pic16f1938.h: 6640: unsigned SEG5COM3 :1;
[; ;pic16f1938.h: 6641: unsigned SEG6COM3 :1;
[; ;pic16f1938.h: 6642: unsigned SEG7COM3 :1;
[; ;pic16f1938.h: 6643: };
[; ;pic16f1938.h: 6644: } LCDDATA9bits_t;
[; ;pic16f1938.h: 6645: extern volatile LCDDATA9bits_t LCDDATA9bits @ 0x7A9;
[; ;pic16f1938.h: 6689: extern volatile unsigned char LCDDATA10 @ 0x7AA;
"6691
[; ;pic16f1938.h: 6691: asm("LCDDATA10 equ 07AAh");
[; <" LCDDATA10 equ 07AAh ;# ">
[; ;pic16f1938.h: 6694: typedef union {
[; ;pic16f1938.h: 6695: struct {
[; ;pic16f1938.h: 6696: unsigned SEG8COM3 :1;
[; ;pic16f1938.h: 6697: unsigned SEG9COM3 :1;
[; ;pic16f1938.h: 6698: unsigned SEG10COM3 :1;
[; ;pic16f1938.h: 6699: unsigned SEG11COM3 :1;
[; ;pic16f1938.h: 6700: unsigned SEG12COM3 :1;
[; ;pic16f1938.h: 6701: unsigned SEG13COM3 :1;
[; ;pic16f1938.h: 6702: unsigned SEG14COM3 :1;
[; ;pic16f1938.h: 6703: unsigned SEG15COM3 :1;
[; ;pic16f1938.h: 6704: };
[; ;pic16f1938.h: 6705: } LCDDATA10bits_t;
[; ;pic16f1938.h: 6706: extern volatile LCDDATA10bits_t LCDDATA10bits @ 0x7AA;
[; ;pic16f1938.h: 6750: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6752
[; ;pic16f1938.h: 6752: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1938.h: 6755: typedef union {
[; ;pic16f1938.h: 6756: struct {
[; ;pic16f1938.h: 6757: unsigned C_SHAD :1;
[; ;pic16f1938.h: 6758: unsigned DC_SHAD :1;
[; ;pic16f1938.h: 6759: unsigned Z_SHAD :1;
[; ;pic16f1938.h: 6760: };
[; ;pic16f1938.h: 6761: } STATUS_SHADbits_t;
[; ;pic16f1938.h: 6762: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1938.h: 6781: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6783
[; ;pic16f1938.h: 6783: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1938.h: 6786: typedef union {
[; ;pic16f1938.h: 6787: struct {
[; ;pic16f1938.h: 6788: unsigned WREG_SHAD :8;
[; ;pic16f1938.h: 6789: };
[; ;pic16f1938.h: 6790: } WREG_SHADbits_t;
[; ;pic16f1938.h: 6791: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1938.h: 6800: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6802
[; ;pic16f1938.h: 6802: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1938.h: 6805: typedef union {
[; ;pic16f1938.h: 6806: struct {
[; ;pic16f1938.h: 6807: unsigned BSR_SHAD :5;
[; ;pic16f1938.h: 6808: };
[; ;pic16f1938.h: 6809: } BSR_SHADbits_t;
[; ;pic16f1938.h: 6810: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1938.h: 6819: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6821
[; ;pic16f1938.h: 6821: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1938.h: 6824: typedef union {
[; ;pic16f1938.h: 6825: struct {
[; ;pic16f1938.h: 6826: unsigned PCLATH_SHAD :7;
[; ;pic16f1938.h: 6827: };
[; ;pic16f1938.h: 6828: } PCLATH_SHADbits_t;
[; ;pic16f1938.h: 6829: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1938.h: 6838: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6840
[; ;pic16f1938.h: 6840: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1938.h: 6843: typedef union {
[; ;pic16f1938.h: 6844: struct {
[; ;pic16f1938.h: 6845: unsigned FSR0L_SHAD :8;
[; ;pic16f1938.h: 6846: };
[; ;pic16f1938.h: 6847: } FSR0L_SHADbits_t;
[; ;pic16f1938.h: 6848: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1938.h: 6857: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6859
[; ;pic16f1938.h: 6859: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1938.h: 6862: typedef union {
[; ;pic16f1938.h: 6863: struct {
[; ;pic16f1938.h: 6864: unsigned FSR0H_SHAD :8;
[; ;pic16f1938.h: 6865: };
[; ;pic16f1938.h: 6866: } FSR0H_SHADbits_t;
[; ;pic16f1938.h: 6867: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1938.h: 6876: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6878
[; ;pic16f1938.h: 6878: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1938.h: 6881: typedef union {
[; ;pic16f1938.h: 6882: struct {
[; ;pic16f1938.h: 6883: unsigned FSR1L_SHAD :8;
[; ;pic16f1938.h: 6884: };
[; ;pic16f1938.h: 6885: } FSR1L_SHADbits_t;
[; ;pic16f1938.h: 6886: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1938.h: 6895: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6897
[; ;pic16f1938.h: 6897: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1938.h: 6900: typedef union {
[; ;pic16f1938.h: 6901: struct {
[; ;pic16f1938.h: 6902: unsigned FSR1H_SHAD :8;
[; ;pic16f1938.h: 6903: };
[; ;pic16f1938.h: 6904: } FSR1H_SHADbits_t;
[; ;pic16f1938.h: 6905: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1938.h: 6914: extern volatile unsigned char STKPTR @ 0xFED;
"6916
[; ;pic16f1938.h: 6916: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1938.h: 6919: typedef union {
[; ;pic16f1938.h: 6920: struct {
[; ;pic16f1938.h: 6921: unsigned STKPTR :5;
[; ;pic16f1938.h: 6922: };
[; ;pic16f1938.h: 6923: } STKPTRbits_t;
[; ;pic16f1938.h: 6924: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1938.h: 6933: extern volatile unsigned char TOSL @ 0xFEE;
"6935
[; ;pic16f1938.h: 6935: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1938.h: 6938: typedef union {
[; ;pic16f1938.h: 6939: struct {
[; ;pic16f1938.h: 6940: unsigned TOSL :8;
[; ;pic16f1938.h: 6941: };
[; ;pic16f1938.h: 6942: } TOSLbits_t;
[; ;pic16f1938.h: 6943: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1938.h: 6952: extern volatile unsigned char TOSH @ 0xFEF;
"6954
[; ;pic16f1938.h: 6954: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1938.h: 6957: typedef union {
[; ;pic16f1938.h: 6958: struct {
[; ;pic16f1938.h: 6959: unsigned TOSH :7;
[; ;pic16f1938.h: 6960: };
[; ;pic16f1938.h: 6961: } TOSHbits_t;
[; ;pic16f1938.h: 6962: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1938.h: 6977: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1938.h: 6979: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1938.h: 6981: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic16f1938.h: 6983: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic16f1938.h: 6985: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic16f1938.h: 6987: extern volatile __bit ACKTIM @ (((unsigned) &SSPCON3)*8) + 7;
[; ;pic16f1938.h: 6989: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1938.h: 6991: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1938.h: 6993: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1938.h: 6995: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1938.h: 6997: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1938.h: 6999: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1938.h: 7001: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1938.h: 7003: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1938.h: 7005: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1938.h: 7007: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1938.h: 7009: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1938.h: 7011: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1938.h: 7013: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1938.h: 7015: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1938.h: 7017: extern volatile __bit AHEN @ (((unsigned) &SSPCON3)*8) + 1;
[; ;pic16f1938.h: 7019: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1938.h: 7021: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1938.h: 7023: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1938.h: 7025: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic16f1938.h: 7027: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1938.h: 7029: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f1938.h: 7031: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic16f1938.h: 7033: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic16f1938.h: 7035: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic16f1938.h: 7037: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic16f1938.h: 7039: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1938.h: 7041: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1938.h: 7043: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1938.h: 7045: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1938.h: 7047: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic16f1938.h: 7049: extern volatile __bit BIASMD @ (((unsigned) &LCDPS)*8) + 6;
[; ;pic16f1938.h: 7051: extern volatile __bit BOEN @ (((unsigned) &SSPCON3)*8) + 4;
[; ;pic16f1938.h: 7053: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1938.h: 7055: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1938.h: 7057: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1938.h: 7059: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1938.h: 7061: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1938.h: 7063: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1938.h: 7065: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1938.h: 7067: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1938.h: 7069: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1938.h: 7071: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1938.h: 7073: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1938.h: 7075: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1938.h: 7077: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1938.h: 7079: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1938.h: 7081: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1938.h: 7083: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1938.h: 7085: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1938.h: 7087: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1938.h: 7089: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1938.h: 7091: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1938.h: 7093: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1938.h: 7095: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1938.h: 7097: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1938.h: 7099: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic16f1938.h: 7101: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic16f1938.h: 7103: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1938.h: 7105: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1938.h: 7107: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1938.h: 7109: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1938.h: 7111: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1938.h: 7113: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1938.h: 7115: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1938.h: 7117: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1938.h: 7119: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1938.h: 7121: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1938.h: 7123: extern volatile __bit C2OUTSEL @ (((unsigned) &APFCON)*8) + 2;
[; ;pic16f1938.h: 7125: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1938.h: 7127: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1938.h: 7129: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1938.h: 7131: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1938.h: 7133: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1938.h: 7135: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic16f1938.h: 7137: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic16f1938.h: 7139: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic16f1938.h: 7141: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic16f1938.h: 7143: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic16f1938.h: 7145: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic16f1938.h: 7147: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic16f1938.h: 7149: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic16f1938.h: 7151: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1938.h: 7153: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic16f1938.h: 7155: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic16f1938.h: 7157: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic16f1938.h: 7159: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic16f1938.h: 7161: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1938.h: 7163: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1938.h: 7165: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1938.h: 7167: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1938.h: 7169: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1938.h: 7171: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1938.h: 7173: extern volatile __bit CCP2AS0 @ (((unsigned) &CCP2AS)*8) + 4;
[; ;pic16f1938.h: 7175: extern volatile __bit CCP2AS1 @ (((unsigned) &CCP2AS)*8) + 5;
[; ;pic16f1938.h: 7177: extern volatile __bit CCP2AS2 @ (((unsigned) &CCP2AS)*8) + 6;
[; ;pic16f1938.h: 7179: extern volatile __bit CCP2ASE @ (((unsigned) &CCP2AS)*8) + 7;
[; ;pic16f1938.h: 7181: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1938.h: 7183: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1938.h: 7185: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1938.h: 7187: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1938.h: 7189: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1938.h: 7191: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1938.h: 7193: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1938.h: 7195: extern volatile __bit CCP3AS0 @ (((unsigned) &CCP3AS)*8) + 4;
[; ;pic16f1938.h: 7197: extern volatile __bit CCP3AS1 @ (((unsigned) &CCP3AS)*8) + 5;
[; ;pic16f1938.h: 7199: extern volatile __bit CCP3AS2 @ (((unsigned) &CCP3AS)*8) + 6;
[; ;pic16f1938.h: 7201: extern volatile __bit CCP3ASE @ (((unsigned) &CCP3AS)*8) + 7;
[; ;pic16f1938.h: 7203: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1938.h: 7205: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1938.h: 7207: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16f1938.h: 7209: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16f1938.h: 7211: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16f1938.h: 7213: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16f1938.h: 7215: extern volatile __bit CCP3SEL @ (((unsigned) &APFCON)*8) + 6;
[; ;pic16f1938.h: 7217: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1938.h: 7219: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1938.h: 7221: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16f1938.h: 7223: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16f1938.h: 7225: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16f1938.h: 7227: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16f1938.h: 7229: extern volatile __bit CCP5IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic16f1938.h: 7231: extern volatile __bit CCP5IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic16f1938.h: 7233: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic16f1938.h: 7235: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic16f1938.h: 7237: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic16f1938.h: 7239: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic16f1938.h: 7241: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1938.h: 7243: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1938.h: 7245: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic16f1938.h: 7247: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1938.h: 7249: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1938.h: 7251: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1938.h: 7253: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1938.h: 7255: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1938.h: 7257: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic16f1938.h: 7259: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic16f1938.h: 7261: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic16f1938.h: 7263: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic16f1938.h: 7265: extern volatile __bit CPSCH2 @ (((unsigned) &CPSCON1)*8) + 2;
[; ;pic16f1938.h: 7267: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic16f1938.h: 7269: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic16f1938.h: 7271: extern volatile __bit CPSRM @ (((unsigned) &CPSCON0)*8) + 6;
[; ;pic16f1938.h: 7273: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic16f1938.h: 7275: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic16f1938.h: 7277: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1938.h: 7279: extern volatile __bit CS0 @ (((unsigned) &LCDCON)*8) + 2;
[; ;pic16f1938.h: 7281: extern volatile __bit CS1 @ (((unsigned) &LCDCON)*8) + 3;
[; ;pic16f1938.h: 7283: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1938.h: 7285: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1938.h: 7287: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1938.h: 7289: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic16f1938.h: 7291: extern volatile __bit DACNSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16f1938.h: 7293: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1938.h: 7295: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1938.h: 7297: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16f1938.h: 7299: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1938.h: 7301: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1938.h: 7303: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1938.h: 7305: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1938.h: 7307: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1938.h: 7309: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1938.h: 7311: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1938.h: 7313: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1938.h: 7315: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1938.h: 7317: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1938.h: 7319: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16f1938.h: 7321: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16f1938.h: 7323: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16f1938.h: 7325: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16f1938.h: 7327: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic16f1938.h: 7329: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic16f1938.h: 7331: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1938.h: 7333: extern volatile __bit DHEN @ (((unsigned) &SSPCON3)*8) + 0;
[; ;pic16f1938.h: 7335: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic16f1938.h: 7337: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16f1938.h: 7339: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16f1938.h: 7341: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16f1938.h: 7343: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1938.h: 7345: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic16f1938.h: 7347: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1938.h: 7349: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1938.h: 7351: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic16f1938.h: 7353: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1938.h: 7355: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1938.h: 7357: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1938.h: 7359: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1938.h: 7361: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1938.h: 7363: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1938.h: 7365: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1938.h: 7367: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1938.h: 7369: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1938.h: 7371: extern volatile __bit IOCBF0 @ (((unsigned) &IOCBF)*8) + 0;
[; ;pic16f1938.h: 7373: extern volatile __bit IOCBF1 @ (((unsigned) &IOCBF)*8) + 1;
[; ;pic16f1938.h: 7375: extern volatile __bit IOCBF2 @ (((unsigned) &IOCBF)*8) + 2;
[; ;pic16f1938.h: 7377: extern volatile __bit IOCBF3 @ (((unsigned) &IOCBF)*8) + 3;
[; ;pic16f1938.h: 7379: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1938.h: 7381: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1938.h: 7383: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1938.h: 7385: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1938.h: 7387: extern volatile __bit IOCBN0 @ (((unsigned) &IOCBN)*8) + 0;
[; ;pic16f1938.h: 7389: extern volatile __bit IOCBN1 @ (((unsigned) &IOCBN)*8) + 1;
[; ;pic16f1938.h: 7391: extern volatile __bit IOCBN2 @ (((unsigned) &IOCBN)*8) + 2;
[; ;pic16f1938.h: 7393: extern volatile __bit IOCBN3 @ (((unsigned) &IOCBN)*8) + 3;
[; ;pic16f1938.h: 7395: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1938.h: 7397: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1938.h: 7399: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1938.h: 7401: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1938.h: 7403: extern volatile __bit IOCBP0 @ (((unsigned) &IOCBP)*8) + 0;
[; ;pic16f1938.h: 7405: extern volatile __bit IOCBP1 @ (((unsigned) &IOCBP)*8) + 1;
[; ;pic16f1938.h: 7407: extern volatile __bit IOCBP2 @ (((unsigned) &IOCBP)*8) + 2;
[; ;pic16f1938.h: 7409: extern volatile __bit IOCBP3 @ (((unsigned) &IOCBP)*8) + 3;
[; ;pic16f1938.h: 7411: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1938.h: 7413: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1938.h: 7415: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1938.h: 7417: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1938.h: 7419: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1938.h: 7421: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1938.h: 7423: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1938.h: 7425: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1938.h: 7427: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1938.h: 7429: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1938.h: 7431: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1938.h: 7433: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1938.h: 7435: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1938.h: 7437: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic16f1938.h: 7439: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1938.h: 7441: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1938.h: 7443: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic16f1938.h: 7445: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic16f1938.h: 7447: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic16f1938.h: 7449: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic16f1938.h: 7451: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic16f1938.h: 7453: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic16f1938.h: 7455: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1938.h: 7457: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1938.h: 7459: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1938.h: 7461: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1938.h: 7463: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1938.h: 7465: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1938.h: 7467: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1938.h: 7469: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1938.h: 7471: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1938.h: 7473: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1938.h: 7475: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1938.h: 7477: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1938.h: 7479: extern volatile __bit LATE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic16f1938.h: 7481: extern volatile __bit LCDA @ (((unsigned) &LCDPS)*8) + 5;
[; ;pic16f1938.h: 7483: extern volatile __bit LCDCST0 @ (((unsigned) &LCDCST)*8) + 0;
[; ;pic16f1938.h: 7485: extern volatile __bit LCDCST1 @ (((unsigned) &LCDCST)*8) + 1;
[; ;pic16f1938.h: 7487: extern volatile __bit LCDCST2 @ (((unsigned) &LCDCST)*8) + 2;
[; ;pic16f1938.h: 7489: extern volatile __bit LCDEN @ (((unsigned) &LCDCON)*8) + 7;
[; ;pic16f1938.h: 7491: extern volatile __bit LCDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1938.h: 7493: extern volatile __bit LCDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1938.h: 7495: extern volatile __bit LCDIRE @ (((unsigned) &LCDREF)*8) + 7;
[; ;pic16f1938.h: 7497: extern volatile __bit LCDIRI @ (((unsigned) &LCDREF)*8) + 5;
[; ;pic16f1938.h: 7499: extern volatile __bit LCDIRS @ (((unsigned) &LCDREF)*8) + 6;
[; ;pic16f1938.h: 7501: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1938.h: 7503: extern volatile __bit LMUX0 @ (((unsigned) &LCDCON)*8) + 0;
[; ;pic16f1938.h: 7505: extern volatile __bit LMUX1 @ (((unsigned) &LCDCON)*8) + 1;
[; ;pic16f1938.h: 7507: extern volatile __bit LP0 @ (((unsigned) &LCDPS)*8) + 0;
[; ;pic16f1938.h: 7509: extern volatile __bit LP1 @ (((unsigned) &LCDPS)*8) + 1;
[; ;pic16f1938.h: 7511: extern volatile __bit LP2 @ (((unsigned) &LCDPS)*8) + 2;
[; ;pic16f1938.h: 7513: extern volatile __bit LP3 @ (((unsigned) &LCDPS)*8) + 3;
[; ;pic16f1938.h: 7515: extern volatile __bit LRLAP0 @ (((unsigned) &LCDRL)*8) + 6;
[; ;pic16f1938.h: 7517: extern volatile __bit LRLAP1 @ (((unsigned) &LCDRL)*8) + 7;
[; ;pic16f1938.h: 7519: extern volatile __bit LRLAT0 @ (((unsigned) &LCDRL)*8) + 0;
[; ;pic16f1938.h: 7521: extern volatile __bit LRLAT1 @ (((unsigned) &LCDRL)*8) + 1;
[; ;pic16f1938.h: 7523: extern volatile __bit LRLAT2 @ (((unsigned) &LCDRL)*8) + 2;
[; ;pic16f1938.h: 7525: extern volatile __bit LRLBP0 @ (((unsigned) &LCDRL)*8) + 4;
[; ;pic16f1938.h: 7527: extern volatile __bit LRLBP1 @ (((unsigned) &LCDRL)*8) + 5;
[; ;pic16f1938.h: 7529: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic16f1938.h: 7531: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1938.h: 7533: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1938.h: 7535: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1938.h: 7537: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1938.h: 7539: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1938.h: 7541: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1938.h: 7543: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1938.h: 7545: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16f1938.h: 7547: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16f1938.h: 7549: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16f1938.h: 7551: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16f1938.h: 7553: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1938.h: 7555: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1938.h: 7557: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1938.h: 7559: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16f1938.h: 7561: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16f1938.h: 7563: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1938.h: 7565: extern volatile __bit P2BSEL @ (((unsigned) &APFCON)*8) + 4;
[; ;pic16f1938.h: 7567: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic16f1938.h: 7569: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic16f1938.h: 7571: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic16f1938.h: 7573: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic16f1938.h: 7575: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1938.h: 7577: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1938.h: 7579: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1938.h: 7581: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic16f1938.h: 7583: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16f1938.h: 7585: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1938.h: 7587: extern volatile __bit P3DC0 @ (((unsigned) &PWM3CON)*8) + 0;
[; ;pic16f1938.h: 7589: extern volatile __bit P3DC1 @ (((unsigned) &PWM3CON)*8) + 1;
[; ;pic16f1938.h: 7591: extern volatile __bit P3DC2 @ (((unsigned) &PWM3CON)*8) + 2;
[; ;pic16f1938.h: 7593: extern volatile __bit P3DC3 @ (((unsigned) &PWM3CON)*8) + 3;
[; ;pic16f1938.h: 7595: extern volatile __bit P3DC4 @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1938.h: 7597: extern volatile __bit P3DC5 @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1938.h: 7599: extern volatile __bit P3DC6 @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16f1938.h: 7601: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic16f1938.h: 7603: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic16f1938.h: 7605: extern volatile __bit P3RSEN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1938.h: 7607: extern volatile __bit PCIE @ (((unsigned) &SSPCON3)*8) + 6;
[; ;pic16f1938.h: 7609: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1938.h: 7611: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic16f1938.h: 7613: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1938.h: 7615: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1938.h: 7617: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1938.h: 7619: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1938.h: 7621: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1938.h: 7623: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic16f1938.h: 7625: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic16f1938.h: 7627: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic16f1938.h: 7629: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic16f1938.h: 7631: extern volatile __bit PSS2AC0 @ (((unsigned) &CCP2AS)*8) + 2;
[; ;pic16f1938.h: 7633: extern volatile __bit PSS2AC1 @ (((unsigned) &CCP2AS)*8) + 3;
[; ;pic16f1938.h: 7635: extern volatile __bit PSS2BD0 @ (((unsigned) &CCP2AS)*8) + 0;
[; ;pic16f1938.h: 7637: extern volatile __bit PSS2BD1 @ (((unsigned) &CCP2AS)*8) + 1;
[; ;pic16f1938.h: 7639: extern volatile __bit PSS3AC0 @ (((unsigned) &CCP3AS)*8) + 2;
[; ;pic16f1938.h: 7641: extern volatile __bit PSS3AC1 @ (((unsigned) &CCP3AS)*8) + 3;
[; ;pic16f1938.h: 7643: extern volatile __bit PSS3BD0 @ (((unsigned) &CCP3AS)*8) + 0;
[; ;pic16f1938.h: 7645: extern volatile __bit PSS3BD1 @ (((unsigned) &CCP3AS)*8) + 1;
[; ;pic16f1938.h: 7647: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1938.h: 7649: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1938.h: 7651: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1938.h: 7653: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1938.h: 7655: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1938.h: 7657: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1938.h: 7659: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic16f1938.h: 7661: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic16f1938.h: 7663: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic16f1938.h: 7665: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic16f1938.h: 7667: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic16f1938.h: 7669: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic16f1938.h: 7671: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1938.h: 7673: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1938.h: 7675: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1938.h: 7677: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1938.h: 7679: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1938.h: 7681: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1938.h: 7683: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1938.h: 7685: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1938.h: 7687: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1938.h: 7689: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1938.h: 7691: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1938.h: 7693: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1938.h: 7695: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic16f1938.h: 7697: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1938.h: 7699: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1938.h: 7701: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1938.h: 7703: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16f1938.h: 7705: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic16f1938.h: 7707: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic16f1938.h: 7709: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1938.h: 7711: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1938.h: 7713: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic16f1938.h: 7715: extern volatile __bit SBCDE @ (((unsigned) &SSPCON3)*8) + 2;
[; ;pic16f1938.h: 7717: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1938.h: 7719: extern volatile __bit SCIE @ (((unsigned) &SSPCON3)*8) + 5;
[; ;pic16f1938.h: 7721: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1938.h: 7723: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1938.h: 7725: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1938.h: 7727: extern volatile __bit SDAHT @ (((unsigned) &SSPCON3)*8) + 3;
[; ;pic16f1938.h: 7729: extern volatile __bit SE0 @ (((unsigned) &LCDSE0)*8) + 0;
[; ;pic16f1938.h: 7731: extern volatile __bit SE1 @ (((unsigned) &LCDSE0)*8) + 1;
[; ;pic16f1938.h: 7733: extern volatile __bit SE10 @ (((unsigned) &LCDSE1)*8) + 2;
[; ;pic16f1938.h: 7735: extern volatile __bit SE11 @ (((unsigned) &LCDSE1)*8) + 3;
[; ;pic16f1938.h: 7737: extern volatile __bit SE12 @ (((unsigned) &LCDSE1)*8) + 4;
[; ;pic16f1938.h: 7739: extern volatile __bit SE13 @ (((unsigned) &LCDSE1)*8) + 5;
[; ;pic16f1938.h: 7741: extern volatile __bit SE14 @ (((unsigned) &LCDSE1)*8) + 6;
[; ;pic16f1938.h: 7743: extern volatile __bit SE15 @ (((unsigned) &LCDSE1)*8) + 7;
[; ;pic16f1938.h: 7745: extern volatile __bit SE2 @ (((unsigned) &LCDSE0)*8) + 2;
[; ;pic16f1938.h: 7747: extern volatile __bit SE3 @ (((unsigned) &LCDSE0)*8) + 3;
[; ;pic16f1938.h: 7749: extern volatile __bit SE4 @ (((unsigned) &LCDSE0)*8) + 4;
[; ;pic16f1938.h: 7751: extern volatile __bit SE5 @ (((unsigned) &LCDSE0)*8) + 5;
[; ;pic16f1938.h: 7753: extern volatile __bit SE6 @ (((unsigned) &LCDSE0)*8) + 6;
[; ;pic16f1938.h: 7755: extern volatile __bit SE7 @ (((unsigned) &LCDSE0)*8) + 7;
[; ;pic16f1938.h: 7757: extern volatile __bit SE8 @ (((unsigned) &LCDSE1)*8) + 0;
[; ;pic16f1938.h: 7759: extern volatile __bit SE9 @ (((unsigned) &LCDSE1)*8) + 1;
[; ;pic16f1938.h: 7761: extern volatile __bit SEG0COM0 @ (((unsigned) &LCDDATA0)*8) + 0;
[; ;pic16f1938.h: 7763: extern volatile __bit SEG0COM1 @ (((unsigned) &LCDDATA3)*8) + 0;
[; ;pic16f1938.h: 7765: extern volatile __bit SEG0COM2 @ (((unsigned) &LCDDATA6)*8) + 0;
[; ;pic16f1938.h: 7767: extern volatile __bit SEG0COM3 @ (((unsigned) &LCDDATA9)*8) + 0;
[; ;pic16f1938.h: 7769: extern volatile __bit SEG10COM0 @ (((unsigned) &LCDDATA1)*8) + 2;
[; ;pic16f1938.h: 7771: extern volatile __bit SEG10COM1 @ (((unsigned) &LCDDATA4)*8) + 2;
[; ;pic16f1938.h: 7773: extern volatile __bit SEG10COM2 @ (((unsigned) &LCDDATA7)*8) + 2;
[; ;pic16f1938.h: 7775: extern volatile __bit SEG10COM3 @ (((unsigned) &LCDDATA10)*8) + 2;
[; ;pic16f1938.h: 7777: extern volatile __bit SEG11COM0 @ (((unsigned) &LCDDATA1)*8) + 3;
[; ;pic16f1938.h: 7779: extern volatile __bit SEG11COM1 @ (((unsigned) &LCDDATA4)*8) + 3;
[; ;pic16f1938.h: 7781: extern volatile __bit SEG11COM2 @ (((unsigned) &LCDDATA7)*8) + 3;
[; ;pic16f1938.h: 7783: extern volatile __bit SEG11COM3 @ (((unsigned) &LCDDATA10)*8) + 3;
[; ;pic16f1938.h: 7785: extern volatile __bit SEG12COM0 @ (((unsigned) &LCDDATA1)*8) + 4;
[; ;pic16f1938.h: 7787: extern volatile __bit SEG12COM1 @ (((unsigned) &LCDDATA4)*8) + 4;
[; ;pic16f1938.h: 7789: extern volatile __bit SEG12COM2 @ (((unsigned) &LCDDATA7)*8) + 4;
[; ;pic16f1938.h: 7791: extern volatile __bit SEG12COM3 @ (((unsigned) &LCDDATA10)*8) + 4;
[; ;pic16f1938.h: 7793: extern volatile __bit SEG13COM0 @ (((unsigned) &LCDDATA1)*8) + 5;
[; ;pic16f1938.h: 7795: extern volatile __bit SEG13COM1 @ (((unsigned) &LCDDATA4)*8) + 5;
[; ;pic16f1938.h: 7797: extern volatile __bit SEG13COM2 @ (((unsigned) &LCDDATA7)*8) + 5;
[; ;pic16f1938.h: 7799: extern volatile __bit SEG13COM3 @ (((unsigned) &LCDDATA10)*8) + 5;
[; ;pic16f1938.h: 7801: extern volatile __bit SEG14COM0 @ (((unsigned) &LCDDATA1)*8) + 6;
[; ;pic16f1938.h: 7803: extern volatile __bit SEG14COM1 @ (((unsigned) &LCDDATA4)*8) + 6;
[; ;pic16f1938.h: 7805: extern volatile __bit SEG14COM2 @ (((unsigned) &LCDDATA7)*8) + 6;
[; ;pic16f1938.h: 7807: extern volatile __bit SEG14COM3 @ (((unsigned) &LCDDATA10)*8) + 6;
[; ;pic16f1938.h: 7809: extern volatile __bit SEG15COM0 @ (((unsigned) &LCDDATA1)*8) + 7;
[; ;pic16f1938.h: 7811: extern volatile __bit SEG15COM1 @ (((unsigned) &LCDDATA4)*8) + 7;
[; ;pic16f1938.h: 7813: extern volatile __bit SEG15COM2 @ (((unsigned) &LCDDATA7)*8) + 7;
[; ;pic16f1938.h: 7815: extern volatile __bit SEG15COM3 @ (((unsigned) &LCDDATA10)*8) + 7;
[; ;pic16f1938.h: 7817: extern volatile __bit SEG1COM0 @ (((unsigned) &LCDDATA0)*8) + 1;
[; ;pic16f1938.h: 7819: extern volatile __bit SEG1COM1 @ (((unsigned) &LCDDATA3)*8) + 1;
[; ;pic16f1938.h: 7821: extern volatile __bit SEG1COM2 @ (((unsigned) &LCDDATA6)*8) + 1;
[; ;pic16f1938.h: 7823: extern volatile __bit SEG1COM3 @ (((unsigned) &LCDDATA9)*8) + 1;
[; ;pic16f1938.h: 7825: extern volatile __bit SEG2COM0 @ (((unsigned) &LCDDATA0)*8) + 2;
[; ;pic16f1938.h: 7827: extern volatile __bit SEG2COM1 @ (((unsigned) &LCDDATA3)*8) + 2;
[; ;pic16f1938.h: 7829: extern volatile __bit SEG2COM2 @ (((unsigned) &LCDDATA6)*8) + 2;
[; ;pic16f1938.h: 7831: extern volatile __bit SEG2COM3 @ (((unsigned) &LCDDATA9)*8) + 2;
[; ;pic16f1938.h: 7833: extern volatile __bit SEG3COM0 @ (((unsigned) &LCDDATA0)*8) + 3;
[; ;pic16f1938.h: 7835: extern volatile __bit SEG3COM1 @ (((unsigned) &LCDDATA3)*8) + 3;
[; ;pic16f1938.h: 7837: extern volatile __bit SEG3COM2 @ (((unsigned) &LCDDATA6)*8) + 3;
[; ;pic16f1938.h: 7839: extern volatile __bit SEG3COM3 @ (((unsigned) &LCDDATA9)*8) + 3;
[; ;pic16f1938.h: 7841: extern volatile __bit SEG4COM0 @ (((unsigned) &LCDDATA0)*8) + 4;
[; ;pic16f1938.h: 7843: extern volatile __bit SEG4COM1 @ (((unsigned) &LCDDATA3)*8) + 4;
[; ;pic16f1938.h: 7845: extern volatile __bit SEG4COM2 @ (((unsigned) &LCDDATA6)*8) + 4;
[; ;pic16f1938.h: 7847: extern volatile __bit SEG4COM3 @ (((unsigned) &LCDDATA9)*8) + 4;
[; ;pic16f1938.h: 7849: extern volatile __bit SEG5COM0 @ (((unsigned) &LCDDATA0)*8) + 5;
[; ;pic16f1938.h: 7851: extern volatile __bit SEG5COM1 @ (((unsigned) &LCDDATA3)*8) + 5;
[; ;pic16f1938.h: 7853: extern volatile __bit SEG5COM2 @ (((unsigned) &LCDDATA6)*8) + 5;
[; ;pic16f1938.h: 7855: extern volatile __bit SEG5COM3 @ (((unsigned) &LCDDATA9)*8) + 5;
[; ;pic16f1938.h: 7857: extern volatile __bit SEG6COM0 @ (((unsigned) &LCDDATA0)*8) + 6;
[; ;pic16f1938.h: 7859: extern volatile __bit SEG6COM1 @ (((unsigned) &LCDDATA3)*8) + 6;
[; ;pic16f1938.h: 7861: extern volatile __bit SEG6COM2 @ (((unsigned) &LCDDATA6)*8) + 6;
[; ;pic16f1938.h: 7863: extern volatile __bit SEG6COM3 @ (((unsigned) &LCDDATA9)*8) + 6;
[; ;pic16f1938.h: 7865: extern volatile __bit SEG7COM0 @ (((unsigned) &LCDDATA0)*8) + 7;
[; ;pic16f1938.h: 7867: extern volatile __bit SEG7COM1 @ (((unsigned) &LCDDATA3)*8) + 7;
[; ;pic16f1938.h: 7869: extern volatile __bit SEG7COM2 @ (((unsigned) &LCDDATA6)*8) + 7;
[; ;pic16f1938.h: 7871: extern volatile __bit SEG7COM3 @ (((unsigned) &LCDDATA9)*8) + 7;
[; ;pic16f1938.h: 7873: extern volatile __bit SEG8COM0 @ (((unsigned) &LCDDATA1)*8) + 0;
[; ;pic16f1938.h: 7875: extern volatile __bit SEG8COM1 @ (((unsigned) &LCDDATA4)*8) + 0;
[; ;pic16f1938.h: 7877: extern volatile __bit SEG8COM2 @ (((unsigned) &LCDDATA7)*8) + 0;
[; ;pic16f1938.h: 7879: extern volatile __bit SEG8COM3 @ (((unsigned) &LCDDATA10)*8) + 0;
[; ;pic16f1938.h: 7881: extern volatile __bit SEG9COM0 @ (((unsigned) &LCDDATA1)*8) + 1;
[; ;pic16f1938.h: 7883: extern volatile __bit SEG9COM1 @ (((unsigned) &LCDDATA4)*8) + 1;
[; ;pic16f1938.h: 7885: extern volatile __bit SEG9COM2 @ (((unsigned) &LCDDATA7)*8) + 1;
[; ;pic16f1938.h: 7887: extern volatile __bit SEG9COM3 @ (((unsigned) &LCDDATA10)*8) + 1;
[; ;pic16f1938.h: 7889: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic16f1938.h: 7891: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1938.h: 7893: extern volatile __bit SLPEN @ (((unsigned) &LCDCON)*8) + 6;
[; ;pic16f1938.h: 7895: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic16f1938.h: 7897: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1938.h: 7899: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1938.h: 7901: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic16f1938.h: 7903: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic16f1938.h: 7905: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic16f1938.h: 7907: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1938.h: 7909: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic16f1938.h: 7911: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic16f1938.h: 7913: extern volatile __bit SRNQSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic16f1938.h: 7915: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic16f1938.h: 7917: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic16f1938.h: 7919: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic16f1938.h: 7921: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic16f1938.h: 7923: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic16f1938.h: 7925: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic16f1938.h: 7927: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic16f1938.h: 7929: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic16f1938.h: 7931: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic16f1938.h: 7933: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic16f1938.h: 7935: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic16f1938.h: 7937: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic16f1938.h: 7939: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1938.h: 7941: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1938.h: 7943: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic16f1938.h: 7945: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic16f1938.h: 7947: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic16f1938.h: 7949: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic16f1938.h: 7951: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic16f1938.h: 7953: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1938.h: 7955: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1938.h: 7957: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1938.h: 7959: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic16f1938.h: 7961: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic16f1938.h: 7963: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic16f1938.h: 7965: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic16f1938.h: 7967: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic16f1938.h: 7969: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic16f1938.h: 7971: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic16f1938.h: 7973: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic16f1938.h: 7975: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic16f1938.h: 7977: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic16f1938.h: 7979: extern volatile __bit STR3A @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic16f1938.h: 7981: extern volatile __bit STR3B @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic16f1938.h: 7983: extern volatile __bit STR3C @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic16f1938.h: 7985: extern volatile __bit STR3D @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic16f1938.h: 7987: extern volatile __bit STR3SYNC @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic16f1938.h: 7989: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1938.h: 7991: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1938.h: 7993: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1938.h: 7995: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1938.h: 7997: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1938.h: 7999: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1938.h: 8001: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic16f1938.h: 8003: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1938.h: 8005: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1938.h: 8007: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1938.h: 8009: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1938.h: 8011: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1938.h: 8013: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic16f1938.h: 8015: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1938.h: 8017: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1938.h: 8019: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1938.h: 8021: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1938.h: 8023: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1938.h: 8025: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1938.h: 8027: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1938.h: 8029: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1938.h: 8031: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1938.h: 8033: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1938.h: 8035: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1938.h: 8037: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1938.h: 8039: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1938.h: 8041: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1938.h: 8043: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1938.h: 8045: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1938.h: 8047: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1938.h: 8049: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1938.h: 8051: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1938.h: 8053: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1938.h: 8055: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1938.h: 8057: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1938.h: 8059: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1938.h: 8061: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1938.h: 8063: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1938.h: 8065: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1938.h: 8067: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1938.h: 8069: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1938.h: 8071: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1938.h: 8073: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1938.h: 8075: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1938.h: 8077: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1938.h: 8079: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1938.h: 8081: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1938.h: 8083: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1938.h: 8085: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1938.h: 8087: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1938.h: 8089: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1938.h: 8091: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1938.h: 8093: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1938.h: 8095: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1938.h: 8097: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1938.h: 8099: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1938.h: 8101: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1938.h: 8103: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1938.h: 8105: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1938.h: 8107: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1938.h: 8109: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1938.h: 8111: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1938.h: 8113: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1938.h: 8115: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1938.h: 8117: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1938.h: 8119: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic16f1938.h: 8121: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic16f1938.h: 8123: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic16f1938.h: 8125: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic16f1938.h: 8127: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic16f1938.h: 8129: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic16f1938.h: 8131: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1938.h: 8133: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1938.h: 8135: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1938.h: 8137: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1938.h: 8139: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1938.h: 8141: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1938.h: 8143: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1938.h: 8145: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1938.h: 8147: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1938.h: 8149: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1938.h: 8151: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1938.h: 8153: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1938.h: 8155: extern volatile __bit TRISE3 @ (((unsigned) &TRISE)*8) + 3;
[; ;pic16f1938.h: 8157: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1938.h: 8159: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1938.h: 8161: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1938.h: 8163: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1938.h: 8165: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1938.h: 8167: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1938.h: 8169: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1938.h: 8171: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1938.h: 8173: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1938.h: 8175: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1938.h: 8177: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1938.h: 8179: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1938.h: 8181: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1938.h: 8183: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1938.h: 8185: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic16f1938.h: 8187: extern volatile __bit VLCD1PE @ (((unsigned) &LCDREF)*8) + 1;
[; ;pic16f1938.h: 8189: extern volatile __bit VLCD2PE @ (((unsigned) &LCDREF)*8) + 2;
[; ;pic16f1938.h: 8191: extern volatile __bit VLCD3PE @ (((unsigned) &LCDREF)*8) + 3;
[; ;pic16f1938.h: 8193: extern volatile __bit WA @ (((unsigned) &LCDPS)*8) + 4;
[; ;pic16f1938.h: 8195: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic16f1938.h: 8197: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1938.h: 8199: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1938.h: 8201: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1938.h: 8203: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1938.h: 8205: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1938.h: 8207: extern volatile __bit WERR @ (((unsigned) &LCDCON)*8) + 5;
[; ;pic16f1938.h: 8209: extern volatile __bit WFT @ (((unsigned) &LCDPS)*8) + 7;
[; ;pic16f1938.h: 8211: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic16f1938.h: 8213: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic16f1938.h: 8215: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic16f1938.h: 8217: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic16f1938.h: 8219: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1938.h: 8221: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1938.h: 8223: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1938.h: 8225: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1938.h: 8227: extern volatile __bit WPUE3 @ (((unsigned) &WPUE)*8) + 3;
[; ;pic16f1938.h: 8229: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16f1938.h: 8231: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16f1938.h: 8233: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16f1938.h: 8235: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1938.h: 8237: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1938.h: 8239: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1938.h: 8241: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1938.h: 8243: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1938.h: 8245: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1938.h: 8247: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1938.h: 8249: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1938.h: 8251: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1938.h: 8253: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1938.h: 8255: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1938.h: 8257: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 80: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 41: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 42: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 43: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 44: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 154: extern __nonreentrant void _delay(unsigned long);
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 23: extern int errno;
[; ;stdio.h: 54: struct __prbuf
[; ;stdio.h: 55: {
[; ;stdio.h: 56: char * ptr;
[; ;stdio.h: 57: void (* func)(char);
[; ;stdio.h: 58: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern __bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 99: extern int cprintf(char *, ...);
[; ;stdio.h: 104: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 194: extern char * gets(char *);
[; ;stdio.h: 195: extern int puts(const char *);
[; ;stdio.h: 196: extern int scanf(const char *, ...);
[; ;stdio.h: 197: extern int sscanf(const char *, const char *, ...);
[; ;stdio.h: 198: extern int vprintf(const char *, va_list);
[; ;stdio.h: 199: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 200: extern int vscanf(const char *, va_list ap);
[; ;stdio.h: 201: extern int vsscanf(const char *, const char *, va_list);
[; ;stdio.h: 205: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 206: extern int printf(const char *, ...);
[; ;string.h: 22: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 23: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 24: extern void * memset(void *, int, size_t);
[; ;string.h: 35: extern char * strcat(char *, const char *);
[; ;string.h: 36: extern char * strcpy(char *, const char *);
[; ;string.h: 37: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 38: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 39: extern char * strdup(const char *);
[; ;string.h: 40: extern char * strtok(char *, const char *);
[; ;string.h: 43: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 44: extern int strcmp(const char *, const char *);
[; ;string.h: 45: extern int stricmp(const char *, const char *);
[; ;string.h: 46: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 47: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 48: extern void * memchr(const void *, int, size_t);
[; ;string.h: 49: extern size_t strcspn(const char *, const char *);
[; ;string.h: 50: extern char * strpbrk(const char *, const char *);
[; ;string.h: 51: extern size_t strspn(const char *, const char *);
[; ;string.h: 52: extern char * strstr(const char *, const char *);
[; ;string.h: 53: extern char * stristr(const char *, const char *);
[; ;string.h: 54: extern char * strerror(int);
[; ;string.h: 55: extern size_t strlen(const char *);
[; ;string.h: 56: extern char * strchr(const char *, int);
[; ;string.h: 57: extern char * strichr(const char *, int);
[; ;string.h: 58: extern char * strrchr(const char *, int);
[; ;string.h: 59: extern char * strrichr(const char *, int);
[; ;delay.h: 17: extern void delay_1us(void);
[; ;delay.h: 19: extern void delay_us(WORD count);
[; ;delay.h: 21: extern void delay_ms(WORD count);
[; ;interrupt.h: 12: extern void init_interrupt(void);
[; ;interrupt.h: 18: extern unsigned char system_run_time;
[; ;interrupt.h: 20: extern unsigned int system_time_count;
[; ;interrupt.h: 26: extern unsigned int display_lcd_time_count;
[; ;interrupt.h: 28: extern unsigned char display_lcd_flag;
[; ;interrupt.h: 30: extern unsigned char dat_flag;
[; ;led.h: 32: extern void init_led(void);
[; ;timer.h: 15: extern void init_timer1(void);
[; ;uart.h: 24: extern void init_uart1(void);
[; ;uart.h: 26: extern void uart1_send_byte(BYTE data);
[; ;uart.h: 28: extern void uart1_send_nbyte(BYTE *data,DWORD size);
[; ;uart.h: 30: extern BYTE uart1_read_byte(void);
[; ;uart.h: 32: extern void uart1_read_nbyte(BYTE *buffer,BYTE length);
[; ;uart.h: 34: extern bit handle_even_check(unsigned char databyte);
[; ;uart.h: 36: extern void handle_uart_rx_buf(void);
[; ;uart.h: 38: extern void read_run_data(void);
[; ;uart.h: 40: extern void read_sys_parameter(void);
[; ;uart.h: 42: extern void save_sys_parameter(void);
[; ;uart.h: 48: extern unsigned char uart1_rx_buf[80];
[; ;uart.h: 50: extern unsigned char uart1_tx_buf[80];
"53 D:\MCUProject\ZH-YCQ-V1.0\include\uart.h
[v _rx_frame_kind `uc ~T0 @X0 1 e ]
[; ;uart.h: 53: unsigned char rx_frame_kind;
"54
[v _tx_frame_kind `uc ~T0 @X0 1 e ]
[; ;uart.h: 54: unsigned char tx_frame_kind;
[; ;uart.h: 59: extern unsigned char uart1_time_count;
[; ;uart.h: 61: extern unsigned char uart1_receive_byte_count;
[; ;uart.h: 63: extern BOOL uart1_receive_flag;
[; ;uart.h: 68: extern unsigned char uart_send_delay_timer;
[; ;uart.h: 69: extern unsigned char uart_send_end_flag;
[; ;uart.h: 70: extern unsigned char uart_send_byte_count;
[; ;uart.h: 71: extern unsigned char*uart_send_point;
[; ;pwm.h: 16: extern void init_pwm(void);
[; ;Modbus.h: 21: extern unsigned int crc_data;
[; ;Modbus.h: 24: extern unsigned int crc16(volatile unsigned char *puchMsg, unsigned char usDataLen);
[; ;lcd12864.h: 37: extern const unsigned char yunxing_jiemian[];
[; ;lcd12864.h: 38: extern const unsigned char canshu_jiemian[];
[; ;lcd12864.h: 40: extern const unsigned char shuzi_1[];
[; ;lcd12864.h: 41: extern const unsigned char shuzi_2[];
[; ;lcd12864.h: 42: extern const unsigned char shuzi_3[];
[; ;lcd12864.h: 43: extern const unsigned char shuzi_4[];
[; ;lcd12864.h: 44: extern const unsigned char shuzi_5[];
[; ;lcd12864.h: 45: extern const unsigned char shuzi_6[];
[; ;lcd12864.h: 46: extern const unsigned char shuzi_7[];
[; ;lcd12864.h: 47: extern const unsigned char shuzi_8[];
[; ;lcd12864.h: 48: extern const unsigned char shuzi_9[];
[; ;lcd12864.h: 49: extern const unsigned char fuhao_d[];
[; ;lcd12864.h: 50: extern const unsigned char fuhao_m[];
[; ;lcd12864.h: 52: extern const unsigned char hanzi_guang[];
[; ;lcd12864.h: 53: extern const unsigned char hanzi_kong[];
[; ;lcd12864.h: 54: extern const unsigned char hanzi_dian[];
[; ;lcd12864.h: 55: extern const unsigned char hanzi_ya[];
[; ;lcd12864.h: 56: extern const unsigned char hanzi_fu[];
[; ;lcd12864.h: 57: extern const unsigned char hanzi_zai[];
[; ;lcd12864.h: 58: extern const unsigned char hanzi_liu[];
[; ;lcd12864.h: 59: extern const unsigned char hanzi_di[];
[; ;lcd12864.h: 60: extern const unsigned char hanzi_yi[];
[; ;lcd12864.h: 61: extern const unsigned char hanzi_er[];
[; ;lcd12864.h: 62: extern const unsigned char hanzi_san[];
[; ;lcd12864.h: 63: extern const unsigned char hanzi_si[];
[; ;lcd12864.h: 64: extern const unsigned char hanzi_wu[];
[; ;lcd12864.h: 65: extern const unsigned char hanzi_jie[];
[; ;lcd12864.h: 66: extern const unsigned char hanzi_duan[];
[; ;lcd12864.h: 67: extern const unsigned char hanzi_chi[];
[; ;lcd12864.h: 68: extern const unsigned char hanzi_lei[];
[; ;lcd12864.h: 69: extern const unsigned char hanzi_xing[];
[; ;lcd12864.h: 70: extern const unsigned char hanzi_shi[];
[; ;lcd12864.h: 71: extern const unsigned char hanzi_jian[];
[; ;lcd12864.h: 72: extern const unsigned char hanzi_fu1[];
[; ;lcd12864.h: 73: extern const unsigned char hanzi_shu[];
[; ;lcd12864.h: 74: extern const unsigned char hanzi_chu[];
[; ;lcd12864.h: 75: extern const unsigned char hanzi_chong[];
[; ;lcd12864.h: 76: extern const unsigned char hanzi_gong[];
[; ;lcd12864.h: 77: extern const unsigned char hanzi_zuo[];
[; ;lcd12864.h: 78: extern const unsigned char hanzi_mo[];
[; ;lcd12864.h: 79: extern const unsigned char hanzi_shi1[];
[; ;lcd12864.h: 82: extern unsigned char buf[50];
[; ;lcd12864.h: 87: extern void init_lcd(void);
[; ;lcd12864.h: 89: extern void transfer_command(unsigned char data);
[; ;lcd12864.h: 91: extern void transfer_data(unsigned char data);
[; ;lcd12864.h: 93: extern void lcd_address(unsigned char page,unsigned char column);
[; ;lcd12864.h: 95: extern void clear_screen(void);
[; ;lcd12864.h: 97: extern void full_display(unsigned char data_left,unsigned char data_right);
[; ;lcd12864.h: 99: extern void display_graphic_128x16(unsigned char page,unsigned char column,unsigned char *dp);
[; ;lcd12864.h: 101: extern void display_graphic_32x32(unsigned char page,unsigned char column,unsigned char *dp);
[; ;lcd12864.h: 103: extern void display_graphic_16x16(unsigned char page,unsigned char column,unsigned char reverse,unsigned char *dp);
[; ;lcd12864.h: 105: extern void display_graphic_8x16(unsigned char page,unsigned char column,unsigned char *dp);
[; ;lcd12864.h: 107: extern void display_graphic_8x8(unsigned char page,unsigned char column,unsigned char *dp);
[; ;lcd12864.h: 109: extern void display_string_8x16(unsigned char page,unsigned char column,unsigned char *text);
[; ;lcd12864.h: 111: extern void display_string_5x7(unsigned char page,unsigned char column,unsigned char *text);
[; ;lcd12864.h: 113: extern void disp_grap(unsigned char page,unsigned char column,unsigned char *dp);
[; ;lcd12864.h: 115: extern void disp_grap_xo(unsigned char page,unsigned char column,unsigned char *dp,unsigned char *dq);
[; ;lcd12864.h: 119: extern void display_canshu(void);
[; ;lcd12864.h: 121: extern void display_run_data(void);
[; ;beep.h: 27: extern unsigned char beep_delay_time_count;
[; ;beep.h: 32: extern void init_beep(void);
[; ;beep.h: 34: extern void BEEP_SPEAK(void);
[; ;key.h: 39: typedef enum KEY_CURRENT_STATE
[; ;key.h: 40: {
[; ;key.h: 41: KEY_UP =0x00,
[; ;key.h: 42: KEY_DOWN=0x01
[; ;key.h: 43: } KEY_STATE_NU ;
[; ;key.h: 45: typedef enum KEY_CURRENT_VALUE
[; ;key.h: 46: {
[; ;key.h: 47: KNOP =0x10,
[; ;key.h: 48: K1 =0x01,
[; ;key.h: 49: K2 =0x02,
[; ;key.h: 50: K3 =0x03,
[; ;key.h: 51: K4 =0x04,
[; ;key.h: 52: K5 =0x05,
[; ;key.h: 53: K6 =0x06,
[; ;key.h: 54: K7 =0x07,
[; ;key.h: 55: K8 =0x08,
[; ;key.h: 56: K9 =0x09,
[; ;key.h: 57: K10 =0x0A,
[; ;key.h: 58: K11 =0x0B,
[; ;key.h: 59: K12 =0x0C
[; ;key.h: 60: } KEY_VALUE_NU ;
[; ;key.h: 67: extern KEY_STATE_NU KEY_STATE;
[; ;key.h: 69: extern KEY_VALUE_NU KEY_VALUE;
[; ;key.h: 72: extern unsigned char scan_key_time_count;
[; ;key.h: 74: extern unsigned char handle_scan_key_flag;
[; ;key.h: 78: extern unsigned char menu_index_q;
[; ;key.h: 80: extern unsigned char zhuangtai_cnt;
[; ;key.h: 82: extern unsigned char canshu_cnt;
[; ;key.h: 84: extern unsigned char key1_time_count;
[; ;key.h: 86: extern unsigned char canshu_1_weizhi;
[; ;key.h: 88: extern unsigned char canshu_2_weizhi;
[; ;key.h: 90: extern unsigned char canshu_3_weizhi;
[; ;key.h: 92: extern unsigned char canshu_4_weizhi;
[; ;key.h: 94: extern unsigned char canshu_5_weizhi;
[; ;key.h: 96: extern unsigned char canshu_6_weizhi;
[; ;key.h: 98: extern unsigned char canshu_7_weizhi;
[; ;key.h: 100: extern unsigned char canshu_8_weizhi;
[; ;key.h: 102: extern unsigned char canshu_9_weizhi;
[; ;key.h: 104: extern unsigned char canshu_10_weizhi;
[; ;key.h: 106: extern unsigned char canshu_11_weizhi;
[; ;key.h: 108: extern unsigned char canshu_12_weizhi;
[; ;key.h: 110: extern unsigned char canshu_13_weizhi;
[; ;key.h: 112: extern unsigned char canshu_14_weizhi;
[; ;key.h: 114: extern unsigned char poll_time_enable;
[; ;key.h: 116: extern unsigned char poll_task_flag;
[; ;key.h: 118: extern unsigned int poll_time_count;
[; ;key.h: 120: extern unsigned char set_status;
[; ;key.h: 122: extern unsigned char work_mode;
[; ;key.h: 124: extern unsigned char day_index;
[; ;key.h: 135: extern void init_key(void);
[; ;key.h: 137: extern void scan_key_value(void);
[; ;ird_remote.h: 8: extern float p_v;
[; ;ird_remote.h: 10: extern float b_v;
[; ;ird_remote.h: 12: extern float load_v;
[; ;ird_remote.h: 14: extern float charge_I;
[; ;ird_remote.h: 16: extern float load_I;
[; ;ird_remote.h: 18: extern unsigned char sys_mode;
[; ;ird_remote.h: 20: extern unsigned int charge_current_value;
[; ;ird_remote.h: 22: extern unsigned int discharge_current_value;
[; ;ird_remote.h: 24: extern unsigned int temperature_value;
[; ;ird_remote.h: 26: extern float light_pv;
[; ;ird_remote.h: 28: extern float load_cc_I;
[; ;ird_remote.h: 31: extern unsigned char step_01_load_percent;
[; ;ird_remote.h: 33: extern unsigned char step_02_load_percent;
[; ;ird_remote.h: 35: extern unsigned char step_03_load_percent;
[; ;ird_remote.h: 37: extern unsigned char step_04_load_percent;
[; ;ird_remote.h: 39: extern unsigned char step_05_load_percent;
[; ;ird_remote.h: 41: extern unsigned char step_01_time_limit;
[; ;ird_remote.h: 43: extern unsigned char step_02_time_limit;
[; ;ird_remote.h: 45: extern unsigned char step_03_time_limit;
[; ;ird_remote.h: 47: extern unsigned char step_04_time_limit;
[; ;ird_remote.h: 49: extern unsigned char step_05_time_limit;
[; ;ird_remote.h: 51: extern unsigned char bt_id;
[; ;ird_remote.h: 53: extern unsigned char light_time;
[; ;ird_remote.h: 56: extern float bt_00_hv;
[; ;ird_remote.h: 57: extern float bt_00_lv;
[; ;ird_remote.h: 59: extern float bt_01_hv;
[; ;ird_remote.h: 60: extern float bt_01_lv;
[; ;ird_remote.h: 62: extern float bt_02_hv;
[; ;ird_remote.h: 63: extern float bt_02_lv;
[; ;ird_remote.h: 65: extern float bt_03_hv;
[; ;ird_remote.h: 66: extern float bt_03_lv;
[; ;ird_remote.h: 68: extern float bt_04_hv;
[; ;ird_remote.h: 69: extern float bt_04_lv;
[; ;ird_remote.h: 71: extern float bt_05_hv;
[; ;ird_remote.h: 72: extern float bt_05_lv;
[; ;ird_remote.h: 74: extern float bt_06_hv;
[; ;ird_remote.h: 75: extern float bt_06_lv;
[; ;ird_remote.h: 77: extern float bt_07_hv;
[; ;ird_remote.h: 78: extern float bt_07_lv;
[; ;ird_remote.h: 80: extern float bt_dy[16];
[; ;ird_remote.h: 87: extern void read_param_eeprom(void);
[; ;userdefine.h: 62: extern unsigned int system_power_on_time_count;
"15 D:\MCUProject\ZH-YCQ-V1.0\src\key.c
[v _KEY_STATE `E3861 ~T0 @X0 1 e ]
[i _KEY_STATE
-> . `E3861 0 `E3861
]
[; ;key.c: 15: KEY_STATE_NU KEY_STATE =KEY_UP;
"17
[v _KEY_VALUE `E3865 ~T0 @X0 1 e ]
[i _KEY_VALUE
-> . `E3865 0 `E3865
]
[; ;key.c: 17: KEY_VALUE_NU KEY_VALUE =KNOP;
"20
[v _scan_key_time_count `uc ~T0 @X0 1 e ]
[i _scan_key_time_count
-> -> 0 `i `uc
]
[; ;key.c: 20: unsigned char scan_key_time_count=0x00;
"22
[v _handle_scan_key_flag `uc ~T0 @X0 1 e ]
[i _handle_scan_key_flag
-> -> 0 `i `uc
]
[; ;key.c: 22: unsigned char handle_scan_key_flag=0x00;
"26
[v _menu_index_q `uc ~T0 @X0 1 e ]
[i _menu_index_q
-> -> 0 `i `uc
]
[; ;key.c: 26: unsigned char menu_index_q=0x00;
"28
[v _zhuangtai_cnt `uc ~T0 @X0 1 e ]
[i _zhuangtai_cnt
-> -> 0 `i `uc
]
[; ;key.c: 28: unsigned char zhuangtai_cnt=0x00;
"30
[v _canshu_cnt `uc ~T0 @X0 1 e ]
[i _canshu_cnt
-> -> 0 `i `uc
]
[; ;key.c: 30: unsigned char canshu_cnt = 0x00;
"32
[v _key1_time_count `uc ~T0 @X0 1 e ]
[i _key1_time_count
-> -> 0 `i `uc
]
[; ;key.c: 32: unsigned char key1_time_count=0x00;
"34
[v _canshu_1_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_1_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 34: unsigned char canshu_1_weizhi=0x00;
"36
[v _canshu_2_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_2_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 36: unsigned char canshu_2_weizhi=0x00;
"38
[v _canshu_3_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_3_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 38: unsigned char canshu_3_weizhi=0x00;
"40
[v _canshu_4_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_4_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 40: unsigned char canshu_4_weizhi=0x00;
"42
[v _canshu_5_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_5_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 42: unsigned char canshu_5_weizhi=0x00;
"44
[v _canshu_6_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_6_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 44: unsigned char canshu_6_weizhi=0x00;
"46
[v _canshu_7_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_7_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 46: unsigned char canshu_7_weizhi=0x00;
"48
[v _canshu_8_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_8_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 48: unsigned char canshu_8_weizhi=0x00;
"50
[v _canshu_9_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_9_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 50: unsigned char canshu_9_weizhi=0x00;
"52
[v _canshu_10_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_10_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 52: unsigned char canshu_10_weizhi=0x00;
"54
[v _canshu_11_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_11_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 54: unsigned char canshu_11_weizhi=0x00;
"56
[v _canshu_12_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_12_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 56: unsigned char canshu_12_weizhi=0x00;
"58
[v _canshu_13_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_13_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 58: unsigned char canshu_13_weizhi=0x00;
"60
[v _canshu_14_weizhi `uc ~T0 @X0 1 e ]
[i _canshu_14_weizhi
-> -> 0 `i `uc
]
[; ;key.c: 60: unsigned char canshu_14_weizhi=0x00;
"62
[v _poll_time_enable `uc ~T0 @X0 1 e ]
[i _poll_time_enable
-> -> 0 `i `uc
]
[; ;key.c: 62: unsigned char poll_time_enable=0x00;
"64
[v _poll_task_flag `uc ~T0 @X0 1 e ]
[i _poll_task_flag
-> -> 0 `i `uc
]
[; ;key.c: 64: unsigned char poll_task_flag=0x00;
"66
[v _poll_time_count `ui ~T0 @X0 1 e ]
[i _poll_time_count
-> -> 0 `i `ui
]
[; ;key.c: 66: unsigned int poll_time_count=0x00;
"68
[v _set_status `uc ~T0 @X0 1 e ]
[i _set_status
-> -> 0 `i `uc
]
[; ;key.c: 68: unsigned char set_status=0x00;
"70
[v _work_mode `uc ~T0 @X0 1 e ]
[i _work_mode
-> -> 0 `i `uc
]
[; ;key.c: 70: unsigned char work_mode=0x00;
"72
[v _day_index `uc ~T0 @X0 1 e ]
[i _day_index
-> -> 0 `i `uc
]
[; ;key.c: 72: unsigned char day_index=0x00;
"83
[v _init_key `(v ~T0 @X0 1 ef ]
"84
{
[; ;key.c: 83: void init_key(void)
[; ;key.c: 84: {
[e :U _init_key ]
[f ]
[; ;key.c: 85: (TRISBbits.TRISB3) = 1;
"85
[e = . . _TRISBbits 0 3 -> -> 1 `i `uc ]
[; ;key.c: 86: (TRISBbits.TRISB0) = 1;
"86
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
[; ;key.c: 87: (TRISCbits.TRISC4) = 1;
"87
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
[; ;key.c: 88: (TRISBbits.TRISB4) = 1;
"88
[e = . . _TRISBbits 0 4 -> -> 1 `i `uc ]
[; ;key.c: 89: (TRISBbits.TRISB1) = 1;
"89
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;key.c: 90: (TRISAbits.TRISA1) = 1;
"90
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;key.c: 91: (TRISBbits.TRISB5) = 1;
"91
[e = . . _TRISBbits 0 5 -> -> 1 `i `uc ]
[; ;key.c: 92: (TRISBbits.TRISB2) = 1;
"92
[e = . . _TRISBbits 0 2 -> -> 1 `i `uc ]
[; ;key.c: 93: (TRISAbits.TRISA2) = 1;
"93
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;key.c: 94: (TRISBbits.TRISB6) = 1;
"94
[e = . . _TRISBbits 0 6 -> -> 1 `i `uc ]
[; ;key.c: 95: (TRISBbits.TRISB7) = 1;
"95
[e = . . _TRISBbits 0 7 -> -> 1 `i `uc ]
[; ;key.c: 96: (TRISAbits.TRISA7) = 1;
"96
[e = . . _TRISAbits 0 7 -> -> 1 `i `uc ]
[; ;key.c: 98: }
"98
[e :UE 382 ]
}
"106
[v _scan_key_value `(v ~T0 @X0 1 ef ]
"107
{
[; ;key.c: 106: void scan_key_value(void)
[; ;key.c: 107: {
[e :U _scan_key_value ]
[f ]
"108
[v _key_temp `ui ~T0 @X0 1 a ]
[; ;key.c: 108: unsigned int key_temp;
[; ;key.c: 110: key_temp=0x00;
"110
[e = _key_temp -> -> 0 `i `ui ]
[; ;key.c: 112: key_temp=(key_temp<<1)|(PORTBbits.RB3);
"112
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTBbits 0 3 `ui ]
[; ;key.c: 114: key_temp=(key_temp<<1)|(PORTBbits.RB0);
"114
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTBbits 0 0 `ui ]
[; ;key.c: 116: key_temp=(key_temp<<1)|(PORTCbits.RC4);
"116
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTCbits 0 4 `ui ]
[; ;key.c: 118: key_temp=(key_temp<<1)|(PORTBbits.RB4);
"118
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTBbits 0 4 `ui ]
[; ;key.c: 120: key_temp=(key_temp<<1)|(PORTBbits.RB1);
"120
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTBbits 0 1 `ui ]
[; ;key.c: 122: key_temp=(key_temp<<1)|(PORTAbits.RA1);
"122
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTAbits 0 1 `ui ]
[; ;key.c: 124: key_temp=(key_temp<<1)|(PORTBbits.RB5);
"124
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTBbits 0 5 `ui ]
[; ;key.c: 126: key_temp=(key_temp<<1)|(PORTBbits.RB2);
"126
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTBbits 0 2 `ui ]
[; ;key.c: 128: key_temp=(key_temp<<1)|(PORTAbits.RA2);
"128
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTAbits 0 2 `ui ]
[; ;key.c: 130: key_temp=(key_temp<<1)|(PORTBbits.RB6);
"130
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTBbits 0 6 `ui ]
[; ;key.c: 132: key_temp=(key_temp<<1)|(PORTBbits.RB7);
"132
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTBbits 0 7 `ui ]
[; ;key.c: 134: key_temp=(key_temp<<1)|(PORTAbits.RA7);
"134
[e = _key_temp | << _key_temp -> 1 `i -> . . _PORTAbits 0 7 `ui ]
[; ;key.c: 136: switch(key_temp)
"136
[e $U 385  ]
[; ;key.c: 137: {
"137
{
[; ;key.c: 138: case 0x0000: KEY_STATE =KEY_UP;break;
"138
[e :U 386 ]
[e = _KEY_STATE -> . `E3861 0 `E3861 ]
[e $U 384  ]
[; ;key.c: 140: case 0x0800: KEY_VALUE =K1;KEY_STATE =KEY_DOWN;break;
"140
[e :U 387 ]
[e = _KEY_VALUE -> . `E3865 1 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 142: case 0x0400: KEY_VALUE =K2;KEY_STATE =KEY_DOWN;break;
"142
[e :U 388 ]
[e = _KEY_VALUE -> . `E3865 2 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 144: case 0x0200: KEY_VALUE =K3;KEY_STATE =KEY_DOWN;break;
"144
[e :U 389 ]
[e = _KEY_VALUE -> . `E3865 3 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 146: case 0x0100: KEY_VALUE =K4;KEY_STATE =KEY_DOWN;break;
"146
[e :U 390 ]
[e = _KEY_VALUE -> . `E3865 4 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 148: case 0x0080: KEY_VALUE =K5;KEY_STATE =KEY_DOWN;break;
"148
[e :U 391 ]
[e = _KEY_VALUE -> . `E3865 5 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 150: case 0x0040: KEY_VALUE =K6;KEY_STATE =KEY_DOWN;break;
"150
[e :U 392 ]
[e = _KEY_VALUE -> . `E3865 6 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 152: case 0x0020: KEY_VALUE =K7;KEY_STATE =KEY_DOWN;break;
"152
[e :U 393 ]
[e = _KEY_VALUE -> . `E3865 7 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 154: case 0x0010: KEY_VALUE =K8;KEY_STATE =KEY_DOWN;break;
"154
[e :U 394 ]
[e = _KEY_VALUE -> . `E3865 8 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 156: case 0x0008: KEY_VALUE =K9;KEY_STATE =KEY_DOWN;break;
"156
[e :U 395 ]
[e = _KEY_VALUE -> . `E3865 9 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 158: case 0x0004: KEY_VALUE =K10;KEY_STATE =KEY_DOWN;break;
"158
[e :U 396 ]
[e = _KEY_VALUE -> . `E3865 10 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 160: case 0x0002: KEY_VALUE =K11;KEY_STATE =KEY_DOWN;break;
"160
[e :U 397 ]
[e = _KEY_VALUE -> . `E3865 11 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 162: case 0x0001: KEY_VALUE =K12;KEY_STATE =KEY_DOWN;break;
"162
[e :U 398 ]
[e = _KEY_VALUE -> . `E3865 12 `E3865 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
[; ;key.c: 164: default: KEY_STATE =KEY_DOWN;break;
"164
[e :U 399 ]
[e = _KEY_STATE -> . `E3861 1 `E3861 ]
[e $U 384  ]
"166
}
[; ;key.c: 166: }
[e $U 384  ]
"136
[e :U 385 ]
[e [\ _key_temp , $ -> -> 0 `i `ui 386
 , $ -> -> 2048 `i `ui 387
 , $ -> -> 1024 `i `ui 388
 , $ -> -> 512 `i `ui 389
 , $ -> -> 256 `i `ui 390
 , $ -> -> 128 `i `ui 391
 , $ -> -> 64 `i `ui 392
 , $ -> -> 32 `i `ui 393
 , $ -> -> 16 `i `ui 394
 , $ -> -> 8 `i `ui 395
 , $ -> -> 4 `i `ui 396
 , $ -> -> 2 `i `ui 397
 , $ -> -> 1 `i `ui 398
 399 ]
"166
[e :U 384 ]
[; ;key.c: 169: if(KEY_STATE==KEY_UP)
"169
[e $ ! == -> _KEY_STATE `i -> . `E3861 0 `i 400  ]
[; ;key.c: 170: {
"170
{
[; ;key.c: 171: if(KEY_VALUE!=KNOP)
"171
[e $ ! != -> _KEY_VALUE `i -> . `E3865 0 `i 401  ]
[; ;key.c: 172: {
"172
{
[; ;key.c: 173: switch(KEY_VALUE)
"173
[e $U 403  ]
[; ;key.c: 174: {
"174
{
[; ;key.c: 175: case K9:(LATAbits.LATA5 ^= 0x01); break;
"175
[e :U 404 ]
[e =^ . . _LATAbits 0 5 -> -> 1 `i `uc ]
[e $U 402  ]
[; ;key.c: 177: case K10:
"177
[e :U 405 ]
[; ;key.c: 178: work_mode^=0x01;
"178
[e =^ _work_mode -> -> 1 `i `uc ]
[; ;key.c: 180: menu_index_q=0x01;
"180
[e = _menu_index_q -> -> 1 `i `uc ]
[; ;key.c: 182: poll_time_enable=0x00;
"182
[e = _poll_time_enable -> -> 0 `i `uc ]
[; ;key.c: 184: poll_time_count=0x00;
"184
[e = _poll_time_count -> -> 0 `i `ui ]
[; ;key.c: 186: poll_task_flag=0x00;
"186
[e = _poll_task_flag -> -> 0 `i `uc ]
[; ;key.c: 188: zhuangtai_cnt = 0x02;
"188
[e = _zhuangtai_cnt -> -> 2 `i `uc ]
[; ;key.c: 191: if(work_mode==0x00)
"191
[e $ ! == -> _work_mode `i -> 0 `i 406  ]
[; ;key.c: 192: {
"192
{
[; ;key.c: 194: tx_frame_kind=0x06;
"194
[e = _tx_frame_kind -> -> 6 `i `uc ]
[; ;key.c: 196: uart1_tx_buf[0]=0x55;
"196
[e = *U + &U _uart1_tx_buf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 85 `i `uc ]
[; ;key.c: 198: uart1_tx_buf[1]=0xA6;
"198
[e = *U + &U _uart1_tx_buf * -> -> -> 1 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 166 `i `uc ]
[; ;key.c: 200: crc_data=crc16(&uart1_tx_buf[1],1);
"200
[e = _crc_data ( _crc16 (2 , -> &U *U + &U _uart1_tx_buf * -> -> -> 1 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux `*Vuc -> -> 1 `i `uc ]
[; ;key.c: 202: uart1_tx_buf[2]=crc_data/256;
"202
[e = *U + &U _uart1_tx_buf * -> -> -> 2 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> / _crc_data -> -> 256 `i `ui `uc ]
[; ;key.c: 204: uart1_tx_buf[3]=crc_data%256;
"204
[e = *U + &U _uart1_tx_buf * -> -> -> 3 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> % _crc_data -> -> 256 `i `ui `uc ]
[; ;key.c: 206: uart1_tx_buf[4]=0xAA;
"206
[e = *U + &U _uart1_tx_buf * -> -> -> 4 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 170 `i `uc ]
[; ;key.c: 208: uart1_send_nbyte(uart1_tx_buf,5);
"208
[e ( _uart1_send_nbyte (2 , &U _uart1_tx_buf -> -> -> 5 `i `l `ul ]
"211
}
[e :U 406 ]
[; ;key.c: 211: }
[; ;key.c: 212: clear_screen();
"212
[e ( _clear_screen ..  ]
[; ;key.c: 213: display_run_data();
"213
[e ( _display_run_data ..  ]
[; ;key.c: 215: break;
"215
[e $U 402  ]
[; ;key.c: 218: case K11:
"218
[e :U 407 ]
[; ;key.c: 219: if(work_mode==0x01)
"219
[e $ ! == -> _work_mode `i -> 1 `i 408  ]
[; ;key.c: 220: {
"220
{
[; ;key.c: 221: menu_index_q=0x01;
"221
[e = _menu_index_q -> -> 1 `i `uc ]
[; ;key.c: 223: poll_time_enable=0x00;
"223
[e = _poll_time_enable -> -> 0 `i `uc ]
[; ;key.c: 225: poll_time_count=0x00;
"225
[e = _poll_time_count -> -> 0 `i `ui ]
[; ;key.c: 227: poll_task_flag=0x00;
"227
[e = _poll_task_flag -> -> 0 `i `uc ]
[; ;key.c: 229: tx_frame_kind=0x04;
"229
[e = _tx_frame_kind -> -> 4 `i `uc ]
[; ;key.c: 231: uart1_tx_buf[0]=0x55;
"231
[e = *U + &U _uart1_tx_buf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 85 `i `uc ]
[; ;key.c: 233: uart1_tx_buf[1]=0xA4;
"233
[e = *U + &U _uart1_tx_buf * -> -> -> 1 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 164 `i `uc ]
[; ;key.c: 235: crc_data=crc16(&uart1_tx_buf[1],1);
"235
[e = _crc_data ( _crc16 (2 , -> &U *U + &U _uart1_tx_buf * -> -> -> 1 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux `*Vuc -> -> 1 `i `uc ]
[; ;key.c: 237: uart1_tx_buf[2]=crc_data/256;
"237
[e = *U + &U _uart1_tx_buf * -> -> -> 2 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> / _crc_data -> -> 256 `i `ui `uc ]
[; ;key.c: 239: uart1_tx_buf[3]=crc_data%256;
"239
[e = *U + &U _uart1_tx_buf * -> -> -> 3 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> % _crc_data -> -> 256 `i `ui `uc ]
[; ;key.c: 241: uart1_tx_buf[4]=0xAA;
"241
[e = *U + &U _uart1_tx_buf * -> -> -> 4 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 170 `i `uc ]
[; ;key.c: 243: uart1_send_nbyte(uart1_tx_buf,5);
"243
[e ( _uart1_send_nbyte (2 , &U _uart1_tx_buf -> -> -> 5 `i `l `ul ]
[; ;key.c: 245: clear_screen();
"245
[e ( _clear_screen ..  ]
[; ;key.c: 246: display_run_data();
"246
[e ( _display_run_data ..  ]
"247
}
[e :U 408 ]
[; ;key.c: 247: }
[; ;key.c: 248: break;
"248
[e $U 402  ]
[; ;key.c: 250: case K12:
"250
[e :U 409 ]
[; ;key.c: 252: if(work_mode==0x01)
"252
[e $ ! == -> _work_mode `i -> 1 `i 410  ]
[; ;key.c: 253: {
"253
{
[; ;key.c: 254: menu_index_q=0x01;
"254
[e = _menu_index_q -> -> 1 `i `uc ]
[; ;key.c: 256: poll_time_enable=0x00;
"256
[e = _poll_time_enable -> -> 0 `i `uc ]
[; ;key.c: 258: poll_time_count=0x00;
"258
[e = _poll_time_count -> -> 0 `i `ui ]
[; ;key.c: 260: poll_task_flag=0x00;
"260
[e = _poll_task_flag -> -> 0 `i `uc ]
[; ;key.c: 262: tx_frame_kind=0x05;
"262
[e = _tx_frame_kind -> -> 5 `i `uc ]
[; ;key.c: 264: uart1_tx_buf[0]=0x55;
"264
[e = *U + &U _uart1_tx_buf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 85 `i `uc ]
[; ;key.c: 266: uart1_tx_buf[1]=0xA5;
"266
[e = *U + &U _uart1_tx_buf * -> -> -> 1 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 165 `i `uc ]
[; ;key.c: 268: crc_data=crc16(&uart1_tx_buf[1],1);
"268
[e = _crc_data ( _crc16 (2 , -> &U *U + &U _uart1_tx_buf * -> -> -> 1 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux `*Vuc -> -> 1 `i `uc ]
[; ;key.c: 270: uart1_tx_buf[2]=crc_data/256;
"270
[e = *U + &U _uart1_tx_buf * -> -> -> 2 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> / _crc_data -> -> 256 `i `ui `uc ]
[; ;key.c: 272: uart1_tx_buf[3]=crc_data%256;
"272
[e = *U + &U _uart1_tx_buf * -> -> -> 3 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> % _crc_data -> -> 256 `i `ui `uc ]
[; ;key.c: 274: uart1_tx_buf[4]=0xAA;
"274
[e = *U + &U _uart1_tx_buf * -> -> -> 4 `i `ui `ux -> -> # *U &U _uart1_tx_buf `ui `ux -> -> 170 `i `uc ]
[; ;key.c: 276: uart1_send_nbyte(uart1_tx_buf,5);
"276
[e ( _uart1_send_nbyte (2 , &U _uart1_tx_buf -> -> -> 5 `i `l `ul ]
[; ;key.c: 278: clear_screen();
"278
[e ( _clear_screen ..  ]
[; ;key.c: 279: display_run_data();
"279
[e ( _display_run_data ..  ]
"280
}
[e :U 410 ]
[; ;key.c: 280: }
[; ;key.c: 281: break;
"281
[e $U 402  ]
[; ;key.c: 283: case K7:
"283
[e :U 411 ]
[; ;key.c: 284: menu_index_q = 0x01;
"284
[e = _menu_index_q -> -> 1 `i `uc ]
[; ;key.c: 286: poll_time_enable= 0x01;
"286
[e = _poll_time_enable -> -> 1 `i `uc ]
[; ;key.c: 288: zhuangtai_cnt = 0x01;
"288
[e = _zhuangtai_cnt -> -> 1 `i `uc ]
[; ;key.c: 291: clear_screen();
"291
[e ( _clear_screen ..  ]
[; ;key.c: 292: display_run_data();
"292
[e ( _display_run_data ..  ]
[; ;key.c: 294: break;
"294
[e $U 402  ]
[; ;key.c: 296: case K6:
"296
[e :U 412 ]
[; ;key.c: 297: {
"297
{
[; ;key.c: 298: menu_index_q=0x02;
"298
[e = _menu_index_q -> -> 2 `i `uc ]
[; ;key.c: 300: poll_time_enable=0x00;
"300
[e = _poll_time_enable -> -> 0 `i `uc ]
[; ;key.c: 302: poll_time_count=0x00;
"302
[e = _poll_time_count -> -> 0 `i `ui ]
[; ;key.c: 304: poll_task_flag=0x00;
"304
[e = _poll_task_flag -> -> 0 `i `uc ]
[; ;key.c: 307: canshu_cnt = 1;
"307
[e = _canshu_cnt -> -> 1 `i `uc ]
[; ;key.c: 310: save_sys_parameter();
"310
[e ( _save_sys_parameter ..  ]
[; ;key.c: 313: clear_screen();
"313
[e ( _clear_screen ..  ]
[; ;key.c: 314: display_canshu();
"314
[e ( _display_canshu ..  ]
"316
}
[; ;key.c: 316: }
[; ;key.c: 318: break;
"318
[e $U 402  ]
[; ;key.c: 320: case K4:
"320
[e :U 413 ]
[; ;key.c: 321: {
"321
{
[; ;key.c: 322: menu_index_q=0x01;
"322
[e = _menu_index_q -> -> 1 `i `uc ]
[; ;key.c: 324: poll_time_count=0x00;
"324
[e = _poll_time_count -> -> 0 `i `ui ]
[; ;key.c: 326: poll_task_flag=0x00;
"326
[e = _poll_task_flag -> -> 0 `i `uc ]
[; ;key.c: 330: read_run_data();
"330
[e ( _read_run_data ..  ]
[; ;key.c: 334: zhuangtai_cnt = zhuangtai_cnt+1;
"334
[e = _zhuangtai_cnt -> + -> _zhuangtai_cnt `i -> 1 `i `uc ]
[; ;key.c: 336: zhuangtai_cnt = zhuangtai_cnt%4;
"336
[e = _zhuangtai_cnt -> % -> _zhuangtai_cnt `i -> 4 `i `uc ]
[; ;key.c: 338: clear_screen();
"338
[e ( _clear_screen ..  ]
[; ;key.c: 339: display_run_data();
"339
[e ( _display_run_data ..  ]
"341
}
[; ;key.c: 341: }
[; ;key.c: 343: break;
"343
[e $U 402  ]
[; ;key.c: 345: case K5:
"345
[e :U 414 ]
[; ;key.c: 346: {
"346
{
[; ;key.c: 347: menu_index_q=0x02;
"347
[e = _menu_index_q -> -> 2 `i `uc ]
[; ;key.c: 349: poll_time_enable=0x00;
"349
[e = _poll_time_enable -> -> 0 `i `uc ]
[; ;key.c: 351: poll_time_count=0x00;
"351
[e = _poll_time_count -> -> 0 `i `ui ]
[; ;key.c: 353: poll_task_flag=0x00;
"353
[e = _poll_task_flag -> -> 0 `i `uc ]
[; ;key.c: 357: read_sys_parameter();
"357
[e ( _read_sys_parameter ..  ]
[; ;key.c: 361: canshu_cnt = canshu_cnt+1;
"361
[e = _canshu_cnt -> + -> _canshu_cnt `i -> 1 `i `uc ]
[; ;key.c: 363: canshu_cnt = canshu_cnt%3;
"363
[e = _canshu_cnt -> % -> _canshu_cnt `i -> 3 `i `uc ]
[; ;key.c: 367: clear_screen();
"367
[e ( _clear_screen ..  ]
[; ;key.c: 368: display_canshu();
"368
[e ( _display_canshu ..  ]
"372
}
[; ;key.c: 372: }
[; ;key.c: 374: break;
"374
[e $U 402  ]
[; ;key.c: 376: case K8:
"376
[e :U 415 ]
[; ;key.c: 377: if(menu_index_q==0x02)
"377
[e $ ! == -> _menu_index_q `i -> 2 `i 416  ]
[; ;key.c: 378: {
"378
{
[; ;key.c: 379: menu_index_q=0x03;
"379
[e = _menu_index_q -> -> 3 `i `uc ]
[; ;key.c: 381: if(canshu_cnt==1)
"381
[e $ ! == -> _canshu_cnt `i -> 1 `i 417  ]
[; ;key.c: 382: {
"382
{
[; ;key.c: 383: canshu_1_weizhi=0x00;
"383
[e = _canshu_1_weizhi -> -> 0 `i `uc ]
"384
}
[; ;key.c: 384: }
[e $U 418  ]
"385
[e :U 417 ]
[; ;key.c: 385: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 419  ]
[; ;key.c: 386: {
"386
{
[; ;key.c: 387: canshu_5_weizhi=0x00;
"387
[e = _canshu_5_weizhi -> -> 0 `i `uc ]
"388
}
[; ;key.c: 388: }
[e $U 420  ]
"389
[e :U 419 ]
[; ;key.c: 389: else
[; ;key.c: 390: {
"390
{
[; ;key.c: 391: canshu_11_weizhi=0x00;
"391
[e = _canshu_11_weizhi -> -> 0 `i `uc ]
"392
}
[e :U 420 ]
[e :U 418 ]
"395
}
[; ;key.c: 392: }
[; ;key.c: 395: }
[e $U 421  ]
"396
[e :U 416 ]
[; ;key.c: 396: else if(menu_index_q==0x03)
[e $ ! == -> _menu_index_q `i -> 3 `i 422  ]
[; ;key.c: 397: {
"397
{
[; ;key.c: 399: if(canshu_cnt==1)
"399
[e $ ! == -> _canshu_cnt `i -> 1 `i 423  ]
[; ;key.c: 400: {
"400
{
[; ;key.c: 401: canshu_1_weizhi++;
"401
[e ++ _canshu_1_weizhi -> -> 1 `i `uc ]
[; ;key.c: 403: if(light_pv>=1000)
"403
[e $ ! >= _light_pv -> -> 1000 `i `f 424  ]
[; ;key.c: 404: {
"404
{
[; ;key.c: 405: canshu_1_weizhi=canshu_1_weizhi%4;
"405
[e = _canshu_1_weizhi -> % -> _canshu_1_weizhi `i -> 4 `i `uc ]
"406
}
[; ;key.c: 406: }
[e $U 425  ]
"407
[e :U 424 ]
[; ;key.c: 407: else
[; ;key.c: 408: {
"408
{
[; ;key.c: 409: canshu_1_weizhi=canshu_1_weizhi%3;
"409
[e = _canshu_1_weizhi -> % -> _canshu_1_weizhi `i -> 3 `i `uc ]
"410
}
[e :U 425 ]
"411
}
[; ;key.c: 410: }
[; ;key.c: 411: }
[e $U 426  ]
"412
[e :U 423 ]
[; ;key.c: 412: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 427  ]
[; ;key.c: 413: {
"413
{
[; ;key.c: 414: canshu_5_weizhi++;
"414
[e ++ _canshu_5_weizhi -> -> 1 `i `uc ]
[; ;key.c: 416: if(step_02_load_percent>=10)
"416
[e $ ! >= -> _step_02_load_percent `i -> 10 `i 428  ]
[; ;key.c: 417: {
"417
{
[; ;key.c: 418: canshu_5_weizhi=canshu_5_weizhi%2;
"418
[e = _canshu_5_weizhi -> % -> _canshu_5_weizhi `i -> 2 `i `uc ]
"419
}
[; ;key.c: 419: }
[e $U 429  ]
"420
[e :U 428 ]
[; ;key.c: 420: else
[; ;key.c: 421: {
"421
{
[; ;key.c: 422: canshu_5_weizhi=canshu_5_weizhi%1;
"422
[e = _canshu_5_weizhi -> % -> _canshu_5_weizhi `i -> 1 `i `uc ]
"423
}
[e :U 429 ]
"425
}
[; ;key.c: 423: }
[; ;key.c: 425: }
[e $U 430  ]
"426
[e :U 427 ]
[; ;key.c: 426: else
[; ;key.c: 427: {
"427
{
[; ;key.c: 428: canshu_11_weizhi++;
"428
[e ++ _canshu_11_weizhi -> -> 1 `i `uc ]
[; ;key.c: 430: if(step_05_load_percent>=10)
"430
[e $ ! >= -> _step_05_load_percent `i -> 10 `i 431  ]
[; ;key.c: 431: {
"431
{
[; ;key.c: 432: canshu_11_weizhi=canshu_11_weizhi%2;
"432
[e = _canshu_11_weizhi -> % -> _canshu_11_weizhi `i -> 2 `i `uc ]
"433
}
[; ;key.c: 433: }
[e $U 432  ]
"434
[e :U 431 ]
[; ;key.c: 434: else
[; ;key.c: 435: {
"435
{
[; ;key.c: 436: canshu_11_weizhi=canshu_11_weizhi%1;
"436
[e = _canshu_11_weizhi -> % -> _canshu_11_weizhi `i -> 1 `i `uc ]
"437
}
[e :U 432 ]
"438
}
[e :U 430 ]
[e :U 426 ]
"441
}
[; ;key.c: 437: }
[; ;key.c: 438: }
[; ;key.c: 441: }
[e $U 433  ]
"442
[e :U 422 ]
[; ;key.c: 442: else if(menu_index_q==0x04)
[e $ ! == -> _menu_index_q `i -> 4 `i 434  ]
[; ;key.c: 443: {
"443
{
[; ;key.c: 444: menu_index_q=0x05;
"444
[e = _menu_index_q -> -> 5 `i `uc ]
[; ;key.c: 446: if(canshu_cnt==1)
"446
[e $ ! == -> _canshu_cnt `i -> 1 `i 435  ]
[; ;key.c: 447: {
"447
{
[; ;key.c: 448: canshu_2_weizhi=0x00;
"448
[e = _canshu_2_weizhi -> -> 0 `i `uc ]
"449
}
[; ;key.c: 449: }
[e $U 436  ]
"450
[e :U 435 ]
[; ;key.c: 450: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 437  ]
[; ;key.c: 451: {
"451
{
[; ;key.c: 452: canshu_6_weizhi=0x00;
"452
[e = _canshu_6_weizhi -> -> 0 `i `uc ]
"453
}
[; ;key.c: 453: }
[e $U 438  ]
"454
[e :U 437 ]
[; ;key.c: 454: else
[; ;key.c: 455: {
"455
{
[; ;key.c: 456: canshu_12_weizhi=0x00;
"456
[e = _canshu_12_weizhi -> -> 0 `i `uc ]
"457
}
[e :U 438 ]
[e :U 436 ]
"458
}
[; ;key.c: 457: }
[; ;key.c: 458: }
[e $U 439  ]
"459
[e :U 434 ]
[; ;key.c: 459: else if(menu_index_q==0x05)
[e $ ! == -> _menu_index_q `i -> 5 `i 440  ]
[; ;key.c: 460: {
"460
{
[; ;key.c: 461: if(canshu_cnt==1)
"461
[e $ ! == -> _canshu_cnt `i -> 1 `i 441  ]
[; ;key.c: 462: {
"462
{
[; ;key.c: 463: canshu_2_weizhi++;
"463
[e ++ _canshu_2_weizhi -> -> 1 `i `uc ]
[; ;key.c: 465: if(load_cc_I>=1000)
"465
[e $ ! >= _load_cc_I -> -> 1000 `i `f 442  ]
[; ;key.c: 466: {
"466
{
[; ;key.c: 467: canshu_2_weizhi=canshu_2_weizhi%4;
"467
[e = _canshu_2_weizhi -> % -> _canshu_2_weizhi `i -> 4 `i `uc ]
"468
}
[; ;key.c: 468: }
[e $U 443  ]
"469
[e :U 442 ]
[; ;key.c: 469: else
[; ;key.c: 470: {
"470
{
[; ;key.c: 471: canshu_2_weizhi=canshu_2_weizhi%3;
"471
[e = _canshu_2_weizhi -> % -> _canshu_2_weizhi `i -> 3 `i `uc ]
"472
}
[e :U 443 ]
"473
}
[; ;key.c: 472: }
[; ;key.c: 473: }
[e $U 444  ]
"474
[e :U 441 ]
[; ;key.c: 474: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 445  ]
[; ;key.c: 475: {
"475
{
[; ;key.c: 476: canshu_6_weizhi++;
"476
[e ++ _canshu_6_weizhi -> -> 1 `i `uc ]
[; ;key.c: 478: if(step_02_time_limit>=10)
"478
[e $ ! >= -> _step_02_time_limit `i -> 10 `i 446  ]
[; ;key.c: 479: {
"479
{
[; ;key.c: 480: canshu_6_weizhi=canshu_6_weizhi%2;
"480
[e = _canshu_6_weizhi -> % -> _canshu_6_weizhi `i -> 2 `i `uc ]
"481
}
[; ;key.c: 481: }
[e $U 447  ]
"482
[e :U 446 ]
[; ;key.c: 482: else
[; ;key.c: 483: {
"483
{
[; ;key.c: 484: canshu_6_weizhi=canshu_6_weizhi%1;
"484
[e = _canshu_6_weizhi -> % -> _canshu_6_weizhi `i -> 1 `i `uc ]
"485
}
[e :U 447 ]
"486
}
[; ;key.c: 485: }
[; ;key.c: 486: }
[e $U 448  ]
"487
[e :U 445 ]
[; ;key.c: 487: else
[; ;key.c: 488: {
"488
{
[; ;key.c: 489: canshu_12_weizhi++;
"489
[e ++ _canshu_12_weizhi -> -> 1 `i `uc ]
[; ;key.c: 491: if(step_05_time_limit>=10)
"491
[e $ ! >= -> _step_05_time_limit `i -> 10 `i 449  ]
[; ;key.c: 492: {
"492
{
[; ;key.c: 493: canshu_12_weizhi=canshu_12_weizhi%2;
"493
[e = _canshu_12_weizhi -> % -> _canshu_12_weizhi `i -> 2 `i `uc ]
"494
}
[; ;key.c: 494: }
[e $U 450  ]
"495
[e :U 449 ]
[; ;key.c: 495: else
[; ;key.c: 496: {
"496
{
[; ;key.c: 497: canshu_12_weizhi=canshu_12_weizhi%1;
"497
[e = _canshu_12_weizhi -> % -> _canshu_12_weizhi `i -> 1 `i `uc ]
"498
}
[e :U 450 ]
"499
}
[e :U 448 ]
[e :U 444 ]
"502
}
[; ;key.c: 498: }
[; ;key.c: 499: }
[; ;key.c: 502: }
[e $U 451  ]
"503
[e :U 440 ]
[; ;key.c: 503: else if(menu_index_q==0x06)
[e $ ! == -> _menu_index_q `i -> 6 `i 452  ]
[; ;key.c: 504: {
"504
{
[; ;key.c: 505: menu_index_q=0x07;
"505
[e = _menu_index_q -> -> 7 `i `uc ]
[; ;key.c: 507: if(canshu_cnt==1)
"507
[e $ ! == -> _canshu_cnt `i -> 1 `i 453  ]
[; ;key.c: 508: {
"508
{
[; ;key.c: 509: canshu_3_weizhi=0x00;
"509
[e = _canshu_3_weizhi -> -> 0 `i `uc ]
"510
}
[; ;key.c: 510: }
[e $U 454  ]
"511
[e :U 453 ]
[; ;key.c: 511: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 455  ]
[; ;key.c: 512: {
"512
{
[; ;key.c: 513: canshu_7_weizhi=0x00;
"513
[e = _canshu_7_weizhi -> -> 0 `i `uc ]
"514
}
[; ;key.c: 514: }
[e $U 456  ]
"515
[e :U 455 ]
[; ;key.c: 515: else
[; ;key.c: 516: {
"516
{
[; ;key.c: 517: canshu_13_weizhi=0x00;
"517
[e = _canshu_13_weizhi -> -> 0 `i `uc ]
"518
}
[e :U 456 ]
[e :U 454 ]
"519
}
[; ;key.c: 518: }
[; ;key.c: 519: }
[e $U 457  ]
"520
[e :U 452 ]
[; ;key.c: 520: else if(menu_index_q==0x07)
[e $ ! == -> _menu_index_q `i -> 7 `i 458  ]
[; ;key.c: 521: {
"521
{
[; ;key.c: 522: if(canshu_cnt==1)
"522
[e $ ! == -> _canshu_cnt `i -> 1 `i 459  ]
[; ;key.c: 523: {
"523
{
[; ;key.c: 524: canshu_3_weizhi++;
"524
[e ++ _canshu_3_weizhi -> -> 1 `i `uc ]
[; ;key.c: 526: if(step_01_load_percent>=10)
"526
[e $ ! >= -> _step_01_load_percent `i -> 10 `i 460  ]
[; ;key.c: 527: {
"527
{
[; ;key.c: 528: canshu_3_weizhi=canshu_3_weizhi%2;
"528
[e = _canshu_3_weizhi -> % -> _canshu_3_weizhi `i -> 2 `i `uc ]
"529
}
[; ;key.c: 529: }
[e $U 461  ]
"530
[e :U 460 ]
[; ;key.c: 530: else
[; ;key.c: 531: {
"531
{
[; ;key.c: 532: canshu_3_weizhi=canshu_3_weizhi%1;
"532
[e = _canshu_3_weizhi -> % -> _canshu_3_weizhi `i -> 1 `i `uc ]
"533
}
[e :U 461 ]
"534
}
[; ;key.c: 533: }
[; ;key.c: 534: }
[e $U 462  ]
"535
[e :U 459 ]
[; ;key.c: 535: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 463  ]
[; ;key.c: 536: {
"536
{
[; ;key.c: 537: canshu_7_weizhi++;
"537
[e ++ _canshu_7_weizhi -> -> 1 `i `uc ]
[; ;key.c: 539: if(step_03_load_percent>=10)
"539
[e $ ! >= -> _step_03_load_percent `i -> 10 `i 464  ]
[; ;key.c: 540: {
"540
{
[; ;key.c: 541: canshu_7_weizhi=canshu_7_weizhi%2;
"541
[e = _canshu_7_weizhi -> % -> _canshu_7_weizhi `i -> 2 `i `uc ]
"542
}
[; ;key.c: 542: }
[e $U 465  ]
"543
[e :U 464 ]
[; ;key.c: 543: else
[; ;key.c: 544: {
"544
{
[; ;key.c: 545: canshu_7_weizhi=canshu_7_weizhi%1;
"545
[e = _canshu_7_weizhi -> % -> _canshu_7_weizhi `i -> 1 `i `uc ]
"546
}
[e :U 465 ]
"547
}
[; ;key.c: 546: }
[; ;key.c: 547: }
[e $U 466  ]
"548
[e :U 463 ]
[; ;key.c: 548: else
[; ;key.c: 549: {
"549
{
[; ;key.c: 550: canshu_13_weizhi++;
"550
[e ++ _canshu_13_weizhi -> -> 1 `i `uc ]
[; ;key.c: 552: if(bt_id>=10)
"552
[e $ ! >= -> _bt_id `i -> 10 `i 467  ]
[; ;key.c: 553: {
"553
{
[; ;key.c: 554: canshu_13_weizhi=canshu_13_weizhi%2;
"554
[e = _canshu_13_weizhi -> % -> _canshu_13_weizhi `i -> 2 `i `uc ]
"555
}
[; ;key.c: 555: }
[e $U 468  ]
"556
[e :U 467 ]
[; ;key.c: 556: else
[; ;key.c: 557: {
"557
{
[; ;key.c: 558: canshu_13_weizhi=canshu_13_weizhi%1;
"558
[e = _canshu_13_weizhi -> % -> _canshu_13_weizhi `i -> 1 `i `uc ]
"559
}
[e :U 468 ]
"560
}
[e :U 466 ]
[e :U 462 ]
"562
}
[; ;key.c: 559: }
[; ;key.c: 560: }
[; ;key.c: 562: }
[e $U 469  ]
"563
[e :U 458 ]
[; ;key.c: 563: else if(menu_index_q==0x08)
[e $ ! == -> _menu_index_q `i -> 8 `i 470  ]
[; ;key.c: 564: {
"564
{
[; ;key.c: 565: menu_index_q=0x09;
"565
[e = _menu_index_q -> -> 9 `i `uc ]
[; ;key.c: 567: if(canshu_cnt==1)
"567
[e $ ! == -> _canshu_cnt `i -> 1 `i 471  ]
[; ;key.c: 568: {
"568
{
[; ;key.c: 569: canshu_4_weizhi=0x00;
"569
[e = _canshu_4_weizhi -> -> 0 `i `uc ]
"570
}
[; ;key.c: 570: }
[e $U 472  ]
"571
[e :U 471 ]
[; ;key.c: 571: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 473  ]
[; ;key.c: 572: {
"572
{
[; ;key.c: 573: canshu_8_weizhi=0x00;
"573
[e = _canshu_8_weizhi -> -> 0 `i `uc ]
"574
}
[; ;key.c: 574: }
[e $U 474  ]
"575
[e :U 473 ]
[; ;key.c: 575: else
[; ;key.c: 576: {
"576
{
[; ;key.c: 577: canshu_14_weizhi=0x00;
"577
[e = _canshu_14_weizhi -> -> 0 `i `uc ]
"578
}
[e :U 474 ]
[e :U 472 ]
"579
}
[; ;key.c: 578: }
[; ;key.c: 579: }
[e $U 475  ]
"580
[e :U 470 ]
[; ;key.c: 580: else if(menu_index_q==0x09)
[e $ ! == -> _menu_index_q `i -> 9 `i 476  ]
[; ;key.c: 581: {
"581
{
[; ;key.c: 582: if(canshu_cnt==1)
"582
[e $ ! == -> _canshu_cnt `i -> 1 `i 477  ]
[; ;key.c: 583: {
"583
{
[; ;key.c: 584: canshu_4_weizhi++;
"584
[e ++ _canshu_4_weizhi -> -> 1 `i `uc ]
[; ;key.c: 586: if(step_01_time_limit>=10)
"586
[e $ ! >= -> _step_01_time_limit `i -> 10 `i 478  ]
[; ;key.c: 587: {
"587
{
[; ;key.c: 588: canshu_4_weizhi=canshu_4_weizhi%2;
"588
[e = _canshu_4_weizhi -> % -> _canshu_4_weizhi `i -> 2 `i `uc ]
"589
}
[; ;key.c: 589: }
[e $U 479  ]
"590
[e :U 478 ]
[; ;key.c: 590: else
[; ;key.c: 591: {
"591
{
[; ;key.c: 592: canshu_4_weizhi=canshu_4_weizhi%1;
"592
[e = _canshu_4_weizhi -> % -> _canshu_4_weizhi `i -> 1 `i `uc ]
"593
}
[e :U 479 ]
"594
}
[; ;key.c: 593: }
[; ;key.c: 594: }
[e $U 480  ]
"595
[e :U 477 ]
[; ;key.c: 595: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 481  ]
[; ;key.c: 596: {
"596
{
[; ;key.c: 597: canshu_8_weizhi++;
"597
[e ++ _canshu_8_weizhi -> -> 1 `i `uc ]
[; ;key.c: 599: if(step_03_time_limit>=10)
"599
[e $ ! >= -> _step_03_time_limit `i -> 10 `i 482  ]
[; ;key.c: 600: {
"600
{
[; ;key.c: 601: canshu_8_weizhi=canshu_8_weizhi%2;
"601
[e = _canshu_8_weizhi -> % -> _canshu_8_weizhi `i -> 2 `i `uc ]
"602
}
[; ;key.c: 602: }
[e $U 483  ]
"603
[e :U 482 ]
[; ;key.c: 603: else
[; ;key.c: 604: {
"604
{
[; ;key.c: 605: canshu_8_weizhi=canshu_8_weizhi%1;
"605
[e = _canshu_8_weizhi -> % -> _canshu_8_weizhi `i -> 1 `i `uc ]
"606
}
[e :U 483 ]
"607
}
[; ;key.c: 606: }
[; ;key.c: 607: }
[e $U 484  ]
"608
[e :U 481 ]
[; ;key.c: 608: else
[; ;key.c: 609: {
"609
{
[; ;key.c: 610: canshu_14_weizhi++;
"610
[e ++ _canshu_14_weizhi -> -> 1 `i `uc ]
[; ;key.c: 612: if(light_time>=10)
"612
[e $ ! >= -> _light_time `i -> 10 `i 485  ]
[; ;key.c: 613: {
"613
{
[; ;key.c: 614: canshu_14_weizhi=canshu_14_weizhi%2;
"614
[e = _canshu_14_weizhi -> % -> _canshu_14_weizhi `i -> 2 `i `uc ]
"615
}
[; ;key.c: 615: }
[e $U 486  ]
"616
[e :U 485 ]
[; ;key.c: 616: else
[; ;key.c: 617: {
"617
{
[; ;key.c: 618: canshu_14_weizhi=canshu_14_weizhi%1;
"618
[e = _canshu_14_weizhi -> % -> _canshu_14_weizhi `i -> 1 `i `uc ]
"619
}
[e :U 486 ]
"620
}
[e :U 484 ]
[e :U 480 ]
"622
}
[; ;key.c: 619: }
[; ;key.c: 620: }
[; ;key.c: 622: }
[e $U 487  ]
"623
[e :U 476 ]
[; ;key.c: 623: else if(menu_index_q==10)
[e $ ! == -> _menu_index_q `i -> 10 `i 488  ]
[; ;key.c: 624: {
"624
{
[; ;key.c: 625: menu_index_q=11;
"625
[e = _menu_index_q -> -> 11 `i `uc ]
[; ;key.c: 627: if(canshu_cnt==1)
"627
[e $ ! == -> _canshu_cnt `i -> 1 `i 489  ]
[; ;key.c: 628: {
"628
{
[; ;key.c: 629: canshu_1_weizhi=0x00;
"629
[e = _canshu_1_weizhi -> -> 0 `i `uc ]
"630
}
[; ;key.c: 630: }
[e $U 490  ]
"631
[e :U 489 ]
[; ;key.c: 631: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 491  ]
[; ;key.c: 632: {
"632
{
[; ;key.c: 633: canshu_9_weizhi=0x00;
"633
[e = _canshu_9_weizhi -> -> 0 `i `uc ]
"634
}
[; ;key.c: 634: }
[e $U 492  ]
"635
[e :U 491 ]
[; ;key.c: 635: else
[; ;key.c: 636: {
"636
{
[; ;key.c: 637: canshu_11_weizhi=0x00;
"637
[e = _canshu_11_weizhi -> -> 0 `i `uc ]
"638
}
[e :U 492 ]
[e :U 490 ]
"639
}
[; ;key.c: 638: }
[; ;key.c: 639: }
[e $U 493  ]
"640
[e :U 488 ]
[; ;key.c: 640: else if(menu_index_q==11)
[e $ ! == -> _menu_index_q `i -> 11 `i 494  ]
[; ;key.c: 641: {
"641
{
[; ;key.c: 642: if(canshu_cnt==1)
"642
[e $ ! == -> _canshu_cnt `i -> 1 `i 495  ]
[; ;key.c: 643: {
"643
{
[; ;key.c: 644: canshu_1_weizhi++;
"644
[e ++ _canshu_1_weizhi -> -> 1 `i `uc ]
[; ;key.c: 646: if(light_pv>=1000)
"646
[e $ ! >= _light_pv -> -> 1000 `i `f 496  ]
[; ;key.c: 647: {
"647
{
[; ;key.c: 648: canshu_1_weizhi=canshu_1_weizhi%4;
"648
[e = _canshu_1_weizhi -> % -> _canshu_1_weizhi `i -> 4 `i `uc ]
"649
}
[; ;key.c: 649: }
[e $U 497  ]
"650
[e :U 496 ]
[; ;key.c: 650: else
[; ;key.c: 651: {
"651
{
[; ;key.c: 652: canshu_1_weizhi=canshu_1_weizhi%3;
"652
[e = _canshu_1_weizhi -> % -> _canshu_1_weizhi `i -> 3 `i `uc ]
"653
}
[e :U 497 ]
"654
}
[; ;key.c: 653: }
[; ;key.c: 654: }
[e $U 498  ]
"655
[e :U 495 ]
[; ;key.c: 655: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 499  ]
[; ;key.c: 656: {
"656
{
[; ;key.c: 657: canshu_9_weizhi++;
"657
[e ++ _canshu_9_weizhi -> -> 1 `i `uc ]
[; ;key.c: 659: if(step_04_load_percent>=10)
"659
[e $ ! >= -> _step_04_load_percent `i -> 10 `i 500  ]
[; ;key.c: 660: {
"660
{
[; ;key.c: 661: canshu_9_weizhi=canshu_9_weizhi%2;
"661
[e = _canshu_9_weizhi -> % -> _canshu_9_weizhi `i -> 2 `i `uc ]
"662
}
[; ;key.c: 662: }
[e $U 501  ]
"663
[e :U 500 ]
[; ;key.c: 663: else
[; ;key.c: 664: {
"664
{
[; ;key.c: 665: canshu_9_weizhi=canshu_9_weizhi%1;
"665
[e = _canshu_9_weizhi -> % -> _canshu_9_weizhi `i -> 1 `i `uc ]
"666
}
[e :U 501 ]
"667
}
[; ;key.c: 666: }
[; ;key.c: 667: }
[e $U 502  ]
"668
[e :U 499 ]
[; ;key.c: 668: else
[; ;key.c: 669: {
"669
{
[; ;key.c: 670: canshu_11_weizhi++;
"670
[e ++ _canshu_11_weizhi -> -> 1 `i `uc ]
[; ;key.c: 672: if(step_05_load_percent>=10)
"672
[e $ ! >= -> _step_05_load_percent `i -> 10 `i 503  ]
[; ;key.c: 673: {
"673
{
[; ;key.c: 674: canshu_11_weizhi=canshu_11_weizhi%2;
"674
[e = _canshu_11_weizhi -> % -> _canshu_11_weizhi `i -> 2 `i `uc ]
"675
}
[; ;key.c: 675: }
[e $U 504  ]
"676
[e :U 503 ]
[; ;key.c: 676: else
[; ;key.c: 677: {
"677
{
[; ;key.c: 678: canshu_11_weizhi=canshu_11_weizhi%1;
"678
[e = _canshu_11_weizhi -> % -> _canshu_11_weizhi `i -> 1 `i `uc ]
"679
}
[e :U 504 ]
"680
}
[e :U 502 ]
[e :U 498 ]
"682
}
[; ;key.c: 679: }
[; ;key.c: 680: }
[; ;key.c: 682: }
[e $U 505  ]
"683
[e :U 494 ]
[; ;key.c: 683: else if(menu_index_q==12)
[e $ ! == -> _menu_index_q `i -> 12 `i 506  ]
[; ;key.c: 684: {
"684
{
[; ;key.c: 685: menu_index_q=13;
"685
[e = _menu_index_q -> -> 13 `i `uc ]
[; ;key.c: 687: if(canshu_cnt==1)
"687
[e $ ! == -> _canshu_cnt `i -> 1 `i 507  ]
[; ;key.c: 688: {
"688
{
[; ;key.c: 689: canshu_2_weizhi=0x00;
"689
[e = _canshu_2_weizhi -> -> 0 `i `uc ]
"690
}
[; ;key.c: 690: }
[e $U 508  ]
"691
[e :U 507 ]
[; ;key.c: 691: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 509  ]
[; ;key.c: 692: {
"692
{
[; ;key.c: 693: canshu_10_weizhi=0x00;
"693
[e = _canshu_10_weizhi -> -> 0 `i `uc ]
"694
}
[; ;key.c: 694: }
[e $U 510  ]
"695
[e :U 509 ]
[; ;key.c: 695: else
[; ;key.c: 696: {
"696
{
[; ;key.c: 697: canshu_12_weizhi=0x00;
"697
[e = _canshu_12_weizhi -> -> 0 `i `uc ]
"698
}
[e :U 510 ]
[e :U 508 ]
"699
}
[; ;key.c: 698: }
[; ;key.c: 699: }
[e $U 511  ]
"700
[e :U 506 ]
[; ;key.c: 700: else if(menu_index_q==13)
[e $ ! == -> _menu_index_q `i -> 13 `i 512  ]
[; ;key.c: 701: {
"701
{
[; ;key.c: 702: if(canshu_cnt==1)
"702
[e $ ! == -> _canshu_cnt `i -> 1 `i 513  ]
[; ;key.c: 703: {
"703
{
[; ;key.c: 704: canshu_2_weizhi++;
"704
[e ++ _canshu_2_weizhi -> -> 1 `i `uc ]
[; ;key.c: 706: if(load_cc_I>=1000)
"706
[e $ ! >= _load_cc_I -> -> 1000 `i `f 514  ]
[; ;key.c: 707: {
"707
{
[; ;key.c: 708: canshu_2_weizhi=canshu_2_weizhi%4;
"708
[e = _canshu_2_weizhi -> % -> _canshu_2_weizhi `i -> 4 `i `uc ]
"709
}
[; ;key.c: 709: }
[e $U 515  ]
"710
[e :U 514 ]
[; ;key.c: 710: else
[; ;key.c: 711: {
"711
{
[; ;key.c: 712: canshu_2_weizhi=canshu_2_weizhi%3;
"712
[e = _canshu_2_weizhi -> % -> _canshu_2_weizhi `i -> 3 `i `uc ]
"713
}
[e :U 515 ]
"714
}
[; ;key.c: 713: }
[; ;key.c: 714: }
[e $U 516  ]
"715
[e :U 513 ]
[; ;key.c: 715: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 517  ]
[; ;key.c: 716: {
"716
{
[; ;key.c: 717: canshu_10_weizhi++;
"717
[e ++ _canshu_10_weizhi -> -> 1 `i `uc ]
[; ;key.c: 719: if(step_04_time_limit>=10)
"719
[e $ ! >= -> _step_04_time_limit `i -> 10 `i 518  ]
[; ;key.c: 720: {
"720
{
[; ;key.c: 721: canshu_10_weizhi=canshu_10_weizhi%2;
"721
[e = _canshu_10_weizhi -> % -> _canshu_10_weizhi `i -> 2 `i `uc ]
"722
}
[; ;key.c: 722: }
[e $U 519  ]
"723
[e :U 518 ]
[; ;key.c: 723: else
[; ;key.c: 724: {
"724
{
[; ;key.c: 725: canshu_10_weizhi=canshu_10_weizhi%1;
"725
[e = _canshu_10_weizhi -> % -> _canshu_10_weizhi `i -> 1 `i `uc ]
"726
}
[e :U 519 ]
"727
}
[; ;key.c: 726: }
[; ;key.c: 727: }
[e $U 520  ]
"728
[e :U 517 ]
[; ;key.c: 728: else
[; ;key.c: 729: {
"729
{
[; ;key.c: 730: canshu_12_weizhi++;
"730
[e ++ _canshu_12_weizhi -> -> 1 `i `uc ]
[; ;key.c: 732: if(step_05_time_limit>=10)
"732
[e $ ! >= -> _step_05_time_limit `i -> 10 `i 521  ]
[; ;key.c: 733: {
"733
{
[; ;key.c: 734: canshu_12_weizhi=canshu_12_weizhi%2;
"734
[e = _canshu_12_weizhi -> % -> _canshu_12_weizhi `i -> 2 `i `uc ]
"735
}
[; ;key.c: 735: }
[e $U 522  ]
"736
[e :U 521 ]
[; ;key.c: 736: else
[; ;key.c: 737: {
"737
{
[; ;key.c: 738: canshu_12_weizhi=canshu_12_weizhi%1;
"738
[e = _canshu_12_weizhi -> % -> _canshu_12_weizhi `i -> 1 `i `uc ]
"739
}
[e :U 522 ]
"740
}
[e :U 520 ]
[e :U 516 ]
"742
}
[e :U 512 ]
"743
[e :U 511 ]
[e :U 505 ]
[e :U 493 ]
[e :U 487 ]
[e :U 475 ]
[e :U 469 ]
[e :U 457 ]
[e :U 451 ]
[e :U 439 ]
[e :U 433 ]
[e :U 421 ]
[; ;key.c: 739: }
[; ;key.c: 740: }
[; ;key.c: 742: }
[; ;key.c: 743: break;
[e $U 402  ]
[; ;key.c: 745: case K2:
"745
[e :U 523 ]
[; ;key.c: 747: if(menu_index_q==0x01 && zhuangtai_cnt==0x00)
"747
[e $ ! && == -> _menu_index_q `i -> 1 `i == -> _zhuangtai_cnt `i -> 0 `i 524  ]
[; ;key.c: 748: {
"748
{
[; ;key.c: 749: day_index = day_index + 1;
"749
[e = _day_index -> + -> _day_index `i -> 1 `i `uc ]
[; ;key.c: 751: day_index = day_index%8;
"751
[e = _day_index -> % -> _day_index `i -> 8 `i `uc ]
"752
}
[e :U 524 ]
[; ;key.c: 752: }
[; ;key.c: 754: if(menu_index_q==0x03)
"754
[e $ ! == -> _menu_index_q `i -> 3 `i 525  ]
[; ;key.c: 755: {
"755
{
[; ;key.c: 756: if(canshu_cnt==1)
"756
[e $ ! == -> _canshu_cnt `i -> 1 `i 526  ]
[; ;key.c: 757: {
"757
{
[; ;key.c: 758: switch(canshu_1_weizhi)
"758
[e $U 528  ]
[; ;key.c: 759: {
"759
{
[; ;key.c: 760: case 0:
"760
[e :U 529 ]
[; ;key.c: 761: if(light_pv<=9998)
"761
[e $ ! <= _light_pv -> -> 9998 `i `f 530  ]
[; ;key.c: 762: {
"762
{
[; ;key.c: 763: light_pv = light_pv + 1 ;
"763
[e = _light_pv + _light_pv -> -> 1 `i `f ]
"764
}
[e :U 530 ]
[; ;key.c: 764: }
[; ;key.c: 765: break;
"765
[e $U 527  ]
[; ;key.c: 766: case 1:
"766
[e :U 531 ]
[; ;key.c: 767: if(light_pv<=9989)
"767
[e $ ! <= _light_pv -> -> 9989 `i `f 532  ]
[; ;key.c: 768: {
"768
{
[; ;key.c: 769: light_pv = light_pv + 10 ;
"769
[e = _light_pv + _light_pv -> -> 10 `i `f ]
"770
}
[e :U 532 ]
[; ;key.c: 770: }
[; ;key.c: 771: break;
"771
[e $U 527  ]
[; ;key.c: 772: case 2:
"772
[e :U 533 ]
[; ;key.c: 773: if(light_pv<=9899)
"773
[e $ ! <= _light_pv -> -> 9899 `i `f 534  ]
[; ;key.c: 774: {
"774
{
[; ;key.c: 775: light_pv = light_pv + 100 ;
"775
[e = _light_pv + _light_pv -> -> 100 `i `f ]
"776
}
[e :U 534 ]
[; ;key.c: 776: }
[; ;key.c: 777: break;
"777
[e $U 527  ]
[; ;key.c: 778: case 3:
"778
[e :U 535 ]
[; ;key.c: 779: if(light_pv<=8999)
"779
[e $ ! <= _light_pv -> -> 8999 `i `f 536  ]
[; ;key.c: 780: {
"780
{
[; ;key.c: 781: light_pv = light_pv + 1000;
"781
[e = _light_pv + _light_pv -> -> 1000 `i `f ]
"782
}
[e :U 536 ]
[; ;key.c: 782: }
[; ;key.c: 783: break;
"783
[e $U 527  ]
[; ;key.c: 784: default:break;
"784
[e :U 537 ]
[e $U 527  ]
"785
}
[; ;key.c: 785: }
[e $U 527  ]
"758
[e :U 528 ]
[e [\ _canshu_1_weizhi , $ -> -> 0 `i `uc 529
 , $ -> -> 1 `i `uc 531
 , $ -> -> 2 `i `uc 533
 , $ -> -> 3 `i `uc 535
 537 ]
"785
[e :U 527 ]
"786
}
[; ;key.c: 786: }
[e $U 538  ]
"787
[e :U 526 ]
[; ;key.c: 787: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 539  ]
[; ;key.c: 788: {
"788
{
[; ;key.c: 789: switch(canshu_5_weizhi)
"789
[e $U 541  ]
[; ;key.c: 790: {
"790
{
[; ;key.c: 791: case 0:
"791
[e :U 542 ]
[; ;key.c: 792: if(step_02_load_percent<=99)
"792
[e $ ! <= -> _step_02_load_percent `i -> 99 `i 543  ]
[; ;key.c: 793: {
"793
{
[; ;key.c: 794: step_02_load_percent = step_02_load_percent + 1 ;
"794
[e = _step_02_load_percent -> + -> _step_02_load_percent `i -> 1 `i `uc ]
"795
}
[e :U 543 ]
[; ;key.c: 795: }
[; ;key.c: 796: break;
"796
[e $U 540  ]
[; ;key.c: 797: case 1:
"797
[e :U 544 ]
[; ;key.c: 798: if(step_02_load_percent<=89)
"798
[e $ ! <= -> _step_02_load_percent `i -> 89 `i 545  ]
[; ;key.c: 799: {
"799
{
[; ;key.c: 800: step_02_load_percent = step_02_load_percent + 10 ;
"800
[e = _step_02_load_percent -> + -> _step_02_load_percent `i -> 10 `i `uc ]
"801
}
[e :U 545 ]
[; ;key.c: 801: }
[; ;key.c: 802: break;
"802
[e $U 540  ]
[; ;key.c: 803: default:break;
"803
[e :U 546 ]
[e $U 540  ]
"804
}
[; ;key.c: 804: }
[e $U 540  ]
"789
[e :U 541 ]
[e [\ _canshu_5_weizhi , $ -> -> 0 `i `uc 542
 , $ -> -> 1 `i `uc 544
 546 ]
"804
[e :U 540 ]
"805
}
[; ;key.c: 805: }
[e $U 547  ]
"806
[e :U 539 ]
[; ;key.c: 806: else
[; ;key.c: 807: {
"807
{
[; ;key.c: 808: switch(canshu_11_weizhi)
"808
[e $U 549  ]
[; ;key.c: 809: {
"809
{
[; ;key.c: 810: case 0:
"810
[e :U 550 ]
[; ;key.c: 811: if(step_05_load_percent<=99)
"811
[e $ ! <= -> _step_05_load_percent `i -> 99 `i 551  ]
[; ;key.c: 812: {
"812
{
[; ;key.c: 813: step_05_load_percent = step_05_load_percent + 1 ;
"813
[e = _step_05_load_percent -> + -> _step_05_load_percent `i -> 1 `i `uc ]
"814
}
[e :U 551 ]
[; ;key.c: 814: }
[; ;key.c: 815: break;
"815
[e $U 548  ]
[; ;key.c: 816: case 1:
"816
[e :U 552 ]
[; ;key.c: 817: if(step_05_load_percent<=89)
"817
[e $ ! <= -> _step_05_load_percent `i -> 89 `i 553  ]
[; ;key.c: 818: {
"818
{
[; ;key.c: 819: step_05_load_percent = step_05_load_percent + 10 ;
"819
[e = _step_05_load_percent -> + -> _step_05_load_percent `i -> 10 `i `uc ]
"820
}
[e :U 553 ]
[; ;key.c: 820: }
[; ;key.c: 821: break;
"821
[e $U 548  ]
[; ;key.c: 822: default:break;
"822
[e :U 554 ]
[e $U 548  ]
"823
}
[; ;key.c: 823: }
[e $U 548  ]
"808
[e :U 549 ]
[e [\ _canshu_11_weizhi , $ -> -> 0 `i `uc 550
 , $ -> -> 1 `i `uc 552
 554 ]
"823
[e :U 548 ]
"824
}
[e :U 547 ]
[e :U 538 ]
"827
}
[; ;key.c: 824: }
[; ;key.c: 827: }
[e $U 555  ]
"828
[e :U 525 ]
[; ;key.c: 828: else if(menu_index_q==0x05)
[e $ ! == -> _menu_index_q `i -> 5 `i 556  ]
[; ;key.c: 829: {
"829
{
[; ;key.c: 830: if(canshu_cnt==1)
"830
[e $ ! == -> _canshu_cnt `i -> 1 `i 557  ]
[; ;key.c: 831: {
"831
{
[; ;key.c: 832: switch(canshu_2_weizhi)
"832
[e $U 559  ]
[; ;key.c: 833: {
"833
{
[; ;key.c: 834: case 0:
"834
[e :U 560 ]
[; ;key.c: 835: if(load_cc_I<=9998)
"835
[e $ ! <= _load_cc_I -> -> 9998 `i `f 561  ]
[; ;key.c: 836: {
"836
{
[; ;key.c: 837: load_cc_I = load_cc_I + 1 ;
"837
[e = _load_cc_I + _load_cc_I -> -> 1 `i `f ]
"838
}
[e :U 561 ]
[; ;key.c: 838: }
[; ;key.c: 839: break;
"839
[e $U 558  ]
[; ;key.c: 840: case 1:
"840
[e :U 562 ]
[; ;key.c: 841: if(load_cc_I<=9989)
"841
[e $ ! <= _load_cc_I -> -> 9989 `i `f 563  ]
[; ;key.c: 842: {
"842
{
[; ;key.c: 843: load_cc_I = load_cc_I + 10 ;
"843
[e = _load_cc_I + _load_cc_I -> -> 10 `i `f ]
"844
}
[e :U 563 ]
[; ;key.c: 844: }
[; ;key.c: 845: break;
"845
[e $U 558  ]
[; ;key.c: 846: case 2:
"846
[e :U 564 ]
[; ;key.c: 847: if(load_cc_I<=9899)
"847
[e $ ! <= _load_cc_I -> -> 9899 `i `f 565  ]
[; ;key.c: 848: {
"848
{
[; ;key.c: 849: load_cc_I = load_cc_I + 100 ;
"849
[e = _load_cc_I + _load_cc_I -> -> 100 `i `f ]
"850
}
[e :U 565 ]
[; ;key.c: 850: }
[; ;key.c: 851: break;
"851
[e $U 558  ]
[; ;key.c: 852: case 3:
"852
[e :U 566 ]
[; ;key.c: 853: if(load_cc_I<=8999)
"853
[e $ ! <= _load_cc_I -> -> 8999 `i `f 567  ]
[; ;key.c: 854: {
"854
{
[; ;key.c: 855: load_cc_I = load_cc_I + 1000;
"855
[e = _load_cc_I + _load_cc_I -> -> 1000 `i `f ]
"856
}
[e :U 567 ]
[; ;key.c: 856: }
[; ;key.c: 857: break;
"857
[e $U 558  ]
[; ;key.c: 858: default:break;
"858
[e :U 568 ]
[e $U 558  ]
"859
}
[; ;key.c: 859: }
[e $U 558  ]
"832
[e :U 559 ]
[e [\ _canshu_2_weizhi , $ -> -> 0 `i `uc 560
 , $ -> -> 1 `i `uc 562
 , $ -> -> 2 `i `uc 564
 , $ -> -> 3 `i `uc 566
 568 ]
"859
[e :U 558 ]
"860
}
[; ;key.c: 860: }
[e $U 569  ]
"861
[e :U 557 ]
[; ;key.c: 861: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 570  ]
[; ;key.c: 862: {
"862
{
[; ;key.c: 863: switch(canshu_6_weizhi)
"863
[e $U 572  ]
[; ;key.c: 864: {
"864
{
[; ;key.c: 865: case 0:
"865
[e :U 573 ]
[; ;key.c: 866: if(step_02_time_limit<=23)
"866
[e $ ! <= -> _step_02_time_limit `i -> 23 `i 574  ]
[; ;key.c: 867: {
"867
{
[; ;key.c: 868: step_02_time_limit = step_02_time_limit + 1 ;
"868
[e = _step_02_time_limit -> + -> _step_02_time_limit `i -> 1 `i `uc ]
"869
}
[e :U 574 ]
[; ;key.c: 869: }
[; ;key.c: 870: break;
"870
[e $U 571  ]
[; ;key.c: 871: case 1:
"871
[e :U 575 ]
[; ;key.c: 872: if(step_02_time_limit<=13)
"872
[e $ ! <= -> _step_02_time_limit `i -> 13 `i 576  ]
[; ;key.c: 873: {
"873
{
[; ;key.c: 874: step_02_time_limit = step_02_time_limit + 10 ;
"874
[e = _step_02_time_limit -> + -> _step_02_time_limit `i -> 10 `i `uc ]
"875
}
[e :U 576 ]
[; ;key.c: 875: }
[; ;key.c: 876: break;
"876
[e $U 571  ]
[; ;key.c: 878: default:break;
"878
[e :U 577 ]
[e $U 571  ]
"879
}
[; ;key.c: 879: }
[e $U 571  ]
"863
[e :U 572 ]
[e [\ _canshu_6_weizhi , $ -> -> 0 `i `uc 573
 , $ -> -> 1 `i `uc 575
 577 ]
"879
[e :U 571 ]
"880
}
[; ;key.c: 880: }
[e $U 578  ]
"881
[e :U 570 ]
[; ;key.c: 881: else
[; ;key.c: 882: {
"882
{
[; ;key.c: 883: switch(canshu_12_weizhi)
"883
[e $U 580  ]
[; ;key.c: 884: {
"884
{
[; ;key.c: 885: case 0:
"885
[e :U 581 ]
[; ;key.c: 886: if(step_05_time_limit<=23)
"886
[e $ ! <= -> _step_05_time_limit `i -> 23 `i 582  ]
[; ;key.c: 887: {
"887
{
[; ;key.c: 888: step_05_time_limit = step_05_time_limit + 1 ;
"888
[e = _step_05_time_limit -> + -> _step_05_time_limit `i -> 1 `i `uc ]
"889
}
[e :U 582 ]
[; ;key.c: 889: }
[; ;key.c: 890: break;
"890
[e $U 579  ]
[; ;key.c: 891: case 1:
"891
[e :U 583 ]
[; ;key.c: 892: if(step_05_time_limit<=13)
"892
[e $ ! <= -> _step_05_time_limit `i -> 13 `i 584  ]
[; ;key.c: 893: {
"893
{
[; ;key.c: 894: step_05_time_limit = step_05_time_limit + 10 ;
"894
[e = _step_05_time_limit -> + -> _step_05_time_limit `i -> 10 `i `uc ]
"895
}
[e :U 584 ]
[; ;key.c: 895: }
[; ;key.c: 896: break;
"896
[e $U 579  ]
[; ;key.c: 898: default:break;
"898
[e :U 585 ]
[e $U 579  ]
"899
}
[; ;key.c: 899: }
[e $U 579  ]
"883
[e :U 580 ]
[e [\ _canshu_12_weizhi , $ -> -> 0 `i `uc 581
 , $ -> -> 1 `i `uc 583
 585 ]
"899
[e :U 579 ]
"900
}
[e :U 578 ]
[e :U 569 ]
"903
}
[; ;key.c: 900: }
[; ;key.c: 903: }
[e $U 586  ]
"904
[e :U 556 ]
[; ;key.c: 904: else if(menu_index_q==0x07)
[e $ ! == -> _menu_index_q `i -> 7 `i 587  ]
[; ;key.c: 905: {
"905
{
[; ;key.c: 906: if(canshu_cnt==1)
"906
[e $ ! == -> _canshu_cnt `i -> 1 `i 588  ]
[; ;key.c: 907: {
"907
{
[; ;key.c: 908: switch(canshu_3_weizhi)
"908
[e $U 590  ]
[; ;key.c: 909: {
"909
{
[; ;key.c: 910: case 0:
"910
[e :U 591 ]
[; ;key.c: 911: if(step_01_load_percent<=99)
"911
[e $ ! <= -> _step_01_load_percent `i -> 99 `i 592  ]
[; ;key.c: 912: {
"912
{
[; ;key.c: 913: step_01_load_percent = step_01_load_percent + 1 ;
"913
[e = _step_01_load_percent -> + -> _step_01_load_percent `i -> 1 `i `uc ]
"914
}
[e :U 592 ]
[; ;key.c: 914: }
[; ;key.c: 915: break;
"915
[e $U 589  ]
[; ;key.c: 916: case 1:
"916
[e :U 593 ]
[; ;key.c: 917: if(step_01_load_percent<=89)
"917
[e $ ! <= -> _step_01_load_percent `i -> 89 `i 594  ]
[; ;key.c: 918: {
"918
{
[; ;key.c: 919: step_01_load_percent = step_01_load_percent + 10 ;
"919
[e = _step_01_load_percent -> + -> _step_01_load_percent `i -> 10 `i `uc ]
"920
}
[e :U 594 ]
[; ;key.c: 920: }
[; ;key.c: 921: break;
"921
[e $U 589  ]
[; ;key.c: 923: default:break;
"923
[e :U 595 ]
[e $U 589  ]
"924
}
[; ;key.c: 924: }
[e $U 589  ]
"908
[e :U 590 ]
[e [\ _canshu_3_weizhi , $ -> -> 0 `i `uc 591
 , $ -> -> 1 `i `uc 593
 595 ]
"924
[e :U 589 ]
"925
}
[; ;key.c: 925: }
[e $U 596  ]
"926
[e :U 588 ]
[; ;key.c: 926: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 597  ]
[; ;key.c: 927: {
"927
{
[; ;key.c: 928: switch(canshu_7_weizhi)
"928
[e $U 599  ]
[; ;key.c: 929: {
"929
{
[; ;key.c: 930: case 0:
"930
[e :U 600 ]
[; ;key.c: 931: if(step_03_load_percent<=99)
"931
[e $ ! <= -> _step_03_load_percent `i -> 99 `i 601  ]
[; ;key.c: 932: {
"932
{
[; ;key.c: 933: step_03_load_percent = step_03_load_percent + 1 ;
"933
[e = _step_03_load_percent -> + -> _step_03_load_percent `i -> 1 `i `uc ]
"934
}
[e :U 601 ]
[; ;key.c: 934: }
[; ;key.c: 935: break;
"935
[e $U 598  ]
[; ;key.c: 936: case 1:
"936
[e :U 602 ]
[; ;key.c: 937: if(step_03_load_percent<=89)
"937
[e $ ! <= -> _step_03_load_percent `i -> 89 `i 603  ]
[; ;key.c: 938: {
"938
{
[; ;key.c: 939: step_03_load_percent = step_03_load_percent + 10 ;
"939
[e = _step_03_load_percent -> + -> _step_03_load_percent `i -> 10 `i `uc ]
"940
}
[e :U 603 ]
[; ;key.c: 940: }
[; ;key.c: 941: break;
"941
[e $U 598  ]
[; ;key.c: 943: default:break;
"943
[e :U 604 ]
[e $U 598  ]
"944
}
[; ;key.c: 944: }
[e $U 598  ]
"928
[e :U 599 ]
[e [\ _canshu_7_weizhi , $ -> -> 0 `i `uc 600
 , $ -> -> 1 `i `uc 602
 604 ]
"944
[e :U 598 ]
"945
}
[; ;key.c: 945: }
[e $U 605  ]
"946
[e :U 597 ]
[; ;key.c: 946: else
[; ;key.c: 947: {
"947
{
[; ;key.c: 948: switch(canshu_13_weizhi)
"948
[e $U 607  ]
[; ;key.c: 949: {
"949
{
[; ;key.c: 950: case 0:
"950
[e :U 608 ]
[; ;key.c: 951: if(bt_id<=59)
"951
[e $ ! <= -> _bt_id `i -> 59 `i 609  ]
[; ;key.c: 952: {
"952
{
[; ;key.c: 953: bt_id = bt_id + 1 ;
"953
[e = _bt_id -> + -> _bt_id `i -> 1 `i `uc ]
"954
}
[e :U 609 ]
[; ;key.c: 954: }
[; ;key.c: 955: break;
"955
[e $U 606  ]
[; ;key.c: 956: case 1:
"956
[e :U 610 ]
[; ;key.c: 957: if(bt_id<=49)
"957
[e $ ! <= -> _bt_id `i -> 49 `i 611  ]
[; ;key.c: 958: {
"958
{
[; ;key.c: 959: bt_id = bt_id + 10 ;
"959
[e = _bt_id -> + -> _bt_id `i -> 10 `i `uc ]
"960
}
[e :U 611 ]
[; ;key.c: 960: }
[; ;key.c: 961: break;
"961
[e $U 606  ]
[; ;key.c: 963: default:break;
"963
[e :U 612 ]
[e $U 606  ]
"964
}
[; ;key.c: 964: }
[e $U 606  ]
"948
[e :U 607 ]
[e [\ _canshu_13_weizhi , $ -> -> 0 `i `uc 608
 , $ -> -> 1 `i `uc 610
 612 ]
"964
[e :U 606 ]
"965
}
[e :U 605 ]
[e :U 596 ]
"968
}
[; ;key.c: 965: }
[; ;key.c: 968: }
[e $U 613  ]
"969
[e :U 587 ]
[; ;key.c: 969: else if(menu_index_q==0x09)
[e $ ! == -> _menu_index_q `i -> 9 `i 614  ]
[; ;key.c: 970: {
"970
{
[; ;key.c: 971: if(canshu_cnt==1)
"971
[e $ ! == -> _canshu_cnt `i -> 1 `i 615  ]
[; ;key.c: 972: {
"972
{
[; ;key.c: 973: switch(canshu_4_weizhi)
"973
[e $U 617  ]
[; ;key.c: 974: {
"974
{
[; ;key.c: 975: case 0:
"975
[e :U 618 ]
[; ;key.c: 976: if(step_01_time_limit<=23)
"976
[e $ ! <= -> _step_01_time_limit `i -> 23 `i 619  ]
[; ;key.c: 977: {
"977
{
[; ;key.c: 978: step_01_time_limit = step_01_time_limit + 1 ;
"978
[e = _step_01_time_limit -> + -> _step_01_time_limit `i -> 1 `i `uc ]
"979
}
[e :U 619 ]
[; ;key.c: 979: }
[; ;key.c: 980: break;
"980
[e $U 616  ]
[; ;key.c: 981: case 1:
"981
[e :U 620 ]
[; ;key.c: 982: if(step_01_time_limit<=13)
"982
[e $ ! <= -> _step_01_time_limit `i -> 13 `i 621  ]
[; ;key.c: 983: {
"983
{
[; ;key.c: 984: step_01_time_limit = step_01_time_limit + 10 ;
"984
[e = _step_01_time_limit -> + -> _step_01_time_limit `i -> 10 `i `uc ]
"985
}
[e :U 621 ]
[; ;key.c: 985: }
[; ;key.c: 986: break;
"986
[e $U 616  ]
[; ;key.c: 988: default:break;
"988
[e :U 622 ]
[e $U 616  ]
"989
}
[; ;key.c: 989: }
[e $U 616  ]
"973
[e :U 617 ]
[e [\ _canshu_4_weizhi , $ -> -> 0 `i `uc 618
 , $ -> -> 1 `i `uc 620
 622 ]
"989
[e :U 616 ]
"990
}
[; ;key.c: 990: }
[e $U 623  ]
"991
[e :U 615 ]
[; ;key.c: 991: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 624  ]
[; ;key.c: 992: {
"992
{
[; ;key.c: 993: switch(canshu_8_weizhi)
"993
[e $U 626  ]
[; ;key.c: 994: {
"994
{
[; ;key.c: 995: case 0:
"995
[e :U 627 ]
[; ;key.c: 996: if(step_03_time_limit<=23)
"996
[e $ ! <= -> _step_03_time_limit `i -> 23 `i 628  ]
[; ;key.c: 997: {
"997
{
[; ;key.c: 998: step_03_time_limit = step_03_time_limit + 1 ;
"998
[e = _step_03_time_limit -> + -> _step_03_time_limit `i -> 1 `i `uc ]
"999
}
[e :U 628 ]
[; ;key.c: 999: }
[; ;key.c: 1000: break;
"1000
[e $U 625  ]
[; ;key.c: 1001: case 1:
"1001
[e :U 629 ]
[; ;key.c: 1002: if(step_03_time_limit<=13)
"1002
[e $ ! <= -> _step_03_time_limit `i -> 13 `i 630  ]
[; ;key.c: 1003: {
"1003
{
[; ;key.c: 1004: step_03_time_limit = step_03_time_limit + 10 ;
"1004
[e = _step_03_time_limit -> + -> _step_03_time_limit `i -> 10 `i `uc ]
"1005
}
[e :U 630 ]
[; ;key.c: 1005: }
[; ;key.c: 1006: break;
"1006
[e $U 625  ]
[; ;key.c: 1008: default:break;
"1008
[e :U 631 ]
[e $U 625  ]
"1009
}
[; ;key.c: 1009: }
[e $U 625  ]
"993
[e :U 626 ]
[e [\ _canshu_8_weizhi , $ -> -> 0 `i `uc 627
 , $ -> -> 1 `i `uc 629
 631 ]
"1009
[e :U 625 ]
"1010
}
[; ;key.c: 1010: }
[e $U 632  ]
"1011
[e :U 624 ]
[; ;key.c: 1011: else
[; ;key.c: 1012: {
"1012
{
[; ;key.c: 1013: switch(canshu_14_weizhi)
"1013
[e $U 634  ]
[; ;key.c: 1014: {
"1014
{
[; ;key.c: 1015: case 0:
"1015
[e :U 635 ]
[; ;key.c: 1016: if(light_time<=59)
"1016
[e $ ! <= -> _light_time `i -> 59 `i 636  ]
[; ;key.c: 1017: {
"1017
{
[; ;key.c: 1018: light_time = light_time + 1 ;
"1018
[e = _light_time -> + -> _light_time `i -> 1 `i `uc ]
"1019
}
[e :U 636 ]
[; ;key.c: 1019: }
[; ;key.c: 1020: break;
"1020
[e $U 633  ]
[; ;key.c: 1021: case 1:
"1021
[e :U 637 ]
[; ;key.c: 1022: if(light_time<=49)
"1022
[e $ ! <= -> _light_time `i -> 49 `i 638  ]
[; ;key.c: 1023: {
"1023
{
[; ;key.c: 1024: light_time = light_time + 10 ;
"1024
[e = _light_time -> + -> _light_time `i -> 10 `i `uc ]
"1025
}
[e :U 638 ]
[; ;key.c: 1025: }
[; ;key.c: 1026: break;
"1026
[e $U 633  ]
[; ;key.c: 1028: default:break;
"1028
[e :U 639 ]
[e $U 633  ]
"1029
}
[; ;key.c: 1029: }
[e $U 633  ]
"1013
[e :U 634 ]
[e [\ _canshu_14_weizhi , $ -> -> 0 `i `uc 635
 , $ -> -> 1 `i `uc 637
 639 ]
"1029
[e :U 633 ]
"1030
}
[e :U 632 ]
[e :U 623 ]
"1033
}
[; ;key.c: 1030: }
[; ;key.c: 1033: }
[e $U 640  ]
"1034
[e :U 614 ]
[; ;key.c: 1034: else if(menu_index_q==11)
[e $ ! == -> _menu_index_q `i -> 11 `i 641  ]
[; ;key.c: 1035: {
"1035
{
[; ;key.c: 1036: if(canshu_cnt==1)
"1036
[e $ ! == -> _canshu_cnt `i -> 1 `i 642  ]
[; ;key.c: 1037: {
"1037
{
[; ;key.c: 1038: switch(canshu_1_weizhi)
"1038
[e $U 644  ]
[; ;key.c: 1039: {
"1039
{
[; ;key.c: 1040: case 0:
"1040
[e :U 645 ]
[; ;key.c: 1041: if(light_pv<=9998)
"1041
[e $ ! <= _light_pv -> -> 9998 `i `f 646  ]
[; ;key.c: 1042: {
"1042
{
[; ;key.c: 1043: light_pv = light_pv + 1 ;
"1043
[e = _light_pv + _light_pv -> -> 1 `i `f ]
"1044
}
[e :U 646 ]
[; ;key.c: 1044: }
[; ;key.c: 1045: break;
"1045
[e $U 643  ]
[; ;key.c: 1046: case 1:
"1046
[e :U 647 ]
[; ;key.c: 1047: if(light_pv<=9989)
"1047
[e $ ! <= _light_pv -> -> 9989 `i `f 648  ]
[; ;key.c: 1048: {
"1048
{
[; ;key.c: 1049: light_pv = light_pv + 10 ;
"1049
[e = _light_pv + _light_pv -> -> 10 `i `f ]
"1050
}
[e :U 648 ]
[; ;key.c: 1050: }
[; ;key.c: 1051: break;
"1051
[e $U 643  ]
[; ;key.c: 1052: case 2:
"1052
[e :U 649 ]
[; ;key.c: 1053: if(light_pv<=9899)
"1053
[e $ ! <= _light_pv -> -> 9899 `i `f 650  ]
[; ;key.c: 1054: {
"1054
{
[; ;key.c: 1055: light_pv = light_pv + 100 ;
"1055
[e = _light_pv + _light_pv -> -> 100 `i `f ]
"1056
}
[e :U 650 ]
[; ;key.c: 1056: }
[; ;key.c: 1057: break;
"1057
[e $U 643  ]
[; ;key.c: 1058: case 3:
"1058
[e :U 651 ]
[; ;key.c: 1059: if(light_pv<=8999)
"1059
[e $ ! <= _light_pv -> -> 8999 `i `f 652  ]
[; ;key.c: 1060: {
"1060
{
[; ;key.c: 1061: light_pv = light_pv + 1000;
"1061
[e = _light_pv + _light_pv -> -> 1000 `i `f ]
"1062
}
[e :U 652 ]
[; ;key.c: 1062: }
[; ;key.c: 1063: break;
"1063
[e $U 643  ]
[; ;key.c: 1064: default:break;
"1064
[e :U 653 ]
[e $U 643  ]
"1065
}
[; ;key.c: 1065: }
[e $U 643  ]
"1038
[e :U 644 ]
[e [\ _canshu_1_weizhi , $ -> -> 0 `i `uc 645
 , $ -> -> 1 `i `uc 647
 , $ -> -> 2 `i `uc 649
 , $ -> -> 3 `i `uc 651
 653 ]
"1065
[e :U 643 ]
"1066
}
[; ;key.c: 1066: }
[e $U 654  ]
"1067
[e :U 642 ]
[; ;key.c: 1067: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 655  ]
[; ;key.c: 1068: {
"1068
{
[; ;key.c: 1069: switch(canshu_9_weizhi)
"1069
[e $U 657  ]
[; ;key.c: 1070: {
"1070
{
[; ;key.c: 1071: case 0:
"1071
[e :U 658 ]
[; ;key.c: 1072: if(step_04_load_percent<=99)
"1072
[e $ ! <= -> _step_04_load_percent `i -> 99 `i 659  ]
[; ;key.c: 1073: {
"1073
{
[; ;key.c: 1074: step_04_load_percent = step_04_load_percent + 1 ;
"1074
[e = _step_04_load_percent -> + -> _step_04_load_percent `i -> 1 `i `uc ]
"1075
}
[e :U 659 ]
[; ;key.c: 1075: }
[; ;key.c: 1076: break;
"1076
[e $U 656  ]
[; ;key.c: 1077: case 1:
"1077
[e :U 660 ]
[; ;key.c: 1078: if(step_04_load_percent<=89)
"1078
[e $ ! <= -> _step_04_load_percent `i -> 89 `i 661  ]
[; ;key.c: 1079: {
"1079
{
[; ;key.c: 1080: step_04_load_percent = step_04_load_percent + 10 ;
"1080
[e = _step_04_load_percent -> + -> _step_04_load_percent `i -> 10 `i `uc ]
"1081
}
[e :U 661 ]
[; ;key.c: 1081: }
[; ;key.c: 1082: break;
"1082
[e $U 656  ]
[; ;key.c: 1084: default:break;
"1084
[e :U 662 ]
[e $U 656  ]
"1085
}
[; ;key.c: 1085: }
[e $U 656  ]
"1069
[e :U 657 ]
[e [\ _canshu_9_weizhi , $ -> -> 0 `i `uc 658
 , $ -> -> 1 `i `uc 660
 662 ]
"1085
[e :U 656 ]
"1086
}
[; ;key.c: 1086: }
[e $U 663  ]
"1087
[e :U 655 ]
[; ;key.c: 1087: else
[; ;key.c: 1088: {
"1088
{
[; ;key.c: 1089: switch(canshu_11_weizhi)
"1089
[e $U 665  ]
[; ;key.c: 1090: {
"1090
{
[; ;key.c: 1091: case 0:
"1091
[e :U 666 ]
[; ;key.c: 1092: if(step_05_load_percent<=99)
"1092
[e $ ! <= -> _step_05_load_percent `i -> 99 `i 667  ]
[; ;key.c: 1093: {
"1093
{
[; ;key.c: 1094: step_05_load_percent = step_05_load_percent + 1 ;
"1094
[e = _step_05_load_percent -> + -> _step_05_load_percent `i -> 1 `i `uc ]
"1095
}
[e :U 667 ]
[; ;key.c: 1095: }
[; ;key.c: 1096: break;
"1096
[e $U 664  ]
[; ;key.c: 1097: case 1:
"1097
[e :U 668 ]
[; ;key.c: 1098: if(step_05_load_percent<=89)
"1098
[e $ ! <= -> _step_05_load_percent `i -> 89 `i 669  ]
[; ;key.c: 1099: {
"1099
{
[; ;key.c: 1100: step_05_load_percent = step_05_load_percent + 10 ;
"1100
[e = _step_05_load_percent -> + -> _step_05_load_percent `i -> 10 `i `uc ]
"1101
}
[e :U 669 ]
[; ;key.c: 1101: }
[; ;key.c: 1102: break;
"1102
[e $U 664  ]
[; ;key.c: 1104: default:break;
"1104
[e :U 670 ]
[e $U 664  ]
"1105
}
[; ;key.c: 1105: }
[e $U 664  ]
"1089
[e :U 665 ]
[e [\ _canshu_11_weizhi , $ -> -> 0 `i `uc 666
 , $ -> -> 1 `i `uc 668
 670 ]
"1105
[e :U 664 ]
"1106
}
[e :U 663 ]
[e :U 654 ]
"1109
}
[; ;key.c: 1106: }
[; ;key.c: 1109: }
[e $U 671  ]
"1110
[e :U 641 ]
[; ;key.c: 1110: else if(menu_index_q==13)
[e $ ! == -> _menu_index_q `i -> 13 `i 672  ]
[; ;key.c: 1111: {
"1111
{
[; ;key.c: 1112: if(canshu_cnt==1)
"1112
[e $ ! == -> _canshu_cnt `i -> 1 `i 673  ]
[; ;key.c: 1113: {
"1113
{
[; ;key.c: 1114: switch(canshu_2_weizhi)
"1114
[e $U 675  ]
[; ;key.c: 1115: {
"1115
{
[; ;key.c: 1116: case 0:
"1116
[e :U 676 ]
[; ;key.c: 1117: if(load_cc_I<=9998)
"1117
[e $ ! <= _load_cc_I -> -> 9998 `i `f 677  ]
[; ;key.c: 1118: {
"1118
{
[; ;key.c: 1119: load_cc_I = load_cc_I + 1 ;
"1119
[e = _load_cc_I + _load_cc_I -> -> 1 `i `f ]
"1120
}
[e :U 677 ]
[; ;key.c: 1120: }
[; ;key.c: 1121: break;
"1121
[e $U 674  ]
[; ;key.c: 1122: case 1:
"1122
[e :U 678 ]
[; ;key.c: 1123: if(load_cc_I<=9989)
"1123
[e $ ! <= _load_cc_I -> -> 9989 `i `f 679  ]
[; ;key.c: 1124: {
"1124
{
[; ;key.c: 1125: load_cc_I = load_cc_I + 10 ;
"1125
[e = _load_cc_I + _load_cc_I -> -> 10 `i `f ]
"1126
}
[e :U 679 ]
[; ;key.c: 1126: }
[; ;key.c: 1127: break;
"1127
[e $U 674  ]
[; ;key.c: 1128: case 2:
"1128
[e :U 680 ]
[; ;key.c: 1129: if(load_cc_I<=9899)
"1129
[e $ ! <= _load_cc_I -> -> 9899 `i `f 681  ]
[; ;key.c: 1130: {
"1130
{
[; ;key.c: 1131: load_cc_I = load_cc_I + 100 ;
"1131
[e = _load_cc_I + _load_cc_I -> -> 100 `i `f ]
"1132
}
[e :U 681 ]
[; ;key.c: 1132: }
[; ;key.c: 1133: break;
"1133
[e $U 674  ]
[; ;key.c: 1134: case 3:
"1134
[e :U 682 ]
[; ;key.c: 1135: if(load_cc_I<=8999)
"1135
[e $ ! <= _load_cc_I -> -> 8999 `i `f 683  ]
[; ;key.c: 1136: {
"1136
{
[; ;key.c: 1137: load_cc_I = load_cc_I + 1000;
"1137
[e = _load_cc_I + _load_cc_I -> -> 1000 `i `f ]
"1138
}
[e :U 683 ]
[; ;key.c: 1138: }
[; ;key.c: 1139: break;
"1139
[e $U 674  ]
[; ;key.c: 1140: default:break;
"1140
[e :U 684 ]
[e $U 674  ]
"1141
}
[; ;key.c: 1141: }
[e $U 674  ]
"1114
[e :U 675 ]
[e [\ _canshu_2_weizhi , $ -> -> 0 `i `uc 676
 , $ -> -> 1 `i `uc 678
 , $ -> -> 2 `i `uc 680
 , $ -> -> 3 `i `uc 682
 684 ]
"1141
[e :U 674 ]
"1142
}
[; ;key.c: 1142: }
[e $U 685  ]
"1143
[e :U 673 ]
[; ;key.c: 1143: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 686  ]
[; ;key.c: 1144: {
"1144
{
[; ;key.c: 1145: switch(canshu_10_weizhi)
"1145
[e $U 688  ]
[; ;key.c: 1146: {
"1146
{
[; ;key.c: 1147: case 0:
"1147
[e :U 689 ]
[; ;key.c: 1148: if(step_04_time_limit<=23)
"1148
[e $ ! <= -> _step_04_time_limit `i -> 23 `i 690  ]
[; ;key.c: 1149: {
"1149
{
[; ;key.c: 1150: step_04_time_limit = step_04_time_limit + 1 ;
"1150
[e = _step_04_time_limit -> + -> _step_04_time_limit `i -> 1 `i `uc ]
"1151
}
[e :U 690 ]
[; ;key.c: 1151: }
[; ;key.c: 1152: break;
"1152
[e $U 687  ]
[; ;key.c: 1153: case 1:
"1153
[e :U 691 ]
[; ;key.c: 1154: if(step_04_time_limit<=13)
"1154
[e $ ! <= -> _step_04_time_limit `i -> 13 `i 692  ]
[; ;key.c: 1155: {
"1155
{
[; ;key.c: 1156: step_04_time_limit = step_04_time_limit + 10 ;
"1156
[e = _step_04_time_limit -> + -> _step_04_time_limit `i -> 10 `i `uc ]
"1157
}
[e :U 692 ]
[; ;key.c: 1157: }
[; ;key.c: 1158: break;
"1158
[e $U 687  ]
[; ;key.c: 1160: default:break;
"1160
[e :U 693 ]
[e $U 687  ]
"1161
}
[; ;key.c: 1161: }
[e $U 687  ]
"1145
[e :U 688 ]
[e [\ _canshu_10_weizhi , $ -> -> 0 `i `uc 689
 , $ -> -> 1 `i `uc 691
 693 ]
"1161
[e :U 687 ]
"1162
}
[; ;key.c: 1162: }
[e $U 694  ]
"1163
[e :U 686 ]
[; ;key.c: 1163: else
[; ;key.c: 1164: {
"1164
{
[; ;key.c: 1165: switch(canshu_12_weizhi)
"1165
[e $U 696  ]
[; ;key.c: 1166: {
"1166
{
[; ;key.c: 1167: case 0:
"1167
[e :U 697 ]
[; ;key.c: 1168: if(step_05_time_limit<=23)
"1168
[e $ ! <= -> _step_05_time_limit `i -> 23 `i 698  ]
[; ;key.c: 1169: {
"1169
{
[; ;key.c: 1170: step_05_time_limit = step_05_time_limit + 1 ;
"1170
[e = _step_05_time_limit -> + -> _step_05_time_limit `i -> 1 `i `uc ]
"1171
}
[e :U 698 ]
[; ;key.c: 1171: }
[; ;key.c: 1172: break;
"1172
[e $U 695  ]
[; ;key.c: 1173: case 1:
"1173
[e :U 699 ]
[; ;key.c: 1174: if(step_05_time_limit<=13)
"1174
[e $ ! <= -> _step_05_time_limit `i -> 13 `i 700  ]
[; ;key.c: 1175: {
"1175
{
[; ;key.c: 1176: step_05_time_limit = step_05_time_limit + 10 ;
"1176
[e = _step_05_time_limit -> + -> _step_05_time_limit `i -> 10 `i `uc ]
"1177
}
[e :U 700 ]
[; ;key.c: 1177: }
[; ;key.c: 1178: break;
"1178
[e $U 695  ]
[; ;key.c: 1180: default:break;
"1180
[e :U 701 ]
[e $U 695  ]
"1181
}
[; ;key.c: 1181: }
[e $U 695  ]
"1165
[e :U 696 ]
[e [\ _canshu_12_weizhi , $ -> -> 0 `i `uc 697
 , $ -> -> 1 `i `uc 699
 701 ]
"1181
[e :U 695 ]
"1182
}
[e :U 694 ]
[e :U 685 ]
"1185
}
[e :U 672 ]
"1186
[e :U 671 ]
[e :U 640 ]
[e :U 613 ]
[e :U 586 ]
[e :U 555 ]
[; ;key.c: 1182: }
[; ;key.c: 1185: }
[; ;key.c: 1186: break;
[e $U 402  ]
[; ;key.c: 1188: case K3:
"1188
[e :U 702 ]
[; ;key.c: 1189: if(menu_index_q==0x01 && zhuangtai_cnt==0x00)
"1189
[e $ ! && == -> _menu_index_q `i -> 1 `i == -> _zhuangtai_cnt `i -> 0 `i 703  ]
[; ;key.c: 1190: {
"1190
{
[; ;key.c: 1191: if(day_index>0)
"1191
[e $ ! > -> _day_index `i -> 0 `i 704  ]
[; ;key.c: 1192: {
"1192
{
[; ;key.c: 1193: day_index = day_index - 1;
"1193
[e = _day_index -> - -> _day_index `i -> 1 `i `uc ]
"1194
}
[e :U 704 ]
"1196
}
[e :U 703 ]
[; ;key.c: 1194: }
[; ;key.c: 1196: }
[; ;key.c: 1198: if(menu_index_q==0x03)
"1198
[e $ ! == -> _menu_index_q `i -> 3 `i 705  ]
[; ;key.c: 1199: {
"1199
{
[; ;key.c: 1200: if(canshu_cnt==1)
"1200
[e $ ! == -> _canshu_cnt `i -> 1 `i 706  ]
[; ;key.c: 1201: {
"1201
{
[; ;key.c: 1202: switch(canshu_1_weizhi)
"1202
[e $U 708  ]
[; ;key.c: 1203: {
"1203
{
[; ;key.c: 1204: case 0:
"1204
[e :U 709 ]
[; ;key.c: 1205: if(light_pv>=1)
"1205
[e $ ! >= _light_pv -> -> 1 `i `f 710  ]
[; ;key.c: 1206: {
"1206
{
[; ;key.c: 1207: light_pv = light_pv - 1 ;
"1207
[e = _light_pv - _light_pv -> -> 1 `i `f ]
"1208
}
[e :U 710 ]
[; ;key.c: 1208: }
[; ;key.c: 1209: break;
"1209
[e $U 707  ]
[; ;key.c: 1210: case 1:
"1210
[e :U 711 ]
[; ;key.c: 1211: if(light_pv>=10)
"1211
[e $ ! >= _light_pv -> -> 10 `i `f 712  ]
[; ;key.c: 1212: {
"1212
{
[; ;key.c: 1213: light_pv = light_pv - 10 ;
"1213
[e = _light_pv - _light_pv -> -> 10 `i `f ]
[; ;key.c: 1215: if(light_pv<10)
"1215
[e $ ! < _light_pv -> -> 10 `i `f 713  ]
[; ;key.c: 1216: {
"1216
{
[; ;key.c: 1217: canshu_1_weizhi=0x00;
"1217
[e = _canshu_1_weizhi -> -> 0 `i `uc ]
"1218
}
[e :U 713 ]
"1219
}
[e :U 712 ]
[; ;key.c: 1218: }
[; ;key.c: 1219: }
[; ;key.c: 1220: break;
"1220
[e $U 707  ]
[; ;key.c: 1221: case 2:
"1221
[e :U 714 ]
[; ;key.c: 1222: if(light_pv>=100)
"1222
[e $ ! >= _light_pv -> -> 100 `i `f 715  ]
[; ;key.c: 1223: {
"1223
{
[; ;key.c: 1224: light_pv = light_pv - 100 ;
"1224
[e = _light_pv - _light_pv -> -> 100 `i `f ]
[; ;key.c: 1226: if(light_pv<100)
"1226
[e $ ! < _light_pv -> -> 100 `i `f 716  ]
[; ;key.c: 1227: {
"1227
{
[; ;key.c: 1228: canshu_1_weizhi=0x01;
"1228
[e = _canshu_1_weizhi -> -> 1 `i `uc ]
"1229
}
[e :U 716 ]
"1230
}
[e :U 715 ]
[; ;key.c: 1229: }
[; ;key.c: 1230: }
[; ;key.c: 1231: break;
"1231
[e $U 707  ]
[; ;key.c: 1232: case 3:
"1232
[e :U 717 ]
[; ;key.c: 1233: if(light_pv>=1000)
"1233
[e $ ! >= _light_pv -> -> 1000 `i `f 718  ]
[; ;key.c: 1234: {
"1234
{
[; ;key.c: 1235: light_pv = light_pv - 1000;
"1235
[e = _light_pv - _light_pv -> -> 1000 `i `f ]
[; ;key.c: 1237: if(light_pv<1000)
"1237
[e $ ! < _light_pv -> -> 1000 `i `f 719  ]
[; ;key.c: 1238: {
"1238
{
[; ;key.c: 1239: canshu_1_weizhi=0x02;
"1239
[e = _canshu_1_weizhi -> -> 2 `i `uc ]
"1240
}
[e :U 719 ]
"1241
}
[e :U 718 ]
[; ;key.c: 1240: }
[; ;key.c: 1241: }
[; ;key.c: 1242: break;
"1242
[e $U 707  ]
[; ;key.c: 1243: default:break;
"1243
[e :U 720 ]
[e $U 707  ]
"1244
}
[; ;key.c: 1244: }
[e $U 707  ]
"1202
[e :U 708 ]
[e [\ _canshu_1_weizhi , $ -> -> 0 `i `uc 709
 , $ -> -> 1 `i `uc 711
 , $ -> -> 2 `i `uc 714
 , $ -> -> 3 `i `uc 717
 720 ]
"1244
[e :U 707 ]
"1245
}
[; ;key.c: 1245: }
[e $U 721  ]
"1246
[e :U 706 ]
[; ;key.c: 1246: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 722  ]
[; ;key.c: 1247: {
"1247
{
[; ;key.c: 1248: switch(canshu_5_weizhi)
"1248
[e $U 724  ]
[; ;key.c: 1249: {
"1249
{
[; ;key.c: 1250: case 0:
"1250
[e :U 725 ]
[; ;key.c: 1251: if(step_02_load_percent>=1)
"1251
[e $ ! >= -> _step_02_load_percent `i -> 1 `i 726  ]
[; ;key.c: 1252: {
"1252
{
[; ;key.c: 1253: step_02_load_percent = step_02_load_percent - 1 ;
"1253
[e = _step_02_load_percent -> - -> _step_02_load_percent `i -> 1 `i `uc ]
"1254
}
[e :U 726 ]
[; ;key.c: 1254: }
[; ;key.c: 1255: break;
"1255
[e $U 723  ]
[; ;key.c: 1256: case 1:
"1256
[e :U 727 ]
[; ;key.c: 1257: if(step_02_load_percent>=10)
"1257
[e $ ! >= -> _step_02_load_percent `i -> 10 `i 728  ]
[; ;key.c: 1258: {
"1258
{
[; ;key.c: 1259: step_02_load_percent = step_02_load_percent - 10 ;
"1259
[e = _step_02_load_percent -> - -> _step_02_load_percent `i -> 10 `i `uc ]
[; ;key.c: 1261: if(step_02_load_percent<10)
"1261
[e $ ! < -> _step_02_load_percent `i -> 10 `i 729  ]
[; ;key.c: 1262: {
"1262
{
[; ;key.c: 1263: canshu_5_weizhi=0x00;
"1263
[e = _canshu_5_weizhi -> -> 0 `i `uc ]
"1264
}
[e :U 729 ]
"1265
}
[e :U 728 ]
[; ;key.c: 1264: }
[; ;key.c: 1265: }
[; ;key.c: 1266: break;
"1266
[e $U 723  ]
[; ;key.c: 1268: default:break;
"1268
[e :U 730 ]
[e $U 723  ]
"1269
}
[; ;key.c: 1269: }
[e $U 723  ]
"1248
[e :U 724 ]
[e [\ _canshu_5_weizhi , $ -> -> 0 `i `uc 725
 , $ -> -> 1 `i `uc 727
 730 ]
"1269
[e :U 723 ]
"1270
}
[; ;key.c: 1270: }
[e $U 731  ]
"1271
[e :U 722 ]
[; ;key.c: 1271: else
[; ;key.c: 1272: {
"1272
{
[; ;key.c: 1273: switch(canshu_11_weizhi)
"1273
[e $U 733  ]
[; ;key.c: 1274: {
"1274
{
[; ;key.c: 1275: case 0:
"1275
[e :U 734 ]
[; ;key.c: 1276: if(step_05_load_percent>=1)
"1276
[e $ ! >= -> _step_05_load_percent `i -> 1 `i 735  ]
[; ;key.c: 1277: {
"1277
{
[; ;key.c: 1278: step_05_load_percent = step_05_load_percent - 1 ;
"1278
[e = _step_05_load_percent -> - -> _step_05_load_percent `i -> 1 `i `uc ]
"1279
}
[e :U 735 ]
[; ;key.c: 1279: }
[; ;key.c: 1280: break;
"1280
[e $U 732  ]
[; ;key.c: 1281: case 1:
"1281
[e :U 736 ]
[; ;key.c: 1282: if(step_05_load_percent>=10)
"1282
[e $ ! >= -> _step_05_load_percent `i -> 10 `i 737  ]
[; ;key.c: 1283: {
"1283
{
[; ;key.c: 1284: step_05_load_percent = step_05_load_percent - 10 ;
"1284
[e = _step_05_load_percent -> - -> _step_05_load_percent `i -> 10 `i `uc ]
[; ;key.c: 1286: if(step_05_load_percent<10)
"1286
[e $ ! < -> _step_05_load_percent `i -> 10 `i 738  ]
[; ;key.c: 1287: {
"1287
{
[; ;key.c: 1288: canshu_11_weizhi=0x00;
"1288
[e = _canshu_11_weizhi -> -> 0 `i `uc ]
"1289
}
[e :U 738 ]
"1290
}
[e :U 737 ]
[; ;key.c: 1289: }
[; ;key.c: 1290: }
[; ;key.c: 1291: break;
"1291
[e $U 732  ]
[; ;key.c: 1293: default:break;
"1293
[e :U 739 ]
[e $U 732  ]
"1294
}
[; ;key.c: 1294: }
[e $U 732  ]
"1273
[e :U 733 ]
[e [\ _canshu_11_weizhi , $ -> -> 0 `i `uc 734
 , $ -> -> 1 `i `uc 736
 739 ]
"1294
[e :U 732 ]
"1295
}
[e :U 731 ]
[e :U 721 ]
"1298
}
[; ;key.c: 1295: }
[; ;key.c: 1298: }
[e $U 740  ]
"1299
[e :U 705 ]
[; ;key.c: 1299: else if(menu_index_q==0x05)
[e $ ! == -> _menu_index_q `i -> 5 `i 741  ]
[; ;key.c: 1300: {
"1300
{
[; ;key.c: 1301: if(canshu_cnt==1)
"1301
[e $ ! == -> _canshu_cnt `i -> 1 `i 742  ]
[; ;key.c: 1302: {
"1302
{
[; ;key.c: 1303: switch(canshu_2_weizhi)
"1303
[e $U 744  ]
[; ;key.c: 1304: {
"1304
{
[; ;key.c: 1305: case 0:
"1305
[e :U 745 ]
[; ;key.c: 1306: if(load_cc_I>=1)
"1306
[e $ ! >= _load_cc_I -> -> 1 `i `f 746  ]
[; ;key.c: 1307: {
"1307
{
[; ;key.c: 1308: load_cc_I = load_cc_I - 1 ;
"1308
[e = _load_cc_I - _load_cc_I -> -> 1 `i `f ]
"1309
}
[e :U 746 ]
[; ;key.c: 1309: }
[; ;key.c: 1310: break;
"1310
[e $U 743  ]
[; ;key.c: 1311: case 1:
"1311
[e :U 747 ]
[; ;key.c: 1312: if(load_cc_I>=10)
"1312
[e $ ! >= _load_cc_I -> -> 10 `i `f 748  ]
[; ;key.c: 1313: {
"1313
{
[; ;key.c: 1314: load_cc_I = load_cc_I - 10 ;
"1314
[e = _load_cc_I - _load_cc_I -> -> 10 `i `f ]
[; ;key.c: 1316: if(load_cc_I<10)
"1316
[e $ ! < _load_cc_I -> -> 10 `i `f 749  ]
[; ;key.c: 1317: {
"1317
{
[; ;key.c: 1318: canshu_2_weizhi=0x00;
"1318
[e = _canshu_2_weizhi -> -> 0 `i `uc ]
"1319
}
[e :U 749 ]
"1320
}
[e :U 748 ]
[; ;key.c: 1319: }
[; ;key.c: 1320: }
[; ;key.c: 1321: break;
"1321
[e $U 743  ]
[; ;key.c: 1322: case 2:
"1322
[e :U 750 ]
[; ;key.c: 1323: if(load_cc_I>=100)
"1323
[e $ ! >= _load_cc_I -> -> 100 `i `f 751  ]
[; ;key.c: 1324: {
"1324
{
[; ;key.c: 1325: load_cc_I = load_cc_I - 100 ;
"1325
[e = _load_cc_I - _load_cc_I -> -> 100 `i `f ]
[; ;key.c: 1327: if(load_cc_I<100)
"1327
[e $ ! < _load_cc_I -> -> 100 `i `f 752  ]
[; ;key.c: 1328: {
"1328
{
[; ;key.c: 1329: canshu_2_weizhi=0x01;
"1329
[e = _canshu_2_weizhi -> -> 1 `i `uc ]
"1330
}
[e :U 752 ]
"1331
}
[e :U 751 ]
[; ;key.c: 1330: }
[; ;key.c: 1331: }
[; ;key.c: 1332: break;
"1332
[e $U 743  ]
[; ;key.c: 1333: case 3:
"1333
[e :U 753 ]
[; ;key.c: 1334: if(load_cc_I>=1000)
"1334
[e $ ! >= _load_cc_I -> -> 1000 `i `f 754  ]
[; ;key.c: 1335: {
"1335
{
[; ;key.c: 1336: load_cc_I = load_cc_I - 1000;
"1336
[e = _load_cc_I - _load_cc_I -> -> 1000 `i `f ]
[; ;key.c: 1338: if(load_cc_I<1000)
"1338
[e $ ! < _load_cc_I -> -> 1000 `i `f 755  ]
[; ;key.c: 1339: {
"1339
{
[; ;key.c: 1340: canshu_2_weizhi=0x02;
"1340
[e = _canshu_2_weizhi -> -> 2 `i `uc ]
"1341
}
[e :U 755 ]
"1342
}
[e :U 754 ]
[; ;key.c: 1341: }
[; ;key.c: 1342: }
[; ;key.c: 1343: break;
"1343
[e $U 743  ]
[; ;key.c: 1344: default:break;
"1344
[e :U 756 ]
[e $U 743  ]
"1345
}
[; ;key.c: 1345: }
[e $U 743  ]
"1303
[e :U 744 ]
[e [\ _canshu_2_weizhi , $ -> -> 0 `i `uc 745
 , $ -> -> 1 `i `uc 747
 , $ -> -> 2 `i `uc 750
 , $ -> -> 3 `i `uc 753
 756 ]
"1345
[e :U 743 ]
"1346
}
[; ;key.c: 1346: }
[e $U 757  ]
"1347
[e :U 742 ]
[; ;key.c: 1347: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 758  ]
[; ;key.c: 1348: {
"1348
{
[; ;key.c: 1349: switch(canshu_6_weizhi)
"1349
[e $U 760  ]
[; ;key.c: 1350: {
"1350
{
[; ;key.c: 1351: case 0:
"1351
[e :U 761 ]
[; ;key.c: 1352: if(step_02_time_limit>=1)
"1352
[e $ ! >= -> _step_02_time_limit `i -> 1 `i 762  ]
[; ;key.c: 1353: {
"1353
{
[; ;key.c: 1354: step_02_time_limit = step_02_time_limit - 1 ;
"1354
[e = _step_02_time_limit -> - -> _step_02_time_limit `i -> 1 `i `uc ]
"1355
}
[e :U 762 ]
[; ;key.c: 1355: }
[; ;key.c: 1356: break;
"1356
[e $U 759  ]
[; ;key.c: 1357: case 1:
"1357
[e :U 763 ]
[; ;key.c: 1358: if(step_02_time_limit>=10)
"1358
[e $ ! >= -> _step_02_time_limit `i -> 10 `i 764  ]
[; ;key.c: 1359: {
"1359
{
[; ;key.c: 1360: step_02_time_limit = step_02_time_limit - 10 ;
"1360
[e = _step_02_time_limit -> - -> _step_02_time_limit `i -> 10 `i `uc ]
[; ;key.c: 1362: if(step_02_time_limit<10)
"1362
[e $ ! < -> _step_02_time_limit `i -> 10 `i 765  ]
[; ;key.c: 1363: {
"1363
{
[; ;key.c: 1364: canshu_6_weizhi=0x00;
"1364
[e = _canshu_6_weizhi -> -> 0 `i `uc ]
"1365
}
[e :U 765 ]
"1366
}
[e :U 764 ]
[; ;key.c: 1365: }
[; ;key.c: 1366: }
[; ;key.c: 1367: break;
"1367
[e $U 759  ]
[; ;key.c: 1369: default:break;
"1369
[e :U 766 ]
[e $U 759  ]
"1370
}
[; ;key.c: 1370: }
[e $U 759  ]
"1349
[e :U 760 ]
[e [\ _canshu_6_weizhi , $ -> -> 0 `i `uc 761
 , $ -> -> 1 `i `uc 763
 766 ]
"1370
[e :U 759 ]
"1371
}
[; ;key.c: 1371: }
[e $U 767  ]
"1372
[e :U 758 ]
[; ;key.c: 1372: else
[; ;key.c: 1373: {
"1373
{
[; ;key.c: 1374: switch(canshu_12_weizhi)
"1374
[e $U 769  ]
[; ;key.c: 1375: {
"1375
{
[; ;key.c: 1376: case 0:
"1376
[e :U 770 ]
[; ;key.c: 1377: if(step_05_time_limit>=1)
"1377
[e $ ! >= -> _step_05_time_limit `i -> 1 `i 771  ]
[; ;key.c: 1378: {
"1378
{
[; ;key.c: 1379: step_05_time_limit = step_05_time_limit - 1 ;
"1379
[e = _step_05_time_limit -> - -> _step_05_time_limit `i -> 1 `i `uc ]
"1380
}
[e :U 771 ]
[; ;key.c: 1380: }
[; ;key.c: 1381: break;
"1381
[e $U 768  ]
[; ;key.c: 1382: case 1:
"1382
[e :U 772 ]
[; ;key.c: 1383: if(step_05_time_limit>=10)
"1383
[e $ ! >= -> _step_05_time_limit `i -> 10 `i 773  ]
[; ;key.c: 1384: {
"1384
{
[; ;key.c: 1385: step_05_time_limit = step_05_time_limit - 10 ;
"1385
[e = _step_05_time_limit -> - -> _step_05_time_limit `i -> 10 `i `uc ]
[; ;key.c: 1387: if(step_05_time_limit<10)
"1387
[e $ ! < -> _step_05_time_limit `i -> 10 `i 774  ]
[; ;key.c: 1388: {
"1388
{
[; ;key.c: 1389: canshu_12_weizhi=0x00;
"1389
[e = _canshu_12_weizhi -> -> 0 `i `uc ]
"1390
}
[e :U 774 ]
"1391
}
[e :U 773 ]
[; ;key.c: 1390: }
[; ;key.c: 1391: }
[; ;key.c: 1392: break;
"1392
[e $U 768  ]
[; ;key.c: 1394: default:break;
"1394
[e :U 775 ]
[e $U 768  ]
"1395
}
[; ;key.c: 1395: }
[e $U 768  ]
"1374
[e :U 769 ]
[e [\ _canshu_12_weizhi , $ -> -> 0 `i `uc 770
 , $ -> -> 1 `i `uc 772
 775 ]
"1395
[e :U 768 ]
"1396
}
[e :U 767 ]
[e :U 757 ]
"1399
}
[; ;key.c: 1396: }
[; ;key.c: 1399: }
[e $U 776  ]
"1400
[e :U 741 ]
[; ;key.c: 1400: else if(menu_index_q==0x07)
[e $ ! == -> _menu_index_q `i -> 7 `i 777  ]
[; ;key.c: 1401: {
"1401
{
[; ;key.c: 1402: if(canshu_cnt==1)
"1402
[e $ ! == -> _canshu_cnt `i -> 1 `i 778  ]
[; ;key.c: 1403: {
"1403
{
[; ;key.c: 1404: switch(canshu_3_weizhi)
"1404
[e $U 780  ]
[; ;key.c: 1405: {
"1405
{
[; ;key.c: 1406: case 0:
"1406
[e :U 781 ]
[; ;key.c: 1407: if(step_01_load_percent>=1)
"1407
[e $ ! >= -> _step_01_load_percent `i -> 1 `i 782  ]
[; ;key.c: 1408: {
"1408
{
[; ;key.c: 1409: step_01_load_percent = step_01_load_percent - 1 ;
"1409
[e = _step_01_load_percent -> - -> _step_01_load_percent `i -> 1 `i `uc ]
"1410
}
[e :U 782 ]
[; ;key.c: 1410: }
[; ;key.c: 1411: break;
"1411
[e $U 779  ]
[; ;key.c: 1412: case 1:
"1412
[e :U 783 ]
[; ;key.c: 1413: if(step_01_load_percent>=10)
"1413
[e $ ! >= -> _step_01_load_percent `i -> 10 `i 784  ]
[; ;key.c: 1414: {
"1414
{
[; ;key.c: 1415: step_01_load_percent = step_01_load_percent - 10 ;
"1415
[e = _step_01_load_percent -> - -> _step_01_load_percent `i -> 10 `i `uc ]
[; ;key.c: 1417: if(step_01_load_percent<10)
"1417
[e $ ! < -> _step_01_load_percent `i -> 10 `i 785  ]
[; ;key.c: 1418: {
"1418
{
[; ;key.c: 1419: canshu_3_weizhi=0x00;
"1419
[e = _canshu_3_weizhi -> -> 0 `i `uc ]
"1420
}
[e :U 785 ]
"1421
}
[e :U 784 ]
[; ;key.c: 1420: }
[; ;key.c: 1421: }
[; ;key.c: 1422: break;
"1422
[e $U 779  ]
[; ;key.c: 1424: default:break;
"1424
[e :U 786 ]
[e $U 779  ]
"1425
}
[; ;key.c: 1425: }
[e $U 779  ]
"1404
[e :U 780 ]
[e [\ _canshu_3_weizhi , $ -> -> 0 `i `uc 781
 , $ -> -> 1 `i `uc 783
 786 ]
"1425
[e :U 779 ]
"1426
}
[; ;key.c: 1426: }
[e $U 787  ]
"1427
[e :U 778 ]
[; ;key.c: 1427: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 788  ]
[; ;key.c: 1428: {
"1428
{
[; ;key.c: 1429: switch(canshu_7_weizhi)
"1429
[e $U 790  ]
[; ;key.c: 1430: {
"1430
{
[; ;key.c: 1431: case 0:
"1431
[e :U 791 ]
[; ;key.c: 1432: if(step_03_load_percent>=1)
"1432
[e $ ! >= -> _step_03_load_percent `i -> 1 `i 792  ]
[; ;key.c: 1433: {
"1433
{
[; ;key.c: 1434: step_03_load_percent = step_03_load_percent - 1 ;
"1434
[e = _step_03_load_percent -> - -> _step_03_load_percent `i -> 1 `i `uc ]
"1435
}
[e :U 792 ]
[; ;key.c: 1435: }
[; ;key.c: 1436: break;
"1436
[e $U 789  ]
[; ;key.c: 1437: case 1:
"1437
[e :U 793 ]
[; ;key.c: 1438: if(step_03_load_percent>=10)
"1438
[e $ ! >= -> _step_03_load_percent `i -> 10 `i 794  ]
[; ;key.c: 1439: {
"1439
{
[; ;key.c: 1440: step_03_load_percent = step_03_load_percent - 10 ;
"1440
[e = _step_03_load_percent -> - -> _step_03_load_percent `i -> 10 `i `uc ]
[; ;key.c: 1442: if(step_03_load_percent<10)
"1442
[e $ ! < -> _step_03_load_percent `i -> 10 `i 795  ]
[; ;key.c: 1443: {
"1443
{
[; ;key.c: 1444: canshu_7_weizhi=0x00;
"1444
[e = _canshu_7_weizhi -> -> 0 `i `uc ]
"1445
}
[e :U 795 ]
"1446
}
[e :U 794 ]
[; ;key.c: 1445: }
[; ;key.c: 1446: }
[; ;key.c: 1447: break;
"1447
[e $U 789  ]
[; ;key.c: 1449: default:break;
"1449
[e :U 796 ]
[e $U 789  ]
"1450
}
[; ;key.c: 1450: }
[e $U 789  ]
"1429
[e :U 790 ]
[e [\ _canshu_7_weizhi , $ -> -> 0 `i `uc 791
 , $ -> -> 1 `i `uc 793
 796 ]
"1450
[e :U 789 ]
"1451
}
[; ;key.c: 1451: }
[e $U 797  ]
"1452
[e :U 788 ]
[; ;key.c: 1452: else
[; ;key.c: 1453: {
"1453
{
[; ;key.c: 1454: switch(canshu_13_weizhi)
"1454
[e $U 799  ]
[; ;key.c: 1455: {
"1455
{
[; ;key.c: 1456: case 0:
"1456
[e :U 800 ]
[; ;key.c: 1457: if(bt_id>=1)
"1457
[e $ ! >= -> _bt_id `i -> 1 `i 801  ]
[; ;key.c: 1458: {
"1458
{
[; ;key.c: 1459: bt_id = bt_id - 1 ;
"1459
[e = _bt_id -> - -> _bt_id `i -> 1 `i `uc ]
"1460
}
[e :U 801 ]
[; ;key.c: 1460: }
[; ;key.c: 1461: break;
"1461
[e $U 798  ]
[; ;key.c: 1462: case 1:
"1462
[e :U 802 ]
[; ;key.c: 1463: if(bt_id>=10)
"1463
[e $ ! >= -> _bt_id `i -> 10 `i 803  ]
[; ;key.c: 1464: {
"1464
{
[; ;key.c: 1465: bt_id = bt_id - 10 ;
"1465
[e = _bt_id -> - -> _bt_id `i -> 10 `i `uc ]
[; ;key.c: 1467: if(bt_id<10)
"1467
[e $ ! < -> _bt_id `i -> 10 `i 804  ]
[; ;key.c: 1468: {
"1468
{
[; ;key.c: 1469: canshu_13_weizhi=0x00;
"1469
[e = _canshu_13_weizhi -> -> 0 `i `uc ]
"1470
}
[e :U 804 ]
"1471
}
[e :U 803 ]
[; ;key.c: 1470: }
[; ;key.c: 1471: }
[; ;key.c: 1472: break;
"1472
[e $U 798  ]
[; ;key.c: 1474: default:break;
"1474
[e :U 805 ]
[e $U 798  ]
"1475
}
[; ;key.c: 1475: }
[e $U 798  ]
"1454
[e :U 799 ]
[e [\ _canshu_13_weizhi , $ -> -> 0 `i `uc 800
 , $ -> -> 1 `i `uc 802
 805 ]
"1475
[e :U 798 ]
"1476
}
[e :U 797 ]
[e :U 787 ]
"1479
}
[; ;key.c: 1476: }
[; ;key.c: 1479: }
[e $U 806  ]
"1480
[e :U 777 ]
[; ;key.c: 1480: else if(menu_index_q==0x09)
[e $ ! == -> _menu_index_q `i -> 9 `i 807  ]
[; ;key.c: 1481: {
"1481
{
[; ;key.c: 1482: if(canshu_cnt==1)
"1482
[e $ ! == -> _canshu_cnt `i -> 1 `i 808  ]
[; ;key.c: 1483: {
"1483
{
[; ;key.c: 1484: switch(canshu_4_weizhi)
"1484
[e $U 810  ]
[; ;key.c: 1485: {
"1485
{
[; ;key.c: 1486: case 0:
"1486
[e :U 811 ]
[; ;key.c: 1487: if(step_01_time_limit>=1)
"1487
[e $ ! >= -> _step_01_time_limit `i -> 1 `i 812  ]
[; ;key.c: 1488: {
"1488
{
[; ;key.c: 1489: step_01_time_limit = step_01_time_limit - 1 ;
"1489
[e = _step_01_time_limit -> - -> _step_01_time_limit `i -> 1 `i `uc ]
"1490
}
[e :U 812 ]
[; ;key.c: 1490: }
[; ;key.c: 1491: break;
"1491
[e $U 809  ]
[; ;key.c: 1492: case 1:
"1492
[e :U 813 ]
[; ;key.c: 1493: if(step_01_time_limit>=10)
"1493
[e $ ! >= -> _step_01_time_limit `i -> 10 `i 814  ]
[; ;key.c: 1494: {
"1494
{
[; ;key.c: 1495: step_01_time_limit = step_01_time_limit - 10 ;
"1495
[e = _step_01_time_limit -> - -> _step_01_time_limit `i -> 10 `i `uc ]
[; ;key.c: 1497: if(step_01_time_limit<10)
"1497
[e $ ! < -> _step_01_time_limit `i -> 10 `i 815  ]
[; ;key.c: 1498: {
"1498
{
[; ;key.c: 1499: canshu_4_weizhi=0x00;
"1499
[e = _canshu_4_weizhi -> -> 0 `i `uc ]
"1500
}
[e :U 815 ]
"1501
}
[e :U 814 ]
[; ;key.c: 1500: }
[; ;key.c: 1501: }
[; ;key.c: 1502: break;
"1502
[e $U 809  ]
[; ;key.c: 1504: default:break;
"1504
[e :U 816 ]
[e $U 809  ]
"1505
}
[; ;key.c: 1505: }
[e $U 809  ]
"1484
[e :U 810 ]
[e [\ _canshu_4_weizhi , $ -> -> 0 `i `uc 811
 , $ -> -> 1 `i `uc 813
 816 ]
"1505
[e :U 809 ]
"1506
}
[; ;key.c: 1506: }
[e $U 817  ]
"1507
[e :U 808 ]
[; ;key.c: 1507: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 818  ]
[; ;key.c: 1508: {
"1508
{
[; ;key.c: 1509: switch(canshu_8_weizhi)
"1509
[e $U 820  ]
[; ;key.c: 1510: {
"1510
{
[; ;key.c: 1511: case 0:
"1511
[e :U 821 ]
[; ;key.c: 1512: if(step_03_time_limit>=1)
"1512
[e $ ! >= -> _step_03_time_limit `i -> 1 `i 822  ]
[; ;key.c: 1513: {
"1513
{
[; ;key.c: 1514: step_03_time_limit = step_03_time_limit - 1 ;
"1514
[e = _step_03_time_limit -> - -> _step_03_time_limit `i -> 1 `i `uc ]
"1515
}
[e :U 822 ]
[; ;key.c: 1515: }
[; ;key.c: 1516: break;
"1516
[e $U 819  ]
[; ;key.c: 1517: case 1:
"1517
[e :U 823 ]
[; ;key.c: 1518: if(step_03_time_limit>=10)
"1518
[e $ ! >= -> _step_03_time_limit `i -> 10 `i 824  ]
[; ;key.c: 1519: {
"1519
{
[; ;key.c: 1520: step_03_time_limit = step_03_time_limit - 10 ;
"1520
[e = _step_03_time_limit -> - -> _step_03_time_limit `i -> 10 `i `uc ]
[; ;key.c: 1522: if(step_03_time_limit<10)
"1522
[e $ ! < -> _step_03_time_limit `i -> 10 `i 825  ]
[; ;key.c: 1523: {
"1523
{
[; ;key.c: 1524: canshu_8_weizhi=0x00;
"1524
[e = _canshu_8_weizhi -> -> 0 `i `uc ]
"1525
}
[e :U 825 ]
"1526
}
[e :U 824 ]
[; ;key.c: 1525: }
[; ;key.c: 1526: }
[; ;key.c: 1527: break;
"1527
[e $U 819  ]
[; ;key.c: 1529: default:break;
"1529
[e :U 826 ]
[e $U 819  ]
"1530
}
[; ;key.c: 1530: }
[e $U 819  ]
"1509
[e :U 820 ]
[e [\ _canshu_8_weizhi , $ -> -> 0 `i `uc 821
 , $ -> -> 1 `i `uc 823
 826 ]
"1530
[e :U 819 ]
"1531
}
[; ;key.c: 1531: }
[e $U 827  ]
"1532
[e :U 818 ]
[; ;key.c: 1532: else
[; ;key.c: 1533: {
"1533
{
[; ;key.c: 1534: switch(canshu_14_weizhi)
"1534
[e $U 829  ]
[; ;key.c: 1535: {
"1535
{
[; ;key.c: 1536: case 0:
"1536
[e :U 830 ]
[; ;key.c: 1537: if(light_time>=1)
"1537
[e $ ! >= -> _light_time `i -> 1 `i 831  ]
[; ;key.c: 1538: {
"1538
{
[; ;key.c: 1539: light_time = light_time - 1 ;
"1539
[e = _light_time -> - -> _light_time `i -> 1 `i `uc ]
"1540
}
[e :U 831 ]
[; ;key.c: 1540: }
[; ;key.c: 1541: break;
"1541
[e $U 828  ]
[; ;key.c: 1542: case 1:
"1542
[e :U 832 ]
[; ;key.c: 1543: if(light_time>=10)
"1543
[e $ ! >= -> _light_time `i -> 10 `i 833  ]
[; ;key.c: 1544: {
"1544
{
[; ;key.c: 1545: light_time = light_time - 10 ;
"1545
[e = _light_time -> - -> _light_time `i -> 10 `i `uc ]
[; ;key.c: 1547: if(light_time<10)
"1547
[e $ ! < -> _light_time `i -> 10 `i 834  ]
[; ;key.c: 1548: {
"1548
{
[; ;key.c: 1549: canshu_14_weizhi=0x00;
"1549
[e = _canshu_14_weizhi -> -> 0 `i `uc ]
"1550
}
[e :U 834 ]
"1551
}
[e :U 833 ]
[; ;key.c: 1550: }
[; ;key.c: 1551: }
[; ;key.c: 1552: break;
"1552
[e $U 828  ]
[; ;key.c: 1554: default:break;
"1554
[e :U 835 ]
[e $U 828  ]
"1555
}
[; ;key.c: 1555: }
[e $U 828  ]
"1534
[e :U 829 ]
[e [\ _canshu_14_weizhi , $ -> -> 0 `i `uc 830
 , $ -> -> 1 `i `uc 832
 835 ]
"1555
[e :U 828 ]
"1556
}
[e :U 827 ]
[e :U 817 ]
"1559
}
[; ;key.c: 1556: }
[; ;key.c: 1559: }
[e $U 836  ]
"1560
[e :U 807 ]
[; ;key.c: 1560: else if(menu_index_q==11)
[e $ ! == -> _menu_index_q `i -> 11 `i 837  ]
[; ;key.c: 1561: {
"1561
{
[; ;key.c: 1562: if(canshu_cnt==1)
"1562
[e $ ! == -> _canshu_cnt `i -> 1 `i 838  ]
[; ;key.c: 1563: {
"1563
{
[; ;key.c: 1564: switch(canshu_1_weizhi)
"1564
[e $U 840  ]
[; ;key.c: 1565: {
"1565
{
[; ;key.c: 1566: case 0:
"1566
[e :U 841 ]
[; ;key.c: 1567: if(light_pv>=1)
"1567
[e $ ! >= _light_pv -> -> 1 `i `f 842  ]
[; ;key.c: 1568: {
"1568
{
[; ;key.c: 1569: light_pv = light_pv - 1 ;
"1569
[e = _light_pv - _light_pv -> -> 1 `i `f ]
"1570
}
[e :U 842 ]
[; ;key.c: 1570: }
[; ;key.c: 1571: break;
"1571
[e $U 839  ]
[; ;key.c: 1572: case 1:
"1572
[e :U 843 ]
[; ;key.c: 1573: if(light_pv>=10)
"1573
[e $ ! >= _light_pv -> -> 10 `i `f 844  ]
[; ;key.c: 1574: {
"1574
{
[; ;key.c: 1575: light_pv = light_pv - 10 ;
"1575
[e = _light_pv - _light_pv -> -> 10 `i `f ]
[; ;key.c: 1577: if(light_pv<10)
"1577
[e $ ! < _light_pv -> -> 10 `i `f 845  ]
[; ;key.c: 1578: {
"1578
{
[; ;key.c: 1579: canshu_1_weizhi=0x00;
"1579
[e = _canshu_1_weizhi -> -> 0 `i `uc ]
"1580
}
[e :U 845 ]
"1581
}
[e :U 844 ]
[; ;key.c: 1580: }
[; ;key.c: 1581: }
[; ;key.c: 1582: break;
"1582
[e $U 839  ]
[; ;key.c: 1583: case 2:
"1583
[e :U 846 ]
[; ;key.c: 1584: if(light_pv>=100)
"1584
[e $ ! >= _light_pv -> -> 100 `i `f 847  ]
[; ;key.c: 1585: {
"1585
{
[; ;key.c: 1586: light_pv = light_pv - 100 ;
"1586
[e = _light_pv - _light_pv -> -> 100 `i `f ]
[; ;key.c: 1588: if(light_pv<100)
"1588
[e $ ! < _light_pv -> -> 100 `i `f 848  ]
[; ;key.c: 1589: {
"1589
{
[; ;key.c: 1590: canshu_1_weizhi=0x01;
"1590
[e = _canshu_1_weizhi -> -> 1 `i `uc ]
"1591
}
[e :U 848 ]
"1592
}
[e :U 847 ]
[; ;key.c: 1591: }
[; ;key.c: 1592: }
[; ;key.c: 1593: break;
"1593
[e $U 839  ]
[; ;key.c: 1594: case 3:
"1594
[e :U 849 ]
[; ;key.c: 1595: if(light_pv>=1000)
"1595
[e $ ! >= _light_pv -> -> 1000 `i `f 850  ]
[; ;key.c: 1596: {
"1596
{
[; ;key.c: 1597: light_pv = light_pv - 1000;
"1597
[e = _light_pv - _light_pv -> -> 1000 `i `f ]
[; ;key.c: 1599: if(light_pv<1000)
"1599
[e $ ! < _light_pv -> -> 1000 `i `f 851  ]
[; ;key.c: 1600: {
"1600
{
[; ;key.c: 1601: canshu_1_weizhi=0x02;
"1601
[e = _canshu_1_weizhi -> -> 2 `i `uc ]
"1602
}
[e :U 851 ]
"1603
}
[e :U 850 ]
[; ;key.c: 1602: }
[; ;key.c: 1603: }
[; ;key.c: 1604: break;
"1604
[e $U 839  ]
[; ;key.c: 1605: default:break;
"1605
[e :U 852 ]
[e $U 839  ]
"1606
}
[; ;key.c: 1606: }
[e $U 839  ]
"1564
[e :U 840 ]
[e [\ _canshu_1_weizhi , $ -> -> 0 `i `uc 841
 , $ -> -> 1 `i `uc 843
 , $ -> -> 2 `i `uc 846
 , $ -> -> 3 `i `uc 849
 852 ]
"1606
[e :U 839 ]
"1607
}
[; ;key.c: 1607: }
[e $U 853  ]
"1608
[e :U 838 ]
[; ;key.c: 1608: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 854  ]
[; ;key.c: 1609: {
"1609
{
[; ;key.c: 1610: switch(canshu_9_weizhi)
"1610
[e $U 856  ]
[; ;key.c: 1611: {
"1611
{
[; ;key.c: 1612: case 0:
"1612
[e :U 857 ]
[; ;key.c: 1613: if(step_04_load_percent>=1)
"1613
[e $ ! >= -> _step_04_load_percent `i -> 1 `i 858  ]
[; ;key.c: 1614: {
"1614
{
[; ;key.c: 1615: step_04_load_percent = step_04_load_percent - 1 ;
"1615
[e = _step_04_load_percent -> - -> _step_04_load_percent `i -> 1 `i `uc ]
"1616
}
[e :U 858 ]
[; ;key.c: 1616: }
[; ;key.c: 1617: break;
"1617
[e $U 855  ]
[; ;key.c: 1618: case 1:
"1618
[e :U 859 ]
[; ;key.c: 1619: if(step_04_load_percent>=10)
"1619
[e $ ! >= -> _step_04_load_percent `i -> 10 `i 860  ]
[; ;key.c: 1620: {
"1620
{
[; ;key.c: 1621: step_04_load_percent = step_04_load_percent - 10 ;
"1621
[e = _step_04_load_percent -> - -> _step_04_load_percent `i -> 10 `i `uc ]
[; ;key.c: 1623: if(step_04_load_percent<10)
"1623
[e $ ! < -> _step_04_load_percent `i -> 10 `i 861  ]
[; ;key.c: 1624: {
"1624
{
[; ;key.c: 1625: canshu_9_weizhi=0x00;
"1625
[e = _canshu_9_weizhi -> -> 0 `i `uc ]
"1626
}
[e :U 861 ]
"1627
}
[e :U 860 ]
[; ;key.c: 1626: }
[; ;key.c: 1627: }
[; ;key.c: 1628: break;
"1628
[e $U 855  ]
[; ;key.c: 1630: default:break;
"1630
[e :U 862 ]
[e $U 855  ]
"1631
}
[; ;key.c: 1631: }
[e $U 855  ]
"1610
[e :U 856 ]
[e [\ _canshu_9_weizhi , $ -> -> 0 `i `uc 857
 , $ -> -> 1 `i `uc 859
 862 ]
"1631
[e :U 855 ]
"1632
}
[; ;key.c: 1632: }
[e $U 863  ]
"1633
[e :U 854 ]
[; ;key.c: 1633: else
[; ;key.c: 1634: {
"1634
{
[; ;key.c: 1635: switch(canshu_11_weizhi)
"1635
[e $U 865  ]
[; ;key.c: 1636: {
"1636
{
[; ;key.c: 1637: case 0:
"1637
[e :U 866 ]
[; ;key.c: 1638: if(step_05_load_percent>=1)
"1638
[e $ ! >= -> _step_05_load_percent `i -> 1 `i 867  ]
[; ;key.c: 1639: {
"1639
{
[; ;key.c: 1640: step_05_load_percent = step_05_load_percent - 1 ;
"1640
[e = _step_05_load_percent -> - -> _step_05_load_percent `i -> 1 `i `uc ]
"1641
}
[e :U 867 ]
[; ;key.c: 1641: }
[; ;key.c: 1642: break;
"1642
[e $U 864  ]
[; ;key.c: 1643: case 1:
"1643
[e :U 868 ]
[; ;key.c: 1644: if(step_05_load_percent>=10)
"1644
[e $ ! >= -> _step_05_load_percent `i -> 10 `i 869  ]
[; ;key.c: 1645: {
"1645
{
[; ;key.c: 1646: step_05_load_percent = step_05_load_percent - 10 ;
"1646
[e = _step_05_load_percent -> - -> _step_05_load_percent `i -> 10 `i `uc ]
[; ;key.c: 1648: if(step_05_load_percent<10)
"1648
[e $ ! < -> _step_05_load_percent `i -> 10 `i 870  ]
[; ;key.c: 1649: {
"1649
{
[; ;key.c: 1650: canshu_11_weizhi=0x00;
"1650
[e = _canshu_11_weizhi -> -> 0 `i `uc ]
"1651
}
[e :U 870 ]
"1652
}
[e :U 869 ]
[; ;key.c: 1651: }
[; ;key.c: 1652: }
[; ;key.c: 1653: break;
"1653
[e $U 864  ]
[; ;key.c: 1655: default:break;
"1655
[e :U 871 ]
[e $U 864  ]
"1656
}
[; ;key.c: 1656: }
[e $U 864  ]
"1635
[e :U 865 ]
[e [\ _canshu_11_weizhi , $ -> -> 0 `i `uc 866
 , $ -> -> 1 `i `uc 868
 871 ]
"1656
[e :U 864 ]
"1657
}
[e :U 863 ]
[e :U 853 ]
"1660
}
[; ;key.c: 1657: }
[; ;key.c: 1660: }
[e $U 872  ]
"1661
[e :U 837 ]
[; ;key.c: 1661: else if(menu_index_q==13)
[e $ ! == -> _menu_index_q `i -> 13 `i 873  ]
[; ;key.c: 1662: {
"1662
{
[; ;key.c: 1663: if(canshu_cnt==1)
"1663
[e $ ! == -> _canshu_cnt `i -> 1 `i 874  ]
[; ;key.c: 1664: {
"1664
{
[; ;key.c: 1665: switch(canshu_2_weizhi)
"1665
[e $U 876  ]
[; ;key.c: 1666: {
"1666
{
[; ;key.c: 1667: case 0:
"1667
[e :U 877 ]
[; ;key.c: 1668: if(load_cc_I>=1)
"1668
[e $ ! >= _load_cc_I -> -> 1 `i `f 878  ]
[; ;key.c: 1669: {
"1669
{
[; ;key.c: 1670: load_cc_I = load_cc_I - 1 ;
"1670
[e = _load_cc_I - _load_cc_I -> -> 1 `i `f ]
"1671
}
[e :U 878 ]
[; ;key.c: 1671: }
[; ;key.c: 1672: break;
"1672
[e $U 875  ]
[; ;key.c: 1673: case 1:
"1673
[e :U 879 ]
[; ;key.c: 1674: if(load_cc_I>=10)
"1674
[e $ ! >= _load_cc_I -> -> 10 `i `f 880  ]
[; ;key.c: 1675: {
"1675
{
[; ;key.c: 1676: load_cc_I = load_cc_I - 10 ;
"1676
[e = _load_cc_I - _load_cc_I -> -> 10 `i `f ]
[; ;key.c: 1678: if(load_cc_I<10)
"1678
[e $ ! < _load_cc_I -> -> 10 `i `f 881  ]
[; ;key.c: 1679: {
"1679
{
[; ;key.c: 1680: canshu_2_weizhi=0x00;
"1680
[e = _canshu_2_weizhi -> -> 0 `i `uc ]
"1681
}
[e :U 881 ]
"1682
}
[e :U 880 ]
[; ;key.c: 1681: }
[; ;key.c: 1682: }
[; ;key.c: 1683: break;
"1683
[e $U 875  ]
[; ;key.c: 1684: case 2:
"1684
[e :U 882 ]
[; ;key.c: 1685: if(load_cc_I>=100)
"1685
[e $ ! >= _load_cc_I -> -> 100 `i `f 883  ]
[; ;key.c: 1686: {
"1686
{
[; ;key.c: 1687: load_cc_I = load_cc_I - 100 ;
"1687
[e = _load_cc_I - _load_cc_I -> -> 100 `i `f ]
[; ;key.c: 1689: if(load_cc_I<100)
"1689
[e $ ! < _load_cc_I -> -> 100 `i `f 884  ]
[; ;key.c: 1690: {
"1690
{
[; ;key.c: 1691: canshu_2_weizhi=0x01;
"1691
[e = _canshu_2_weizhi -> -> 1 `i `uc ]
"1692
}
[e :U 884 ]
"1693
}
[e :U 883 ]
[; ;key.c: 1692: }
[; ;key.c: 1693: }
[; ;key.c: 1694: break;
"1694
[e $U 875  ]
[; ;key.c: 1695: case 3:
"1695
[e :U 885 ]
[; ;key.c: 1696: if(load_cc_I>=1000)
"1696
[e $ ! >= _load_cc_I -> -> 1000 `i `f 886  ]
[; ;key.c: 1697: {
"1697
{
[; ;key.c: 1698: load_cc_I = load_cc_I - 1000;
"1698
[e = _load_cc_I - _load_cc_I -> -> 1000 `i `f ]
[; ;key.c: 1700: if(load_cc_I<1000)
"1700
[e $ ! < _load_cc_I -> -> 1000 `i `f 887  ]
[; ;key.c: 1701: {
"1701
{
[; ;key.c: 1702: canshu_2_weizhi=0x02;
"1702
[e = _canshu_2_weizhi -> -> 2 `i `uc ]
"1703
}
[e :U 887 ]
"1704
}
[e :U 886 ]
[; ;key.c: 1703: }
[; ;key.c: 1704: }
[; ;key.c: 1705: break;
"1705
[e $U 875  ]
[; ;key.c: 1706: default:break;
"1706
[e :U 888 ]
[e $U 875  ]
"1707
}
[; ;key.c: 1707: }
[e $U 875  ]
"1665
[e :U 876 ]
[e [\ _canshu_2_weizhi , $ -> -> 0 `i `uc 877
 , $ -> -> 1 `i `uc 879
 , $ -> -> 2 `i `uc 882
 , $ -> -> 3 `i `uc 885
 888 ]
"1707
[e :U 875 ]
"1708
}
[; ;key.c: 1708: }
[e $U 889  ]
"1709
[e :U 874 ]
[; ;key.c: 1709: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 890  ]
[; ;key.c: 1710: {
"1710
{
[; ;key.c: 1711: switch(canshu_10_weizhi)
"1711
[e $U 892  ]
[; ;key.c: 1712: {
"1712
{
[; ;key.c: 1713: case 0:
"1713
[e :U 893 ]
[; ;key.c: 1714: if(step_04_time_limit>=1)
"1714
[e $ ! >= -> _step_04_time_limit `i -> 1 `i 894  ]
[; ;key.c: 1715: {
"1715
{
[; ;key.c: 1716: step_04_time_limit = step_04_time_limit - 1 ;
"1716
[e = _step_04_time_limit -> - -> _step_04_time_limit `i -> 1 `i `uc ]
"1717
}
[e :U 894 ]
[; ;key.c: 1717: }
[; ;key.c: 1718: break;
"1718
[e $U 891  ]
[; ;key.c: 1719: case 1:
"1719
[e :U 895 ]
[; ;key.c: 1720: if(step_04_time_limit>=10)
"1720
[e $ ! >= -> _step_04_time_limit `i -> 10 `i 896  ]
[; ;key.c: 1721: {
"1721
{
[; ;key.c: 1722: step_04_time_limit = step_04_time_limit - 10 ;
"1722
[e = _step_04_time_limit -> - -> _step_04_time_limit `i -> 10 `i `uc ]
[; ;key.c: 1724: if(step_04_time_limit<10)
"1724
[e $ ! < -> _step_04_time_limit `i -> 10 `i 897  ]
[; ;key.c: 1725: {
"1725
{
[; ;key.c: 1726: canshu_10_weizhi=0x00;
"1726
[e = _canshu_10_weizhi -> -> 0 `i `uc ]
"1727
}
[e :U 897 ]
"1728
}
[e :U 896 ]
[; ;key.c: 1727: }
[; ;key.c: 1728: }
[; ;key.c: 1729: break;
"1729
[e $U 891  ]
[; ;key.c: 1731: default:break;
"1731
[e :U 898 ]
[e $U 891  ]
"1732
}
[; ;key.c: 1732: }
[e $U 891  ]
"1711
[e :U 892 ]
[e [\ _canshu_10_weizhi , $ -> -> 0 `i `uc 893
 , $ -> -> 1 `i `uc 895
 898 ]
"1732
[e :U 891 ]
"1733
}
[; ;key.c: 1733: }
[e $U 899  ]
"1734
[e :U 890 ]
[; ;key.c: 1734: else
[; ;key.c: 1735: {
"1735
{
[; ;key.c: 1736: switch(canshu_12_weizhi)
"1736
[e $U 901  ]
[; ;key.c: 1737: {
"1737
{
[; ;key.c: 1738: case 0:
"1738
[e :U 902 ]
[; ;key.c: 1739: if(step_05_time_limit>=1)
"1739
[e $ ! >= -> _step_05_time_limit `i -> 1 `i 903  ]
[; ;key.c: 1740: {
"1740
{
[; ;key.c: 1741: step_05_time_limit = step_05_time_limit - 1 ;
"1741
[e = _step_05_time_limit -> - -> _step_05_time_limit `i -> 1 `i `uc ]
"1742
}
[e :U 903 ]
[; ;key.c: 1742: }
[; ;key.c: 1743: break;
"1743
[e $U 900  ]
[; ;key.c: 1744: case 1:
"1744
[e :U 904 ]
[; ;key.c: 1745: if(step_05_time_limit>=10)
"1745
[e $ ! >= -> _step_05_time_limit `i -> 10 `i 905  ]
[; ;key.c: 1746: {
"1746
{
[; ;key.c: 1747: step_05_time_limit = step_05_time_limit - 10 ;
"1747
[e = _step_05_time_limit -> - -> _step_05_time_limit `i -> 10 `i `uc ]
[; ;key.c: 1749: if(step_05_time_limit<10)
"1749
[e $ ! < -> _step_05_time_limit `i -> 10 `i 906  ]
[; ;key.c: 1750: {
"1750
{
[; ;key.c: 1751: canshu_12_weizhi=0x00;
"1751
[e = _canshu_12_weizhi -> -> 0 `i `uc ]
"1752
}
[e :U 906 ]
"1753
}
[e :U 905 ]
[; ;key.c: 1752: }
[; ;key.c: 1753: }
[; ;key.c: 1754: break;
"1754
[e $U 900  ]
[; ;key.c: 1756: default:break;
"1756
[e :U 907 ]
[e $U 900  ]
"1757
}
[; ;key.c: 1757: }
[e $U 900  ]
"1736
[e :U 901 ]
[e [\ _canshu_12_weizhi , $ -> -> 0 `i `uc 902
 , $ -> -> 1 `i `uc 904
 907 ]
"1757
[e :U 900 ]
"1758
}
[e :U 899 ]
[e :U 889 ]
"1761
}
[e :U 873 ]
"1762
[e :U 872 ]
[e :U 836 ]
[e :U 806 ]
[e :U 776 ]
[e :U 740 ]
[; ;key.c: 1758: }
[; ;key.c: 1761: }
[; ;key.c: 1762: break;
[e $U 402  ]
[; ;key.c: 1764: default:break;
"1764
[e :U 908 ]
[e $U 402  ]
"1766
}
[; ;key.c: 1766: }
[e $U 402  ]
"173
[e :U 403 ]
[e [\ _KEY_VALUE , $ -> . `E3865 9 `E3865 404
 , $ -> . `E3865 10 `E3865 405
 , $ -> . `E3865 11 `E3865 407
 , $ -> . `E3865 12 `E3865 409
 , $ -> . `E3865 7 `E3865 411
 , $ -> . `E3865 6 `E3865 412
 , $ -> . `E3865 4 `E3865 413
 , $ -> . `E3865 5 `E3865 414
 , $ -> . `E3865 8 `E3865 415
 , $ -> . `E3865 2 `E3865 523
 , $ -> . `E3865 3 `E3865 702
 908 ]
"1766
[e :U 402 ]
[; ;key.c: 1769: KEY_VALUE=KNOP;
"1769
[e = _KEY_VALUE -> . `E3865 0 `E3865 ]
[; ;key.c: 1771: system_power_on_time_count=0x00;
"1771
[e = _system_power_on_time_count -> -> 0 `i `ui ]
[; ;key.c: 1773: BEEP_SPEAK();
"1773
[e ( _BEEP_SPEAK ..  ]
"1775
}
[e :U 401 ]
"1777
}
[e :U 400 ]
[; ;key.c: 1775: }
[; ;key.c: 1777: }
[; ;key.c: 1780: if(menu_index_q==0x03)
"1780
[e $ ! == -> _menu_index_q `i -> 3 `i 909  ]
[; ;key.c: 1781: {
"1781
{
[; ;key.c: 1782: if((KEY_VALUE ==K8)&&(KEY_STATE == KEY_DOWN))
"1782
[e $ ! && == -> _KEY_VALUE `i -> . `E3865 8 `i == -> _KEY_STATE `i -> . `E3861 1 `i 910  ]
[; ;key.c: 1783: {
"1783
{
[; ;key.c: 1784: if(key1_time_count<15)
"1784
[e $ ! < -> _key1_time_count `i -> 15 `i 911  ]
[; ;key.c: 1785: {
"1785
{
[; ;key.c: 1786: key1_time_count++;
"1786
[e ++ _key1_time_count -> -> 1 `i `uc ]
"1788
}
[; ;key.c: 1788: }
[e $U 912  ]
"1789
[e :U 911 ]
[; ;key.c: 1789: else
[; ;key.c: 1790: {
"1790
{
[; ;key.c: 1791: key1_time_count=0x00;
"1791
[e = _key1_time_count -> -> 0 `i `uc ]
[; ;key.c: 1793: if(canshu_cnt==1)
"1793
[e $ ! == -> _canshu_cnt `i -> 1 `i 913  ]
[; ;key.c: 1794: {
"1794
{
[; ;key.c: 1795: canshu_1_weizhi=0x00;
"1795
[e = _canshu_1_weizhi -> -> 0 `i `uc ]
"1796
}
[; ;key.c: 1796: }
[e $U 914  ]
"1797
[e :U 913 ]
[; ;key.c: 1797: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 915  ]
[; ;key.c: 1798: {
"1798
{
[; ;key.c: 1799: canshu_5_weizhi=0x00;
"1799
[e = _canshu_5_weizhi -> -> 0 `i `uc ]
"1800
}
[; ;key.c: 1800: }
[e $U 916  ]
"1801
[e :U 915 ]
[; ;key.c: 1801: else
[; ;key.c: 1802: {
"1802
{
[; ;key.c: 1803: canshu_11_weizhi=0x00;
"1803
[e = _canshu_11_weizhi -> -> 0 `i `uc ]
"1804
}
[e :U 916 ]
[e :U 914 ]
[; ;key.c: 1804: }
[; ;key.c: 1806: menu_index_q=0x04;
"1806
[e = _menu_index_q -> -> 4 `i `uc ]
[; ;key.c: 1808: BEEP_SPEAK();
"1808
[e ( _BEEP_SPEAK ..  ]
"1809
}
[e :U 912 ]
"1810
}
[; ;key.c: 1809: }
[; ;key.c: 1810: }
[e $U 917  ]
"1811
[e :U 910 ]
[; ;key.c: 1811: else
[; ;key.c: 1812: {
"1812
{
[; ;key.c: 1813: key1_time_count=0x00;
"1813
[e = _key1_time_count -> -> 0 `i `uc ]
"1816
}
[e :U 917 ]
"1817
}
[; ;key.c: 1816: }
[; ;key.c: 1817: }
[e $U 918  ]
"1818
[e :U 909 ]
[; ;key.c: 1818: else if(menu_index_q==0x05)
[e $ ! == -> _menu_index_q `i -> 5 `i 919  ]
[; ;key.c: 1819: {
"1819
{
[; ;key.c: 1820: if((KEY_VALUE ==K8)&&(KEY_STATE == KEY_DOWN))
"1820
[e $ ! && == -> _KEY_VALUE `i -> . `E3865 8 `i == -> _KEY_STATE `i -> . `E3861 1 `i 920  ]
[; ;key.c: 1821: {
"1821
{
[; ;key.c: 1822: if(key1_time_count<15)
"1822
[e $ ! < -> _key1_time_count `i -> 15 `i 921  ]
[; ;key.c: 1823: {
"1823
{
[; ;key.c: 1824: key1_time_count++;
"1824
[e ++ _key1_time_count -> -> 1 `i `uc ]
"1826
}
[; ;key.c: 1826: }
[e $U 922  ]
"1827
[e :U 921 ]
[; ;key.c: 1827: else
[; ;key.c: 1828: {
"1828
{
[; ;key.c: 1829: key1_time_count=0x00;
"1829
[e = _key1_time_count -> -> 0 `i `uc ]
[; ;key.c: 1831: if(canshu_cnt==1)
"1831
[e $ ! == -> _canshu_cnt `i -> 1 `i 923  ]
[; ;key.c: 1832: {
"1832
{
[; ;key.c: 1833: canshu_2_weizhi=0x00;
"1833
[e = _canshu_2_weizhi -> -> 0 `i `uc ]
"1834
}
[; ;key.c: 1834: }
[e $U 924  ]
"1835
[e :U 923 ]
[; ;key.c: 1835: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 925  ]
[; ;key.c: 1836: {
"1836
{
[; ;key.c: 1837: canshu_6_weizhi=0x00;
"1837
[e = _canshu_6_weizhi -> -> 0 `i `uc ]
"1838
}
[; ;key.c: 1838: }
[e $U 926  ]
"1839
[e :U 925 ]
[; ;key.c: 1839: else
[; ;key.c: 1840: {
"1840
{
[; ;key.c: 1841: canshu_12_weizhi=0x00;
"1841
[e = _canshu_12_weizhi -> -> 0 `i `uc ]
"1842
}
[e :U 926 ]
[e :U 924 ]
[; ;key.c: 1842: }
[; ;key.c: 1844: menu_index_q=0x06;
"1844
[e = _menu_index_q -> -> 6 `i `uc ]
[; ;key.c: 1846: BEEP_SPEAK();
"1846
[e ( _BEEP_SPEAK ..  ]
"1847
}
[e :U 922 ]
"1848
}
[; ;key.c: 1847: }
[; ;key.c: 1848: }
[e $U 927  ]
"1849
[e :U 920 ]
[; ;key.c: 1849: else
[; ;key.c: 1850: {
"1850
{
[; ;key.c: 1851: key1_time_count=0x00;
"1851
[e = _key1_time_count -> -> 0 `i `uc ]
"1854
}
[e :U 927 ]
"1855
}
[; ;key.c: 1854: }
[; ;key.c: 1855: }
[e $U 928  ]
"1856
[e :U 919 ]
[; ;key.c: 1856: else if(menu_index_q==0x07)
[e $ ! == -> _menu_index_q `i -> 7 `i 929  ]
[; ;key.c: 1857: {
"1857
{
[; ;key.c: 1858: if((KEY_VALUE ==K8)&&(KEY_STATE == KEY_DOWN))
"1858
[e $ ! && == -> _KEY_VALUE `i -> . `E3865 8 `i == -> _KEY_STATE `i -> . `E3861 1 `i 930  ]
[; ;key.c: 1859: {
"1859
{
[; ;key.c: 1860: if(key1_time_count<15)
"1860
[e $ ! < -> _key1_time_count `i -> 15 `i 931  ]
[; ;key.c: 1861: {
"1861
{
[; ;key.c: 1862: key1_time_count++;
"1862
[e ++ _key1_time_count -> -> 1 `i `uc ]
"1864
}
[; ;key.c: 1864: }
[e $U 932  ]
"1865
[e :U 931 ]
[; ;key.c: 1865: else
[; ;key.c: 1866: {
"1866
{
[; ;key.c: 1867: key1_time_count=0x00;
"1867
[e = _key1_time_count -> -> 0 `i `uc ]
[; ;key.c: 1869: if(canshu_cnt==1)
"1869
[e $ ! == -> _canshu_cnt `i -> 1 `i 933  ]
[; ;key.c: 1870: {
"1870
{
[; ;key.c: 1871: canshu_3_weizhi=0x00;
"1871
[e = _canshu_3_weizhi -> -> 0 `i `uc ]
"1872
}
[; ;key.c: 1872: }
[e $U 934  ]
"1873
[e :U 933 ]
[; ;key.c: 1873: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 935  ]
[; ;key.c: 1874: {
"1874
{
[; ;key.c: 1875: canshu_7_weizhi=0x00;
"1875
[e = _canshu_7_weizhi -> -> 0 `i `uc ]
"1876
}
[; ;key.c: 1876: }
[e $U 936  ]
"1877
[e :U 935 ]
[; ;key.c: 1877: else
[; ;key.c: 1878: {
"1878
{
[; ;key.c: 1879: canshu_13_weizhi=0x00;
"1879
[e = _canshu_13_weizhi -> -> 0 `i `uc ]
"1880
}
[e :U 936 ]
[e :U 934 ]
[; ;key.c: 1880: }
[; ;key.c: 1882: menu_index_q=0x08;
"1882
[e = _menu_index_q -> -> 8 `i `uc ]
[; ;key.c: 1884: BEEP_SPEAK();
"1884
[e ( _BEEP_SPEAK ..  ]
"1885
}
[e :U 932 ]
"1886
}
[; ;key.c: 1885: }
[; ;key.c: 1886: }
[e $U 937  ]
"1887
[e :U 930 ]
[; ;key.c: 1887: else
[; ;key.c: 1888: {
"1888
{
[; ;key.c: 1889: key1_time_count=0x00;
"1889
[e = _key1_time_count -> -> 0 `i `uc ]
"1892
}
[e :U 937 ]
"1893
}
[; ;key.c: 1892: }
[; ;key.c: 1893: }
[e $U 938  ]
"1894
[e :U 929 ]
[; ;key.c: 1894: else if(menu_index_q==0x09)
[e $ ! == -> _menu_index_q `i -> 9 `i 939  ]
[; ;key.c: 1895: {
"1895
{
[; ;key.c: 1896: if((KEY_VALUE ==K8)&&(KEY_STATE == KEY_DOWN))
"1896
[e $ ! && == -> _KEY_VALUE `i -> . `E3865 8 `i == -> _KEY_STATE `i -> . `E3861 1 `i 940  ]
[; ;key.c: 1897: {
"1897
{
[; ;key.c: 1898: if(key1_time_count<15)
"1898
[e $ ! < -> _key1_time_count `i -> 15 `i 941  ]
[; ;key.c: 1899: {
"1899
{
[; ;key.c: 1900: key1_time_count++;
"1900
[e ++ _key1_time_count -> -> 1 `i `uc ]
"1902
}
[; ;key.c: 1902: }
[e $U 942  ]
"1903
[e :U 941 ]
[; ;key.c: 1903: else
[; ;key.c: 1904: {
"1904
{
[; ;key.c: 1905: key1_time_count=0x00;
"1905
[e = _key1_time_count -> -> 0 `i `uc ]
[; ;key.c: 1907: if(canshu_cnt==1)
"1907
[e $ ! == -> _canshu_cnt `i -> 1 `i 943  ]
[; ;key.c: 1908: {
"1908
{
[; ;key.c: 1909: canshu_4_weizhi=0x00;
"1909
[e = _canshu_4_weizhi -> -> 0 `i `uc ]
"1910
}
[; ;key.c: 1910: }
[e $U 944  ]
"1911
[e :U 943 ]
[; ;key.c: 1911: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 945  ]
[; ;key.c: 1912: {
"1912
{
[; ;key.c: 1913: canshu_8_weizhi=0x00;
"1913
[e = _canshu_8_weizhi -> -> 0 `i `uc ]
"1914
}
[; ;key.c: 1914: }
[e $U 946  ]
"1915
[e :U 945 ]
[; ;key.c: 1915: else
[; ;key.c: 1916: {
"1916
{
[; ;key.c: 1917: canshu_14_weizhi=0x00;
"1917
[e = _canshu_14_weizhi -> -> 0 `i `uc ]
"1918
}
[e :U 946 ]
[e :U 944 ]
[; ;key.c: 1918: }
[; ;key.c: 1920: menu_index_q=10;
"1920
[e = _menu_index_q -> -> 10 `i `uc ]
[; ;key.c: 1922: BEEP_SPEAK();
"1922
[e ( _BEEP_SPEAK ..  ]
"1923
}
[e :U 942 ]
"1924
}
[; ;key.c: 1923: }
[; ;key.c: 1924: }
[e $U 947  ]
"1925
[e :U 940 ]
[; ;key.c: 1925: else
[; ;key.c: 1926: {
"1926
{
[; ;key.c: 1927: key1_time_count=0x00;
"1927
[e = _key1_time_count -> -> 0 `i `uc ]
"1930
}
[e :U 947 ]
"1931
}
[; ;key.c: 1930: }
[; ;key.c: 1931: }
[e $U 948  ]
"1932
[e :U 939 ]
[; ;key.c: 1932: else if(menu_index_q==11)
[e $ ! == -> _menu_index_q `i -> 11 `i 949  ]
[; ;key.c: 1933: {
"1933
{
[; ;key.c: 1934: if((KEY_VALUE ==K8)&&(KEY_STATE == KEY_DOWN))
"1934
[e $ ! && == -> _KEY_VALUE `i -> . `E3865 8 `i == -> _KEY_STATE `i -> . `E3861 1 `i 950  ]
[; ;key.c: 1935: {
"1935
{
[; ;key.c: 1936: if(key1_time_count<15)
"1936
[e $ ! < -> _key1_time_count `i -> 15 `i 951  ]
[; ;key.c: 1937: {
"1937
{
[; ;key.c: 1938: key1_time_count++;
"1938
[e ++ _key1_time_count -> -> 1 `i `uc ]
"1940
}
[; ;key.c: 1940: }
[e $U 952  ]
"1941
[e :U 951 ]
[; ;key.c: 1941: else
[; ;key.c: 1942: {
"1942
{
[; ;key.c: 1943: key1_time_count=0x00;
"1943
[e = _key1_time_count -> -> 0 `i `uc ]
[; ;key.c: 1945: if(canshu_cnt==1)
"1945
[e $ ! == -> _canshu_cnt `i -> 1 `i 953  ]
[; ;key.c: 1946: {
"1946
{
[; ;key.c: 1947: canshu_1_weizhi=0x00;
"1947
[e = _canshu_1_weizhi -> -> 0 `i `uc ]
"1948
}
[; ;key.c: 1948: }
[e $U 954  ]
"1949
[e :U 953 ]
[; ;key.c: 1949: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 955  ]
[; ;key.c: 1950: {
"1950
{
[; ;key.c: 1951: canshu_9_weizhi=0x00;
"1951
[e = _canshu_9_weizhi -> -> 0 `i `uc ]
"1952
}
[; ;key.c: 1952: }
[e $U 956  ]
"1953
[e :U 955 ]
[; ;key.c: 1953: else
[; ;key.c: 1954: {
"1954
{
[; ;key.c: 1955: canshu_11_weizhi=0x00;
"1955
[e = _canshu_11_weizhi -> -> 0 `i `uc ]
"1956
}
[e :U 956 ]
[e :U 954 ]
[; ;key.c: 1956: }
[; ;key.c: 1958: menu_index_q=12;
"1958
[e = _menu_index_q -> -> 12 `i `uc ]
[; ;key.c: 1960: BEEP_SPEAK();
"1960
[e ( _BEEP_SPEAK ..  ]
"1961
}
[e :U 952 ]
"1962
}
[; ;key.c: 1961: }
[; ;key.c: 1962: }
[e $U 957  ]
"1963
[e :U 950 ]
[; ;key.c: 1963: else
[; ;key.c: 1964: {
"1964
{
[; ;key.c: 1965: key1_time_count=0x00;
"1965
[e = _key1_time_count -> -> 0 `i `uc ]
"1968
}
[e :U 957 ]
"1969
}
[; ;key.c: 1968: }
[; ;key.c: 1969: }
[e $U 958  ]
"1970
[e :U 949 ]
[; ;key.c: 1970: else if(menu_index_q==13)
[e $ ! == -> _menu_index_q `i -> 13 `i 959  ]
[; ;key.c: 1971: {
"1971
{
[; ;key.c: 1972: if((KEY_VALUE ==K8)&&(KEY_STATE == KEY_DOWN))
"1972
[e $ ! && == -> _KEY_VALUE `i -> . `E3865 8 `i == -> _KEY_STATE `i -> . `E3861 1 `i 960  ]
[; ;key.c: 1973: {
"1973
{
[; ;key.c: 1974: if(key1_time_count<15)
"1974
[e $ ! < -> _key1_time_count `i -> 15 `i 961  ]
[; ;key.c: 1975: {
"1975
{
[; ;key.c: 1976: key1_time_count++;
"1976
[e ++ _key1_time_count -> -> 1 `i `uc ]
"1978
}
[; ;key.c: 1978: }
[e $U 962  ]
"1979
[e :U 961 ]
[; ;key.c: 1979: else
[; ;key.c: 1980: {
"1980
{
[; ;key.c: 1981: key1_time_count=0x00;
"1981
[e = _key1_time_count -> -> 0 `i `uc ]
[; ;key.c: 1983: if(canshu_cnt==1)
"1983
[e $ ! == -> _canshu_cnt `i -> 1 `i 963  ]
[; ;key.c: 1984: {
"1984
{
[; ;key.c: 1985: canshu_2_weizhi=0x00;
"1985
[e = _canshu_2_weizhi -> -> 0 `i `uc ]
"1986
}
[; ;key.c: 1986: }
[e $U 964  ]
"1987
[e :U 963 ]
[; ;key.c: 1987: else if(canshu_cnt==2)
[e $ ! == -> _canshu_cnt `i -> 2 `i 965  ]
[; ;key.c: 1988: {
"1988
{
[; ;key.c: 1989: canshu_10_weizhi=0x00;
"1989
[e = _canshu_10_weizhi -> -> 0 `i `uc ]
"1990
}
[; ;key.c: 1990: }
[e $U 966  ]
"1991
[e :U 965 ]
[; ;key.c: 1991: else
[; ;key.c: 1992: {
"1992
{
[; ;key.c: 1993: canshu_12_weizhi=0x00;
"1993
[e = _canshu_12_weizhi -> -> 0 `i `uc ]
"1994
}
[e :U 966 ]
[e :U 964 ]
[; ;key.c: 1994: }
[; ;key.c: 1996: menu_index_q=0x02;
"1996
[e = _menu_index_q -> -> 2 `i `uc ]
[; ;key.c: 1998: BEEP_SPEAK();
"1998
[e ( _BEEP_SPEAK ..  ]
"1999
}
[e :U 962 ]
"2000
}
[; ;key.c: 1999: }
[; ;key.c: 2000: }
[e $U 967  ]
"2001
[e :U 960 ]
[; ;key.c: 2001: else
[; ;key.c: 2002: {
"2002
{
[; ;key.c: 2003: key1_time_count=0x00;
"2003
[e = _key1_time_count -> -> 0 `i `uc ]
"2006
}
[e :U 967 ]
"2007
}
[e :U 959 ]
"2009
[e :U 958 ]
[e :U 948 ]
[e :U 938 ]
[e :U 928 ]
[e :U 918 ]
[; ;key.c: 2006: }
[; ;key.c: 2007: }
[; ;key.c: 2009: }
[e :UE 383 ]
}
