TimeQuest Timing Analyzer report for ba22_filtrado
Mon Jul 15 15:03:24 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_LENTO'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'c_clgen:i_clgen|pm_clk_o'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_LENTO'
 17. Slow 1200mV 85C Model Hold: 'c_clgen:i_clgen|pm_clk_o'
 18. Slow 1200mV 85C Model Recovery: 'c_clgen:i_clgen|pm_clk_o'
 19. Slow 1200mV 85C Model Recovery: 'CLOCK_LENTO'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_LENTO'
 23. Slow 1200mV 85C Model Removal: 'c_clgen:i_clgen|pm_clk_o'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_LENTO'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'c_clgen:i_clgen|pm_clk_o'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_LENTO'
 41. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 42. Slow 1200mV 0C Model Setup: 'c_clgen:i_clgen|pm_clk_o'
 43. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 44. Slow 1200mV 0C Model Hold: 'CLOCK_LENTO'
 45. Slow 1200mV 0C Model Hold: 'c_clgen:i_clgen|pm_clk_o'
 46. Slow 1200mV 0C Model Recovery: 'c_clgen:i_clgen|pm_clk_o'
 47. Slow 1200mV 0C Model Recovery: 'CLOCK_LENTO'
 48. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 49. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 50. Slow 1200mV 0C Model Removal: 'CLOCK_LENTO'
 51. Slow 1200mV 0C Model Removal: 'c_clgen:i_clgen|pm_clk_o'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_LENTO'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'c_clgen:i_clgen|pm_clk_o'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'CLOCK_LENTO'
 68. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 69. Fast 1200mV 0C Model Setup: 'c_clgen:i_clgen|pm_clk_o'
 70. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 71. Fast 1200mV 0C Model Hold: 'CLOCK_LENTO'
 72. Fast 1200mV 0C Model Hold: 'c_clgen:i_clgen|pm_clk_o'
 73. Fast 1200mV 0C Model Recovery: 'c_clgen:i_clgen|pm_clk_o'
 74. Fast 1200mV 0C Model Recovery: 'CLOCK_LENTO'
 75. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 76. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 77. Fast 1200mV 0C Model Removal: 'CLOCK_LENTO'
 78. Fast 1200mV 0C Model Removal: 'c_clgen:i_clgen|pm_clk_o'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_LENTO'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'c_clgen:i_clgen|pm_clk_o'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Progagation Delay
 95. Minimum Progagation Delay
 96. Board Trace Model Assignments
 97. Input Transition Times
 98. Signal Integrity Metrics (Slow 1200mv 0c Model)
 99. Signal Integrity Metrics (Slow 1200mv 85c Model)
100. Signal Integrity Metrics (Fast 1200mv 0c Model)
101. Setup Transfers
102. Hold Transfers
103. Recovery Transfers
104. Removal Transfers
105. Report TCCS
106. Report RSKM
107. Unconstrained Paths
108. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; ba22_filtrado                                     ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  38.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; SDC File List                                                                ;
+------------------------------------------+--------+--------------------------+
; SDC File Path                            ; Status ; Read at                  ;
+------------------------------------------+--------+--------------------------+
; ../netlist/altera_cycloneiv/ba22_top.sdc ; OK     ; Mon Jul 15 15:02:38 2013 ;
+------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; c_clgen:i_clgen|pm_clk_o ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { c_clgen:i_clgen|pm_clk_o } ;
; CLOCK_50                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                 ;
; CLOCK_LENTO              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_LENTO }              ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                             ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 36.01 MHz  ; 36.01 MHz       ; CLOCK_50                 ;      ;
; 36.01 MHz  ; 36.01 MHz       ; CLOCK_LENTO              ;      ;
; 167.87 MHz ; 167.87 MHz      ; c_clgen:i_clgen|pm_clk_o ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                ;
+--------------------------+---------+---------------+
; Clock                    ; Slack   ; End Point TNS ;
+--------------------------+---------+---------------+
; CLOCK_LENTO              ; -30.665 ; -68399.598    ;
; CLOCK_50                 ; -26.767 ; -46034.195    ;
; c_clgen:i_clgen|pm_clk_o ; -12.947 ; -893.410      ;
+--------------------------+---------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.540 ; -288.337      ;
; CLOCK_LENTO              ; -1.755 ; -12.025       ;
; c_clgen:i_clgen|pm_clk_o ; 0.403  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; c_clgen:i_clgen|pm_clk_o ; -4.339 ; -315.866      ;
; CLOCK_LENTO              ; -3.208 ; -1088.834     ;
; CLOCK_50                 ; 0.464  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.520 ; -152.965      ;
; CLOCK_LENTO              ; 0.326  ; 0.000         ;
; c_clgen:i_clgen|pm_clk_o ; 4.532  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_LENTO              ; -3.000 ; -6072.264     ;
; CLOCK_50                 ; -3.000 ; -5098.078     ;
; c_clgen:i_clgen|pm_clk_o ; -1.285 ; -93.805       ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_LENTO'                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -30.665 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.383     ; 27.270     ;
; -30.656 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.403     ; 27.241     ;
; -30.534 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.394     ; 27.128     ;
; -30.474 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.382     ; 27.080     ;
; -30.465 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.402     ; 27.051     ;
; -30.461 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.382     ; 27.067     ;
; -30.460 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.421     ; 27.027     ;
; -30.454 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.415     ; 27.027     ;
; -30.453 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.347     ; 27.094     ;
; -30.449 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.364     ; 27.073     ;
; -30.438 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.358     ; 27.068     ;
; -30.413 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.370     ; 27.031     ;
; -30.405 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.387     ; 27.006     ;
; -30.381 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.389     ; 26.980     ;
; -30.361 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.383     ; 26.966     ;
; -30.352 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.403     ; 26.937     ;
; -30.343 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.393     ; 26.938     ;
; -30.338 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.382     ; 26.944     ;
; -30.331 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.026     ; 27.293     ;
; -30.329 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.402     ; 26.915     ;
; -30.316 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.384     ; 26.920     ;
; -30.310 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.356     ; 26.942     ;
; -30.274 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.417     ; 26.845     ;
; -30.273 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.422     ; 26.839     ;
; -30.270 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.381     ; 26.877     ;
; -30.269 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.420     ; 26.837     ;
; -30.263 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.414     ; 26.837     ;
; -30.262 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.346     ; 26.904     ;
; -30.259 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.381     ; 26.866     ;
; -30.258 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.363     ; 26.883     ;
; -30.253 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.354     ; 26.887     ;
; -30.250 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.401     ; 26.837     ;
; -30.247 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.357     ; 26.878     ;
; -30.243 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.417     ; 26.814     ;
; -30.234 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.377     ; 26.845     ;
; -30.232 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.383     ; 26.837     ;
; -30.232 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.377     ; 26.843     ;
; -30.230 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.394     ; 26.824     ;
; -30.224 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.366     ; 26.846     ;
; -30.223 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.403     ; 26.808     ;
; -30.222 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.369     ; 26.841     ;
; -30.214 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.386     ; 26.816     ;
; -30.207 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.393     ; 26.802     ;
; -30.190 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.388     ; 26.790     ;
; -30.186 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.415     ; 26.759     ;
; -30.171 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.349     ; 26.810     ;
; -30.157 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.382     ; 26.763     ;
; -30.156 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.421     ; 26.723     ;
; -30.155 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.373     ; 26.770     ;
; -30.150 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.383     ; 26.755     ;
; -30.150 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.415     ; 26.723     ;
; -30.149 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.347     ; 26.790     ;
; -30.145 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.364     ; 26.769     ;
; -30.141 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.403     ; 26.726     ;
; -30.140 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.025     ; 27.103     ;
; -30.134 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.381     ; 26.741     ;
; -30.134 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.358     ; 26.764     ;
; -30.133 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.383     ; 26.738     ;
; -30.133 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.420     ; 26.701     ;
; -30.128 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.392     ; 26.724     ;
; -30.127 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.414     ; 26.701     ;
; -30.126 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.346     ; 26.768     ;
; -30.125 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.383     ; 26.730     ;
; -30.124 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.403     ; 26.709     ;
; -30.122 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.363     ; 26.747     ;
; -30.119 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.355     ; 26.752     ;
; -30.114 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.383     ; 26.719     ;
; -30.111 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.357     ; 26.742     ;
; -30.109 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.370     ; 26.727     ;
; -30.108 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a2~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.373     ; 26.723     ;
; -30.105 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.403     ; 26.690     ;
; -30.101 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.387     ; 26.702     ;
; -30.101 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.394     ; 26.695     ;
; -30.100 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.383     ; 26.705     ;
; -30.091 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.403     ; 26.676     ;
; -30.086 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.369     ; 26.705     ;
; -30.085 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.395     ; 26.678     ;
; -30.083 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.416     ; 26.655     ;
; -30.082 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.421     ; 26.649     ;
; -30.078 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.386     ; 26.680     ;
; -30.077 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.389     ; 26.676     ;
; -30.072 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.342     ; 26.718     ;
; -30.062 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.353     ; 26.697     ;
; -30.055 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.380     ; 26.663     ;
; -30.054 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.419     ; 26.623     ;
; -30.054 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.388     ; 26.654     ;
; -30.052 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.416     ; 26.624     ;
; -30.048 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.413     ; 26.623     ;
; -30.047 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.345     ; 26.690     ;
; -30.043 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.376     ; 26.655     ;
; -30.043 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.362     ; 26.669     ;
; -30.041 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.376     ; 26.653     ;
; -30.037 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.420     ; 26.605     ;
; -30.033 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.365     ; 26.656     ;
; -30.032 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.356     ; 26.664     ;
; -30.028 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.382     ; 26.634     ;
; -30.027 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.421     ; 26.594     ;
; -30.027 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.026     ; 26.989     ;
; -30.024 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a5~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.423     ; 26.589     ;
; -30.021 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a2~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.399     ; 26.610     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -26.767 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 27.270     ;
; -26.758 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 27.241     ;
; -26.636 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.506     ; 27.128     ;
; -26.576 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.494     ; 27.080     ;
; -26.567 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 27.051     ;
; -26.563 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.494     ; 27.067     ;
; -26.562 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.533     ; 27.027     ;
; -26.555 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 27.094     ;
; -26.551 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.476     ; 27.073     ;
; -26.532 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.503     ; 27.027     ;
; -26.516 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 27.068     ;
; -26.515 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 27.031     ;
; -26.507 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.499     ; 27.006     ;
; -26.483 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.501     ; 26.980     ;
; -26.463 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 26.966     ;
; -26.454 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 26.937     ;
; -26.445 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.505     ; 26.938     ;
; -26.440 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.494     ; 26.944     ;
; -26.431 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 26.915     ;
; -26.412 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 26.942     ;
; -26.409 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 27.293     ;
; -26.394 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 26.920     ;
; -26.376 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.529     ; 26.845     ;
; -26.375 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.534     ; 26.839     ;
; -26.372 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.493     ; 26.877     ;
; -26.371 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.532     ; 26.837     ;
; -26.364 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.458     ; 26.904     ;
; -26.361 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.493     ; 26.866     ;
; -26.360 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 26.883     ;
; -26.355 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 26.887     ;
; -26.352 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 26.837     ;
; -26.341 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.502     ; 26.837     ;
; -26.336 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 26.845     ;
; -26.334 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 26.837     ;
; -26.334 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 26.843     ;
; -26.332 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.506     ; 26.824     ;
; -26.326 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 26.846     ;
; -26.325 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.445     ; 26.878     ;
; -26.325 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 26.808     ;
; -26.324 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.481     ; 26.841     ;
; -26.321 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.505     ; 26.814     ;
; -26.316 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.498     ; 26.816     ;
; -26.309 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.505     ; 26.802     ;
; -26.292 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.500     ; 26.790     ;
; -26.288 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.527     ; 26.759     ;
; -26.259 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.494     ; 26.763     ;
; -26.258 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.533     ; 26.723     ;
; -26.257 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.485     ; 26.770     ;
; -26.252 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 26.755     ;
; -26.251 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 26.790     ;
; -26.249 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 26.810     ;
; -26.247 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.476     ; 26.769     ;
; -26.243 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 26.726     ;
; -26.236 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.493     ; 26.741     ;
; -26.235 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 26.738     ;
; -26.235 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.532     ; 26.701     ;
; -26.230 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.504     ; 26.724     ;
; -26.228 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.503     ; 26.723     ;
; -26.228 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.458     ; 26.768     ;
; -26.226 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 26.709     ;
; -26.224 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 26.747     ;
; -26.221 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 26.752     ;
; -26.218 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 27.103     ;
; -26.216 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 26.719     ;
; -26.212 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 26.764     ;
; -26.211 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 26.727     ;
; -26.207 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 26.690     ;
; -26.205 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.502     ; 26.701     ;
; -26.203 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 26.730     ;
; -26.203 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.499     ; 26.702     ;
; -26.203 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.506     ; 26.695     ;
; -26.202 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 26.705     ;
; -26.193 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 26.676     ;
; -26.189 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.445     ; 26.742     ;
; -26.188 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.481     ; 26.705     ;
; -26.187 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.507     ; 26.678     ;
; -26.186 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a2~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 26.723     ;
; -26.185 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.528     ; 26.655     ;
; -26.184 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.533     ; 26.649     ;
; -26.180 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.498     ; 26.680     ;
; -26.179 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.501     ; 26.676     ;
; -26.164 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 26.697     ;
; -26.157 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.492     ; 26.663     ;
; -26.156 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.531     ; 26.623     ;
; -26.156 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.500     ; 26.654     ;
; -26.150 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 26.718     ;
; -26.149 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.457     ; 26.690     ;
; -26.145 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.488     ; 26.655     ;
; -26.145 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 26.669     ;
; -26.143 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.488     ; 26.653     ;
; -26.139 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.532     ; 26.605     ;
; -26.135 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 26.656     ;
; -26.130 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.504     ; 26.624     ;
; -26.130 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.494     ; 26.634     ;
; -26.129 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.533     ; 26.594     ;
; -26.126 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.501     ; 26.623     ;
; -26.123 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a2~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 26.610     ;
; -26.122 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 26.661     ;
; -26.121 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.506     ; 26.613     ;
; -26.118 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.476     ; 26.640     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                ; To Node                                                                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -12.947 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.847      ;
; -12.947 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.847      ;
; -12.947 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.847      ;
; -12.947 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.847      ;
; -12.947 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.847      ;
; -12.763 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.663      ;
; -12.763 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.663      ;
; -12.763 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.663      ;
; -12.763 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.663      ;
; -12.763 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.663      ;
; -12.718 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.617      ;
; -12.718 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.617      ;
; -12.718 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.617      ;
; -12.718 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.617      ;
; -12.718 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.617      ;
; -12.718 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.617      ;
; -12.718 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.617      ;
; -12.710 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.075     ; 8.623      ;
; -12.710 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.075     ; 8.623      ;
; -12.710 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.075     ; 8.623      ;
; -12.710 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.075     ; 8.623      ;
; -12.710 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.075     ; 8.623      ;
; -12.707 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.605      ;
; -12.707 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.605      ;
; -12.707 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.605      ;
; -12.707 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.605      ;
; -12.707 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.605      ;
; -12.707 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.605      ;
; -12.707 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.605      ;
; -12.699 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.598      ;
; -12.699 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.598      ;
; -12.622 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.115     ; 8.495      ;
; -12.622 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.115     ; 8.495      ;
; -12.622 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.115     ; 8.495      ;
; -12.622 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.115     ; 8.495      ;
; -12.622 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.115     ; 8.495      ;
; -12.608 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.083     ; 8.513      ;
; -12.608 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.083     ; 8.513      ;
; -12.608 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.083     ; 8.513      ;
; -12.608 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.083     ; 8.513      ;
; -12.608 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.083     ; 8.513      ;
; -12.553 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.453      ;
; -12.553 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.453      ;
; -12.553 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.453      ;
; -12.553 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.453      ;
; -12.553 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.453      ;
; -12.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.439      ;
; -12.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.439      ;
; -12.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.439      ;
; -12.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.439      ;
; -12.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.439      ;
; -12.534 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.433      ;
; -12.534 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.433      ;
; -12.534 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.433      ;
; -12.534 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.433      ;
; -12.534 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.433      ;
; -12.534 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.433      ;
; -12.534 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.433      ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.421      ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.421      ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.421      ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.421      ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.421      ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.421      ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.421      ;
; -12.515 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.414      ;
; -12.515 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.089     ; 8.414      ;
; -12.514 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.414      ;
; -12.514 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.414      ;
; -12.514 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.414      ;
; -12.514 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.414      ;
; -12.514 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.414      ;
; -12.514 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.088     ; 8.414      ;
; -12.497 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.106     ; 8.379      ;
; -12.497 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.106     ; 8.379      ;
; -12.497 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.106     ; 8.379      ;
; -12.497 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.106     ; 8.379      ;
; -12.497 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.106     ; 8.379      ;
; -12.495 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.407      ;
; -12.495 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.407      ;
; -12.495 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.407      ;
; -12.495 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.407      ;
; -12.495 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.407      ;
; -12.495 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.407      ;
; -12.495 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.407      ;
; -12.474 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.077     ; 8.385      ;
; -12.474 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.077     ; 8.385      ;
; -12.474 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.077     ; 8.385      ;
; -12.474 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.077     ; 8.385      ;
; -12.474 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.077     ; 8.385      ;
; -12.474 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.077     ; 8.385      ;
; -12.474 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.077     ; 8.385      ;
; -12.469 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.381      ;
; -12.469 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.076     ; 8.381      ;
; -12.446 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.344      ;
; -12.446 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.344      ;
; -12.446 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.344      ;
; -12.446 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.344      ;
; -12.446 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.090     ; 8.344      ;
; -12.435 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -5.087     ; 8.336      ;
+---------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.540 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.993      ; 0.669      ;
; -3.540 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.993      ; 0.669      ;
; -3.540 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.993      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.539 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.992      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.538 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.669      ;
; -3.537 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.990      ; 0.669      ;
; -3.537 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.990      ; 0.669      ;
; -3.537 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.990      ; 0.669      ;
; -3.533 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.674      ;
; -3.533 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.674      ;
; -3.533 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.674      ;
; -3.533 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 0.674      ;
; -3.532 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.990      ; 0.674      ;
; -2.803 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_38_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_ix40405z26774                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 1.404      ;
; -1.628 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_dat_o_6_                                      ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_datain_reg0  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.338      ; 2.962      ;
; -1.577 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_dat_o_6_                                      ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_datain_reg0 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.331      ; 3.006      ;
; -1.129 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_7_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.071      ;
; -1.003 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_9_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.197      ;
; -1.000 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_52_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_mul_52_                                                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 3.207      ;
; -0.953 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_10_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.247      ;
; -0.877 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_11_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.323      ;
; -0.827 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_12_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.373      ;
; -0.751 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_13_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.449      ;
; -0.738 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_54_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_ix40405z26742                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.991      ; 3.469      ;
; -0.701 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_14_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.499      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_4_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_8_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_6_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_5_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_7_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_16_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_15_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_3_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.698 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_21_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.342      ;
; -0.625 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_15_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.575      ;
; -0.575 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_16_                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.625      ;
; -0.499 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_17_                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.701      ;
; -0.495 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.806      ; 4.527      ;
; -0.492 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_2_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.822      ; 4.546      ;
; -0.449 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_18_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.984      ; 3.751      ;
; -0.435 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_12_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.796      ; 4.577      ;
; -0.402 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_44_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.832      ; 4.646      ;
; -0.402 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_12_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.832      ; 4.646      ;
; -0.402 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_34_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.832      ; 4.646      ;
; -0.402 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_43_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.832      ; 4.646      ;
; -0.402 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_11_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.832      ; 4.646      ;
; -0.392 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_1_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.864      ; 4.688      ;
; -0.392 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_33_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.864      ; 4.688      ;
; -0.392 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_36_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.864      ; 4.688      ;
; -0.392 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_4_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.864      ; 4.688      ;
; -0.392 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_5_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.864      ; 4.688      ;
; -0.392 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_6_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.864      ; 4.688      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_LENTO'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.755 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_22_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.204      ; 1.635      ;
; -1.754 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_24_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.204      ; 1.636      ;
; -1.604 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_27_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.204      ; 1.786      ;
; -1.602 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_29_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.204      ; 1.788      ;
; -1.592 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_23_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.205      ; 1.799      ;
; -1.591 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_25_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.205      ; 1.800      ;
; -1.554 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_26_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.205      ; 1.837      ;
; -0.573 ; c_clgen:i_clgen|pm_clk_o                                                                                                                                      ; c_clgen:i_clgen|pm_clk_o                                                                                                                                                         ; c_clgen:i_clgen|pm_clk_o ; CLOCK_LENTO ; 0.000        ; 3.352      ; 3.217      ;
; -0.116 ; c_clgen:i_clgen|pm_clk_o                                                                                                                                      ; c_clgen:i_clgen|pm_clk_o                                                                                                                                                         ; c_clgen:i_clgen|pm_clk_o ; CLOCK_LENTO ; -0.500       ; 3.352      ; 3.174      ;
; 0.360  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_0_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.441      ; 1.023      ;
; 0.361  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_1_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.441      ; 1.024      ;
; 0.398  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_2_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.441      ; 1.061      ;
; 0.401  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_3_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.441      ; 1.064      ;
; 0.402  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_10_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_8_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_8_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_9_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_9_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_10_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_10_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                                     ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                                     ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q                         ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                                         ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_trans_o_1_                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_trans_o_1_                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_state_0_                       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_state_0_                                          ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.669      ;
; 0.405  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; c_clgen:i_clgen|rst_o                                                                                                                                         ; c_clgen:i_clgen|rst_o                                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; c_clgen:i_clgen|contador_load_done[4]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[4]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; c_clgen:i_clgen|contador_load_done[5]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[5]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; c_clgen:i_clgen|contador_load_done[2]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[2]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; c_clgen:i_clgen|contador_load_done[1]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[1]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.669      ;
; 0.407  ; c_clgen:i_clgen|contador[0]                                                                                                                                   ; c_clgen:i_clgen|contador[0]                                                                                                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.081      ; 0.674      ;
; 0.409  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.674      ;
; 0.410  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; c_clgen:i_clgen|contador_load_done[0]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[0]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.078      ; 0.674      ;
; 0.419  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_0_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.372      ; 1.013      ;
; 0.422  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_1_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.372      ; 1.016      ;
; 0.428  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_2_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.372      ; 1.022      ;
; 0.432  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_6_                                                       ; monitor:u_monitor|LEDR[6]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.697      ;
; 0.432  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_7_                                                       ; monitor:u_monitor|LEDR[7]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.697      ;
; 0.434  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_8_                                                       ; monitor:u_monitor|LEDR[8]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.079      ; 0.699      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.403 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 0.669      ;
; 1.021 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 1.287      ;
; 1.354 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.619      ;
; 1.363 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.628      ;
; 1.417 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.682      ;
; 1.449 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.714      ;
; 1.451 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.716      ;
; 1.451 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.716      ;
; 1.451 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.716      ;
; 1.452 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.717      ;
; 1.453 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.718      ;
; 1.494 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.759      ;
; 1.501 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_clk     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.992     ; 0.715      ;
; 1.537 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 1.803      ;
; 1.584 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.849      ;
; 1.634 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.899      ;
; 1.673 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.938      ;
; 1.682 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.077      ; 1.945      ;
; 1.695 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 1.960      ;
; 1.728 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 1.994      ;
; 1.743 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.009      ;
; 1.743 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.008      ;
; 1.763 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.077      ; 2.026      ;
; 1.768 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.033      ;
; 1.797 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.063      ;
; 1.823 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.088      ;
; 1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.099      ;
; 1.837 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.993     ; 1.050      ;
; 1.839 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.105      ;
; 1.857 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.123      ;
; 1.871 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.136      ;
; 1.886 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.151      ;
; 1.889 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.154      ;
; 1.927 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.192      ;
; 1.932 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.198      ;
; 1.937 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.202      ;
; 1.945 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.083      ; 2.214      ;
; 1.968 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.082      ; 2.236      ;
; 1.974 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.075      ; 2.235      ;
; 1.977 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.078      ; 2.241      ;
; 1.992 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.082      ; 2.260      ;
; 2.029 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.295      ;
; 2.039 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.077      ; 2.302      ;
; 2.059 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.324      ;
; 2.060 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.326      ;
; 2.062 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.082      ; 2.330      ;
; 2.079 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.344      ;
; 2.083 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.348      ;
; 2.089 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.355      ;
; 2.109 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.077      ; 2.372      ;
; 2.111 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.078      ; 2.375      ;
; 2.117 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.383      ;
; 2.118 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_reg_spr_we_i    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.991     ; 1.333      ;
; 2.119 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.385      ;
; 2.123 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.389      ;
; 2.126 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.082      ; 2.394      ;
; 2.132 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.397      ;
; 2.146 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.406      ;
; 2.146 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.406      ;
; 2.147 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.407      ;
; 2.151 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.411      ;
; 2.151 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.416      ;
; 2.152 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.412      ;
; 2.155 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.415      ;
; 2.156 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.081      ; 2.423      ;
; 2.166 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.078      ; 2.430      ;
; 2.169 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.434      ;
; 2.173 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.438      ;
; 2.173 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.077      ; 2.436      ;
; 2.179 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.078      ; 2.443      ;
; 2.184 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.450      ;
; 2.185 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.084      ; 2.455      ;
; 2.190 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.082      ; 2.458      ;
; 2.192 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.993     ; 1.405      ;
; 2.194 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.993     ; 1.407      ;
; 2.194 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.993     ; 1.407      ;
; 2.194 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.993     ; 1.407      ;
; 2.195 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.993     ; 1.408      ;
; 2.196 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.080      ; 2.462      ;
; 2.196 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.993     ; 1.409      ;
; 2.202 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.467      ;
; 2.209 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.084      ; 2.479      ;
; 2.211 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.078      ; 2.475      ;
; 2.214 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.078      ; 2.478      ;
; 2.220 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.081      ; 2.487      ;
; 2.221 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.079      ; 2.486      ;
; 2.221 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.082      ; 2.489      ;
; 2.225 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.078      ; 2.489      ;
; 2.225 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.078      ; 2.489      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -4.339 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.891      ;
; -4.339 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.891      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.447     ; 4.889      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.447     ; 4.889      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.447     ; 4.889      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.448     ; 4.888      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.449     ; 4.887      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.884      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.446     ; 4.890      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.449     ; 4.887      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.449     ; 4.887      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.449     ; 4.887      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.449     ; 4.887      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.886      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.865      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.865      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.865      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.865      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.450     ; 4.867      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.865      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.865      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.451     ; 4.866      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.319 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.453     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
; -4.318 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.452     ; 4.864      ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_LENTO'                                                                                                                                                                                          ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.208 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_rd_we                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.887      ;
; -3.208 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.887      ;
; -3.208 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                            ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.887      ;
; -3.208 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.887      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_0_                                                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.886      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.671      ; 4.876      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_1_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.662      ; 4.867      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_spr_cyc_o          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.662      ; 4.867      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_3_                                                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.886      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_cyc_o         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.662      ; 4.867      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.683      ; 4.888      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.671      ; 4.876      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_4_                                                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.886      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_exc_pc_we                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.671      ; 4.876      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.886      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_1_                                                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.886      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_11_                                            ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.682      ; 4.887      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_9_                                             ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.682      ; 4.887      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.682      ; 4.887      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_2_                                             ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.682      ; 4.887      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.683      ; 4.888      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_3_                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.683      ; 4.888      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_4_                                             ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.682      ; 4.887      ;
; -3.207 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_4_                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.683      ; 4.888      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.674      ; 4.878      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_0_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.661      ; 4.865      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.674      ; 4.878      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.678      ; 4.882      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.673      ; 4.877      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.678      ; 4.882      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_10_                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.673      ; 4.877      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_11_                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.673      ; 4.877      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.679      ; 4.883      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.679      ; 4.883      ;
; -3.206 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.674      ; 4.878      ;
; -3.205 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_0_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.659      ; 4.862      ;
; -3.205 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_1_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.659      ; 4.862      ;
; -3.205 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_4_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.659      ; 4.862      ;
; -3.205 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_5_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.659      ; 4.862      ;
; -3.205 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_3_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.659      ; 4.862      ;
; -3.205 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_2_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.659      ; 4.862      ;
; -3.205 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.660      ; 4.863      ;
; -3.204 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_5_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.660      ; 4.862      ;
; -3.204 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_4_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.660      ; 4.862      ;
; -3.204 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_3_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.660      ; 4.862      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.705      ; 4.898      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.705      ; 4.898      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_6_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.705      ; 4.898      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.705      ; 4.898      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.705      ; 4.898      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.705      ; 4.898      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.705      ; 4.898      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.705      ; 4.898      ;
; -3.195 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.702      ; 4.895      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.679      ; 4.871      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_0_           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.679      ; 4.871      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_flag_adv_reg_q_0_        ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.692      ; 4.884      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_new_pc_we_0n0s3               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.873      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_2_           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_1_           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_            ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_wait_invalidate             ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.679      ; 4.871      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.681      ; 4.873      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_            ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_            ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.691      ; 4.883      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat0_val               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.688      ; 4.880      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat1_val               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.688      ; 4.880      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_fpu_commit                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.692      ; 4.884      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_in_words                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.679      ; 4.871      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_2_                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.655      ; 4.847      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_26_                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.655      ; 4.847      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_stb_o                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.679      ; 4.871      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_8_                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.664      ; 4.856      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_19_                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.655      ; 4.847      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_24_                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.664      ; 4.856      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_24_                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.655      ; 4.847      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_25_                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.655      ; 4.847      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_5_                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.655      ; 4.847      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_8_                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.655      ; 4.847      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_12_                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.655      ; 4.847      ;
; -3.194 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_16_                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.664      ; 4.856      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_2_      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.684      ; 4.875      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_reg_reg_id_trap_req ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.690      ; 4.881      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_21_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_20_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_23_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_17_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_18_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_30_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_29_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_26_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_25_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_27_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_24_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_22_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
; -3.193 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_16_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.648      ; 4.839      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                            ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.464 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_rd_we                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.887      ;
; 0.464 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.887      ;
; 0.464 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                            ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.887      ;
; 0.464 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.887      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_0_                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.886      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.353      ; 4.876      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_1_                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.344      ; 4.867      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_spr_cyc_o          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.344      ; 4.867      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_3_                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.886      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_cyc_o         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.344      ; 4.867      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.365      ; 4.888      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.353      ; 4.876      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_4_                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.886      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_exc_pc_we                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.353      ; 4.876      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.886      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_1_                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.886      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_11_                                            ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.364      ; 4.887      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_9_                                             ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.364      ; 4.887      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.364      ; 4.887      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_2_                                             ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.364      ; 4.887      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.365      ; 4.888      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_3_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.365      ; 4.888      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_4_                                             ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.364      ; 4.887      ;
; 0.465 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_4_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.365      ; 4.888      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                        ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.356      ; 4.878      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_0_                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.343      ; 4.865      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.356      ; 4.878      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.360      ; 4.882      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.355      ; 4.877      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.360      ; 4.882      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_10_                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.355      ; 4.877      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_11_                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.355      ; 4.877      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.361      ; 4.883      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.361      ; 4.883      ;
; 0.466 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.356      ; 4.878      ;
; 0.467 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_0_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.341      ; 4.862      ;
; 0.467 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_1_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.341      ; 4.862      ;
; 0.467 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_4_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.341      ; 4.862      ;
; 0.467 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_5_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.341      ; 4.862      ;
; 0.467 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_3_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.341      ; 4.862      ;
; 0.467 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_2_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.341      ; 4.862      ;
; 0.467 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.342      ; 4.863      ;
; 0.468 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_5_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.342      ; 4.862      ;
; 0.468 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_4_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.342      ; 4.862      ;
; 0.468 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_3_         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.342      ; 4.862      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.387      ; 4.898      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.387      ; 4.898      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_6_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.387      ; 4.898      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.387      ; 4.898      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.387      ; 4.898      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.387      ; 4.898      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.387      ; 4.898      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.387      ; 4.898      ;
; 0.477 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.384      ; 4.895      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.361      ; 4.871      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_0_           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                   ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.361      ; 4.871      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_flag_adv_reg_q_0_        ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.374      ; 4.884      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_new_pc_we_0n0s3               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.873      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_2_           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_1_           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_            ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_wait_invalidate             ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.361      ; 4.871      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.363      ; 4.873      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_            ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_            ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.373      ; 4.883      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat0_val               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.370      ; 4.880      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat1_val               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.370      ; 4.880      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_fpu_commit                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.374      ; 4.884      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_in_words                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.361      ; 4.871      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_2_                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.337      ; 4.847      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_26_                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.337      ; 4.847      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_stb_o                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.361      ; 4.871      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_8_                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.346      ; 4.856      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_19_                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.337      ; 4.847      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_24_                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.346      ; 4.856      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_24_                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.337      ; 4.847      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_25_                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.337      ; 4.847      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_5_                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.337      ; 4.847      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_8_                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.337      ; 4.847      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_12_                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.337      ; 4.847      ;
; 0.478 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_16_                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.346      ; 4.856      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_2_      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.366      ; 4.875      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_reg_reg_id_trap_req ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.372      ; 4.881      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_21_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_20_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_23_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_17_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_18_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_30_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_29_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_26_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_25_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_27_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_24_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_22_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
; 0.479 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_16_                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.330      ; 4.839      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                            ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_PIPE_OP_Q_0_                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.836      ; 4.532      ;
; -0.509 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_START_Q                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.531      ;
; -0.509 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_PIPE_OP_Q_1_                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.824      ; 4.531      ;
; -0.508 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.814      ; 4.522      ;
; -0.508 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.814      ; 4.522      ;
; -0.508 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_4_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.814      ; 4.522      ;
; -0.508 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.814      ; 4.522      ;
; -0.508 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.814      ; 4.522      ;
; -0.508 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.814      ; 4.522      ;
; -0.508 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.814      ; 4.522      ;
; -0.506 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_DONE_Q                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.769      ; 4.479      ;
; -0.506 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_RG2_reg_BUSY_Q           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.769      ; 4.479      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_12_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.587      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_12_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.587      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_19_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.845      ; 4.586      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_18_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.845      ; 4.586      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_17_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.845      ; 4.586      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_16_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.845      ; 4.586      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.842      ; 4.583      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_20_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.587      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_20_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.845      ; 4.586      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_5_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.587      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_5_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.845      ; 4.586      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.842      ; 4.583      ;
; -0.475 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.842      ; 4.583      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.822      ; 4.564      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_3_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.838      ; 4.580      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_2_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.837      ; 4.579      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_1_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.837      ; 4.579      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.838      ; 4.580      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_0_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.836      ; 4.578      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.836      ; 4.578      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.838      ; 4.580      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.838      ; 4.580      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.836      ; 4.578      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.838      ; 4.580      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.836      ; 4.578      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.837      ; 4.579      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.837      ; 4.579      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.836      ; 4.578      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_19_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.844      ; 4.586      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_18_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.844      ; 4.586      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_21_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.847      ; 4.589      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_21_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.588      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_22_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.588      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_22_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.847      ; 4.589      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_17_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.844      ; 4.586      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_22_                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.828      ; 4.570      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.837      ; 4.579      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.837      ; 4.579      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_24_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.847      ; 4.589      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_24_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.588      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_16_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.844      ; 4.586      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.837      ; 4.579      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_23_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.847      ; 4.589      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_23_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.588      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_6_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.846      ; 4.588      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_6_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.847      ; 4.589      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_7_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.848      ; 4.590      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_7_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.847      ; 4.589      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_8_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.847      ; 4.589      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_8_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.848      ; 4.590      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_13_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.847      ; 4.589      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_13_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.848      ; 4.590      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.844      ; 4.586      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_14_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.844      ; 4.586      ;
; -0.474 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_after_rst                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.843      ; 4.585      ;
; -0.473 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_1_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.829      ; 4.572      ;
; -0.473 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_0_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.822      ; 4.565      ;
; -0.473 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_1_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.822      ; 4.565      ;
; -0.473 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.822      ; 4.565      ;
; -0.473 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_10_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.829      ; 4.572      ;
; -0.473 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_3_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.829      ; 4.572      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_2_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.801      ; 4.545      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_3_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.798      ; 4.542      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_6_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.799      ; 4.543      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_4_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.798      ; 4.542      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_5_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.801      ; 4.545      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_1_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.798      ; 4.542      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_0_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.801      ; 4.545      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_7_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.799      ; 4.543      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_3_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.797      ; 4.541      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_6_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.800      ; 4.544      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_4_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.800      ; 4.544      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_5_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.800      ; 4.544      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_1_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.797      ; 4.541      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_7_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.800      ; 4.544      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_19_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.778      ; 4.522      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.826      ; 4.570      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_26_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.804      ; 4.548      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_28_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.778      ; 4.522      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_1_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.804      ; 4.548      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_10_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.820      ; 4.564      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_17_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.804      ; 4.548      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_18_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.785      ; 4.529      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_20_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.804      ; 4.548      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_20_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.785      ; 4.529      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.827      ; 4.571      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.827      ; 4.571      ;
; -0.472 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.826      ; 4.570      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_LENTO'                                                                                                                                                                    ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.326 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_21_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.073      ; 4.585      ;
; 0.326 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_20_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.073      ; 4.585      ;
; 0.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_1_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.047      ; 4.560      ;
; 0.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_4_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.047      ; 4.560      ;
; 0.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_8_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.047      ; 4.560      ;
; 0.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_22_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.047      ; 4.560      ;
; 0.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_26_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.047      ; 4.560      ;
; 0.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_21_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.047      ; 4.560      ;
; 0.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_25_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.047      ; 4.560      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_15_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.048      ; 4.562      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_18_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.048      ; 4.562      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_13_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.049      ; 4.563      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_17_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.048      ; 4.562      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_19_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.048      ; 4.562      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_13_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.049      ; 4.563      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_12_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.049      ; 4.563      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_16_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.049      ; 4.563      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_12_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.049      ; 4.563      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_14_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.049      ; 4.563      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_15_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.048      ; 4.562      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_0_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.048      ; 4.562      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_5_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.049      ; 4.563      ;
; 0.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_9_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.049      ; 4.563      ;
; 0.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.041      ; 4.556      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_12_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.595      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_9_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.595      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_8_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.071      ; 4.594      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_0_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.595      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_28_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.077      ; 4.600      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.073      ; 4.596      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_0_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.595      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_22_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.077      ; 4.600      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_24_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.077      ; 4.600      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_27_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.077      ; 4.600      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_29_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.077      ; 4.600      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.073      ; 4.596      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_9_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.595      ;
; 0.337 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_12_                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.595      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_13_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.069      ; 4.593      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_4_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.596      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_11_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.596      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_3_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.596      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_5_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.070      ; 4.594      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_7_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.070      ; 4.594      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_6_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.069      ; 4.593      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_1_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.067      ; 4.591      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_2_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.069      ; 4.593      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_26_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.078      ; 4.602      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_28_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_30_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_0_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_1_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.067      ; 4.591      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_23_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.078      ; 4.602      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_23_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_24_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_25_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.078      ; 4.602      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_29_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_1_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_2_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_2_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.069      ; 4.593      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_3_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.596      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_3_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_4_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.067      ; 4.591      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_4_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_5_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.069      ; 4.593      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_5_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_6_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_6_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.069      ; 4.593      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_7_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.067      ; 4.591      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_7_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_8_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.067      ; 4.591      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_8_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_9_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_10_                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.067      ; 4.591      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_10_        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_13_                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.069      ; 4.593      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_10_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.063      ; 4.587      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_11_                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.072      ; 4.596      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_trp_i_130_                ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_trp_i_129_                ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.054      ; 4.578      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_4_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_4_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_3_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_3_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.059      ; 4.583      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_fifo_vld_o                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.064      ; 4.588      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_6_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.051      ; 4.575      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_7_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.053      ; 4.577      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_5_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.053      ; 4.577      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_21_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.052      ; 4.576      ;
; 0.338 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_4_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 4.048      ; 4.572      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.162     ; 4.576      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.162     ; 4.576      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.162     ; 4.576      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.162     ; 4.576      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.160     ; 4.578      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.162     ; 4.576      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.163     ; 4.575      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.162     ; 4.576      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.532 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.577      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.533 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.164     ; 4.575      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.592      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.592      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.587      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.160     ; 4.588      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.590      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.159     ; 4.589      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.160     ; 4.588      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.587      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.587      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.162     ; 4.586      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.591      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.159     ; 4.589      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.159     ; 4.589      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.159     ; 4.589      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.159     ; 4.589      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.587      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.587      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.587      ;
; 4.542 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.161     ; 4.587      ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_LENTO'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT1                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT10                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT11                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT12                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT13                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT14                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT15                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT16                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT17                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT2                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT3                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT4                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT5                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT6                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT7                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT8                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT9                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT1                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT10                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT11                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT12                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT13                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT14                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT15                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT16                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT17                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT2                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT3                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT4                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT5                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT6                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT7                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT8                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT9                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT1                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT10                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT11                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT12                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT13                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT14                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT15                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT16                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT17                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT2                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT3                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT4                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT5                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT6                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT7                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT8                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT9                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT1                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT10                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT11                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT12                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT13                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT14                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT15                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT16                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT17                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT2                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT3                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT4                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT5                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT6                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT7                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT8                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT9                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT16 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT17 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT16 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT17 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT16 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT17 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT16 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT17 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT9  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a0~porta_address_reg0                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a10~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a11~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a12~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a13~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a14~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a15~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a16~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a17~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a18~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a19~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a1~porta_address_reg0                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a20~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a21~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a22~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a23~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a24~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a25~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a26~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a27~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a28~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a29~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a2~porta_address_reg0                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a30~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a31~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a32~porta_address_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a33~porta_address_reg0                                  ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50    ; 4.636 ; 5.091 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50    ; 4.636 ; 5.091 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50    ; 5.557 ; 6.132 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50    ; 5.557 ; 6.132 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_LENTO ; 3.942 ; 4.453 ; Rise       ; CLOCK_LENTO     ;
;  KEY[0]   ; CLOCK_LENTO ; 3.942 ; 4.453 ; Rise       ; CLOCK_LENTO     ;
+-----------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50    ; -2.123 ; -2.631 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50    ; -2.123 ; -2.631 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50    ; -4.177 ; -4.703 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50    ; -4.177 ; -4.703 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_LENTO ; -2.268 ; -2.762 ; Rise       ; CLOCK_LENTO     ;
;  KEY[0]   ; CLOCK_LENTO ; -2.268 ; -2.762 ; Rise       ; CLOCK_LENTO     ;
+-----------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50    ; 9.115  ; 9.241  ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50    ; 9.115  ; 9.241  ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50    ; 8.108  ; 8.069  ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_LENTO ; 4.323  ;        ; Rise       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ; 4.323  ;        ; Rise       ; CLOCK_LENTO     ;
; LEDR[*]   ; CLOCK_LENTO ; 11.285 ; 11.498 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[0]  ; CLOCK_LENTO ; 8.822  ; 8.861  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[1]  ; CLOCK_LENTO ; 10.760 ; 10.811 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[2]  ; CLOCK_LENTO ; 9.494  ; 9.536  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[3]  ; CLOCK_LENTO ; 10.844 ; 10.969 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[4]  ; CLOCK_LENTO ; 9.276  ; 9.360  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[5]  ; CLOCK_LENTO ; 9.120  ; 9.149  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[6]  ; CLOCK_LENTO ; 10.774 ; 10.717 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[7]  ; CLOCK_LENTO ; 9.842  ; 9.803  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[8]  ; CLOCK_LENTO ; 8.800  ; 8.833  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[9]  ; CLOCK_LENTO ; 11.285 ; 11.498 ; Rise       ; CLOCK_LENTO     ;
; LEDG[*]   ; CLOCK_LENTO ;        ; 4.232  ; Fall       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ;        ; 4.232  ; Fall       ; CLOCK_LENTO     ;
+-----------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50    ; 7.831  ; 7.792  ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50    ; 8.794  ; 8.914  ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50    ; 7.831  ; 7.792  ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_LENTO ; 4.178  ;        ; Rise       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ; 4.178  ;        ; Rise       ; CLOCK_LENTO     ;
; LEDR[*]   ; CLOCK_LENTO ; 8.463  ; 8.493  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[0]  ; CLOCK_LENTO ; 8.487  ; 8.523  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[1]  ; CLOCK_LENTO ; 10.346 ; 10.393 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[2]  ; CLOCK_LENTO ; 9.130  ; 9.169  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[3]  ; CLOCK_LENTO ; 10.426 ; 10.545 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[4]  ; CLOCK_LENTO ; 8.921  ; 8.999  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[5]  ; CLOCK_LENTO ; 8.772  ; 8.798  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[6]  ; CLOCK_LENTO ; 10.360 ; 10.304 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[7]  ; CLOCK_LENTO ; 9.465  ; 9.426  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[8]  ; CLOCK_LENTO ; 8.463  ; 8.493  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[9]  ; CLOCK_LENTO ; 10.904 ; 11.111 ; Rise       ; CLOCK_LENTO     ;
; LEDG[*]   ; CLOCK_LENTO ;        ; 4.089  ; Fall       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ;        ; 4.089  ; Fall       ; CLOCK_LENTO     ;
+-----------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LEDG[0]     ; 7.726 ;    ;    ; 8.037 ;
; SW[0]      ; LEDG[3]     ; 8.510 ;    ;    ; 8.945 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LEDG[0]     ; 7.464 ;    ;    ; 7.762 ;
; SW[0]      ; LEDG[3]     ; 8.222 ;    ;    ; 8.638 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                              ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 39.16 MHz  ; 39.16 MHz       ; CLOCK_50                 ;      ;
; 39.16 MHz  ; 39.16 MHz       ; CLOCK_LENTO              ;      ;
; 181.65 MHz ; 181.65 MHz      ; c_clgen:i_clgen|pm_clk_o ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                 ;
+--------------------------+---------+---------------+
; Clock                    ; Slack   ; End Point TNS ;
+--------------------------+---------+---------------+
; CLOCK_LENTO              ; -28.142 ; -62683.297    ;
; CLOCK_50                 ; -24.536 ; -42100.765    ;
; c_clgen:i_clgen|pm_clk_o ; -11.802 ; -812.999      ;
+--------------------------+---------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.294 ; -306.413      ;
; CLOCK_LENTO              ; -1.716 ; -11.632       ;
; c_clgen:i_clgen|pm_clk_o ; 0.354  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; c_clgen:i_clgen|pm_clk_o ; -3.818 ; -278.156      ;
; CLOCK_LENTO              ; -2.772 ; -906.737      ;
; CLOCK_50                 ; 0.626  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.552 ; -173.325      ;
; CLOCK_LENTO              ; 0.164  ; 0.000         ;
; c_clgen:i_clgen|pm_clk_o ; 4.093  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_LENTO              ; -3.000 ; -6052.772     ;
; CLOCK_50                 ; -3.000 ; -5081.094     ;
; c_clgen:i_clgen|pm_clk_o ; -1.285 ; -93.805       ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_LENTO'                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -28.142 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.040     ; 25.091     ;
; -28.129 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.060     ; 25.058     ;
; -27.920 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.039     ; 24.870     ;
; -27.907 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.059     ; 24.837     ;
; -27.882 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.014     ; 24.857     ;
; -27.880 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.071     ; 24.798     ;
; -27.877 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -3.721     ; 25.145     ;
; -27.868 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.051     ; 24.806     ;
; -27.860 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.039     ; 24.810     ;
; -27.840 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.002     ; 24.827     ;
; -27.838 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.078     ; 24.749     ;
; -27.835 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.040     ; 24.784     ;
; -27.832 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.043     ; 24.778     ;
; -27.822 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.060     ; 24.751     ;
; -27.817 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.039     ; 24.767     ;
; -27.807 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.042     ; 24.754     ;
; -27.804 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.059     ; 24.734     ;
; -27.779 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.074     ; 24.694     ;
; -27.775 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.027     ; 24.737     ;
; -27.773 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.019     ; 24.743     ;
; -27.764 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.038     ; 24.715     ;
; -27.758 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.078     ; 24.669     ;
; -27.751 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.058     ; 24.682     ;
; -27.738 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.023     ; 24.704     ;
; -27.721 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.040     ; 24.670     ;
; -27.709 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.073     ; 24.625     ;
; -27.708 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.060     ; 24.637     ;
; -27.679 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.040     ; 24.628     ;
; -27.679 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.010     ; 24.658     ;
; -27.674 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.002     ; 24.661     ;
; -27.673 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.013     ; 24.649     ;
; -27.666 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.060     ; 24.595     ;
; -27.660 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.013     ; 24.636     ;
; -27.658 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.070     ; 24.577     ;
; -27.655 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -3.720     ; 24.924     ;
; -27.646 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.050     ; 24.585     ;
; -27.644 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.045     ; 24.588     ;
; -27.639 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.040     ; 24.588     ;
; -27.638 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.072     ; 24.555     ;
; -27.638 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.038     ; 24.589     ;
; -27.626 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.060     ; 24.555     ;
; -27.621 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.028     ; 24.582     ;
; -27.618 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.040     ; 24.567     ;
; -27.618 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.001     ; 24.606     ;
; -27.616 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.077     ; 24.528     ;
; -27.610 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.042     ; 24.557     ;
; -27.607 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.034     ; 24.562     ;
; -27.605 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.040     ; 24.554     ;
; -27.605 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.060     ; 24.534     ;
; -27.592 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.060     ; 24.521     ;
; -27.585 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.041     ; 24.533     ;
; -27.581 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -3.996     ; 24.574     ;
; -27.575 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.014     ; 24.550     ;
; -27.573 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.071     ; 24.491     ;
; -27.570 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -3.721     ; 24.838     ;
; -27.561 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.051     ; 24.499     ;
; -27.557 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.013     ; 24.533     ;
; -27.557 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.073     ; 24.473     ;
; -27.555 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.070     ; 24.474     ;
; -27.553 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.026     ; 24.516     ;
; -27.553 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.039     ; 24.503     ;
; -27.552 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -3.720     ; 24.821     ;
; -27.551 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.018     ; 24.522     ;
; -27.543 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.050     ; 24.482     ;
; -27.536 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.077     ; 24.448     ;
; -27.535 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.038     ; 24.486     ;
; -27.533 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.002     ; 24.520     ;
; -27.531 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.078     ; 24.442     ;
; -27.526 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a5~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.080     ; 24.435     ;
; -27.525 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.043     ; 24.471     ;
; -27.523 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.034     ; 24.478     ;
; -27.522 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.077     ; 24.434     ;
; -27.516 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.022     ; 24.483     ;
; -27.515 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.001     ; 24.503     ;
; -27.513 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.077     ; 24.425     ;
; -27.507 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.042     ; 24.454     ;
; -27.504 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.012     ; 24.481     ;
; -27.502 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.069     ; 24.422     ;
; -27.500 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.042     ; 24.447     ;
; -27.499 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -3.719     ; 24.769     ;
; -27.498 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.053     ; 24.434     ;
; -27.490 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.049     ; 24.430     ;
; -27.487 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.072     ; 24.404     ;
; -27.482 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.041     ; 24.430     ;
; -27.482 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.037     ; 24.434     ;
; -27.478 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_5_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.040     ; 24.427     ;
; -27.472 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.074     ; 24.387     ;
; -27.468 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.027     ; 24.430     ;
; -27.466 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.019     ; 24.436     ;
; -27.465 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_5_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.060     ; 24.394     ;
; -27.462 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.000     ; 24.451     ;
; -27.461 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.014     ; 24.436     ;
; -27.460 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.061     ; 24.388     ;
; -27.460 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.076     ; 24.373     ;
; -27.459 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.071     ; 24.377     ;
; -27.457 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_0_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -3.726     ; 24.720     ;
; -27.457 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.009     ; 24.437     ;
; -27.456 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -3.721     ; 24.724     ;
; -27.454 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.073     ; 24.370     ;
; -27.454 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -4.041     ; 24.402     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -24.536 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 25.091     ;
; -24.523 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 25.058     ;
; -24.314 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.443     ; 24.870     ;
; -24.301 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 24.837     ;
; -24.262 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 24.806     ;
; -24.255 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.397     ; 24.857     ;
; -24.254 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.443     ; 24.810     ;
; -24.253 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 24.798     ;
; -24.250 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 25.145     ;
; -24.234 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.406     ; 24.827     ;
; -24.232 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 24.749     ;
; -24.229 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 24.784     ;
; -24.226 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.447     ; 24.778     ;
; -24.216 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 24.751     ;
; -24.211 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.443     ; 24.767     ;
; -24.198 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 24.734     ;
; -24.180 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 24.754     ;
; -24.173 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 24.694     ;
; -24.169 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 24.737     ;
; -24.167 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.423     ; 24.743     ;
; -24.158 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 24.715     ;
; -24.152 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 24.669     ;
; -24.145 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 24.682     ;
; -24.132 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 24.704     ;
; -24.115 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 24.670     ;
; -24.103 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 24.625     ;
; -24.102 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 24.637     ;
; -24.073 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 24.628     ;
; -24.073 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.414     ; 24.658     ;
; -24.067 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.417     ; 24.649     ;
; -24.060 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 24.595     ;
; -24.047 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 24.661     ;
; -24.040 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 24.585     ;
; -24.038 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.449     ; 24.588     ;
; -24.033 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.396     ; 24.636     ;
; -24.033 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 24.588     ;
; -24.032 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 24.589     ;
; -24.031 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 24.577     ;
; -24.028 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 24.924     ;
; -24.020 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 24.555     ;
; -24.015 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 24.582     ;
; -24.012 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 24.567     ;
; -24.012 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.405     ; 24.606     ;
; -24.011 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 24.555     ;
; -24.010 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.481     ; 24.528     ;
; -24.004 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 24.557     ;
; -24.001 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.438     ; 24.562     ;
; -23.999 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 24.554     ;
; -23.999 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 24.534     ;
; -23.986 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 24.521     ;
; -23.958 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 24.533     ;
; -23.955 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 24.499     ;
; -23.954 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.379     ; 24.574     ;
; -23.951 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 24.473     ;
; -23.948 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.397     ; 24.550     ;
; -23.947 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.443     ; 24.503     ;
; -23.947 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 24.516     ;
; -23.946 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 24.491     ;
; -23.945 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 24.522     ;
; -23.943 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 24.838     ;
; -23.937 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 24.482     ;
; -23.930 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.396     ; 24.533     ;
; -23.930 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.481     ; 24.448     ;
; -23.929 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 24.486     ;
; -23.928 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 24.474     ;
; -23.927 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.406     ; 24.520     ;
; -23.925 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 24.821     ;
; -23.925 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 24.442     ;
; -23.919 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.447     ; 24.471     ;
; -23.917 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.438     ; 24.478     ;
; -23.916 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.481     ; 24.434     ;
; -23.910 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.426     ; 24.483     ;
; -23.909 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.405     ; 24.503     ;
; -23.907 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.481     ; 24.425     ;
; -23.901 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 24.454     ;
; -23.899 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a5~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 24.435     ;
; -23.892 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a7~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.457     ; 24.434     ;
; -23.884 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 24.430     ;
; -23.881 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.476     ; 24.404     ;
; -23.877 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.395     ; 24.481     ;
; -23.876 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 24.434     ;
; -23.875 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.452     ; 24.422     ;
; -23.873 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 24.447     ;
; -23.872 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 24.769     ;
; -23.872 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_5_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 24.427     ;
; -23.866 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 24.387     ;
; -23.862 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 24.430     ;
; -23.860 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.423     ; 24.436     ;
; -23.859 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_5_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 24.394     ;
; -23.856 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.404     ; 24.451     ;
; -23.855 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 24.430     ;
; -23.854 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 24.373     ;
; -23.851 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 24.437     ;
; -23.848 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 24.370     ;
; -23.848 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.445     ; 24.402     ;
; -23.845 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 24.428     ;
; -23.845 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 24.362     ;
; -23.844 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 24.413     ;
; -23.842 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 24.419     ;
; -23.841 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 24.385     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                ; To Node                                                                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -11.802 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 8.093      ;
; -11.802 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 8.093      ;
; -11.802 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 8.093      ;
; -11.802 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 8.093      ;
; -11.802 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 8.093      ;
; -11.630 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.921      ;
; -11.630 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.921      ;
; -11.630 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.921      ;
; -11.630 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.921      ;
; -11.630 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.921      ;
; -11.585 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.875      ;
; -11.585 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.875      ;
; -11.585 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.875      ;
; -11.585 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.875      ;
; -11.585 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.875      ;
; -11.585 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.875      ;
; -11.585 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.875      ;
; -11.577 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.682     ; 7.884      ;
; -11.577 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.682     ; 7.884      ;
; -11.577 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.682     ; 7.884      ;
; -11.577 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.682     ; 7.884      ;
; -11.577 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.682     ; 7.884      ;
; -11.572 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.861      ;
; -11.572 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.861      ;
; -11.572 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.861      ;
; -11.572 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.861      ;
; -11.572 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.861      ;
; -11.572 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.861      ;
; -11.572 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.861      ;
; -11.567 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.857      ;
; -11.567 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.857      ;
; -11.526 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.726     ; 7.789      ;
; -11.526 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.726     ; 7.789      ;
; -11.526 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.726     ; 7.789      ;
; -11.526 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.726     ; 7.789      ;
; -11.526 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.726     ; 7.789      ;
; -11.489 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.694     ; 7.784      ;
; -11.489 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.694     ; 7.784      ;
; -11.489 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.694     ; 7.784      ;
; -11.489 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.694     ; 7.784      ;
; -11.489 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.694     ; 7.784      ;
; -11.424 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.715      ;
; -11.424 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.715      ;
; -11.424 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.715      ;
; -11.424 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.715      ;
; -11.424 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.715      ;
; -11.419 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.717     ; 7.691      ;
; -11.419 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.717     ; 7.691      ;
; -11.419 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.717     ; 7.691      ;
; -11.419 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.717     ; 7.691      ;
; -11.419 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.717     ; 7.691      ;
; -11.413 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.703      ;
; -11.413 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.703      ;
; -11.413 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.703      ;
; -11.413 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.703      ;
; -11.413 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.703      ;
; -11.413 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.703      ;
; -11.413 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.703      ;
; -11.412 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.703      ;
; -11.412 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.703      ;
; -11.412 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.703      ;
; -11.412 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.703      ;
; -11.412 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.703      ;
; -11.400 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.689      ;
; -11.400 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.689      ;
; -11.400 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.689      ;
; -11.400 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.689      ;
; -11.400 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.689      ;
; -11.400 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.689      ;
; -11.400 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.700     ; 7.689      ;
; -11.395 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.685      ;
; -11.395 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.699     ; 7.685      ;
; -11.373 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.664      ;
; -11.373 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.664      ;
; -11.373 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.664      ;
; -11.373 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.664      ;
; -11.373 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.664      ;
; -11.373 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.698     ; 7.664      ;
; -11.360 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.683     ; 7.666      ;
; -11.360 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.683     ; 7.666      ;
; -11.360 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.683     ; 7.666      ;
; -11.360 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.683     ; 7.666      ;
; -11.360 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.683     ; 7.666      ;
; -11.360 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.683     ; 7.666      ;
; -11.360 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.683     ; 7.666      ;
; -11.358 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.727     ; 7.620      ;
; -11.358 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.727     ; 7.620      ;
; -11.358 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.727     ; 7.620      ;
; -11.358 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.727     ; 7.620      ;
; -11.358 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.727     ; 7.620      ;
; -11.358 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.727     ; 7.620      ;
; -11.358 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.727     ; 7.620      ;
; -11.347 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.684     ; 7.652      ;
; -11.347 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.684     ; 7.652      ;
; -11.347 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.684     ; 7.652      ;
; -11.347 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.684     ; 7.652      ;
; -11.347 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.684     ; 7.652      ;
; -11.347 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.684     ; 7.652      ;
; -11.347 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.684     ; 7.652      ;
; -11.342 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -4.683     ; 7.648      ;
+---------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.294 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.690      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.293 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.689      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.292 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.597      ;
; -3.291 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.687      ; 0.597      ;
; -3.291 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.687      ; 0.597      ;
; -3.281 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.608      ;
; -3.281 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.608      ;
; -3.281 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 0.608      ;
; -3.280 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.687      ; 0.608      ;
; -3.280 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.687      ; 0.608      ;
; -2.641 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_38_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_ix40405z26774                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 1.248      ;
; -1.551 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_dat_o_6_                                      ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_datain_reg0  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.993      ; 2.673      ;
; -1.501 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_dat_o_6_                                      ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_datain_reg0 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.983      ; 2.713      ;
; -1.105 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_7_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 2.776      ;
; -1.001 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_52_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_mul_52_                                                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 2.888      ;
; -0.995 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_9_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 2.886      ;
; -0.984 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_10_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 2.897      ;
; -0.885 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_11_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 2.996      ;
; -0.874 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_12_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 3.007      ;
; -0.783 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_54_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_ix40405z26742                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.688      ; 3.106      ;
; -0.775 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_13_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 3.106      ;
; -0.764 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_14_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 3.117      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_4_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_8_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_6_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_5_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_7_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_16_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_15_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_3_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.746 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_21_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 3.907      ;
; -0.665 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_15_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 3.216      ;
; -0.654 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_16_                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 3.227      ;
; -0.567 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.437      ; 4.071      ;
; -0.565 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_2_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.451      ; 4.087      ;
; -0.555 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_17_                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 3.326      ;
; -0.544 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_18_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 3.680      ; 3.337      ;
; -0.509 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_12_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.424      ; 4.116      ;
; -0.482 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_44_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.463      ; 4.182      ;
; -0.482 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_12_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.463      ; 4.182      ;
; -0.482 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_34_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.463      ; 4.182      ;
; -0.482 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_43_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.463      ; 4.182      ;
; -0.482 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_11_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.463      ; 4.182      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_1_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.494      ; 4.222      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_33_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.494      ; 4.222      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_36_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.494      ; 4.222      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_4_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.494      ; 4.222      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_5_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.494      ; 4.222      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_6_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.494      ; 4.222      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_LENTO'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.716 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_22_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.001      ; 1.456      ;
; -1.714 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_24_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.001      ; 1.458      ;
; -1.580 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_27_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.001      ; 1.592      ;
; -1.576 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_29_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.001      ; 1.596      ;
; -1.545 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_23_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.002      ; 1.628      ;
; -1.543 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_25_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.002      ; 1.630      ;
; -1.500 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_26_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 3.002      ; 1.673      ;
; -0.458 ; c_clgen:i_clgen|pm_clk_o                                                                                                                                      ; c_clgen:i_clgen|pm_clk_o                                                                                                                                                         ; c_clgen:i_clgen|pm_clk_o ; CLOCK_LENTO ; 0.000        ; 3.033      ; 2.979      ;
; -0.069 ; c_clgen:i_clgen|pm_clk_o                                                                                                                                      ; c_clgen:i_clgen|pm_clk_o                                                                                                                                                         ; c_clgen:i_clgen|pm_clk_o ; CLOCK_LENTO ; -0.500       ; 3.033      ; 2.868      ;
; 0.353  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_10_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_8_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_8_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_9_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_9_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_10_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_10_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                                     ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q                         ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                                         ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                                     ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.597      ;
; 0.356  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_trans_o_1_                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_trans_o_1_                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_state_0_                       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_state_0_                                          ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; c_clgen:i_clgen|rst_o                                                                                                                                         ; c_clgen:i_clgen|rst_o                                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; c_clgen:i_clgen|contador_load_done[4]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[4]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; c_clgen:i_clgen|contador_load_done[5]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[5]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; c_clgen:i_clgen|contador_load_done[2]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[2]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; c_clgen:i_clgen|contador_load_done[1]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[1]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.597      ;
; 0.358  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_0_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.395      ; 0.954      ;
; 0.359  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_1_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.395      ; 0.955      ;
; 0.365  ; c_clgen:i_clgen|contador[0]                                                                                                                                   ; c_clgen:i_clgen|contador[0]                                                                                                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.608      ;
; 0.366  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.608      ;
; 0.366  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.608      ;
; 0.366  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.608      ;
; 0.367  ; c_clgen:i_clgen|contador_load_done[0]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[0]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.608      ;
; 0.367  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.608      ;
; 0.367  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.070      ; 0.608      ;
; 0.392  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_2_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.395      ; 0.988      ;
; 0.397  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_fifo_vld_o                                                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.640      ;
; 0.398  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_6_                                                       ; monitor:u_monitor|LEDR[6]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.640      ;
; 0.398  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_7_                                                       ; monitor:u_monitor|LEDR[7]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.640      ;
; 0.399  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_3_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.395      ; 0.995      ;
; 0.401  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_8_                                                       ; monitor:u_monitor|LEDR[8]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.071      ; 0.643      ;
; 0.402  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_fifo_vld_o                                                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.645      ;
; 0.402  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_fifo_vld_o                                                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.072      ; 0.645      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.354 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 0.597      ;
; 0.930 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.172      ;
; 1.218 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.460      ;
; 1.240 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.482      ;
; 1.263 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.505      ;
; 1.316 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.558      ;
; 1.317 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.559      ;
; 1.318 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.560      ;
; 1.323 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.565      ;
; 1.324 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.566      ;
; 1.325 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.567      ;
; 1.380 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_clk     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.922     ; 0.649      ;
; 1.384 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.626      ;
; 1.404 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 1.647      ;
; 1.418 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.660      ;
; 1.481 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.723      ;
; 1.515 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.757      ;
; 1.525 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.767      ;
; 1.548 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.069      ; 1.788      ;
; 1.572 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 1.815      ;
; 1.575 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.817      ;
; 1.579 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.821      ;
; 1.583 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.825      ;
; 1.614 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 1.857      ;
; 1.622 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.069      ; 1.862      ;
; 1.629 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 1.872      ;
; 1.638 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.880      ;
; 1.658 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 1.901      ;
; 1.672 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.921     ; 0.942      ;
; 1.688 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.930      ;
; 1.694 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.936      ;
; 1.715 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 1.958      ;
; 1.732 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.974      ;
; 1.739 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.981      ;
; 1.742 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 1.984      ;
; 1.745 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 1.990      ;
; 1.760 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.005      ;
; 1.779 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.021      ;
; 1.784 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.070      ; 2.025      ;
; 1.795 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.066      ; 2.032      ;
; 1.818 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.063      ;
; 1.828 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.073      ;
; 1.830 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 2.073      ;
; 1.835 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 2.078      ;
; 1.837 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.069      ; 2.077      ;
; 1.847 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.089      ;
; 1.847 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.089      ;
; 1.858 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 2.101      ;
; 1.872 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.114      ;
; 1.886 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.070      ; 2.127      ;
; 1.896 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.138      ;
; 1.899 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.069      ; 2.139      ;
; 1.910 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 2.153      ;
; 1.913 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 2.156      ;
; 1.915 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.067      ; 2.153      ;
; 1.916 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.067      ; 2.154      ;
; 1.917 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.067      ; 2.155      ;
; 1.920 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.067      ; 2.158      ;
; 1.921 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.067      ; 2.159      ;
; 1.924 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.067      ; 2.162      ;
; 1.931 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 2.174      ;
; 1.933 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.175      ;
; 1.941 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.186      ;
; 1.941 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.070      ; 2.182      ;
; 1.945 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 2.188      ;
; 1.946 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.191      ;
; 1.948 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.190      ;
; 1.951 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.072      ; 2.194      ;
; 1.954 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.070      ; 2.195      ;
; 1.957 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.075      ; 2.203      ;
; 1.960 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.202      ;
; 1.962 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_reg_spr_we_i    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.920     ; 1.233      ;
; 1.962 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.070      ; 2.203      ;
; 1.962 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.069      ; 2.202      ;
; 1.965 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.073      ; 2.209      ;
; 1.984 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.226      ;
; 1.989 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.921     ; 1.259      ;
; 1.989 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.074      ; 2.234      ;
; 1.990 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.921     ; 1.260      ;
; 1.991 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.921     ; 1.261      ;
; 1.991 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.070      ; 2.232      ;
; 1.994 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.236      ;
; 1.999 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.921     ; 1.269      ;
; 1.999 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.075      ; 2.245      ;
; 2.000 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.921     ; 1.270      ;
; 2.001 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.921     ; 1.271      ;
; 2.007 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.069      ; 2.247      ;
; 2.010 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.252      ;
; 2.010 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.071      ; 2.252      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -3.818 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.401      ;
; -3.818 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.401      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.413     ; 4.403      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.413     ; 4.403      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.411     ; 4.405      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.411     ; 4.405      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.413     ; 4.403      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.400      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.414     ; 4.402      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.415     ; 4.401      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.400      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.400      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.398      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.412     ; 4.404      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.415     ; 4.401      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.415     ; 4.401      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.415     ; 4.401      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.415     ; 4.401      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.400      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.400      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.400      ;
; -3.817 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.400      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.388      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.388      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.388      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.388      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.388      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.388      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.806 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.416     ; 4.389      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.414     ; 4.390      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.417     ; 4.387      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
; -3.805 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.418     ; 4.386      ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_LENTO'                                                                                                                                                                                                                ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.632      ; 4.403      ;
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_11_                                                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.402      ;
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_9_                                                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.402      ;
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.402      ;
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_2_                                                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.402      ;
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.632      ; 4.403      ;
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_3_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.632      ; 4.403      ;
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_4_                                                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.402      ;
; -2.772 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_4_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.632      ; 4.403      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_0_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.630      ; 4.400      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                             ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.623      ; 4.393      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.390      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.623      ; 4.393      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.626      ; 4.396      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_rd_we                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.401      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_3_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.630      ; 4.400      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.607      ; 4.377      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.622      ; 4.392      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.390      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_4_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.630      ; 4.400      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_exc_pc_we                                            ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.390      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.630      ; 4.400      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_1_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.630      ; 4.400      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.626      ; 4.396      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.401      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_10_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.622      ; 4.392      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_11_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.622      ; 4.392      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.401      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.627      ; 4.397      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.627      ; 4.397      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.623      ; 4.393      ;
; -2.771 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.631      ; 4.401      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_0_                                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.609      ; 4.378      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_1_                                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.611      ; 4.380      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_spr_cyc_o                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.611      ; 4.380      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_0_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.607      ; 4.376      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_1_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.607      ; 4.376      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_4_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.607      ; 4.376      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_5_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.607      ; 4.376      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_3_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.607      ; 4.376      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_2_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.607      ; 4.376      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_cyc_o                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.611      ; 4.380      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_5_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.608      ; 4.377      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_4_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.608      ; 4.377      ;
; -2.770 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_3_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.608      ; 4.377      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.652      ; 4.412      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.652      ; 4.412      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_6_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.652      ; 4.412      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.652      ; 4.412      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.652      ; 4.412      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.652      ; 4.412      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.652      ; 4.412      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.652      ; 4.412      ;
; -2.761 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.649      ; 4.409      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_2_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.630      ; 4.389      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_18_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.622      ; 4.381      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.622      ; 4.381      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.626      ; 4.385      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_0_                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.626      ; 4.385      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_flag_adv_reg_q_0_                             ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.639      ; 4.398      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_new_pc_we_0n0s3                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.628      ; 4.387      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_reg_reg_id_trap_req                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.636      ; 4.395      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_2_                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_1_                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.622      ; 4.381      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_wait_invalidate                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.626      ; 4.385      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.618      ; 4.377      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.628      ; 4.387      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.638      ; 4.397      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_8_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_6_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat0_val                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.636      ; 4.395      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat1_val                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.636      ; 4.395      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_fpu_commit                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.639      ; 4.398      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_7_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_in_words                                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.626      ; 4.385      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_21_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_5_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_stb_o                                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.626      ; 4.385      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_16_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_8_                                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.612      ; 4.371      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_24_                                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.612      ; 4.371      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_3_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_16_                                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.612      ; 4.371      ;
; -2.760 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_15_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.620      ; 4.379      ;
; -2.759 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_0_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.622      ; 4.380      ;
; -2.759 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_4_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.622      ; 4.380      ;
; -2.759 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_1_   ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.609      ; 4.367      ;
; -2.759 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_2_   ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.609      ; 4.367      ;
; -2.759 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_   ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.609      ; 4.367      ;
; -2.759 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_3_   ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.609      ; 4.367      ;
; -2.759 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_0_                                                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.604      ; 4.362      ;
; -2.759 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_2_                                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.604      ; 4.362      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.040      ; 4.403      ;
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_11_                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.402      ;
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_9_                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.402      ;
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.402      ;
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_2_                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.402      ;
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.040      ; 4.403      ;
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_3_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.040      ; 4.403      ;
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_4_                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.402      ;
; 0.626 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_4_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.040      ; 4.403      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_0_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.038      ; 4.400      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                             ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.031      ; 4.393      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.390      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.031      ; 4.393      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.034      ; 4.396      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_rd_we                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.401      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_3_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.038      ; 4.400      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.015      ; 4.377      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.030      ; 4.392      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.390      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_4_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.038      ; 4.400      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_exc_pc_we                                            ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.390      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.038      ; 4.400      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_1_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.038      ; 4.400      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.034      ; 4.396      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.401      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_10_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.030      ; 4.392      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_11_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.030      ; 4.392      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.401      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.035      ; 4.397      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.035      ; 4.397      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.031      ; 4.393      ;
; 0.627 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.039      ; 4.401      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_0_                                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.017      ; 4.378      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_1_                                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.019      ; 4.380      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_spr_cyc_o                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.019      ; 4.380      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_0_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.015      ; 4.376      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_1_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.015      ; 4.376      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_4_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.015      ; 4.376      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_5_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.015      ; 4.376      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_3_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.015      ; 4.376      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_2_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.015      ; 4.376      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_cyc_o                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.019      ; 4.380      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_5_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.016      ; 4.377      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_4_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.016      ; 4.377      ;
; 0.628 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_3_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.016      ; 4.377      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.060      ; 4.412      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.060      ; 4.412      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_6_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.060      ; 4.412      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.060      ; 4.412      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.060      ; 4.412      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.060      ; 4.412      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.060      ; 4.412      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.060      ; 4.412      ;
; 0.637 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.057      ; 4.409      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_2_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.038      ; 4.389      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_18_                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.030      ; 4.381      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.030      ; 4.381      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.034      ; 4.385      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_0_                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                        ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.034      ; 4.385      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_flag_adv_reg_q_0_                             ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.047      ; 4.398      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_new_pc_we_0n0s3                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.036      ; 4.387      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_reg_reg_id_trap_req                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.044      ; 4.395      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_2_                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_1_                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.030      ; 4.381      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_wait_invalidate                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.034      ; 4.385      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.026      ; 4.377      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.036      ; 4.387      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.046      ; 4.397      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_8_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_6_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat0_val                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.044      ; 4.395      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat1_val                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.044      ; 4.395      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_fpu_commit                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.047      ; 4.398      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_7_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_in_words                                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.034      ; 4.385      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_21_                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_5_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_stb_o                                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.034      ; 4.385      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_16_                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_8_                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.020      ; 4.371      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_24_                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.020      ; 4.371      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_3_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_16_                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.020      ; 4.371      ;
; 0.638 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_15_                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.028      ; 4.379      ;
; 0.639 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_0_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.030      ; 4.380      ;
; 0.639 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_4_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.030      ; 4.380      ;
; 0.639 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_1_   ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.017      ; 4.367      ;
; 0.639 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_2_   ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.017      ; 4.367      ;
; 0.639 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_   ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.017      ; 4.367      ;
; 0.639 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_3_   ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.017      ; 4.367      ;
; 0.639 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_0_                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.012      ; 4.362      ;
; 0.639 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_2_                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 4.012      ; 4.362      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                             ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.552 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_PIPE_OP_Q_0_                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.467      ; 4.116      ;
; -0.541 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.442      ; 4.102      ;
; -0.541 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.442      ; 4.102      ;
; -0.541 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_4_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.442      ; 4.102      ;
; -0.541 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.442      ; 4.102      ;
; -0.541 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.442      ; 4.102      ;
; -0.541 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.442      ; 4.102      ;
; -0.541 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.442      ; 4.102      ;
; -0.540 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_DONE_Q                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.397      ; 4.058      ;
; -0.540 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_RG2_reg_BUSY_Q           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.397      ; 4.058      ;
; -0.539 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_START_Q                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.454      ; 4.116      ;
; -0.539 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_PIPE_OP_Q_1_                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.454      ; 4.116      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_2_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.131      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_1_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.131      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_0_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.467      ; 4.130      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.467      ; 4.130      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.467      ; 4.130      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.467      ; 4.130      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.131      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.131      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.467      ; 4.130      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.131      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.131      ;
; -0.538 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.131      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_3_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.132      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.132      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_0_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 4.116      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_1_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 4.116      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.132      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.132      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.452      ; 4.116      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.468      ; 4.132      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_22_                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.458      ; 4.122      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.424      ; 4.088      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_0_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.424      ; 4.088      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_17_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.435      ; 4.099      ;
; -0.537 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_25_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.435      ; 4.099      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_12_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.475      ; 4.140      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_12_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.475      ; 4.140      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_19_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.139      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_18_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.139      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_21_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.477      ; 4.142      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_21_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.476      ; 4.141      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_22_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.476      ; 4.141      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_22_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.477      ; 4.142      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_17_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.139      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_24_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.477      ; 4.142      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_24_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.476      ; 4.141      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_16_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.139      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_26_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.434      ; 4.099      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_1_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.434      ; 4.099      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_17_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.406      ; 4.071      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.471      ; 4.136      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_18_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.414      ; 4.079      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_20_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.434      ; 4.099      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_20_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.475      ; 4.140      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_epc_reg_q_20_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.414      ; 4.079      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_22_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.406      ; 4.071      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_23_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.406      ; 4.071      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_23_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.477      ; 4.142      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_23_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.476      ; 4.141      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_25_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.406      ; 4.071      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_28_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.406      ; 4.071      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_2_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.434      ; 4.099      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_2_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.406      ; 4.071      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_5_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.475      ; 4.140      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_6_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.476      ; 4.141      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_6_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.477      ; 4.142      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_6_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.406      ; 4.071      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_7_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.406      ; 4.071      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_7_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.478      ; 4.143      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_7_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.477      ; 4.142      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_8_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.477      ; 4.142      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_8_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.478      ; 4.143      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_9_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.434      ; 4.099      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_13_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.477      ; 4.142      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_13_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.478      ; 4.143      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_13_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.434      ; 4.099      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.139      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_14_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.139      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.471      ; 4.136      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.471      ; 4.136      ;
; -0.536 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_after_rst                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.473      ; 4.138      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.451      ; 4.117      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_1_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.458      ; 4.124      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_2_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.429      ; 4.095      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_3_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.426      ; 4.092      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_6_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.427      ; 4.093      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_4_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.426      ; 4.092      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_5_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.429      ; 4.095      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_1_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.426      ; 4.092      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_0_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.429      ; 4.095      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_7_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.427      ; 4.093      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_19_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.140      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_18_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.140      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_17_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.140      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_16_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.474      ; 4.140      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_3_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.425      ; 4.091      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_6_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.428      ; 4.094      ;
; -0.535 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_4_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 4.428      ; 4.094      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_LENTO'                                                                                                                                                                     ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_15_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.778      ; 4.113      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_18_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.778      ; 4.113      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_13_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.779      ; 4.114      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_17_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.778      ; 4.113      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_19_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.778      ; 4.113      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_13_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.779      ; 4.114      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_12_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.779      ; 4.114      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_16_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.779      ; 4.114      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_12_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.779      ; 4.114      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_14_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.779      ; 4.114      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_15_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.778      ; 4.113      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_0_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.778      ; 4.113      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_5_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.779      ; 4.114      ;
; 0.164 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_9_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.779      ; 4.114      ;
; 0.165 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_1_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.776      ; 4.112      ;
; 0.165 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_4_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.776      ; 4.112      ;
; 0.165 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_8_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.776      ; 4.112      ;
; 0.165 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_22_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.776      ; 4.112      ;
; 0.165 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_26_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.776      ; 4.112      ;
; 0.165 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_21_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.776      ; 4.112      ;
; 0.165 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_25_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.776      ; 4.112      ;
; 0.165 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.771      ; 4.107      ;
; 0.167 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_21_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.800      ; 4.138      ;
; 0.167 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_20_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.800      ; 4.138      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_6_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.741      ; 4.087      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_7_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.739      ; 4.085      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_11_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.740      ; 4.086      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_10_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.741      ; 4.087      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_3_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.741      ; 4.087      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_2_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.741      ; 4.087      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_16_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.740      ; 4.086      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_17_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.739      ; 4.085      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_18_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.740      ; 4.086      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_19_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.740      ; 4.086      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_20_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.740      ; 4.086      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_27_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.739      ; 4.085      ;
; 0.175 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_31_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.740      ; 4.086      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_14_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.769      ; 4.116      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_0_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_1_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_15_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_2_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_3_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_4_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_5_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_6_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_7_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_8_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_9_          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_10_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_11_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_12_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_13_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.176 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_frc_reg_q_14_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.746      ; 4.093      ;
; 0.177 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_28_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.804      ; 4.152      ;
; 0.177 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_22_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.804      ; 4.152      ;
; 0.177 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_24_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.804      ; 4.152      ;
; 0.177 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_27_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.804      ; 4.152      ;
; 0.177 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_29_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.804      ; 4.152      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_26_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.805      ; 4.154      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_28_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.794      ; 4.143      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.799      ; 4.148      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_30_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.794      ; 4.143      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_0_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_23_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.805      ; 4.154      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_23_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.794      ; 4.143      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_24_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.794      ; 4.143      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_25_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.805      ; 4.154      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_29_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.794      ; 4.143      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.799      ; 4.148      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_1_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_2_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_3_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_4_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_5_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_6_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_7_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_8_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_9_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_10_        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.783      ; 4.132      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.789      ; 4.138      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_10_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.792      ; 4.141      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_4_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_4_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_3_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_3_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.788      ; 4.137      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_6_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.780      ; 4.129      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_7_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.782      ; 4.131      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_dly_exv_v                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.777      ; 4.126      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_5_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.782      ; 4.131      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_4_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.778      ; 4.127      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_13_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.782      ; 4.131      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_15_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.781      ; 4.130      ;
; 0.178 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_14_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 3.782      ; 4.131      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.128      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.128      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.128      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.128      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.154     ; 4.130      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.128      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.157     ; 4.127      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.128      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.093 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.129      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.094 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.127      ;
; 4.106 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.153     ; 4.144      ;
; 4.106 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.154     ; 4.143      ;
; 4.106 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.154     ; 4.143      ;
; 4.106 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.154     ; 4.143      ;
; 4.106 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.154     ; 4.143      ;
; 4.106 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.154     ; 4.143      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.153     ; 4.145      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.153     ; 4.145      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.151     ; 4.147      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.151     ; 4.147      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.153     ; 4.145      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.142      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.143      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.155     ; 4.143      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.142      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.142      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.158     ; 4.140      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.152     ; 4.146      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.142      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.142      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.142      ;
; 4.107 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.156     ; 4.142      ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_LENTO'                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT1                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT10                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT11                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT12                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT13                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT14                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT15                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT16                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT17                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT2                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT3                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT4                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT5                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT6                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT7                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT8                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT9                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT1                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT10                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT11                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT12                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT13                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT14                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT15                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT16                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT17                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT2                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT3                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT4                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT5                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT6                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT7                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT8                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT9                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT1                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT10                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT11                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT12                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT13                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT14                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT15                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT16                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT17                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT2                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT3                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT4                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT5                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT6                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT7                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT8                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT9                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT1                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT10                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT11                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT12                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT13                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT14                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT15                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT16                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT17                                         ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT2                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT3                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT4                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT5                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT6                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT7                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT8                                          ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT9                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT16 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT17 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_0~OBSERVABLEDATAB_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT16 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT17 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_2~OBSERVABLEDATAB_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT16 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT17 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_4~OBSERVABLEDATAB_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT16 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT17 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|cycloneive_mac_mult_6~OBSERVABLEDATAB_REGOUT9  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a0~porta_address_reg0                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a10~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a11~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a12~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a13~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a14~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a15~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a16~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a17~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a18~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a19~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a1~porta_address_reg0                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a20~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a21~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a22~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a23~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a24~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a25~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a26~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a27~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a28~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a29~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a2~porta_address_reg0                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a30~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a31~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a32~porta_address_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a33~porta_address_reg0                                  ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50    ; 4.246 ; 4.451 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50    ; 4.246 ; 4.451 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50    ; 5.091 ; 5.427 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50    ; 5.091 ; 5.427 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_LENTO ; 3.596 ; 3.901 ; Rise       ; CLOCK_LENTO     ;
;  KEY[0]   ; CLOCK_LENTO ; 3.596 ; 3.901 ; Rise       ; CLOCK_LENTO     ;
+-----------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50    ; -1.903 ; -2.227 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50    ; -1.903 ; -2.227 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50    ; -3.810 ; -4.113 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50    ; -3.810 ; -4.113 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_LENTO ; -2.048 ; -2.345 ; Rise       ; CLOCK_LENTO     ;
;  KEY[0]   ; CLOCK_LENTO ; -2.048 ; -2.345 ; Rise       ; CLOCK_LENTO     ;
+-----------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50    ; 8.297  ; 8.314  ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50    ; 8.297  ; 8.314  ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50    ; 7.340  ; 7.249  ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_LENTO ; 3.889  ;        ; Rise       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ; 3.889  ;        ; Rise       ; CLOCK_LENTO     ;
; LEDR[*]   ; CLOCK_LENTO ; 10.208 ; 10.254 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[0]  ; CLOCK_LENTO ; 7.987  ; 7.955  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[1]  ; CLOCK_LENTO ; 9.793  ; 9.703  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[2]  ; CLOCK_LENTO ; 8.604  ; 8.556  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[3]  ; CLOCK_LENTO ; 9.866  ; 9.838  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[4]  ; CLOCK_LENTO ; 8.407  ; 8.401  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[5]  ; CLOCK_LENTO ; 8.265  ; 8.210  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[6]  ; CLOCK_LENTO ; 9.807  ; 9.612  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[7]  ; CLOCK_LENTO ; 8.932  ; 8.794  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[8]  ; CLOCK_LENTO ; 7.965  ; 7.927  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[9]  ; CLOCK_LENTO ; 10.208 ; 10.254 ; Rise       ; CLOCK_LENTO     ;
; LEDG[*]   ; CLOCK_LENTO ;        ; 3.770  ; Fall       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ;        ; 3.770  ; Fall       ; CLOCK_LENTO     ;
+-----------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50    ; 7.073 ; 6.985 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50    ; 7.988 ; 8.003 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50    ; 7.073 ; 6.985 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_LENTO ; 3.739 ;       ; Rise       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ; 3.739 ;       ; Rise       ; CLOCK_LENTO     ;
; LEDR[*]   ; CLOCK_LENTO ; 7.643 ; 7.605 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[0]  ; CLOCK_LENTO ; 7.666 ; 7.635 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[1]  ; CLOCK_LENTO ; 9.399 ; 9.312 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[2]  ; CLOCK_LENTO ; 8.257 ; 8.211 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[3]  ; CLOCK_LENTO ; 9.469 ; 9.441 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[4]  ; CLOCK_LENTO ; 8.067 ; 8.061 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[5]  ; CLOCK_LENTO ; 7.931 ; 7.878 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[6]  ; CLOCK_LENTO ; 9.413 ; 9.225 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[7]  ; CLOCK_LENTO ; 8.572 ; 8.438 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[8]  ; CLOCK_LENTO ; 7.643 ; 7.605 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[9]  ; CLOCK_LENTO ; 9.845 ; 9.891 ; Rise       ; CLOCK_LENTO     ;
; LEDG[*]   ; CLOCK_LENTO ;       ; 3.625 ; Fall       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ;       ; 3.625 ; Fall       ; CLOCK_LENTO     ;
+-----------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LEDG[0]     ; 6.895 ;    ;    ; 7.076 ;
; SW[0]      ; LEDG[3]     ; 7.633 ;    ;    ; 7.903 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LEDG[0]     ; 6.647 ;    ;    ; 6.818 ;
; SW[0]      ; LEDG[3]     ; 7.360 ;    ;    ; 7.617 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                 ;
+--------------------------+---------+---------------+
; Clock                    ; Slack   ; End Point TNS ;
+--------------------------+---------+---------------+
; CLOCK_LENTO              ; -14.773 ; -32837.856    ;
; CLOCK_50                 ; -12.779 ; -21850.524    ;
; c_clgen:i_clgen|pm_clk_o ; -5.819  ; -400.308      ;
+--------------------------+---------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -1.834 ; -198.708      ;
; CLOCK_LENTO              ; -0.968 ; -6.867        ;
; c_clgen:i_clgen|pm_clk_o ; 0.181  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; c_clgen:i_clgen|pm_clk_o ; -1.859 ; -135.327      ;
; CLOCK_LENTO              ; -1.336 ; -434.174      ;
; CLOCK_50                 ; 0.519  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.211 ; -64.613       ;
; CLOCK_LENTO              ; 0.213  ; 0.000         ;
; c_clgen:i_clgen|pm_clk_o ; 2.290  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.000 ; -4344.797     ;
; CLOCK_LENTO              ; -1.000 ; -4181.595     ;
; c_clgen:i_clgen|pm_clk_o ; -1.000 ; -73.000       ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_LENTO'                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.773 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.054     ; 13.696     ;
; -14.747 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.052     ; 13.672     ;
; -14.708 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.282     ; 13.403     ;
; -14.702 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.054     ; 13.625     ;
; -14.682 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.280     ; 13.379     ;
; -14.639 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.244     ; 13.372     ;
; -14.637 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.054     ; 13.560     ;
; -14.637 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.282     ; 13.332     ;
; -14.617 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.255     ; 13.339     ;
; -14.613 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.242     ; 13.348     ;
; -14.613 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.264     ; 13.326     ;
; -14.610 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.052     ; 13.535     ;
; -14.603 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.206     ; 13.374     ;
; -14.591 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.253     ; 13.315     ;
; -14.587 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.262     ; 13.302     ;
; -14.584 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.240     ; 13.321     ;
; -14.577 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.204     ; 13.350     ;
; -14.576 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.054     ; 13.499     ;
; -14.572 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.225     ; 13.324     ;
; -14.572 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.282     ; 13.267     ;
; -14.570 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.218     ; 13.329     ;
; -14.568 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.054     ; 13.491     ;
; -14.568 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.244     ; 13.301     ;
; -14.566 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.231     ; 13.312     ;
; -14.559 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.051     ; 13.485     ;
; -14.558 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.274     ; 13.261     ;
; -14.558 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.238     ; 13.297     ;
; -14.546 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.223     ; 13.300     ;
; -14.546 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.255     ; 13.268     ;
; -14.545 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.280     ; 13.242     ;
; -14.544 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.216     ; 13.305     ;
; -14.542 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.264     ; 13.255     ;
; -14.541 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_0_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.058     ; 13.460     ;
; -14.540 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.229     ; 13.288     ;
; -14.538 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.245     ; 13.270     ;
; -14.534 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_2_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.058     ; 13.453     ;
; -14.532 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.272     ; 13.237     ;
; -14.532 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.279     ; 13.230     ;
; -14.532 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.206     ; 13.303     ;
; -14.524 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.250     ; 13.251     ;
; -14.516 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.217     ; 13.276     ;
; -14.515 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_0_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.056     ; 13.436     ;
; -14.513 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.054     ; 13.436     ;
; -14.513 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.212     ; 13.278     ;
; -14.513 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.240     ; 13.250     ;
; -14.512 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.243     ; 13.246     ;
; -14.511 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.282     ; 13.206     ;
; -14.508 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_2_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.056     ; 13.429     ;
; -14.506 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.277     ; 13.206     ;
; -14.503 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.244     ; 13.236     ;
; -14.503 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.282     ; 13.198     ;
; -14.501 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.225     ; 13.253     ;
; -14.499 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.218     ; 13.258     ;
; -14.498 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.277     ; 13.198     ;
; -14.498 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.248     ; 13.227     ;
; -14.495 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.231     ; 13.241     ;
; -14.494 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.279     ; 13.192     ;
; -14.492 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_5_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.054     ; 13.415     ;
; -14.490 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.054     ; 13.413     ;
; -14.490 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.215     ; 13.252     ;
; -14.487 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.210     ; 13.254     ;
; -14.487 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.274     ; 13.190     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_21_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_20_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_23_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_17_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_18_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_30_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_29_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_26_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_25_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_27_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_24_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_22_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_16_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_19_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_28_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_31_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.041     ; 13.421     ;
; -14.485 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.245     ; 13.217     ;
; -14.481 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.255     ; 13.203     ;
; -14.479 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.283     ; 13.173     ;
; -14.477 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.264     ; 13.190     ;
; -14.476 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.242     ; 13.211     ;
; -14.472 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.275     ; 13.174     ;
; -14.470 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_0_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.058     ; 13.389     ;
; -14.467 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.245     ; 13.199     ;
; -14.467 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.206     ; 13.238     ;
; -14.464 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.276     ; 13.165     ;
; -14.463 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_2_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.058     ; 13.382     ;
; -14.463 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.238     ; 13.202     ;
; -14.461 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.279     ; 13.159     ;
; -14.459 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.243     ; 13.193     ;
; -14.454 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.253     ; 13.178     ;
; -14.453 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.281     ; 13.149     ;
; -14.453 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.250     ; 13.180     ;
; -14.450 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.262     ; 13.165     ;
; -14.448 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.282     ; 13.143     ;
; -14.448 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.240     ; 13.185     ;
; -14.445 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.217     ; 13.205     ;
; -14.442 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_LENTO ; 1.000        ; -2.244     ; 13.175     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.779 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.696     ;
; -12.753 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 13.672     ;
; -12.728 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.312     ; 13.403     ;
; -12.708 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.625     ;
; -12.702 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.310     ; 13.379     ;
; -12.659 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 13.372     ;
; -12.657 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.312     ; 13.332     ;
; -12.643 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.560     ;
; -12.637 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.285     ; 13.339     ;
; -12.633 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 13.348     ;
; -12.633 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.294     ; 13.326     ;
; -12.623 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 13.374     ;
; -12.616 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 13.535     ;
; -12.611 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.283     ; 13.315     ;
; -12.607 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.292     ; 13.302     ;
; -12.604 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.270     ; 13.321     ;
; -12.597 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 13.350     ;
; -12.592 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.312     ; 13.267     ;
; -12.592 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.255     ; 13.324     ;
; -12.588 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 13.301     ;
; -12.586 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.261     ; 13.312     ;
; -12.582 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.499     ;
; -12.578 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.268     ; 13.297     ;
; -12.576 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 13.329     ;
; -12.574 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.491     ;
; -12.566 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 13.300     ;
; -12.566 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.285     ; 13.268     ;
; -12.565 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 13.485     ;
; -12.565 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.310     ; 13.242     ;
; -12.564 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.290     ; 13.261     ;
; -12.562 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.294     ; 13.255     ;
; -12.560 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.259     ; 13.288     ;
; -12.558 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.275     ; 13.270     ;
; -12.552 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 13.230     ;
; -12.552 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 13.303     ;
; -12.550 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 13.305     ;
; -12.547 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_0_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 13.460     ;
; -12.544 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 13.251     ;
; -12.540 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_2_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 13.453     ;
; -12.538 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.288     ; 13.237     ;
; -12.536 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 13.276     ;
; -12.533 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 13.278     ;
; -12.533 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.270     ; 13.250     ;
; -12.532 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.273     ; 13.246     ;
; -12.531 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_7_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.312     ; 13.206     ;
; -12.526 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 13.206     ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_9_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.312     ; 13.198     ;
; -12.523 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 13.236     ;
; -12.521 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_0_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 13.436     ;
; -12.521 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.255     ; 13.253     ;
; -12.519 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.436     ;
; -12.518 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.307     ; 13.198     ;
; -12.518 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 13.227     ;
; -12.515 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.261     ; 13.241     ;
; -12.514 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_2_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 13.429     ;
; -12.514 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_10_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 13.192     ;
; -12.510 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 13.252     ;
; -12.507 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 13.254     ;
; -12.505 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 13.258     ;
; -12.501 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.285     ; 13.203     ;
; -12.499 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.313     ; 13.173     ;
; -12.498 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_5_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.415     ;
; -12.497 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.294     ; 13.190     ;
; -12.496 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_8_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 13.413     ;
; -12.496 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 13.211     ;
; -12.493 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.290     ; 13.190     ;
; -12.492 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.305     ; 13.174     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_21_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_20_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_23_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_17_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_18_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_30_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_29_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_26_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_25_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_27_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_24_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_22_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_16_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_19_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_28_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_1_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_pc_31_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 13.421     ;
; -12.491 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.261     ; 13.217     ;
; -12.487 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.275     ; 13.199     ;
; -12.487 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 13.238     ;
; -12.483 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.268     ; 13.202     ;
; -12.481 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 13.159     ;
; -12.476 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_0_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 13.389     ;
; -12.474 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.283     ; 13.178     ;
; -12.473 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a3~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.311     ; 13.149     ;
; -12.473 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 13.180     ;
; -12.470 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_12_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.292     ; 13.165     ;
; -12.470 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_14_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.292     ; 13.165     ;
; -12.469 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_microcode_reg_q_2_                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 13.382     ;
; -12.468 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_6_  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.312     ; 13.143     ;
; -12.468 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_11_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.270     ; 13.185     ;
; -12.465 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a0~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_15_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.259     ; 13.193     ;
; -12.465 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a1~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 13.205     ;
; -12.462 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a4~portb_we_reg  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_adr_o_13_ ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 13.207     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -5.819 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.282      ;
; -5.819 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.282      ;
; -5.819 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.282      ;
; -5.819 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.282      ;
; -5.819 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.282      ;
; -5.779 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.541     ; 4.215      ;
; -5.779 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.541     ; 4.215      ;
; -5.779 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.541     ; 4.215      ;
; -5.779 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.541     ; 4.215      ;
; -5.779 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.541     ; 4.215      ;
; -5.736 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.199      ;
; -5.736 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.199      ;
; -5.736 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.199      ;
; -5.736 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.199      ;
; -5.736 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.199      ;
; -5.728 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.532     ; 4.173      ;
; -5.728 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.532     ; 4.173      ;
; -5.728 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.532     ; 4.173      ;
; -5.728 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.532     ; 4.173      ;
; -5.728 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.532     ; 4.173      ;
; -5.721 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.496     ; 4.202      ;
; -5.721 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.496     ; 4.202      ;
; -5.721 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.496     ; 4.202      ;
; -5.721 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.496     ; 4.202      ;
; -5.721 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_8_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.496     ; 4.202      ;
; -5.712 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.174      ;
; -5.712 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.174      ;
; -5.712 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.174      ;
; -5.712 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.174      ;
; -5.712 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.174      ;
; -5.712 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.174      ;
; -5.712 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.174      ;
; -5.701 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.163      ;
; -5.701 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.163      ;
; -5.701 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.163      ;
; -5.701 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.163      ;
; -5.701 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.163      ;
; -5.701 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.163      ;
; -5.701 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.163      ;
; -5.696 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.158      ;
; -5.696 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.158      ;
; -5.672 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.107      ;
; -5.672 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.107      ;
; -5.672 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.107      ;
; -5.672 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.107      ;
; -5.672 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.107      ;
; -5.672 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.107      ;
; -5.672 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.107      ;
; -5.661 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.096      ;
; -5.661 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.096      ;
; -5.661 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.096      ;
; -5.661 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.096      ;
; -5.661 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.096      ;
; -5.661 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.096      ;
; -5.661 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.096      ;
; -5.656 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.091      ;
; -5.656 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.542     ; 4.091      ;
; -5.650 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.113      ;
; -5.650 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.113      ;
; -5.650 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.113      ;
; -5.650 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.113      ;
; -5.650 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_5_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.113      ;
; -5.648 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.111      ;
; -5.648 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.111      ;
; -5.648 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.111      ;
; -5.648 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.111      ;
; -5.648 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.111      ;
; -5.638 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.549     ; 4.066      ;
; -5.638 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.549     ; 4.066      ;
; -5.638 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.549     ; 4.066      ;
; -5.638 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.549     ; 4.066      ;
; -5.638 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.549     ; 4.066      ;
; -5.635 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.510     ; 4.102      ;
; -5.635 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.510     ; 4.102      ;
; -5.635 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.510     ; 4.102      ;
; -5.635 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.510     ; 4.102      ;
; -5.635 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.510     ; 4.102      ;
; -5.629 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.091      ;
; -5.629 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.091      ;
; -5.629 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.091      ;
; -5.629 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.091      ;
; -5.629 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.091      ;
; -5.629 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.091      ;
; -5.629 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.091      ;
; -5.623 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.086      ;
; -5.623 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.086      ;
; -5.623 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.086      ;
; -5.623 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.086      ;
; -5.623 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.086      ;
; -5.623 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_4_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.514     ; 4.086      ;
; -5.621 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.533     ; 4.065      ;
; -5.621 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.533     ; 4.065      ;
; -5.621 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.533     ; 4.065      ;
; -5.621 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.533     ; 4.065      ;
; -5.621 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.533     ; 4.065      ;
; -5.621 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.533     ; 4.065      ;
; -5.621 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.533     ; 4.065      ;
; -5.618 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.080      ;
; -5.618 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_ ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.080      ;
; -5.618 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_6_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_  ; CLOCK_50     ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -2.515     ; 4.080      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.834 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.027      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                                                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                                            ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.833 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.832 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.307      ;
; -1.831 ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.024      ; 0.307      ;
; -1.826 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.026      ; 0.314      ;
; -1.825 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.314      ;
; -1.825 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.314      ;
; -1.825 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.314      ;
; -1.825 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.314      ;
; -1.495 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_38_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_ix40405z26774                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 0.644      ;
; -0.862 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_dat_o_6_                                      ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_datain_reg0  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.187      ; 1.459      ;
; -0.843 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_dat_o_6_                                      ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0|altsyncram:ram_rtl_0|altsyncram_6lq1:auto_generated|ram_block1a6~portb_datain_reg0 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.181      ; 1.472      ;
; -0.675 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_7_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.456      ;
; -0.609 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_9_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.522      ;
; -0.604 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_52_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_mul_52_                                                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 1.535      ;
; -0.546 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_10_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.585      ;
; -0.543 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_11_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.588      ;
; -0.480 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_12_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.651      ;
; -0.477 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_13_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.654      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_4_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_8_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_6_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_5_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_7_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_16_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_15_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_3_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.473 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_21_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.412      ; 2.053      ;
; -0.468 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_i_mul_arith_reg_p2_54_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_ix40405z26742                                                                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.025      ; 1.671      ;
; -0.414 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_14_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.717      ;
; -0.411 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_15_                                                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.720      ;
; -0.369 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_2_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.410      ; 2.155      ;
; -0.365 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_22_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.400      ; 2.149      ;
; -0.348 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_16_                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.783      ;
; -0.345 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_ea_reg_q_1_                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_wb_adr_o_17_                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.017      ; 1.786      ;
; -0.334 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_12_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.387      ; 2.167      ;
; -0.328 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_42_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.433      ; 2.219      ;
; -0.328 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_10_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.433      ; 2.219      ;
; -0.328 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_37_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.433      ; 2.219      ;
; -0.328 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_38_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.433      ; 2.219      ;
; -0.328 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_7_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.433      ; 2.219      ;
; -0.328 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_8_                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.433      ; 2.219      ;
; -0.328 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_41_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.433      ; 2.219      ;
; -0.325 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_44_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.432      ; 2.221      ;
; -0.325 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_12_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.432      ; 2.221      ;
; -0.325 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_34_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.432      ; 2.221      ;
; -0.325 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_43_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.432      ; 2.221      ;
; -0.325 ; c_clgen:i_clgen|rst_o                                                                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_insn_11_                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.432      ; 2.221      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_LENTO'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.968 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_24_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 1.631      ; 0.747      ;
; -0.967 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_22_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 1.631      ; 0.748      ;
; -0.907 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_27_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 1.631      ; 0.808      ;
; -0.907 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_29_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 1.631      ; 0.808      ;
; -0.899 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_23_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 1.632      ; 0.817      ;
; -0.896 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_25_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 1.632      ; 0.820      ;
; -0.877 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_26_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 1.632      ; 0.839      ;
; -0.446 ; c_clgen:i_clgen|pm_clk_o                                                                                                                                      ; c_clgen:i_clgen|pm_clk_o                                                                                                                                                         ; c_clgen:i_clgen|pm_clk_o ; CLOCK_LENTO ; 0.000        ; 1.743      ; 1.506      ;
; 0.151  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_0_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.226      ; 0.481      ;
; 0.151  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_1_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.226      ; 0.481      ;
; 0.166  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_2_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.226      ; 0.496      ;
; 0.170  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_wptr_reg_q_3_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.226      ; 0.500      ;
; 0.179  ; c_clgen:i_clgen|pm_clk_o                                                                                                                                      ; c_clgen:i_clgen|pm_clk_o                                                                                                                                                         ; c_clgen:i_clgen|pm_clk_o ; CLOCK_LENTO ; -0.500       ; 1.743      ; 1.631      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_10_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                                                     ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                                                           ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dtlbm_17_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_mac_reg_reg_acc_63_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                          ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                                             ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dpf_18_                                                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_dcmd_dcm_19_                                                                                                   ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                                                                         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_8_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_8_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_9_                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_9_                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_10_                                                                            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_tb_rbase_10_                                                                                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q                         ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_trans_o_1_                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_trans_o_1_                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_state_0_                       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_state_0_                                          ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                      ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                                                         ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_reg_imm_l_reg_q_1_                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                                     ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                   ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                             ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                                                ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                              ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                                                 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                         ; ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|addr_32_reg[0]                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.040      ; 0.307      ;
; 0.184  ; c_clgen:i_clgen|rst_o                                                                                                                                         ; c_clgen:i_clgen|rst_o                                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; c_clgen:i_clgen|contador_load_done[4]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[4]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; c_clgen:i_clgen|contador_load_done[5]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[5]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; c_clgen:i_clgen|contador_load_done[2]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[2]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; c_clgen:i_clgen|contador_load_done[1]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[1]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.039      ; 0.307      ;
; 0.188  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_0_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.185      ; 0.477      ;
; 0.188  ; c_clgen:i_clgen|contador[0]                                                                                                                                   ; c_clgen:i_clgen|contador[0]                                                                                                                                                      ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_1_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.185      ; 0.478      ;
; 0.189  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_6_                                                       ; monitor:u_monitor|LEDR[6]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.315      ;
; 0.189  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_7_                                                       ; monitor:u_monitor|LEDR[7]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.315      ;
; 0.189  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_i_cnt_r_modgen_counter_data_o_reg_q_0_                               ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                                    ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                                                       ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.041      ; 0.314      ;
; 0.191  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_mwc_i_ba22_lsu_i_ba22_dc_ahb_lsu_reg_ahb_wdata_o_8_                                                       ; monitor:u_monitor|LEDR[8]                                                                                                                                                        ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.042      ; 0.317      ;
; 0.191  ; c_clgen:i_clgen|contador_load_done[0]                                                                                                                         ; c_clgen:i_clgen|contador_load_done[0]                                                                                                                                            ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.039      ; 0.314      ;
; 0.192  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_2_                                                     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_LENTO              ; CLOCK_LENTO ; 0.000        ; 0.185      ; 0.481      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.181 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.307      ;
; 0.473 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.598      ;
; 0.598 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.724      ;
; 0.604 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.730      ;
; 0.625 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.751      ;
; 0.659 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.785      ;
; 0.661 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.787      ;
; 0.662 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.788      ;
; 0.664 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.790      ;
; 0.678 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_clk     ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.450     ; 0.332      ;
; 0.682 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.808      ;
; 0.683 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.809      ;
; 0.684 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.810      ;
; 0.688 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.813      ;
; 0.705 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.831      ;
; 0.749 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.875      ;
; 0.749 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.875      ;
; 0.772 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.897      ;
; 0.773 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 0.897      ;
; 0.776 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.902      ;
; 0.800 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 0.924      ;
; 0.801 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.926      ;
; 0.805 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.931      ;
; 0.809 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.935      ;
; 0.814 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.939      ;
; 0.819 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.945      ;
; 0.822 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.947      ;
; 0.827 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.450     ; 0.481      ;
; 0.840 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.965      ;
; 0.841 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.967      ;
; 0.851 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.977      ;
; 0.864 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.990      ;
; 0.865 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.990      ;
; 0.870 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 0.996      ;
; 0.871 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 0.996      ;
; 0.879 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.004      ;
; 0.880 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 1.006      ;
; 0.893 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.043      ; 1.020      ;
; 0.894 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.043      ; 1.021      ;
; 0.898 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.039      ; 1.021      ;
; 0.919 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.044      ;
; 0.922 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.047      ;
; 0.925 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.050      ;
; 0.931 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.056      ;
; 0.934 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.059      ;
; 0.935 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 1.059      ;
; 0.939 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.064      ;
; 0.944 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.069      ;
; 0.949 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.043      ; 1.076      ;
; 0.955 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_reg_spr_we_i    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.449     ; 0.610      ;
; 0.958 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.083      ;
; 0.964 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.089      ;
; 0.968 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 1.094      ;
; 0.972 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.097      ;
; 0.972 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.097      ;
; 0.973 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 1.097      ;
; 0.974 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.099      ;
; 0.977 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 1.103      ;
; 0.982 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.450     ; 0.636      ;
; 0.982 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.107      ;
; 0.982 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 1.106      ;
; 0.984 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.450     ; 0.638      ;
; 0.985 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.450     ; 0.639      ;
; 0.986 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.036      ; 1.106      ;
; 0.986 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.036      ; 1.106      ;
; 0.987 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.036      ; 1.107      ;
; 0.990 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.036      ; 1.110      ;
; 0.991 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.036      ; 1.111      ;
; 0.992 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 1.116      ;
; 0.993 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.118      ;
; 0.994 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.036      ; 1.114      ;
; 0.995 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.120      ;
; 0.995 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 1.119      ;
; 0.996 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 1.120      ;
; 1.005 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.450     ; 0.659      ;
; 1.006 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.450     ; 0.660      ;
; 1.007 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_clk    ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.450     ; 0.661      ;
; 1.007 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.132      ;
; 1.012 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.037      ; 1.133      ;
; 1.012 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.037      ; 1.133      ;
; 1.013 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 1.139      ;
; 1.013 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.042      ; 1.139      ;
; 1.014 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.043      ; 1.141      ;
; 1.014 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.139      ;
; 1.015 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.140      ;
; 1.017 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.041      ; 1.142      ;
; 1.018 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.046      ; 1.148      ;
; 1.019 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.046      ; 1.149      ;
; 1.020 ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; 0.040      ; 1.144      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.207     ; 2.639      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.206     ; 2.640      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.207     ; 2.639      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.207     ; 2.639      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.641      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.206     ; 2.640      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.206     ; 2.640      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.206     ; 2.640      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.206     ; 2.640      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.207     ; 2.639      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.207     ; 2.639      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.207     ; 2.639      ;
; -1.859 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.207     ; 2.639      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.640      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.640      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.204     ; 2.641      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.204     ; 2.641      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.640      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.206     ; 2.639      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.205     ; 2.640      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.206     ; 2.639      ;
; -1.858 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.207     ; 2.638      ;
; -1.851 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.628      ;
; -1.851 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.628      ;
; -1.851 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.628      ;
; -1.851 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.628      ;
; -1.851 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.629      ;
; -1.851 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.628      ;
; -1.851 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.209     ; 2.628      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
; -1.850 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 1.000        ; -0.210     ; 2.627      ;
+--------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_LENTO'                                                                                                                                                                                                                ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.336 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.314      ; 2.637      ;
; -1.336 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_rd_we                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.641      ;
; -1.336 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.314      ; 2.637      ;
; -1.336 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.641      ;
; -1.336 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.641      ;
; -1.336 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.314      ; 2.637      ;
; -1.336 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.314      ; 2.637      ;
; -1.336 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_0_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.640      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.304      ; 2.626      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_3_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.640      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.304      ; 2.626      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_5_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.292      ; 2.614      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_4_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.640      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_exc_pc_we                                            ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.304      ; 2.626      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.640      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_4_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.292      ; 2.614      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_3_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.292      ; 2.614      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_1_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.318      ; 2.640      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_11_                                                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_9_                                                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_2_                                                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_3_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_4_                                                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.335 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_4_                                                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.641      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                             ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.308      ; 2.629      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_0_                                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.293      ; 2.614      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.308      ; 2.629      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_1_                                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.295      ; 2.616      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_spr_cyc_o                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.295      ; 2.616      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_0_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.291      ; 2.612      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_1_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.291      ; 2.612      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_4_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.291      ; 2.612      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_5_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.291      ; 2.612      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_3_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.291      ; 2.612      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_2_                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.291      ; 2.612      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.292      ; 2.613      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_cyc_o                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.295      ; 2.616      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.628      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_10_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.628      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_11_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.628      ;
; -1.334 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.308      ; 2.629      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_0_                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_reg_reg_id_trap_req                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.317      ; 2.634      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_2_                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_1_                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                 ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.335      ; 2.652      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.335      ; 2.652      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_6_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.335      ; 2.652      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat0_val                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat1_val                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.319      ; 2.636      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.335      ; 2.652      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.335      ; 2.652      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.335      ; 2.652      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.335      ; 2.652      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                                       ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.335      ; 2.652      ;
; -1.330 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.333      ; 2.650      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_0_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.303      ; 2.619      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_2_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.311      ; 2.627      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_4_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.303      ; 2.619      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.623      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.623      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_flag_adv_reg_q_0_                             ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.321      ; 2.637      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_new_pc_we_0n0s3                                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.309      ; 2.625      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_wait_invalidate                                  ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.623      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.309      ; 2.625      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_fpu_commit                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.321      ; 2.637      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_in_words                                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.623      ;
; -1.329 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_stb_o                                              ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.623      ;
; -1.328 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.302      ; 2.617      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_18_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.621      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.309      ; 2.623      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.309      ; 2.623      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.309      ; 2.623      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_8_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.621      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_6_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.621      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_7_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.621      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_21_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.621      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_5_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.621      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_18_                                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.281      ; 2.595      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_16_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.621      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_8_                                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.296      ; 2.610      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_22_                                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.281      ; 2.595      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_23_                                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.281      ; 2.595      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_24_                                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.296      ; 2.610      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_29_                                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.281      ; 2.595      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_15_                                                               ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.281      ; 2.595      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_3_                           ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.307      ; 2.621      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_3_                                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.281      ; 2.595      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_4_                                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.281      ; 2.595      ;
; -1.327 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_5_                                                                ; CLOCK_LENTO  ; CLOCK_LENTO ; 1.000        ; 0.281      ; 2.595      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.519 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_spr_bic_reg_core_cyc_q                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.179      ; 2.637      ;
; 0.519 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_rd_we                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.641      ;
; 0.519 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_spr_we_i_reg_q_0_                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.179      ; 2.637      ;
; 0.519 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_du_clk_en_o                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.641      ;
; 0.519 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_tt_event_en                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.641      ;
; 0.519 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_11_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.179      ; 2.637      ;
; 0.519 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_12_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.179      ; 2.637      ;
; 0.519 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pm_reg_pm_pic_event_en                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_0_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.640      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_flags_0_                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.169      ; 2.626      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_3_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.640      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_1_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_berr                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.169      ; 2.626      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_5_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.157      ; 2.614      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_4_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.640      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_exc_pc_we                                            ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.169      ; 2.626      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_2_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.640      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_4_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.157      ; 2.614      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_3_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.157      ; 2.614      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_1_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.183      ; 2.640      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_11_                                                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_9_                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_9_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_2_                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_2_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_3_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_4_                                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.520 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_4_                                                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.641      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_trap_req                                             ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.173      ; 2.629      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_0_                                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.158      ; 2.614      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_mdb_reg_state_8_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.173      ; 2.629      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mul_reg_mul_vld_1_                                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.160      ; 2.616      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_spr_cyc_o                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.160      ; 2.616      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_0_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.156      ; 2.612      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_1_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.156      ; 2.612      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_4_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.156      ; 2.612      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_5_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.156      ; 2.612      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_3_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.156      ; 2.612      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_rd_addr_reg_q_2_                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.156      ; 2.612      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_reg_wb_lsu_cyc                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.157      ; 2.613      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_ba22_lsu_reg_qmem_cyc_o                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.160      ; 2.616      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_sel                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.628      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_10_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.628      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_11_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.628      ;
; 0.521 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_reg_dreason_we                                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.173      ; 2.629      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_0_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_0_                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_reg_reg_id_trap_req                      ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.182      ; 2.634      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|reg_cnt_last_commit_1_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_2_                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_order_reg_q_1_                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_0_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_2_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_cnt_issue_order_1_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.200      ; 2.652      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_3_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.200      ; 2.652      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_6_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.200      ; 2.652      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat0_val                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_strd_dat1_val                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.184      ; 2.636      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_4_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.200      ; 2.652      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_5_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.200      ; 2.652      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_1_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.200      ; 2.652      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_0_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.200      ; 2.652      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_mm_wp_7_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.200      ; 2.652      ;
; 0.525 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_24_                                                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.198      ; 2.650      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_0_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.168      ; 2.619      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_2_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.176      ; 2.627      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_4_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.168      ; 2.619      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_adv_flag                                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.623      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_nint_flag                                        ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.623      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_wc_flag_adv_reg_q_0_                             ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.186      ; 2.637      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_new_pc_we_0n0s3                                    ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.174      ; 2.625      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_wait_invalidate                                  ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.623      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_rst_unit_reg_reg_exc_rst_ack                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.174      ; 2.625      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_fpu_commit                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.186      ; 2.637      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_in_words                                         ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.623      ;
; 0.526 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_stb_o                                              ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.623      ;
; 0.527 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_ftc_reg_r_berr_pending                                     ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.167      ; 2.617      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_18_                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.621      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.174      ; 2.623      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.174      ; 2.623      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_dec_i_cnt_mop_modgen_counter_data_o_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.174      ; 2.623      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_8_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.621      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_6_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.621      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_7_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.621      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_21_                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.621      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_5_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.621      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_18_                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.146      ; 2.595      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_16_                          ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.621      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_8_                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.161      ; 2.610      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_22_                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.146      ; 2.595      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_23_                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.146      ; 2.595      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_24_                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.161      ; 2.610      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_29_                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.146      ; 2.595      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_15_                                                               ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.146      ; 2.595      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_3_                           ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.172      ; 2.621      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_3_                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.146      ; 2.595      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_4_                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.146      ; 2.595      ;
; 0.528 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_jpc_reg_q_5_                                                                ; CLOCK_LENTO  ; CLOCK_50    ; 1.000        ; 2.146      ; 2.595      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                             ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.211 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_PIPE_OP_Q_0_                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.426      ; 2.329      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_12_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_12_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_2_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.427      ; 2.338      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_1_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.427      ; 2.338      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_0_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.426      ; 2.337      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_reg_div_started                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.426      ; 2.337      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_START_Q                      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.330      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.426      ; 2.337      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.426      ; 2.337      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.427      ; 2.338      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.427      ; 2.338      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_0_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.426      ; 2.337      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_19_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_18_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_21_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.348      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_22_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.348      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_17_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.427      ; 2.338      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.427      ; 2.338      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_24_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.348      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_16_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_PIPE_OP_Q_1_                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.330      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_1_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.427      ; 2.338      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_BUSY_Q    ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.402      ; 2.313      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_17_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.434      ; 2.345      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_20_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_20_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_23_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.348      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_ST_Q      ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.402      ; 2.313      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_4_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.402      ; 2.313      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_3_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.402      ; 2.313      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_0_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.402      ; 2.313      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_2_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.402      ; 2.313      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_DIV_U_CTRL_reg_DCNT_Q_1_ ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.402      ; 2.313      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_5_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_6_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.348      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_7_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.348      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_8_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.348      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_13_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.348      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_5_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.347      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_16_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.434      ; 2.345      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_19_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.434      ; 2.345      ;
; -0.203 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_after_rst                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.435      ; 2.346      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_bsy_3_                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.428      ; 2.340      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.428      ; 2.340      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_1_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.420      ; 2.332      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_0_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.411      ; 2.323      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_1_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.411      ; 2.323      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_2_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.428      ; 2.340      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_3_cnt_1_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.428      ; 2.340      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_i_reg_mm_rd_addr_reg_q_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.411      ; 2.323      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|reg_fpu_pipe_2_cnt_0_                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.428      ; 2.340      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_19_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.435      ; 2.347      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_18_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.435      ; 2.347      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_21_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.348      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_22_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.348      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_17_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.435      ; 2.347      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_flags_o_22_                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.417      ; 2.329      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_24_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.348      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_16_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.435      ; 2.347      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_10_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.420      ; 2.332      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_26_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.331      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_10_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.410      ; 2.322      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_21_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.331      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_22_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.331      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_23_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.348      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_25_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.331      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_26_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.331      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_30_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.410      ; 2.322      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_3_                                                                         ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.331      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_3_                                                                           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.420      ; 2.332      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_6_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.436      ; 2.348      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_7_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.349      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_8_                                                                              ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.349      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_10_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.410      ; 2.322      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_13_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.437      ; 2.349      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_sr_14_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.435      ; 2.347      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_esr_q_14_                                                                          ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.435      ; 2.347      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_18_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.331      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_i_reg_eea_reg_q_19_                                                                        ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.410      ; 2.322      ;
; -0.202 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_sys_reg_reg_ur_18_                                                                             ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.419      ; 2.331      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_exe_reg_div_issued                                                  ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.410      ; 2.323      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_vld_o                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.394      ; 2.307      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_reg_reg_rdy_o                                                   ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.394      ; 2.307      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_2_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.389      ; 2.302      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_3_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.388      ; 2.301      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_reg_DONE_Q                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.357      ; 2.270      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_3_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.394      ; 2.307      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_4_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.394      ; 2.307      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_4_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.388      ; 2.301      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_5_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.389      ; 2.302      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_1_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.388      ; 2.301      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_mwc_reg_reg_wc_wp_0_                                                ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.389      ; 2.302      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|i_fpu32_top_U_DIV_U_RG2_reg_BUSY_Q           ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.357      ; 2.270      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_2_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.394      ; 2.307      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_div_modgen_counter_cnt_cyc_reg_q_1_                                 ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.394      ; 2.307      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_2_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.382      ; 2.295      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_3_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.388      ; 2.301      ;
; -0.201 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|i_idc_i_ba22_id_reg_reg_wp_o_6_                                       ; CLOCK_LENTO  ; CLOCK_50    ; 0.000        ; 2.389      ; 2.302      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_LENTO'                                                                                                                                                                     ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.213 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_21_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.049      ; 2.346      ;
; 0.213 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_20_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.049      ; 2.346      ;
; 0.214 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_15_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.320      ;
; 0.214 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_18_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.320      ;
; 0.214 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_17_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.320      ;
; 0.214 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_19_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.320      ;
; 0.214 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_15_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.320      ;
; 0.214 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_0_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.320      ;
; 0.214 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_en_0_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.019      ; 2.317      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_13_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.321      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_13_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.321      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_12_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.321      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_16_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.321      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_12_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.321      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_14_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.321      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_1_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.021      ; 2.320      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_5_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.321      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_4_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.021      ; 2.320      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_8_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.021      ; 2.320      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_9_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.022      ; 2.321      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_22_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.021      ; 2.320      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_26_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.021      ; 2.320      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_21_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.021      ; 2.320      ;
; 0.215 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_25_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.021      ; 2.320      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_4_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_12_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_11_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_9_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_3_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_5_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.046      ; 2.350      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_7_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.046      ; 2.350      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_1_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.349      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_8_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.046      ; 2.350      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_0_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_26_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.052      ; 2.356      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_28_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.039      ; 2.343      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_28_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.051      ; 2.355      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_30_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.049      ; 2.353      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_30_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.039      ; 2.343      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_0_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_1_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.349      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_22_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.051      ; 2.355      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_23_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.052      ; 2.356      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_23_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.039      ; 2.343      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_24_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.051      ; 2.355      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_24_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.039      ; 2.343      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_25_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.052      ; 2.356      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_27_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.051      ; 2.355      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_29_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.051      ; 2.355      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_29_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.039      ; 2.343      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_dmr2_31_                        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.049      ; 2.353      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_3_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_4_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.349      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_7_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.349      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_8_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.349      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_9_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_10_                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.349      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_12_                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_tb_disabled                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.036      ; 2.340      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_11_                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.047      ; 2.351      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_2_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.041      ; 2.345      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_fifo_vld_o                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.041      ; 2.345      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_1_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.041      ; 2.345      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_cnt_dat_o_reg_q_0_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.041      ; 2.345      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_7_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.030      ; 2.334      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_dly_dst_vld                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.031      ; 2.335      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_5_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.030      ; 2.334      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_25_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.031      ; 2.335      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_26_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.031      ; 2.335      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_20_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.031      ; 2.335      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_28_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.031      ; 2.335      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_13_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.030      ; 2.334      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_14_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.030      ; 2.334      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_22_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.030      ; 2.334      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_23_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.031      ; 2.335      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_17_                   ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.031      ; 2.335      ;
; 0.220 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_old_3_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.031      ; 2.335      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dmr1_reg_q_14_                    ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.015      ; 2.320      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_13_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.350      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_6_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.350      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_2_                      ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.350      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_0_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_1_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_2_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_2_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.350      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_3_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_4_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_5_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.350      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_5_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_6_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_6_                          ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.350      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_7_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_8_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_9_         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_modgen_counter_tb_wptr_reg_q_10_        ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.028      ; 2.333      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_reg_reg_drr_13_                         ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.045      ; 2.350      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_reg_dsr_reg_q_10_                     ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.038      ; 2.343      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_trp_i_130_                ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.029      ; 2.334      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_reg_reg_trp_i_129_                ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.029      ; 2.334      ;
; 0.221 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_du_i_trp_modgen_counter_fifo_rptr_reg_q_4_ ; CLOCK_LENTO  ; CLOCK_LENTO ; 0.000        ; 2.038      ; 2.343      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.290 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.333      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.061     ; 2.334      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.291 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.060     ; 2.335      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.056     ; 2.344      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.058     ; 2.342      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.055     ; 2.345      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.296 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.343      ;
; 2.297 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.056     ; 2.345      ;
; 2.297 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.056     ; 2.345      ;
; 2.297 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.056     ; 2.345      ;
; 2.297 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.344      ;
; 2.297 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.344      ;
; 2.297 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.344      ;
; 2.297 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.344      ;
; 2.297 ; c_clgen:i_clgen|rst_o ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ; CLOCK_LENTO  ; c_clgen:i_clgen|pm_clk_o ; 0.000        ; -0.057     ; 2.344      ;
+-------+-----------------------+---------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CLOCK_LENTO                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|address_reg_a[0]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a0~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a10~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a11~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a12~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a13~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a14~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a15~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a16~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a17~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a18~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a19~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a1~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a20~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a21~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a22~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a23~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a24~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a25~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a26~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a27~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a28~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a29~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a2~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a30~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a31~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a32~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a33~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a34~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a35~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a36~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a37~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a38~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a39~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a3~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a40~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a41~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a42~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a43~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a44~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a45~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a46~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a47~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a48~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a49~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a4~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a50~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a51~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a52~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a53~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a54~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a55~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a56~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a57~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a58~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a59~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a5~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a60~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a61~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a62~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a63~porta_address_reg0                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a6~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a7~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a8~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ROM_ba22:u_rom|altsyncram:Mux31_rtl_0|altsyncram_l101:auto_generated|ram_block1a9~porta_address_reg0                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_10_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_11_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_12_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_13_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_14_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_15_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_16_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_17_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_18_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_19_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_20_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_21_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_22_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_23_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_24_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_25_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_26_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_27_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_28_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_29_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_30_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_31_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_32_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_33_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_34_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_35_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_36_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_37_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_38_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_39_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_4_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_6_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_7_  ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_LENTO'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_10_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_11_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_12_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_13_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_14_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_15_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_16_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_17_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_18_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_19_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_20_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_21_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_22_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_23_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_24_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_25_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_26_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_27_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_28_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_29_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_30_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_31_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_32_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_33_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_34_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_35_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_36_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_37_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_38_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_39_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_4_    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_6_    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_7_    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_8_    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_CW1_Q_9_    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_DNRMR_Q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_INFR_Q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_LSHFT_Q_0_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_LSHFT_Q_1_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_LSHFT_Q_2_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_LSHFT_Q_3_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_LSHFT_Q_4_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_NVLDR_Q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_QNANR_Q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_RMODE_Q_0_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_RMODE_Q_1_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_0_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_10_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_11_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_12_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_13_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_14_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_15_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_16_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_17_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_18_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_19_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_1_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_20_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_21_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_22_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_23_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_2_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_3_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_4_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_5_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_6_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_7_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_8_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND1_Q_9_  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND2_Q_16_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND2_Q_17_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND2_Q_18_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND2_Q_19_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND2_Q_20_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND2_Q_21_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND2_Q_22_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGND2_Q_23_ ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SGNR_Q      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SNANR_Q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_0_    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_10_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_11_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_12_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_13_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_14_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_15_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_16_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_17_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_18_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_19_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_1_    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_20_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_21_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_22_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_23_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_24_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_25_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_26_   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_LENTO ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|U_RG1_reg_SW1_Q_27_   ;
+--------+--------------+----------------+------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'c_clgen:i_clgen|pm_clk_o'                                                                                                                     ;
+--------+--------------+----------------+-----------------+--------------------------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                    ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+-----------------+--------------------------+------------+---------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_0_       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_1_       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picmr_2_       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_0_       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_1_       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_picsr_2_       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_pic_reg_wr_done_pm_clk ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_tpip            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_20_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_21_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_22_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_23_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_24_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_25_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_27_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_28_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_29_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_30_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_31_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_15_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_16_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_17_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_18_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_19_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_1_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_20_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_21_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_22_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_23_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_24_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_25_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_26_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_27_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_28_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_29_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_2_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_30_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_31_        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_3_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_4_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_5_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_6_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_7_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_8_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_9_         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_wr_done_pm_clk  ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_0_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_10_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_11_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_12_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_13_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_14_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_15_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_16_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_17_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_18_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_19_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_1_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_26_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_2_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_3_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_4_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_5_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_6_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_7_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_8_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttcr_9_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_0_         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_10_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_11_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_12_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_13_        ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width ; c_clgen:i_clgen|pm_clk_o ; Rise       ; ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|i_cpu_i_ba22_tt_reg_ttmr_14_        ;
+--------+--------------+----------------+-----------------+--------------------------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50    ; 2.350 ; 3.149 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50    ; 2.350 ; 3.149 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50    ; 2.867 ; 3.685 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50    ; 2.867 ; 3.685 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_LENTO ; 1.977 ; 2.722 ; Rise       ; CLOCK_LENTO     ;
;  KEY[0]   ; CLOCK_LENTO ; 1.977 ; 2.722 ; Rise       ; CLOCK_LENTO     ;
+-----------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50    ; -1.015 ; -1.754 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50    ; -1.015 ; -1.754 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50    ; -2.106 ; -2.895 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50    ; -2.106 ; -2.895 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_LENTO ; -1.121 ; -1.866 ; Rise       ; CLOCK_LENTO     ;
;  KEY[0]   ; CLOCK_LENTO ; -1.121 ; -1.866 ; Rise       ; CLOCK_LENTO     ;
+-----------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50    ; 4.745 ; 4.964 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50    ; 4.745 ; 4.964 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50    ; 4.224 ; 4.356 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_LENTO ; 2.277 ;       ; Rise       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ; 2.277 ;       ; Rise       ; CLOCK_LENTO     ;
; LEDR[*]   ; CLOCK_LENTO ; 6.063 ; 6.382 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[0]  ; CLOCK_LENTO ; 4.582 ; 4.751 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[1]  ; CLOCK_LENTO ; 5.540 ; 5.842 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[2]  ; CLOCK_LENTO ; 4.900 ; 5.115 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[3]  ; CLOCK_LENTO ; 5.581 ; 5.915 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[4]  ; CLOCK_LENTO ; 4.807 ; 5.021 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[5]  ; CLOCK_LENTO ; 4.718 ; 4.896 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[6]  ; CLOCK_LENTO ; 5.507 ; 5.767 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[7]  ; CLOCK_LENTO ; 5.052 ; 5.252 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[8]  ; CLOCK_LENTO ; 4.544 ; 4.703 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[9]  ; CLOCK_LENTO ; 6.063 ; 6.382 ; Rise       ; CLOCK_LENTO     ;
; LEDG[*]   ; CLOCK_LENTO ;       ; 2.355 ; Fall       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ;       ; 2.355 ; Fall       ; CLOCK_LENTO     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50    ; 4.081 ; 4.208 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50    ; 4.578 ; 4.788 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50    ; 4.081 ; 4.208 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_LENTO ; 2.205 ;       ; Rise       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ; 2.205 ;       ; Rise       ; CLOCK_LENTO     ;
; LEDR[*]   ; CLOCK_LENTO ; 4.372 ; 4.525 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[0]  ; CLOCK_LENTO ; 4.412 ; 4.574 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[1]  ; CLOCK_LENTO ; 5.330 ; 5.619 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[2]  ; CLOCK_LENTO ; 4.716 ; 4.922 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[3]  ; CLOCK_LENTO ; 5.370 ; 5.690 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[4]  ; CLOCK_LENTO ; 4.626 ; 4.831 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[5]  ; CLOCK_LENTO ; 4.540 ; 4.712 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[6]  ; CLOCK_LENTO ; 5.299 ; 5.548 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[7]  ; CLOCK_LENTO ; 4.861 ; 5.053 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[8]  ; CLOCK_LENTO ; 4.372 ; 4.525 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[9]  ; CLOCK_LENTO ; 5.869 ; 6.178 ; Rise       ; CLOCK_LENTO     ;
; LEDG[*]   ; CLOCK_LENTO ;       ; 2.280 ; Fall       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ;       ; 2.280 ; Fall       ; CLOCK_LENTO     ;
+-----------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LEDG[0]     ; 4.036 ;    ;    ; 4.678 ;
; SW[0]      ; LEDG[3]     ; 4.530 ;    ;    ; 5.245 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LEDG[0]     ; 3.900 ;    ;    ; 4.532 ;
; SW[0]      ; LEDG[3]     ; 4.378 ;    ;    ; 5.082 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+---------------------------+-------------+----------+-----------+----------+---------------------+
; Clock                     ; Setup       ; Hold     ; Recovery  ; Removal  ; Minimum Pulse Width ;
+---------------------------+-------------+----------+-----------+----------+---------------------+
; Worst-case Slack          ; -30.665     ; -3.540   ; -4.339    ; -0.552   ; -3.000              ;
;  CLOCK_50                 ; -26.767     ; -3.540   ; 0.464     ; -0.552   ; -3.000              ;
;  CLOCK_LENTO              ; -30.665     ; -1.755   ; -3.208    ; 0.164    ; -3.000              ;
;  c_clgen:i_clgen|pm_clk_o ; -12.947     ; 0.181    ; -4.339    ; 2.290    ; -1.285              ;
; Design-wide TNS           ; -115327.203 ; -318.045 ; -1404.7   ; -173.325 ; -11264.147          ;
;  CLOCK_50                 ; -46034.195  ; -306.413 ; 0.000     ; -173.325 ; -5098.078           ;
;  CLOCK_LENTO              ; -68399.598  ; -12.025  ; -1088.834 ; 0.000    ; -6072.264           ;
;  c_clgen:i_clgen|pm_clk_o ; -893.410    ; 0.000    ; -315.866  ; 0.000    ; -93.805             ;
+---------------------------+-------------+----------+-----------+----------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50    ; 4.636 ; 5.091 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50    ; 4.636 ; 5.091 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50    ; 5.557 ; 6.132 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50    ; 5.557 ; 6.132 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_LENTO ; 3.942 ; 4.453 ; Rise       ; CLOCK_LENTO     ;
;  KEY[0]   ; CLOCK_LENTO ; 3.942 ; 4.453 ; Rise       ; CLOCK_LENTO     ;
+-----------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50    ; -1.015 ; -1.754 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50    ; -1.015 ; -1.754 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50    ; -2.106 ; -2.895 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50    ; -2.106 ; -2.895 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_LENTO ; -1.121 ; -1.866 ; Rise       ; CLOCK_LENTO     ;
;  KEY[0]   ; CLOCK_LENTO ; -1.121 ; -1.866 ; Rise       ; CLOCK_LENTO     ;
+-----------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50    ; 9.115  ; 9.241  ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50    ; 9.115  ; 9.241  ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50    ; 8.108  ; 8.069  ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_LENTO ; 4.323  ;        ; Rise       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ; 4.323  ;        ; Rise       ; CLOCK_LENTO     ;
; LEDR[*]   ; CLOCK_LENTO ; 11.285 ; 11.498 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[0]  ; CLOCK_LENTO ; 8.822  ; 8.861  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[1]  ; CLOCK_LENTO ; 10.760 ; 10.811 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[2]  ; CLOCK_LENTO ; 9.494  ; 9.536  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[3]  ; CLOCK_LENTO ; 10.844 ; 10.969 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[4]  ; CLOCK_LENTO ; 9.276  ; 9.360  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[5]  ; CLOCK_LENTO ; 9.120  ; 9.149  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[6]  ; CLOCK_LENTO ; 10.774 ; 10.717 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[7]  ; CLOCK_LENTO ; 9.842  ; 9.803  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[8]  ; CLOCK_LENTO ; 8.800  ; 8.833  ; Rise       ; CLOCK_LENTO     ;
;  LEDR[9]  ; CLOCK_LENTO ; 11.285 ; 11.498 ; Rise       ; CLOCK_LENTO     ;
; LEDG[*]   ; CLOCK_LENTO ;        ; 4.232  ; Fall       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ;        ; 4.232  ; Fall       ; CLOCK_LENTO     ;
+-----------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50    ; 4.081 ; 4.208 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50    ; 4.578 ; 4.788 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50    ; 4.081 ; 4.208 ; Rise       ; CLOCK_50        ;
; LEDG[*]   ; CLOCK_LENTO ; 2.205 ;       ; Rise       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ; 2.205 ;       ; Rise       ; CLOCK_LENTO     ;
; LEDR[*]   ; CLOCK_LENTO ; 4.372 ; 4.525 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[0]  ; CLOCK_LENTO ; 4.412 ; 4.574 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[1]  ; CLOCK_LENTO ; 5.330 ; 5.619 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[2]  ; CLOCK_LENTO ; 4.716 ; 4.922 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[3]  ; CLOCK_LENTO ; 5.370 ; 5.690 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[4]  ; CLOCK_LENTO ; 4.626 ; 4.831 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[5]  ; CLOCK_LENTO ; 4.540 ; 4.712 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[6]  ; CLOCK_LENTO ; 5.299 ; 5.548 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[7]  ; CLOCK_LENTO ; 4.861 ; 5.053 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[8]  ; CLOCK_LENTO ; 4.372 ; 4.525 ; Rise       ; CLOCK_LENTO     ;
;  LEDR[9]  ; CLOCK_LENTO ; 5.869 ; 6.178 ; Rise       ; CLOCK_LENTO     ;
; LEDG[*]   ; CLOCK_LENTO ;       ; 2.280 ; Fall       ; CLOCK_LENTO     ;
;  LEDG[4]  ; CLOCK_LENTO ;       ; 2.280 ; Fall       ; CLOCK_LENTO     ;
+-----------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LEDG[0]     ; 7.726 ;    ;    ; 8.037 ;
; SW[0]      ; LEDG[3]     ; 8.510 ;    ;    ; 8.945 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LEDG[0]     ; 3.900 ;    ;    ; 4.532 ;
; SW[0]      ; LEDG[3]     ; 4.378 ;    ;    ; 5.082 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                  ;
+--------------------------+--------------------------+-----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+-----------+----------+----------+----------+
; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 4450      ; 0        ; 0        ; 0        ;
; CLOCK_50                 ; c_clgen:i_clgen|pm_clk_o ; 60684     ; 0        ; 0        ; 0        ;
; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 60684     ; 0        ; 0        ; 0        ;
; c_clgen:i_clgen|pm_clk_o ; CLOCK_50                 ; 182417    ; 0        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 654484496 ; 0        ; 0        ; 0        ;
; CLOCK_LENTO              ; CLOCK_50                 ; 696983872 ; 1        ; 0        ; 0        ;
; c_clgen:i_clgen|pm_clk_o ; CLOCK_LENTO              ; 205270    ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_LENTO              ; 691196838 ; 0        ; 2        ; 0        ;
; CLOCK_LENTO              ; CLOCK_LENTO              ; 735294928 ; 0        ; 2        ; 0        ;
+--------------------------+--------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                   ;
+--------------------------+--------------------------+-----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+-----------+----------+----------+----------+
; c_clgen:i_clgen|pm_clk_o ; c_clgen:i_clgen|pm_clk_o ; 4450      ; 0        ; 0        ; 0        ;
; CLOCK_50                 ; c_clgen:i_clgen|pm_clk_o ; 60684     ; 0        ; 0        ; 0        ;
; CLOCK_LENTO              ; c_clgen:i_clgen|pm_clk_o ; 60684     ; 0        ; 0        ; 0        ;
; c_clgen:i_clgen|pm_clk_o ; CLOCK_50                 ; 182417    ; 0        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 654484496 ; 0        ; 0        ; 0        ;
; CLOCK_LENTO              ; CLOCK_50                 ; 696983872 ; 1        ; 0        ; 0        ;
; c_clgen:i_clgen|pm_clk_o ; CLOCK_LENTO              ; 205270    ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_LENTO              ; 691196838 ; 0        ; 2        ; 0        ;
; CLOCK_LENTO              ; CLOCK_LENTO              ; 735294928 ; 0        ; 2        ; 0        ;
+--------------------------+--------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------+
; Recovery Transfers                                                                 ;
+-------------+--------------------------+----------+----------+----------+----------+
; From Clock  ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+--------------------------+----------+----------+----------+----------+
; CLOCK_LENTO ; c_clgen:i_clgen|pm_clk_o ; 73       ; 0        ; 0        ; 0        ;
; CLOCK_LENTO ; CLOCK_50                 ; 328      ; 0        ; 0        ; 0        ;
; CLOCK_LENTO ; CLOCK_LENTO              ; 487      ; 0        ; 0        ; 0        ;
+-------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------+
; Removal Transfers                                                                  ;
+-------------+--------------------------+----------+----------+----------+----------+
; From Clock  ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+--------------------------+----------+----------+----------+----------+
; CLOCK_LENTO ; c_clgen:i_clgen|pm_clk_o ; 73       ; 0        ; 0        ; 0        ;
; CLOCK_LENTO ; CLOCK_50                 ; 328      ; 0        ; 0        ; 0        ;
; CLOCK_LENTO ; CLOCK_LENTO              ; 487      ; 0        ; 0        ; 0        ;
+-------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 85    ; 85   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Mon Jul 15 15:02:19 2013
Info: Command: quartus_sta ba22_filtrado -c ba22_filtrado
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: '../netlist/altera_cycloneiv/ba22_top.sdc'
Warning: Ignored filter at ba22_top.sdc(41): clk_i could not be matched with a port
Warning: Ignored filter at ba22_top.sdc(41): pm_clk_i could not be matched with a port
Warning: Ignored filter at ba22_top.sdc(41): rf_clk_i could not be matched with a port
Warning: Ignored create_clock at ba22_top.sdc(41): Argument <targets> is an empty collection
    Info: create_clock -name {global_clk} -period 50MHz [get_ports { clk_i rf_clk_i pm_clk_i }]
Warning: Ignored filter at ba22_top.sdc(42): dahb_clk_i could not be matched with a port
Warning: Ignored filter at ba22_top.sdc(42): dwb_clk_i could not be matched with a port
Warning: Ignored create_clock at ba22_top.sdc(42): Argument <targets> is an empty collection
    Info: create_clock -name {ahb_clk} -period 50MHz [get_ports { dahb_clk_i dwb_clk_i }]
Warning: Ignored filter at ba22_top.sdc(43): du_clk_i could not be matched with a port
Warning: Ignored create_clock at ba22_top.sdc(43): Argument <targets> is an empty collection
    Info: create_clock -name {debug_clk} -period 5MHz [get_ports { du_clk_i }]
Warning: Ignored filter at ba22_top.sdc(81): global_clk could not be matched with a clock
Warning: Ignored filter at ba22_top.sdc(81): ahb_clk could not be matched with a clock
Warning: Ignored filter at ba22_top.sdc(81): debug_clk could not be matched with a clock
Warning: Ignored filter at ba22_top.sdc(87): ben_le_sel_i could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at ba22_top.sdc(87): boot_devsel_i could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at ba22_top.sdc(87): cpuid_i could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at ba22_top.sdc(87): Argument <from> is not an object ID
    Info: set_false_path -from { cpuid_i boot_devsel_i ben_le_sel_i }
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info: create_clock -period 1.000 -name CLOCK_LENTO CLOCK_LENTO
    Info: create_clock -period 1.000 -name c_clgen:i_clgen|pm_clk_o c_clgen:i_clgen|pm_clk_o
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -30.665
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -30.665    -68399.598 CLOCK_LENTO 
    Info:   -26.767    -46034.195 CLOCK_50 
    Info:   -12.947      -893.410 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case hold slack is -3.540
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.540      -288.337 CLOCK_50 
    Info:    -1.755       -12.025 CLOCK_LENTO 
    Info:     0.403         0.000 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case recovery slack is -4.339
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.339      -315.866 c_clgen:i_clgen|pm_clk_o 
    Info:    -3.208     -1088.834 CLOCK_LENTO 
    Info:     0.464         0.000 CLOCK_50 
Info: Worst-case removal slack is -0.520
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.520      -152.965 CLOCK_50 
    Info:     0.326         0.000 CLOCK_LENTO 
    Info:     4.532         0.000 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000     -6072.264 CLOCK_LENTO 
    Info:    -3.000     -5098.078 CLOCK_50 
    Info:    -1.285       -93.805 c_clgen:i_clgen|pm_clk_o 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -28.142
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -28.142    -62683.297 CLOCK_LENTO 
    Info:   -24.536    -42100.765 CLOCK_50 
    Info:   -11.802      -812.999 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case hold slack is -3.294
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.294      -306.413 CLOCK_50 
    Info:    -1.716       -11.632 CLOCK_LENTO 
    Info:     0.354         0.000 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case recovery slack is -3.818
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.818      -278.156 c_clgen:i_clgen|pm_clk_o 
    Info:    -2.772      -906.737 CLOCK_LENTO 
    Info:     0.626         0.000 CLOCK_50 
Info: Worst-case removal slack is -0.552
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.552      -173.325 CLOCK_50 
    Info:     0.164         0.000 CLOCK_LENTO 
    Info:     4.093         0.000 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000     -6052.772 CLOCK_LENTO 
    Info:    -3.000     -5081.094 CLOCK_50 
    Info:    -1.285       -93.805 c_clgen:i_clgen|pm_clk_o 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_LENTO}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_LENTO}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -rise_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {c_clgen:i_clgen|pm_clk_o}] -fall_to [get_clocks {c_clgen:i_clgen|pm_clk_o}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -14.773
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -14.773    -32837.856 CLOCK_LENTO 
    Info:   -12.779    -21850.524 CLOCK_50 
    Info:    -5.819      -400.308 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case hold slack is -1.834
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.834      -198.708 CLOCK_50 
    Info:    -0.968        -6.867 CLOCK_LENTO 
    Info:     0.181         0.000 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case recovery slack is -1.859
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.859      -135.327 c_clgen:i_clgen|pm_clk_o 
    Info:    -1.336      -434.174 CLOCK_LENTO 
    Info:     0.519         0.000 CLOCK_50 
Info: Worst-case removal slack is -0.211
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.211       -64.613 CLOCK_50 
    Info:     0.213         0.000 CLOCK_LENTO 
    Info:     2.290         0.000 c_clgen:i_clgen|pm_clk_o 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000     -4344.797 CLOCK_50 
    Info:    -1.000     -4181.595 CLOCK_LENTO 
    Info:    -1.000       -73.000 c_clgen:i_clgen|pm_clk_o 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 654 megabytes
    Info: Processing ended: Mon Jul 15 15:03:24 2013
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:00:56


