Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/redchenjs/workspace/max10/corerv32/ip/flash/flash.qsys --synthesis=VERILOG --output-directory=/home/redchenjs/workspace/max10/corerv32/ip/flash/flash/synthesis --family="MAX 10" --part=10M08SAM153C8G
Progress: Loading flash/flash.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 20.1]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: flash: Generating flash "flash" for QUARTUS_SYNTH
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "flash" instantiated altera_onchip_flash "onchip_flash_0"
Info: flash: Done "flash" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
