Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Oct 13 10:20:42 2015
| Host              : linuxlab009.seas.wustl.edu running 64-bit CentOS Linux release 7.1.1503 (Core)
| Command           : report_timing_summary -file ./report/PID_Controller_timing_routed.rpt
| Design            : PID_Controller
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 204 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.721        0.000                      0                  457        0.168        0.000                      0                  457        9.476        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.721        0.000                      0                  457        0.168        0.000                      0                  457        9.476        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.252ns  (logic 9.126ns (56.154%)  route 7.126ns (43.846%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 21.535 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.886    17.552    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.373    17.925 r  tmp_V_reg_421[13]_i_1/O
                         net (fo=1, routed)           0.000    17.925    tmp_V_fu_352_p3[13]
    SLICE_X1Y23          FDRE                                         r  tmp_V_reg_421_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.535    21.535    ap_clk
    SLICE_X1Y23                                                       r  tmp_V_reg_421_reg[13]/C
                         clock pessimism              0.115    21.650    
                         clock uncertainty           -0.035    21.615    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.031    21.646    tmp_V_reg_421_reg[13]
  -------------------------------------------------------------------
                         required time                         21.646    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                  3.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pid_mult2_V_reg_403_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            prev_x2_V_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.576     0.576    ap_clk
    SLICE_X5Y22                                                       r  pid_mult2_V_reg_403_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.717 r  pid_mult2_V_reg_403_reg[4]/Q
                         net (fo=3, routed)           0.111     0.828    pid_mult2_V_reg_403[4]
    SLICE_X3Y21          FDRE                                         r  prev_x2_V_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.843     0.843    ap_clk
    SLICE_X3Y21                                                       r  prev_x2_V_reg[4]/C
                         clock pessimism             -0.253     0.590    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.070     0.660    prev_x2_V_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin                      
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X11Y25  OP2_V_reg_392_reg[0]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y30  OP2_V_reg_392_reg[17]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y30  OP2_V_reg_392_reg[17]/C  



