# RISC-V emulator
This is an experimental RISC-V emulator written in Rust.

## ðŸ’» Useage
```
cargo run -- [filename]
```
## ðŸ§ª Test
```
make test
```
## ðŸ›  Features
- [ ] RV32/RV64G
    - [x] RV32I (without fence/ecall/ebreak)
    - [ ] RV64I
    - [ ] RV32/RV64 *Zicsr*
- [ ] CSRs
- [ ] Virtual Memory

## ðŸ“š References
- [RISC-V: Specifications](https://riscv.org/specifications/)
