$date
	Thu Sep 26 02:46:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 8 ! data [7:0] $end
$var reg 8 " address [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ cs $end
$var reg 8 % data_out [7:0] $end
$var reg 1 & oe $end
$var reg 1 ' w_r1 $end
$scope module uut $end
$var wire 8 ( address [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ cs $end
$var wire 8 ) data [7:0] $end
$var wire 1 & oe $end
$var wire 1 ' w_r1 $end
$var reg 8 * data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bz )
b0 (
0'
0&
b0 %
0$
0#
b0 "
bz !
$end
#5
1#
#10
b10100101 !
b10100101 )
0#
b10100101 %
1'
1$
#15
1#
#20
bx !
bx )
0#
1&
0'
#25
b10100101 !
b10100101 )
b10100101 *
1#
#30
b111100 !
b111100 )
0#
1'
b111100 %
b1 "
b1 (
#35
1#
#40
b10100101 !
b10100101 )
0#
0'
#45
b111100 !
b111100 )
b111100 *
1#
#50
0#
