{
  "processor": "Plessey Miproc",
  "manufacturer": "Plessey",
  "year": 1975,
  "schema_version": "1.0",
  "source": "Plessey Miproc datasheet, PDP-11 compatible microprocessor documentation",
  "instruction_count": 42,
  "instructions": [
    {"mnemonic": "MOV", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Move word register to register"},
    {"mnemonic": "MOV", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "N,Z,V", "notes": "Move word memory operand"},
    {"mnemonic": "MOVB", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Move byte"},
    {"mnemonic": "CLR", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Clear word"},
    {"mnemonic": "ADD", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Add word"},
    {"mnemonic": "SUB", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Subtract word"},
    {"mnemonic": "INC", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Increment"},
    {"mnemonic": "DEC", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Decrement"},
    {"mnemonic": "NEG", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Negate (two's complement)"},
    {"mnemonic": "COM", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Complement (one's complement)"},
    {"mnemonic": "CMP", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Compare"},
    {"mnemonic": "TST", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Test"},
    {"mnemonic": "BIT", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Bit test"},
    {"mnemonic": "BIC", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Bit clear"},
    {"mnemonic": "BIS", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Bit set"},
    {"mnemonic": "XOR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Exclusive OR"},
    {"mnemonic": "ASL", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Arithmetic shift left"},
    {"mnemonic": "ASR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Arithmetic shift right"},
    {"mnemonic": "ROL", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Rotate left"},
    {"mnemonic": "ROR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Rotate right"},
    {"mnemonic": "SWAB", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Swap bytes"},
    {"mnemonic": "BR", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch unconditional"},
    {"mnemonic": "BEQ", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if equal"},
    {"mnemonic": "BNE", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BPL", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if plus"},
    {"mnemonic": "BMI", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if minus"},
    {"mnemonic": "BGT", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if greater than"},
    {"mnemonic": "BLE", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if less or equal"},
    {"mnemonic": "JMP", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump"},
    {"mnemonic": "JSR", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "SOB", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Subtract one and branch"},
    {"mnemonic": "PUSH", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push to stack (MOV Rn,-(SP))"},
    {"mnemonic": "POP", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack (MOV (SP)+,Rn)"},
    {"mnemonic": "MARK", "bytes": 2, "cycles": 7, "category": "stack", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Mark stack frame"},
    {"mnemonic": "LDM", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load from memory direct"},
    {"mnemonic": "STM", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store to memory direct"},
    {"mnemonic": "IN", "bytes": 2, "cycles": 7, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from I/O port"},
    {"mnemonic": "OUT", "bytes": 2, "cycles": 7, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to I/O port"},
    {"mnemonic": "NOP", "bytes": 2, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HALT", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"}
  ]
}
