/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:20:15 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[13] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[13] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[14].in[1] (.names)                                                                               0.485     1.724
rq_a[14].out[0] (.names)                                                                              0.197     1.921
out:rq_a[14].outpad[0] (.output)                                                                      1.431     3.352
data arrival time                                                                                               3.352

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.352
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.852


#Path 2
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[20].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[2] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[20].in[1] (.names)                                                                              0.543     1.731
rq_a[20].out[0] (.names)                                                                             0.197     1.928
out:rq_a[20].outpad[0] (.output)                                                                     1.373     3.301
data arrival time                                                                                              3.301

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.301
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.801


#Path 3
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[15] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[16].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[15] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[16].in[1] (.names)                                                                               0.546     1.785
rq_a[16].out[0] (.names)                                                                              0.197     1.982
out:rq_a[16].outpad[0] (.output)                                                                      1.309     3.291
data arrival time                                                                                               3.291

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.291
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.791


#Path 4
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[1].in[1] (.names)                                                                               0.485     1.724
rq_a[1].out[0] (.names)                                                                              0.218     1.942
out:rq_a[1].outpad[0] (.output)                                                                      1.312     3.255
data arrival time                                                                                              3.255

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.255
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.755


#Path 5
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[9] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[9] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[10].in[1] (.names)                                                                              0.546     1.785
rq_a[10].out[0] (.names)                                                                             0.218     2.003
out:rq_a[10].outpad[0] (.output)                                                                     1.251     3.255
data arrival time                                                                                              3.255

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.255
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.755


#Path 6
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[6].in[1] (.names)                                                                               0.485     1.724
rq_a[6].out[0] (.names)                                                                              0.218     1.942
out:rq_a[6].outpad[0] (.output)                                                                      1.254     3.197
data arrival time                                                                                              3.197

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.197
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.697


#Path 7
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[21].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[3] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[21].in[1] (.names)                                                                              0.543     1.731
rq_a[21].out[0] (.names)                                                                             0.148     1.878
out:rq_a[21].outpad[0] (.output)                                                                     1.315     3.194
data arrival time                                                                                              3.194

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.194
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.694


#Path 8
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[12] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[31].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[12] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[31].in[1] (.names)                                                                               0.424     1.612
rq_a[31].out[0] (.names)                                                                              0.148     1.760
out:rq_a[31].outpad[0] (.output)                                                                      1.431     3.191
data arrival time                                                                                               3.191

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.191
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.691


#Path 9
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[23].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[5] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[23].in[1] (.names)                                                                              0.546     1.734
rq_a[23].out[0] (.names)                                                                             0.136     1.869
out:rq_a[23].outpad[0] (.output)                                                                     1.315     3.184
data arrival time                                                                                              3.184

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.184
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.684


#Path 10
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[8] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[27].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[8] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[27].in[1] (.names)                                                                              0.543     1.731
rq_a[27].out[0] (.names)                                                                             0.197     1.928
out:rq_a[27].outpad[0] (.output)                                                                     1.254     3.182
data arrival time                                                                                              3.182

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.182
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.682


#Path 11
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[14] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[14] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[15].in[1] (.names)                                                                               0.546     1.733
rq_b[15].out[0] (.names)                                                                              0.197     1.929
out:rq_b[15].outpad[0] (.output)                                                                      1.251     3.181
data arrival time                                                                                               3.181

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.181
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.681


#Path 12
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[0] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[0].in[1] (.names)                                                                               0.543     1.730
rq_b[0].out[0] (.names)                                                                              0.136     1.865
out:rq_b[0].outpad[0] (.output)                                                                      1.309     3.174
data arrival time                                                                                              3.174

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.174
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.674


#Path 13
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[4].in[1] (.names)                                                                               0.485     1.724
rq_a[4].out[0] (.names)                                                                              0.135     1.860
out:rq_a[4].outpad[0] (.output)                                                                      1.312     3.172
data arrival time                                                                                              3.172

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.172
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.672


#Path 14
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[18].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[0] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[18].in[1] (.names)                                                                              0.603     1.792
rq_a[18].out[0] (.names)                                                                             0.099     1.891
out:rq_a[18].outpad[0] (.output)                                                                     1.251     3.142
data arrival time                                                                                              3.142

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.142
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.642


#Path 15
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[14] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[14] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[15].in[1] (.names)                                                                               0.485     1.724
rq_a[15].out[0] (.names)                                                                              0.099     1.824
out:rq_a[15].outpad[0] (.output)                                                                      1.315     3.139
data arrival time                                                                                               3.139

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.139
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.639


#Path 16
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[7].in[1] (.names)                                                                               0.485     1.724
rq_a[7].out[0] (.names)                                                                              0.218     1.942
out:rq_a[7].outpad[0] (.output)                                                                      1.190     3.133
data arrival time                                                                                              3.133

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.133
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.633


#Path 17
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[0].in[1] (.names)                                                                               0.485     1.724
rq_a[0].out[0] (.names)                                                                              0.099     1.824
out:rq_a[0].outpad[0] (.output)                                                                      1.309     3.133
data arrival time                                                                                              3.133

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.133
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.633


#Path 18
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[10] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[29].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[10] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[29].in[1] (.names)                                                                               0.485     1.673
rq_a[29].out[0] (.names)                                                                              0.197     1.870
out:rq_a[29].outpad[0] (.output)                                                                      1.254     3.124
data arrival time                                                                                               3.124

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.124
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.624


#Path 19
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[5].in[1] (.names)                                                                               0.485     1.672
rq_b[5].out[0] (.names)                                                                              0.197     1.869
out:rq_b[5].outpad[0] (.output)                                                                      1.251     3.120
data arrival time                                                                                              3.120

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.120
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.620


#Path 20
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[15] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[34].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[15] (RS_TDP36K) [clock-to-output]     0.051     0.945
rq_b[34].in[1] (.names)                                                                               0.546     1.491
rq_b[34].out[0] (.names)                                                                              0.197     1.687
out:rq_b[34].outpad[0] (.output)                                                                      1.431     3.118
data arrival time                                                                                               3.118

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.118
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.618


#Path 21
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[25].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[7] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[25].in[1] (.names)                                                                              0.543     1.731
rq_a[25].out[0] (.names)                                                                             0.136     1.866
out:rq_a[25].outpad[0] (.output)                                                                     1.251     3.117
data arrival time                                                                                              3.117

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.117
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.617


#Path 22
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[16] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[16] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[8].in[1] (.names)                                                                                0.485     1.724
rq_a[8].out[0] (.names)                                                                               0.135     1.860
out:rq_a[8].outpad[0] (.output)                                                                       1.251     3.111
data arrival time                                                                                               3.111

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.111
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.611


#Path 23
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[5].in[1] (.names)                                                                               0.485     1.724
rq_a[5].out[0] (.names)                                                                              0.135     1.860
out:rq_a[5].outpad[0] (.output)                                                                      1.251     3.111
data arrival time                                                                                              3.111

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.111
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.611


#Path 24
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[19].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[1] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[19].in[1] (.names)                                                                              0.603     1.792
rq_a[19].out[0] (.names)                                                                             0.099     1.891
out:rq_a[19].outpad[0] (.output)                                                                     1.196     3.087
data arrival time                                                                                              3.087

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.087
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.587


#Path 25
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[3] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[3].in[1] (.names)                                                                               0.369     1.556
rq_b[3].out[0] (.names)                                                                              0.218     1.774
out:rq_b[3].outpad[0] (.output)                                                                      1.309     3.083
data arrival time                                                                                              3.083

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.083
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.583


#Path 26
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[13] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[13] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[14].in[1] (.names)                                                                               0.427     1.614
rq_b[14].out[0] (.names)                                                                              0.218     1.832
out:rq_b[14].outpad[0] (.output)                                                                      1.251     3.083
data arrival time                                                                                               3.083

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.083
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.583


#Path 27
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[15] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[16].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[15] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[16].in[1] (.names)                                                                               0.427     1.614
rq_b[16].out[0] (.names)                                                                              0.218     1.832
out:rq_b[16].outpad[0] (.output)                                                                      1.251     3.083
data arrival time                                                                                               3.083

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.083
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.583


#Path 28
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[9] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[28].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[9] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[28].in[1] (.names)                                                                              0.485     1.673
rq_a[28].out[0] (.names)                                                                             0.148     1.821
out:rq_a[28].outpad[0] (.output)                                                                     1.257     3.078
data arrival time                                                                                              3.078

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.078
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.578


#Path 29
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[2].in[1] (.names)                                                                               0.427     1.666
rq_a[2].out[0] (.names)                                                                              0.099     1.766
out:rq_a[2].outpad[0] (.output)                                                                      1.312     3.078
data arrival time                                                                                              3.078

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.078
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.578


#Path 30
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[12] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[12] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[13].in[2] (.names)                                                                               0.424     1.663
rq_a[13].out[0] (.names)                                                                              0.099     1.763
out:rq_a[13].outpad[0] (.output)                                                                      1.312     3.075
data arrival time                                                                                               3.075

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.075
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.575


#Path 31
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[17] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[17].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[17] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[17].in[1] (.names)                                                                               0.424     1.663
rq_a[17].out[0] (.names)                                                                              0.099     1.763
out:rq_a[17].outpad[0] (.output)                                                                      1.312     3.075
data arrival time                                                                                               3.075

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.075
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.575


#Path 32
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[8] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[8] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[9].in[1] (.names)                                                                               0.485     1.724
rq_a[9].out[0] (.names)                                                                              0.099     1.824
out:rq_a[9].outpad[0] (.output)                                                                      1.251     3.075
data arrival time                                                                                              3.075

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.075
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.575


#Path 33
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[1].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock1.inpad[0] (.input)                                                       0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[1].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[1].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[1].in[2] (.names)                                                         0.546     1.594
rq_b[1].out[0] (.names)                                                        0.218     1.812
out:rq_b[1].outpad[0] (.output)                                                1.254     3.066
data arrival time                                                                        3.066

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock uncertainty                                                              0.000     2.500
output external delay                                                         -1.000     1.500
data required time                                                                       1.500
----------------------------------------------------------------------------------------------
data required time                                                                       1.500
data arrival time                                                                       -3.066
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.566


#Path 34
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[35].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[35].in[0] (.names)                                                     0.366     1.414
rq_b[35].out[0] (.names)                                                    0.218     1.632
out:rq_b[35].outpad[0] (.output)                                            1.434     3.066
data arrival time                                                                     3.066

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.066
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.566


#Path 35
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[16] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[16] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[8].in[1] (.names)                                                                                0.427     1.614
rq_b[8].out[0] (.names)                                                                               0.197     1.811
out:rq_b[8].outpad[0] (.output)                                                                       1.251     3.062
data arrival time                                                                                               3.062

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.062
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.562


#Path 36
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[4].in[1] (.names)                                                                               0.427     1.614
rq_b[4].out[0] (.names)                                                                              0.136     1.749
out:rq_b[4].outpad[0] (.output)                                                                      1.312     3.061
data arrival time                                                                                              3.061

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.061
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.561


#Path 37
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[7] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[7].in[1] (.names)                                                                               0.485     1.672
rq_b[7].out[0] (.names)                                                                              0.135     1.807
out:rq_b[7].outpad[0] (.output)                                                                      1.254     3.061
data arrival time                                                                                              3.061

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.061
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.561


#Path 38
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[25].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[25].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[25].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[25].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[25].in[2] (.names)                                                         0.485     1.533
rq_b[25].out[0] (.names)                                                        0.218     1.751
out:rq_b[25].outpad[0] (.output)                                                1.309     3.060
data arrival time                                                                         3.060

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -3.060
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.560


#Path 39
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[11] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[30].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[11] (RS_TDP36K) [clock-to-output]     0.051     0.945
rq_b[30].in[1] (.names)                                                                               0.607     1.552
rq_b[30].out[0] (.names)                                                                              0.136     1.687
out:rq_b[30].outpad[0] (.output)                                                                      1.370     3.057
data arrival time                                                                                               3.057

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.057
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.557


#Path 40
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[3].in[1] (.names)                                                                               0.485     1.724
rq_a[3].out[0] (.names)                                                                              0.197     1.921
out:rq_a[3].outpad[0] (.output)                                                                      1.132     3.054
data arrival time                                                                                              3.054

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.054
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.554


#Path 41
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[11] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[11] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[12].in[1] (.names)                                                                               0.427     1.666
rq_a[12].out[0] (.names)                                                                              0.136     1.802
out:rq_a[12].outpad[0] (.output)                                                                      1.251     3.053
data arrival time                                                                                               3.053

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.053
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.553


#Path 42
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[9].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock1.inpad[0] (.input)                                                       0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[9].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[9].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[9].in[2] (.names)                                                         0.546     1.594
rq_b[9].out[0] (.names)                                                        0.197     1.791
out:rq_b[9].outpad[0] (.output)                                                1.251     3.042
data arrival time                                                                        3.042

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock uncertainty                                                              0.000     2.500
output external delay                                                         -1.000     1.500
data required time                                                                       1.500
----------------------------------------------------------------------------------------------
data required time                                                                       1.500
data arrival time                                                                       -3.042
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.542


#Path 43
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[10] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[10] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[11].in[1] (.names)                                                                               0.369     1.556
rq_b[11].out[0] (.names)                                                                              0.218     1.774
out:rq_b[11].outpad[0] (.output)                                                                      1.254     3.028
data arrival time                                                                                               3.028

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.028
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.528


#Path 44
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[14] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[33].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[14] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[33].in[1] (.names)                                                                               0.603     1.792
rq_a[33].out[0] (.names)                                                                              0.099     1.891
out:rq_a[33].outpad[0] (.output)                                                                      1.135     3.026
data arrival time                                                                                               3.026

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.026
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.526


#Path 45
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[11] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[11] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[12].in[1] (.names)                                                                               0.427     1.614
rq_b[12].out[0] (.names)                                                                              0.218     1.832
out:rq_b[12].outpad[0] (.output)                                                                      1.193     3.025
data arrival time                                                                                               3.025

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.025
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.525


#Path 46
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[9] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[9] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[10].in[1] (.names)                                                                              0.485     1.672
rq_b[10].out[0] (.names)                                                                             0.099     1.771
out:rq_b[10].outpad[0] (.output)                                                                     1.254     3.025
data arrival time                                                                                              3.025

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.025
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.525


#Path 47
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[8] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[27].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[8] (RS_TDP36K) [clock-to-output]     0.051     0.945
rq_b[27].in[1] (.names)                                                                              0.485     1.430
rq_b[27].out[0] (.names)                                                                             0.218     1.648
out:rq_b[27].outpad[0] (.output)                                                                     1.373     3.021
data arrival time                                                                                              3.021

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.021
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.521


#Path 48
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[24].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[6] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[24].in[1] (.names)                                                                              0.603     1.792
rq_a[24].out[0] (.names)                                                                             0.148     1.939
out:rq_a[24].outpad[0] (.output)                                                                     1.071     3.011
data arrival time                                                                                              3.011

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.011
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.511


#Path 49
Startpoint: $auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre clocked by clock0)
Endpoint  : out:rq_a[34].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_a[34].in[0] (.names)                                                     0.424     1.472
rq_a[34].out[0] (.names)                                                    0.218     1.690
out:rq_a[34].outpad[0] (.output)                                            1.315     3.005
data arrival time                                                                     3.005

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.005
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.505


#Path 50
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[11] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[30].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[11] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[30].in[1] (.names)                                                                               0.546     1.734
rq_a[30].out[0] (.names)                                                                              0.136     1.869
out:rq_a[30].outpad[0] (.output)                                                                      1.135     3.004
data arrival time                                                                                               3.004

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.004
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.504


#Path 51
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[2] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[2].in[1] (.names)                                                                               0.369     1.556
rq_b[2].out[0] (.names)                                                                              0.136     1.691
out:rq_b[2].outpad[0] (.output)                                                                      1.312     3.003
data arrival time                                                                                              3.003

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.003
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.503


#Path 52
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[12] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[13].in[1] (.names)                                                                               0.424     1.611
rq_b[13].out[0] (.names)                                                                              0.136     1.746
out:rq_b[13].outpad[0] (.output)                                                                      1.254     3.000
data arrival time                                                                                               3.000

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.000
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.500


#Path 53
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[17] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[17].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[17] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[17].in[1] (.names)                                                                               0.427     1.614
rq_b[17].out[0] (.names)                                                                              0.136     1.749
out:rq_b[17].outpad[0] (.output)                                                                      1.251     3.000
data arrival time                                                                                               3.000

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.000
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.500


#Path 54
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[31].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[31].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[31].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[31].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[31].in[2] (.names)                                                         0.369     1.417
rq_b[31].out[0] (.names)                                                        0.197     1.614
out:rq_b[31].outpad[0] (.output)                                                1.373     2.987
data arrival time                                                                         2.987

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.987
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.487


#Path 55
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[32].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[32].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[32].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[32].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[32].in[1] (.names)                                                         0.546     1.594
rq_b[32].out[0] (.names)                                                        0.136     1.729
out:rq_b[32].outpad[0] (.output)                                                1.254     2.984
data arrival time                                                                         2.984

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.984
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.484


#Path 56
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[18].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[18].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[18].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[18].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[18].in[2] (.names)                                                         0.485     1.533
rq_b[18].out[0] (.names)                                                        0.135     1.668
out:rq_b[18].outpad[0] (.output)                                                1.312     2.981
data arrival time                                                                         2.981

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.981
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.481


#Path 57
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[14] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[33].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[14] (RS_TDP36K) [clock-to-output]     0.051     0.945
rq_b[33].in[1] (.names)                                                                               0.485     1.430
rq_b[33].out[0] (.names)                                                                              0.218     1.648
out:rq_b[33].outpad[0] (.output)                                                                      1.315     2.963
data arrival time                                                                                               2.963

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.963
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.463


#Path 58
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[3] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[21].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[3] (RS_TDP36K) [clock-to-output]     0.051     0.945
rq_b[21].in[1] (.names)                                                                              0.546     1.491
rq_b[21].out[0] (.names)                                                                             0.218     1.709
out:rq_b[21].outpad[0] (.output)                                                                     1.251     2.960
data arrival time                                                                                              2.960

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.960
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.460


#Path 59
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[23].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[23].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[23].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[23].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[23].in[2] (.names)                                                         0.366     1.414
rq_b[23].out[0] (.names)                                                        0.218     1.632
out:rq_b[23].outpad[0] (.output)                                                1.312     2.944
data arrival time                                                                         2.944

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.944
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.444


#Path 60
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[20].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[20].in[0] (.names)                                                     0.366     1.414
rq_b[20].out[0] (.names)                                                    0.218     1.632
out:rq_b[20].outpad[0] (.output)                                            1.312     2.944
data arrival time                                                                     2.944

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.944
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.444


#Path 61
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[22].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[4] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[22].in[1] (.names)                                                                              0.543     1.731
rq_a[22].out[0] (.names)                                                                             0.197     1.928
out:rq_a[22].outpad[0] (.output)                                                                     1.013     2.941
data arrival time                                                                                              2.941

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.941
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.441


#Path 62
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[28].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[28].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[28].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[28].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[28].in[2] (.names)                                                         0.485     1.533
rq_b[28].out[0] (.names)                                                        0.148     1.681
out:rq_b[28].outpad[0] (.output)                                                1.254     2.935
data arrival time                                                                         2.935

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.935
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.435


#Path 63
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[10] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[10] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[11].in[1] (.names)                                                                               0.424     1.663
rq_a[11].out[0] (.names)                                                                              0.136     1.799
out:rq_a[11].outpad[0] (.output)                                                                      1.132     2.931
data arrival time                                                                                               2.931

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.931
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.431


#Path 64
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[29].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[29].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[29].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[29].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[29].in[2] (.names)                                                         0.369     1.417
rq_b[29].out[0] (.names)                                                        0.197     1.614
out:rq_b[29].outpad[0] (.output)                                                1.315     2.929
data arrival time                                                                         2.929

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.929
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.429


#Path 65
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[24].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[24].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[24].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[24].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[24].in[2] (.names)                                                         0.366     1.414
rq_b[24].out[0] (.names)                                                        0.197     1.611
out:rq_b[24].outpad[0] (.output)                                                1.312     2.923
data arrival time                                                                         2.923

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.923
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.423


#Path 66
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[6].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock1.inpad[0] (.input)                                                       0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[6].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[6].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[6].in[2] (.names)                                                         0.366     1.414
rq_b[6].out[0] (.names)                                                        0.197     1.611
out:rq_b[6].outpad[0] (.output)                                                1.309     2.920
data arrival time                                                                        2.920

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock uncertainty                                                              0.000     2.500
output external delay                                                         -1.000     1.500
data required time                                                                       1.500
----------------------------------------------------------------------------------------------
data required time                                                                       1.500
data arrival time                                                                       -2.920
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.420


#Path 67
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[17] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[35].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[17] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[35].in[1] (.names)                                                                               0.488     1.676
rq_a[35].out[0] (.names)                                                                              0.099     1.775
out:rq_a[35].outpad[0] (.output)                                                                      1.132     2.907
data arrival time                                                                                               2.907

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.907
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.407


#Path 68
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[16] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[26].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[16] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[26].in[1] (.names)                                                                               0.543     1.731
rq_a[26].out[0] (.names)                                                                              0.099     1.830
out:rq_a[26].outpad[0] (.output)                                                                      1.074     2.904
data arrival time                                                                                               2.904

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.904
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.404


#Path 69
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[26].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[26].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[26].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[26].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[26].in[2] (.names)                                                         0.366     1.414
rq_b[26].out[0] (.names)                                                        0.218     1.632
out:rq_b[26].outpad[0] (.output)                                                1.251     2.883
data arrival time                                                                         2.883

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.883
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.383


#Path 70
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[1] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[19].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[1] (RS_TDP36K) [clock-to-output]     0.051     0.945
rq_b[19].in[1] (.names)                                                                              0.488     1.433
rq_b[19].out[0] (.names)                                                                             0.197     1.630
out:rq_b[19].outpad[0] (.output)                                                                     1.251     2.881
data arrival time                                                                                              2.881

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.881
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.381


#Path 71
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[13] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[32].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[13] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[32].in[1] (.names)                                                                               0.424     1.612
rq_a[32].out[0] (.names)                                                                              0.136     1.747
out:rq_a[32].outpad[0] (.output)                                                                      1.132     2.880
data arrival time                                                                                               2.880

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.880
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.380


#Path 72
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[22].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[22].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3312[22].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3312[22].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[22].in[2] (.names)                                                         0.424     1.472
rq_b[22].out[0] (.names)                                                        0.197     1.669
out:rq_b[22].outpad[0] (.output)                                                1.132     2.801
data arrival time                                                                         2.801

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.801
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.301


#Path 73
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3320.D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           1.000     1.000
id[0].inpad[0] (.input)                                                        0.000     1.000
genblk1[0].dpram_36x1024_submodule.rce_a.in[1] (.names)                        1.617     2.617
genblk1[0].dpram_36x1024_submodule.rce_a.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2267:execute$3320.D[0] (dffre)                          0.624     3.437
data arrival time                                                                        3.437

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock0.inpad[0] (.input)                                                       0.000     2.500
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre)                          0.894     3.394
clock uncertainty                                                              0.000     3.394
cell setup time                                                               -0.032     3.363
data required time                                                                       3.363
----------------------------------------------------------------------------------------------
data required time                                                                       3.363
data arrival time                                                                       -3.437
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -0.074


#Path 74
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_36x1024_submodule.rce_b.in[1] (.names)                                            1.617     2.617
genblk1[0].dpram_36x1024_submodule.rce_b.out[0] (.names)                                           0.197     2.814
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_A2[0] (RS_TDP36K)                       0.518     3.332
data arrival time                                                                                            3.332

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.085     3.309
data required time                                                                                           3.309
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.309
data arrival time                                                                                           -3.332
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.023


#Path 75
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_36x1024_submodule.rce_b.in[1] (.names)                                            1.617     2.617
genblk1[0].dpram_36x1024_submodule.rce_b.out[0] (.names)                                           0.197     2.814
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_A1[0] (RS_TDP36K)                       0.518     3.332
data arrival time                                                                                            3.332

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.081     3.313
data required time                                                                                           3.313
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.313
data arrival time                                                                                           -3.332
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.019


#Path 76
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[28].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[28].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[28].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 77
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[3].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[3].E[0] (dffre)                                                                                                                                                                                              0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[3].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 78
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[8].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[8].E[0] (dffre)                                                                                                                                                                                              0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[8].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 79
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[9].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[9].E[0] (dffre)                                                                                                                                                                                              0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[9].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 80
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[10].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[10].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[10].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 81
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[13].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[13].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[13].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 82
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[27].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[27].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[27].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 83
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[29].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[29].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[29].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 84
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[31].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[31].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[31].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 85
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[30].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[30].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[30].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 86
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[32].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[32].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[32].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 87
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[33].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[33].E[0] (dffre)                                                                                                                                                                                             0.546     3.359
data arrival time                                                                                                                                                                                                                                               3.359

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[33].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.004


#Path 88
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[24].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[24].E[0] (dffre)                                                                                                                                                                                             0.543     3.356
data arrival time                                                                                                                                                                                                                                               3.356

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[24].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.356
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.007


#Path 89
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_36x1024_submodule.rce_a.in[1] (.names)                                            1.617     2.617
genblk1[0].dpram_36x1024_submodule.rce_a.out[0] (.names)                                           0.197     2.814
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_B1[0] (RS_TDP36K)                       0.342     3.155
data arrival time                                                                                            3.155

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.140     3.254
data required time                                                                                           3.254
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.254
data arrival time                                                                                           -3.155
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.099


#Path 90
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_36x1024_submodule.rce_a.in[1] (.names)                                            1.617     2.617
genblk1[0].dpram_36x1024_submodule.rce_a.out[0] (.names)                                           0.197     2.814
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_B2[0] (RS_TDP36K)                       0.342     3.155
data arrival time                                                                                            3.155

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.121     3.273
data required time                                                                                           3.273
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.273
data arrival time                                                                                           -3.155
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.118


#Path 91
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[22].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[22].E[0] (dffre)                                                                                                                                                                                             0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[22].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 92
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[2].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[2].E[0] (dffre)                                                                                                                                                                                              0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[2].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 93
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[3].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[3].E[0] (dffre)                                                                                                                                                                                              0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[3].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 94
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[4].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[4].E[0] (dffre)                                                                                                                                                                                              0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[4].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 95
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[5].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[5].E[0] (dffre)                                                                                                                                                                                              0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[5].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 96
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[9].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[9].E[0] (dffre)                                                                                                                                                                                              0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[9].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 97
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[10].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[10].E[0] (dffre)                                                                                                                                                                                             0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[10].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 98
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[11].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[11].E[0] (dffre)                                                                                                                                                                                             0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[11].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 99
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[5].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3319[5].E[0] (dffre)                                                                                                                                                                                              0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3319[5].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 100
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[18].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names)                        1.617     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names)                       0.197     2.814
$auto$memory_libmap.cc:2266:execute$3312[18].E[0] (dffre)                                                                                                                                                                                             0.427     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3312[18].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#End of timing report
