{
  "module_name": "display_mode_structs.h",
  "hash_id": "c3d2e3205a41797171a5e5358dc06a9f5ad48759753ab55ef0211cc39226576f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/display_mode_structs.h",
  "human_readable_source": " \n\n#include \"dc_features.h\"\n#include \"display_mode_enums.h\"\n\n \n\n#ifndef __DISPLAY_MODE_STRUCTS_H__\n#define __DISPLAY_MODE_STRUCTS_H__\n\ntypedef struct _vcs_dpi_voltage_scaling_st voltage_scaling_st;\ntypedef struct _vcs_dpi_soc_bounding_box_st soc_bounding_box_st;\ntypedef struct _vcs_dpi_ip_params_st ip_params_st;\ntypedef struct _vcs_dpi_display_pipe_source_params_st display_pipe_source_params_st;\ntypedef struct _vcs_dpi_display_output_params_st display_output_params_st;\ntypedef struct _vcs_dpi_scaler_ratio_depth_st scaler_ratio_depth_st;\ntypedef struct _vcs_dpi_scaler_taps_st scaler_taps_st;\ntypedef struct _vcs_dpi_display_pipe_dest_params_st display_pipe_dest_params_st;\ntypedef struct _vcs_dpi_display_pipe_params_st display_pipe_params_st;\ntypedef struct _vcs_dpi_display_clocks_and_cfg_st display_clocks_and_cfg_st;\ntypedef struct _vcs_dpi_display_e2e_pipe_params_st display_e2e_pipe_params_st;\ntypedef struct _vcs_dpi_display_data_rq_misc_params_st display_data_rq_misc_params_st;\ntypedef struct _vcs_dpi_display_data_rq_sizing_params_st display_data_rq_sizing_params_st;\ntypedef struct _vcs_dpi_display_data_rq_dlg_params_st display_data_rq_dlg_params_st;\ntypedef struct _vcs_dpi_display_rq_dlg_params_st display_rq_dlg_params_st;\ntypedef struct _vcs_dpi_display_rq_sizing_params_st display_rq_sizing_params_st;\ntypedef struct _vcs_dpi_display_rq_misc_params_st display_rq_misc_params_st;\ntypedef struct _vcs_dpi_display_rq_params_st display_rq_params_st;\ntypedef struct _vcs_dpi_display_dlg_regs_st display_dlg_regs_st;\ntypedef struct _vcs_dpi_display_ttu_regs_st display_ttu_regs_st;\ntypedef struct _vcs_dpi_display_data_rq_regs_st display_data_rq_regs_st;\ntypedef struct _vcs_dpi_display_rq_regs_st display_rq_regs_st;\ntypedef struct _vcs_dpi_display_dlg_sys_params_st display_dlg_sys_params_st;\ntypedef struct _vcs_dpi_display_arb_params_st display_arb_params_st;\n\ntypedef struct {\n\tdouble UrgentWatermark;\n\tdouble WritebackUrgentWatermark;\n\tdouble DRAMClockChangeWatermark;\n\tdouble FCLKChangeWatermark;\n\tdouble WritebackDRAMClockChangeWatermark;\n\tdouble WritebackFCLKChangeWatermark;\n\tdouble StutterExitWatermark;\n\tdouble StutterEnterPlusExitWatermark;\n\tdouble Z8StutterExitWatermark;\n\tdouble Z8StutterEnterPlusExitWatermark;\n\tdouble USRRetrainingWatermark;\n} Watermarks;\n\ntypedef struct {\n\tdouble UrgentLatency;\n\tdouble ExtraLatency;\n\tdouble WritebackLatency;\n\tdouble DRAMClockChangeLatency;\n\tdouble FCLKChangeLatency;\n\tdouble SRExitTime;\n\tdouble SREnterPlusExitTime;\n\tdouble SRExitZ8Time;\n\tdouble SREnterPlusExitZ8Time;\n\tdouble USRRetrainingLatencyPlusSMNLatency;\n} Latencies;\n\ntypedef struct {\n\tdouble Dppclk;\n\tdouble Dispclk;\n\tdouble PixelClock;\n\tdouble DCFClkDeepSleep;\n\tunsigned int DPPPerSurface;\n\tbool ScalerEnabled;\n\tenum dm_rotation_angle SourceRotation;\n\tunsigned int ViewportHeight;\n\tunsigned int ViewportHeightChroma;\n\tunsigned int BlockWidth256BytesY;\n\tunsigned int BlockHeight256BytesY;\n\tunsigned int BlockWidth256BytesC;\n\tunsigned int BlockHeight256BytesC;\n\tunsigned int BlockWidthY;\n\tunsigned int BlockHeightY;\n\tunsigned int BlockWidthC;\n\tunsigned int BlockHeightC;\n\tunsigned int InterlaceEnable;\n\tunsigned int NumberOfCursors;\n\tunsigned int VBlank;\n\tunsigned int HTotal;\n\tunsigned int HActive;\n\tbool DCCEnable;\n\tenum odm_combine_mode ODMMode;\n\tenum source_format_class SourcePixelFormat;\n\tenum dm_swizzle_mode SurfaceTiling;\n\tunsigned int BytePerPixelY;\n\tunsigned int BytePerPixelC;\n\tbool ProgressiveToInterlaceUnitInOPP;\n\tdouble VRatio;\n\tdouble VRatioChroma;\n\tunsigned int VTaps;\n\tunsigned int VTapsChroma;\n\tunsigned int PitchY;\n\tunsigned int DCCMetaPitchY;\n\tunsigned int PitchC;\n\tunsigned int DCCMetaPitchC;\n\tbool ViewportStationary;\n\tunsigned int ViewportXStart;\n\tunsigned int ViewportYStart;\n\tunsigned int ViewportXStartC;\n\tunsigned int ViewportYStartC;\n\tbool FORCE_ONE_ROW_FOR_FRAME;\n\tunsigned int SwathHeightY;\n\tunsigned int SwathHeightC;\n} DmlPipe;\n\ntypedef struct {\n\tdouble UrgentLatency;\n\tdouble ExtraLatency;\n\tdouble WritebackLatency;\n\tdouble DRAMClockChangeLatency;\n\tdouble FCLKChangeLatency;\n\tdouble SRExitTime;\n\tdouble SREnterPlusExitTime;\n\tdouble SRExitZ8Time;\n\tdouble SREnterPlusExitZ8Time;\n\tdouble USRRetrainingLatency;\n\tdouble SMNLatency;\n} SOCParametersList;\n\nstruct _vcs_dpi_voltage_scaling_st {\n\tint state;\n\tdouble dscclk_mhz;\n\tdouble dcfclk_mhz;\n\tdouble socclk_mhz;\n\tdouble phyclk_d18_mhz;\n\tdouble phyclk_d32_mhz;\n\tdouble dram_speed_mts;\n\tdouble fabricclk_mhz;\n\tdouble dispclk_mhz;\n\tdouble dram_bw_per_chan_gbps;\n\tdouble phyclk_mhz;\n\tdouble dppclk_mhz;\n\tdouble dtbclk_mhz;\n\tfloat net_bw_in_kbytes_sec;\n};\n\n \nstruct _vcs_dpi_soc_bounding_box_st {\n\tstruct _vcs_dpi_voltage_scaling_st clock_limits[DC__VOLTAGE_STATES];\n\t \n\tunsigned int num_states;\n\tdouble sr_exit_time_us;\n\tdouble sr_enter_plus_exit_time_us;\n\tdouble sr_exit_z8_time_us;\n\tdouble sr_enter_plus_exit_z8_time_us;\n\tdouble urgent_latency_us;\n\tdouble urgent_latency_pixel_data_only_us;\n\tdouble urgent_latency_pixel_mixed_with_vm_data_us;\n\tdouble urgent_latency_vm_data_only_us;\n\tdouble usr_retraining_latency_us;\n\tdouble smn_latency_us;\n\tdouble fclk_change_latency_us;\n\tdouble mall_allocated_for_dcn_mbytes;\n\tdouble pct_ideal_fabric_bw_after_urgent;\n\tdouble pct_ideal_dram_bw_after_urgent_strobe;\n\tdouble max_avg_fabric_bw_use_normal_percent;\n\tdouble max_avg_dram_bw_use_normal_strobe_percent;\n\tenum dm_prefetch_modes allow_for_pstate_or_stutter_in_vblank_final;\n\tbool dram_clock_change_requirement_final;\n\tdouble writeback_latency_us;\n\tdouble ideal_dram_bw_after_urgent_percent;\n\tdouble pct_ideal_dram_sdp_bw_after_urgent_pixel_only; \n\tdouble pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm;\n\tdouble pct_ideal_dram_sdp_bw_after_urgent_vm_only;\n\tdouble pct_ideal_sdp_bw_after_urgent;\n\tdouble max_avg_sdp_bw_use_normal_percent;\n\tdouble max_avg_dram_bw_use_normal_percent;\n\tunsigned int max_request_size_bytes;\n\tdouble downspread_percent;\n\tdouble dram_page_open_time_ns;\n\tdouble dram_rw_turnaround_time_ns;\n\tdouble dram_return_buffer_per_channel_bytes;\n\tdouble dram_channel_width_bytes;\n\tdouble fabric_datapath_to_dcn_data_return_bytes;\n\tdouble dcn_downspread_percent;\n\tdouble dispclk_dppclk_vco_speed_mhz;\n\tdouble dfs_vco_period_ps;\n\tunsigned int urgent_out_of_order_return_per_channel_pixel_only_bytes;\n\tunsigned int urgent_out_of_order_return_per_channel_pixel_and_vm_bytes;\n\tunsigned int urgent_out_of_order_return_per_channel_vm_only_bytes;\n\tunsigned int round_trip_ping_latency_dcfclk_cycles;\n\tunsigned int urgent_out_of_order_return_per_channel_bytes;\n\tunsigned int channel_interleave_bytes;\n\tunsigned int num_banks;\n\tunsigned int num_chans;\n\tunsigned int vmm_page_size_bytes;\n\tunsigned int hostvm_min_page_size_bytes;\n\tunsigned int gpuvm_min_page_size_bytes;\n\tdouble dram_clock_change_latency_us;\n\tdouble dummy_pstate_latency_us;\n\tdouble writeback_dram_clock_change_latency_us;\n\tunsigned int return_bus_width_bytes;\n\tunsigned int voltage_override;\n\tdouble xfc_bus_transport_time_us;\n\tdouble xfc_xbuf_latency_tolerance_us;\n\tint use_urgent_burst_bw;\n\tdouble min_dcfclk;\n\tbool do_urgent_latency_adjustment;\n\tdouble urgent_latency_adjustment_fabric_clock_component_us;\n\tdouble urgent_latency_adjustment_fabric_clock_reference_mhz;\n\tbool disable_dram_clock_change_vactive_support;\n\tbool allow_dram_clock_one_display_vactive;\n\tenum self_refresh_affinity allow_dram_self_refresh_or_dram_clock_change_in_vblank;\n\tdouble max_vratio_pre;\n};\n\n \nstruct _vcs_dpi_ip_params_st {\n\tbool use_min_dcfclk;\n\tbool clamp_min_dcfclk;\n\tbool gpuvm_enable;\n\tbool hostvm_enable;\n\tbool dsc422_native_support;\n\tunsigned int gpuvm_max_page_table_levels;\n\tunsigned int hostvm_max_page_table_levels;\n\tunsigned int hostvm_cached_page_table_levels;\n\tunsigned int pte_group_size_bytes;\n\tunsigned int max_inter_dcn_tile_repeaters;\n\tunsigned int num_dsc;\n\tunsigned int odm_capable;\n\tunsigned int rob_buffer_size_kbytes;\n\tunsigned int det_buffer_size_kbytes;\n\tunsigned int min_comp_buffer_size_kbytes;\n\tunsigned int dpte_buffer_size_in_pte_reqs_luma;\n\tunsigned int dpte_buffer_size_in_pte_reqs_chroma;\n\tunsigned int pde_proc_buffer_size_64k_reqs;\n\tunsigned int dpp_output_buffer_pixels;\n\tunsigned int opp_output_buffer_lines;\n\tunsigned int pixel_chunk_size_kbytes;\n\tunsigned int alpha_pixel_chunk_size_kbytes;\n\tunsigned int min_pixel_chunk_size_bytes;\n\tunsigned int dcc_meta_buffer_size_bytes;\n\tunsigned char pte_enable;\n\tunsigned int pte_chunk_size_kbytes;\n\tunsigned int meta_chunk_size_kbytes;\n\tunsigned int min_meta_chunk_size_bytes;\n\tunsigned int writeback_chunk_size_kbytes;\n\tunsigned int line_buffer_size_bits;\n\tunsigned int max_line_buffer_lines;\n\tunsigned int writeback_luma_buffer_size_kbytes;\n\tunsigned int writeback_chroma_buffer_size_kbytes;\n\tunsigned int writeback_chroma_line_buffer_width_pixels;\n\n\tunsigned int writeback_interface_buffer_size_kbytes;\n\tunsigned int writeback_line_buffer_buffer_size;\n\n\tunsigned int writeback_10bpc420_supported;\n\tdouble writeback_max_hscl_ratio;\n\tdouble writeback_max_vscl_ratio;\n\tdouble writeback_min_hscl_ratio;\n\tdouble writeback_min_vscl_ratio;\n\tunsigned int maximum_dsc_bits_per_component;\n\tunsigned int maximum_pixels_per_line_per_dsc_unit;\n\tunsigned int writeback_max_hscl_taps;\n\tunsigned int writeback_max_vscl_taps;\n\tunsigned int writeback_line_buffer_luma_buffer_size;\n\tunsigned int writeback_line_buffer_chroma_buffer_size;\n\n\tunsigned int max_page_table_levels;\n\t \n\tunsigned int max_num_dpp;\n\tunsigned int max_num_otg;\n\tunsigned int cursor_chunk_size;\n\tunsigned int cursor_buffer_size;\n\tunsigned int max_num_wb;\n\tunsigned int max_dchub_pscl_bw_pix_per_clk;\n\tunsigned int max_pscl_lb_bw_pix_per_clk;\n\tunsigned int max_lb_vscl_bw_pix_per_clk;\n\tunsigned int max_vscl_hscl_bw_pix_per_clk;\n\tdouble max_hscl_ratio;\n\tdouble max_vscl_ratio;\n\tunsigned int hscl_mults;\n\tunsigned int vscl_mults;\n\tunsigned int max_hscl_taps;\n\tunsigned int max_vscl_taps;\n\tunsigned int xfc_supported;\n\tunsigned int ptoi_supported;\n\tunsigned int gfx7_compat_tiling_supported;\n\n\tbool odm_combine_4to1_supported;\n\tbool dynamic_metadata_vm_enabled;\n\tunsigned int max_num_hdmi_frl_outputs;\n\n\tunsigned int xfc_fill_constant_bytes;\n\tdouble dispclk_ramp_margin_percent;\n\tdouble xfc_fill_bw_overhead_percent;\n\tdouble underscan_factor;\n\tunsigned int min_vblank_lines;\n\tunsigned int dppclk_delay_subtotal;\n\tunsigned int dispclk_delay_subtotal;\n\tdouble dcfclk_cstate_latency;\n\tunsigned int dppclk_delay_scl;\n\tunsigned int dppclk_delay_scl_lb_only;\n\tunsigned int dppclk_delay_cnvc_formatter;\n\tunsigned int dppclk_delay_cnvc_cursor;\n\tunsigned int is_line_buffer_bpp_fixed;\n\tunsigned int line_buffer_fixed_bpp;\n\tunsigned int dcc_supported;\n\tunsigned int config_return_buffer_size_in_kbytes;\n\tunsigned int compressed_buffer_segment_size_in_kbytes;\n\tunsigned int meta_fifo_size_in_kentries;\n\tunsigned int zero_size_buffer_entries;\n\tunsigned int compbuf_reserved_space_64b;\n\tunsigned int compbuf_reserved_space_zs;\n\n\tunsigned int IsLineBufferBppFixed;\n\tunsigned int LineBufferFixedBpp;\n\tunsigned int can_vstartup_lines_exceed_vsync_plus_back_porch_lines_minus_one;\n\tunsigned int bug_forcing_LC_req_same_size_fixed;\n\tunsigned int number_of_cursors;\n\tunsigned int max_num_dp2p0_outputs;\n\tunsigned int max_num_dp2p0_streams;\n\tunsigned int VBlankNomDefaultUS;\n\n\t \n\tdouble dsc_delay_factor_wa; \n\tdouble min_prefetch_in_strobe_us;\n};\n\nstruct _vcs_dpi_display_xfc_params_st {\n\tdouble xfc_tslv_vready_offset_us;\n\tdouble xfc_tslv_vupdate_width_us;\n\tdouble xfc_tslv_vupdate_offset_us;\n\tint xfc_slv_chunk_size_bytes;\n};\n\nstruct _vcs_dpi_display_pipe_source_params_st {\n\tint source_format;\n\tdouble dcc_fraction_of_zs_req_luma;\n\tdouble dcc_fraction_of_zs_req_chroma;\n\tunsigned char dcc;\n\tunsigned int dcc_rate;\n\tunsigned int dcc_rate_chroma;\n\tunsigned char dcc_use_global;\n\tunsigned char vm;\n\tbool unbounded_req_mode;\n\tbool gpuvm;    \n\tbool hostvm;    \n\tbool gpuvm_levels_force_en;\n\tunsigned int gpuvm_levels_force;\n\tbool hostvm_levels_force_en;\n\tunsigned int hostvm_levels_force;\n\tint source_scan;\n\tint source_rotation; \n\tunsigned int det_size_override; \n\tint sw_mode;\n\tint macro_tile_size;\n\tunsigned int surface_width_y;\n\tunsigned int surface_height_y;\n\tunsigned int surface_width_c;\n\tunsigned int surface_height_c;\n\tunsigned int viewport_width;\n\tunsigned int viewport_height;\n\tunsigned int viewport_y_y;\n\tunsigned int viewport_y_c;\n\tunsigned int viewport_width_c;\n\tunsigned int viewport_height_c;\n\tunsigned int viewport_width_max;\n\tunsigned int viewport_height_max;\n\tunsigned int viewport_x_y;\n\tunsigned int viewport_x_c;\n\tbool viewport_stationary;\n\tunsigned int dcc_rate_luma;\n\tunsigned int gpuvm_min_page_size_kbytes;\n\tunsigned int use_mall_for_pstate_change;\n\tunsigned int use_mall_for_static_screen;\n\tbool force_one_row_for_frame;\n\tbool pte_buffer_mode;\n\tunsigned int data_pitch;\n\tunsigned int data_pitch_c;\n\tunsigned int meta_pitch;\n\tunsigned int meta_pitch_c;\n\tunsigned int cur0_src_width;\n\tint cur0_bpp;\n\tunsigned int cur1_src_width;\n\tint cur1_bpp;\n\tint num_cursors;\n\tunsigned char is_hsplit;\n\tunsigned char dynamic_metadata_enable;\n\tunsigned int dynamic_metadata_lines_before_active;\n\tunsigned int dynamic_metadata_xmit_bytes;\n\tunsigned int hsplit_grp;\n\tunsigned char xfc_enable;\n\tunsigned char xfc_slave;\n\tunsigned char immediate_flip;\n\tstruct _vcs_dpi_display_xfc_params_st xfc_params;\n\t\n\tunsigned char v_total_min;\n\tunsigned char v_total_max;\n};\nstruct writeback_st {\n\tint wb_src_height;\n\tint wb_src_width;\n\tint wb_dst_width;\n\tint wb_dst_height;\n\tint wb_pixel_format;\n\tint wb_htaps_luma;\n\tint wb_vtaps_luma;\n\tint wb_htaps_chroma;\n\tint wb_vtaps_chroma;\n\tunsigned int wb_htaps;\n\tunsigned int wb_vtaps;\n\tdouble wb_hratio;\n\tdouble wb_vratio;\n};\n\nstruct display_audio_params_st {\n\tunsigned int   audio_sample_rate_khz;\n\tint    \t\t   audio_sample_layout;\n};\n\nstruct _vcs_dpi_display_output_params_st {\n\tint dp_lanes;\n\tdouble output_bpp;\n\tunsigned int dsc_input_bpc;\n\tint dsc_enable;\n\tint wb_enable;\n\tint num_active_wb;\n\tint output_type;\n\tint is_virtual;\n\tint output_format;\n\tint dsc_slices;\n\tint max_audio_sample_rate;\n\tstruct writeback_st wb;\n\tstruct display_audio_params_st audio;\n\tunsigned int output_bpc;\n\tint dp_rate;\n\tunsigned int dp_multistream_id;\n\tbool dp_multistream_en;\n};\n\nstruct _vcs_dpi_scaler_ratio_depth_st {\n\tdouble hscl_ratio;\n\tdouble vscl_ratio;\n\tdouble hscl_ratio_c;\n\tdouble vscl_ratio_c;\n\tdouble vinit;\n\tdouble vinit_c;\n\tdouble vinit_bot;\n\tdouble vinit_bot_c;\n\tint lb_depth;\n\tint scl_enable;\n};\n\nstruct _vcs_dpi_scaler_taps_st {\n\tunsigned int htaps;\n\tunsigned int vtaps;\n\tunsigned int htaps_c;\n\tunsigned int vtaps_c;\n};\n\nstruct _vcs_dpi_display_pipe_dest_params_st {\n\tunsigned int recout_width;\n\tunsigned int recout_height;\n\tunsigned int full_recout_width;\n\tunsigned int full_recout_height;\n\tunsigned int hblank_start;\n\tunsigned int hblank_end;\n\tunsigned int vblank_start;\n\tunsigned int vblank_end;\n\tunsigned int htotal;\n\tunsigned int vtotal;\n\tunsigned int vfront_porch;\n\tunsigned int vblank_nom;\n\tunsigned int vactive;\n\tunsigned int hactive;\n\tunsigned int vstartup_start;\n\tunsigned int vupdate_offset;\n\tunsigned int vupdate_width;\n\tunsigned int vready_offset;\n\tunsigned char interlaced;\n\tdouble pixel_rate_mhz;\n\tunsigned char synchronized_vblank_all_planes;\n\tunsigned char otg_inst;\n\tunsigned int odm_combine;\n\tunsigned char use_maximum_vstartup;\n\tunsigned int vtotal_max;\n\tunsigned int vtotal_min;\n\tunsigned int refresh_rate;\n\tbool synchronize_timings;\n\tunsigned int odm_combine_policy;\n\tbool drr_display;\n};\n\nstruct _vcs_dpi_display_pipe_params_st {\n\tdisplay_pipe_source_params_st src;\n\tdisplay_pipe_dest_params_st dest;\n\tscaler_ratio_depth_st scale_ratio_depth;\n\tscaler_taps_st scale_taps;\n};\n\nstruct _vcs_dpi_display_clocks_and_cfg_st {\n\tint voltage;\n\tdouble dppclk_mhz;\n\tdouble refclk_mhz;\n\tdouble dispclk_mhz;\n\tdouble dcfclk_mhz;\n\tdouble socclk_mhz;\n};\n\nstruct _vcs_dpi_display_e2e_pipe_params_st {\n\tdisplay_pipe_params_st pipe;\n\tdisplay_output_params_st dout;\n\tdisplay_clocks_and_cfg_st clks_cfg;\n};\n\nstruct _vcs_dpi_display_data_rq_misc_params_st {\n\tunsigned int full_swath_bytes;\n\tunsigned int stored_swath_bytes;\n\tunsigned int blk256_height;\n\tunsigned int blk256_width;\n\tunsigned int req_height;\n\tunsigned int req_width;\n};\n\nstruct _vcs_dpi_display_data_rq_sizing_params_st {\n\tunsigned int chunk_bytes;\n\tunsigned int min_chunk_bytes;\n\tunsigned int meta_chunk_bytes;\n\tunsigned int min_meta_chunk_bytes;\n\tunsigned int mpte_group_bytes;\n\tunsigned int dpte_group_bytes;\n};\n\nstruct _vcs_dpi_display_data_rq_dlg_params_st {\n\tunsigned int swath_width_ub;\n\tunsigned int swath_height;\n\tunsigned int req_per_swath_ub;\n\tunsigned int meta_pte_bytes_per_frame_ub;\n\tunsigned int dpte_req_per_row_ub;\n\tunsigned int dpte_groups_per_row_ub;\n\tunsigned int dpte_row_height;\n\tunsigned int dpte_bytes_per_row_ub;\n\tunsigned int meta_chunks_per_row_ub;\n\tunsigned int meta_req_per_row_ub;\n\tunsigned int meta_row_height;\n\tunsigned int meta_bytes_per_row_ub;\n};\n\nstruct _vcs_dpi_display_rq_dlg_params_st {\n\tdisplay_data_rq_dlg_params_st rq_l;\n\tdisplay_data_rq_dlg_params_st rq_c;\n};\n\nstruct _vcs_dpi_display_rq_sizing_params_st {\n\tdisplay_data_rq_sizing_params_st rq_l;\n\tdisplay_data_rq_sizing_params_st rq_c;\n};\n\nstruct _vcs_dpi_display_rq_misc_params_st {\n\tdisplay_data_rq_misc_params_st rq_l;\n\tdisplay_data_rq_misc_params_st rq_c;\n};\n\nstruct _vcs_dpi_display_rq_params_st {\n\tunsigned char yuv420;\n\tunsigned char yuv420_10bpc;\n\tunsigned char rgbe_alpha;\n\tdisplay_rq_misc_params_st misc;\n\tdisplay_rq_sizing_params_st sizing;\n\tdisplay_rq_dlg_params_st dlg;\n};\n\nstruct _vcs_dpi_display_dlg_regs_st {\n\tunsigned int refcyc_h_blank_end;\n\tunsigned int dlg_vblank_end;\n\tunsigned int min_dst_y_next_start;\n\tunsigned int min_dst_y_next_start_us;\n\tunsigned int refcyc_per_htotal;\n\tunsigned int refcyc_x_after_scaler;\n\tunsigned int dst_y_after_scaler;\n\tunsigned int dst_y_prefetch;\n\tunsigned int dst_y_per_vm_vblank;\n\tunsigned int dst_y_per_row_vblank;\n\tunsigned int dst_y_per_vm_flip;\n\tunsigned int dst_y_per_row_flip;\n\tunsigned int ref_freq_to_pix_freq;\n\tunsigned int vratio_prefetch;\n\tunsigned int vratio_prefetch_c;\n\tunsigned int refcyc_per_pte_group_vblank_l;\n\tunsigned int refcyc_per_pte_group_vblank_c;\n\tunsigned int refcyc_per_meta_chunk_vblank_l;\n\tunsigned int refcyc_per_meta_chunk_vblank_c;\n\tunsigned int refcyc_per_pte_group_flip_l;\n\tunsigned int refcyc_per_pte_group_flip_c;\n\tunsigned int refcyc_per_meta_chunk_flip_l;\n\tunsigned int refcyc_per_meta_chunk_flip_c;\n\tunsigned int dst_y_per_pte_row_nom_l;\n\tunsigned int dst_y_per_pte_row_nom_c;\n\tunsigned int refcyc_per_pte_group_nom_l;\n\tunsigned int refcyc_per_pte_group_nom_c;\n\tunsigned int dst_y_per_meta_row_nom_l;\n\tunsigned int dst_y_per_meta_row_nom_c;\n\tunsigned int refcyc_per_meta_chunk_nom_l;\n\tunsigned int refcyc_per_meta_chunk_nom_c;\n\tunsigned int refcyc_per_line_delivery_pre_l;\n\tunsigned int refcyc_per_line_delivery_pre_c;\n\tunsigned int refcyc_per_line_delivery_l;\n\tunsigned int refcyc_per_line_delivery_c;\n\tunsigned int chunk_hdl_adjust_cur0;\n\tunsigned int chunk_hdl_adjust_cur1;\n\tunsigned int vready_after_vcount0;\n\tunsigned int dst_y_offset_cur0;\n\tunsigned int dst_y_offset_cur1;\n\tunsigned int xfc_reg_transfer_delay;\n\tunsigned int xfc_reg_precharge_delay;\n\tunsigned int xfc_reg_remote_surface_flip_latency;\n\tunsigned int xfc_reg_prefetch_margin;\n\tunsigned int dst_y_delta_drq_limit;\n\tunsigned int refcyc_per_vm_group_vblank;\n\tunsigned int refcyc_per_vm_group_flip;\n\tunsigned int refcyc_per_vm_req_vblank;\n\tunsigned int refcyc_per_vm_req_flip;\n\tunsigned int refcyc_per_vm_dmdata;\n\tunsigned int dmdata_dl_delta;\n};\n\nstruct _vcs_dpi_display_ttu_regs_st {\n\tunsigned int qos_level_low_wm;\n\tunsigned int qos_level_high_wm;\n\tunsigned int min_ttu_vblank;\n\tunsigned int qos_level_flip;\n\tunsigned int refcyc_per_req_delivery_l;\n\tunsigned int refcyc_per_req_delivery_c;\n\tunsigned int refcyc_per_req_delivery_cur0;\n\tunsigned int refcyc_per_req_delivery_cur1;\n\tunsigned int refcyc_per_req_delivery_pre_l;\n\tunsigned int refcyc_per_req_delivery_pre_c;\n\tunsigned int refcyc_per_req_delivery_pre_cur0;\n\tunsigned int refcyc_per_req_delivery_pre_cur1;\n\tunsigned int qos_level_fixed_l;\n\tunsigned int qos_level_fixed_c;\n\tunsigned int qos_level_fixed_cur0;\n\tunsigned int qos_level_fixed_cur1;\n\tunsigned int qos_ramp_disable_l;\n\tunsigned int qos_ramp_disable_c;\n\tunsigned int qos_ramp_disable_cur0;\n\tunsigned int qos_ramp_disable_cur1;\n};\n\nstruct _vcs_dpi_display_data_rq_regs_st {\n\tunsigned int chunk_size;\n\tunsigned int min_chunk_size;\n\tunsigned int meta_chunk_size;\n\tunsigned int min_meta_chunk_size;\n\tunsigned int dpte_group_size;\n\tunsigned int mpte_group_size;\n\tunsigned int swath_height;\n\tunsigned int pte_row_height_linear;\n};\n\nstruct _vcs_dpi_display_rq_regs_st {\n\tdisplay_data_rq_regs_st rq_regs_l;\n\tdisplay_data_rq_regs_st rq_regs_c;\n\tunsigned int drq_expansion_mode;\n\tunsigned int prq_expansion_mode;\n\tunsigned int mrq_expansion_mode;\n\tunsigned int crq_expansion_mode;\n\tunsigned int plane1_base_address;\n\tunsigned int aperture_low_addr;   \n\tunsigned int aperture_high_addr;  \n};\n\nstruct _vcs_dpi_display_dlg_sys_params_st {\n\tdouble t_mclk_wm_us;\n\tdouble t_urg_wm_us;\n\tdouble t_sr_wm_us;\n\tdouble t_extra_us;\n\tdouble mem_trip_us;\n\tdouble deepsleep_dcfclk_mhz;\n\tdouble total_flip_bw;\n\tunsigned int total_flip_bytes;\n};\n\nstruct _vcs_dpi_display_arb_params_st {\n\tint max_req_outstanding;\n\tint min_req_outstanding;\n\tint sat_level_us;\n\tint hvm_min_req_outstand_commit_threshold;\n\tint hvm_max_qos_commit_threshold;\n\tint compbuf_reserved_space_kbytes;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}