:reproducible:

[appendix]
## Instruction Listing

.Instruction format: R-type
[wavedrom,,svg]
....
{reg: [
    {bits: 7, name: '0b1011011'},
    {bits: 5, name: 'rd' },
    {bits: 3, name: 'func3' },
    {bits: 5, name: 'rs1' },
    {bits: 5, name: 'rs2' },
    {bits: 7, name: 'func7' }
]}
....

.Instruction format: I-type
[wavedrom,,svg]
....
{reg: [
    {bits: 7, name: '0b1011011'},
    {bits: 5, name: 'rd' },
    {bits: 3, name: 'func3' },
    {bits: 5, name: 'rs1' },
    {bits: 12, name: 'imm[11:0]' }
]}
....

.Debugging instructions
[%header%autowidth.stretch]
|===
|Mnemonic |Format |Func3  |Func7 | rs1 | rs2 | rd | imm[11:0]
|QUERY       |R |`000`    |`0000000` | I | - | - | -
|DROP        |R |`000`    |`0000001` | C | - | - | -
|RCUPDATE    |R |`000`    |`0000010` | I | 0 | I | -
|ALLOC       |R |`000`    |`0000011` | I | - | I | -
|REVOKET     |R |`000`    |`0000100` | I | - | - | -
|CAPCREATE   |R |`000`    |`0000101` | - | - | C | -
|CAPTYPE     |R |`000`    |`0000110` | I | - | C | -
|CAPNODE     |R |`000`    |`0000111` | I | - | C | -
|CAPPERM     |R |`000`    |`0001000` | I | - | C | -
|CAPBOUND    |R |`000`    |`0001001` | I | I | C | -
|CAPPRINT    |R |`000`    |`0001010` | I | - | - | -
|TAGSET      |R |`000`    |`0001011` | I | I | - | -
|TAGGET      |R |`000`    |`0001100` | I | - | I | -
|===

.Capability manipulation instructions
[%header%autowidth.stretch]
|===
|Mnemonic |Format |Func3  |Func7 | rs1 | rs2 | rd | imm[11:0]
|REVOKE      |R |`001`    |`0000000` | C | - | - | -
|SHRINK      |R |`001`    |`0000001` | I | I | C | -
|TIGHTEN     |R |`001`    |`0000010` | I | - | C | -
|DELIN       |R |`001`    |`0000011` | - | - | C | -
|LCC         |R |`001`    |`0000100` | C | - | I | -
|SCC         |R |`001`    |`0000101` | I | - | C | -
|SPLIT       |R |`001`    |`0000110` | C | I | C | -
|SEAL        |R |`001`    |`0000111` | - | - | C | -
|MREV        |R |`001`    |`0001000` | C | - | C | -
|INIT        |R |`001`    |`0001001` | - | - | C | -
|MOVC        |R |`001`    |`0001010` | C | - | C | -
|DROPI       |R |`001`    |`0001011` | C | - | - | -
|CAPGET      |R |`001`    |`0001100` | - | - | C | -
|CINCOFFSET  |R |`001`    |`0001101` | C | C | C | -
|CINCOFFSETIMM |I |`011`    | - | C | - | C | S
|===

.Memory access instructions
[%header%autowidth.stretch]
|===
|Mnemonic |Format |Func3  |Func7 | rs1 | rs2 | rd | imm[11:0]
|LWC         |R |`001`    |`0010000` | C | - | C | -
|SWC         |R |`001`    |`0010001` | C | C | - | -
|LWS         |R |`001`    |`0010010` | C | - | I | -
|SWS         |R |`001`    |`0010011` | C | - | I | -
|L32S        |R |`001`    |`0010100` | C | - | I | -
|S32S        |R |`001`    |`0010101` | C | I | - | -
|L16S        |R |`001`    |`0010110` | C | - | I | -
|S16S        |R |`001`    |`0010111` | C | I | - | -
|LHS         |R |`001`    |`0011000` | C | - | I | -
|SHS         |R |`001`    |`0011001` | C | I | - | -
|LBS         |R |`001`    |`0011010` | C | - | I | -
|SBS         |R |`001`    |`0011011` | C | I | - | -
|===

.Control flow instructions
[%header%autowidth.stretch]
|===
|Mnemonic |Format |Func3  |Func7 | rs1 | rs2 | rd | imm[11:0]
|CALL        |R |`001`    |`0100000` | - | I | C | -
|RETURN      |R |`001`    |`0100001` | - | I | C | -
|JMP         |R |`001`    |`0100010` | C | - | - | -
|JNZ         |R |`001`    |`0100011` | C | I | - | -
|CAPENTER    |R |`001`    |`0100100` | C | - | - | -
|CAPEXIT     |R |`001`    |`0100101` | - | I | C | -
|CAPEXITSEAL |R |`001`    |`0100110` | - | I | C | -
|===

.Note
****
For instruction operands:

I:: Integer register
C:: Capability register
-:: Not used

For immediates:

S:: Sign-extended
Z:: Zero-extended
-:: Not used
****
