#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 16:43:51 PST 2010
# Start of session at: Mon Oct  6 18:11:56 2014
# Process ID: 5771
# Log file: /home/m1/dubiez/Documents/AEO_TP/TP_Bonus/L3TP5/planAhead_run_1/planAhead.log
# Journal file: /home/m1/dubiez/Documents/AEO_TP/TP_Bonus/L3TP5/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source /home/m1/dubiez/Documents/AEO_TP/TP_Bonus/L3TP5/pa.fromHdl.tcl
# create_project -name L3TP5 -dir "/home/m1/dubiez/Documents/AEO_TP/TP_Bonus/L3TP5/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top toplevel $srcset
# set_param project.paUcfFile  "Nexys3_Master.ucf"
# set hdlfile [add_files [list {fsm.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {controleur.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clkdiv.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {toplevel.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "Nexys3_Master.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
exit
