{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666031077752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 Patches 1.02i SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666031077752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 13:24:37 2022 " "Processing started: Mon Oct 17 13:24:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666031077752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031077752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsmVend_toplevel -c fsmVend_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsmVend_toplevel -c fsmVend_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031077752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666031078025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666031078025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmvend_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmvend_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsmVend_toplevel " "Found entity 1: fsmVend_toplevel" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031082993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031082993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031082994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031082994 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d_ff.sv " "Can't analyze file -- file d_ff.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666031082998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_42.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_42 " "Found entity 1: encoder_42" {  } { { "encoder_42.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/encoder_42.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031082998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031082998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sev_seg " "Found entity 1: sev_seg" {  } { { "sev_seg.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/sev_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031083000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031083000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "state_register.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/state_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031083001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031083001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_48.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_48.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_48 " "Found entity 1: decoder_48" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/decoder_48.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031083002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031083002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statetohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file statetohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 statetoHex " "Found entity 1: statetoHex" {  } { { "statetoHex.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/statetoHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031083003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031083003 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "changetoHex.sv " "Can't analyze file -- file changetoHex.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666031083006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guffinout_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file guffinout_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 guffinOut_logic " "Found entity 1: guffinOut_logic" {  } { { "guffinOut_logic.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/guffinOut_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031083007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031083007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "currState_0 fsmVend_toplevel.sv(23) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(23): created implicit net for \"currState_0\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "currState_1 fsmVend_toplevel.sv(23) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(23): created implicit net for \"currState_1\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "currState_2 fsmVend_toplevel.sv(23) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(23): created implicit net for \"currState_2\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns_0 fsmVend_toplevel.sv(24) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(24): created implicit net for \"ns_0\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083008 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns_1 fsmVend_toplevel.sv(24) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(24): created implicit net for \"ns_1\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083008 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns_2 fsmVend_toplevel.sv(24) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(24): created implicit net for \"ns_2\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083008 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns_3 fsmVend_toplevel.sv(24) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(24): created implicit net for \"ns_3\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083008 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stateOut_2 fsmVend_toplevel.sv(43) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(43): created implicit net for \"stateOut_2\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083008 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dec_out8 decoder_48.sv(14) " "Verilog HDL Implicit Net warning at decoder_48.sv(14): created implicit net for \"dec_out8\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/decoder_48.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsmVend_toplevel " "Elaborating entity \"fsmVend_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666031083028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateOut_2 fsmVend_toplevel.sv(43) " "Verilog HDL or VHDL warning at fsmVend_toplevel.sv(43): object \"stateOut_2\" assigned a value but never read" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666031083029 "|fsmVend_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stateOut_3 fsmVend_toplevel.sv(3) " "Output port \"stateOut_3\" at fsmVend_toplevel.sv(3) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666031083029 "|fsmVend_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:clean " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:clean\"" {  } { { "fsmVend_toplevel.sv" "clean" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_42 encoder_42:encode " "Elaborating entity \"encoder_42\" for hierarchy \"encoder_42:encode\"" {  } { { "fsmVend_toplevel.sv" "encode" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083030 ""}
{ "Warning" "WSGN_SEARCH_FILE" "next_state.sv 1 1 " "Using design file next_state.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031083039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_1 next_state.sv(7) " "Verilog HDL Implicit Net warning at next_state.sv(7): created implicit net for \"and0_1\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_2 next_state.sv(8) " "Verilog HDL Implicit Net warning at next_state.sv(8): created implicit net for \"and0_2\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_3 next_state.sv(9) " "Verilog HDL Implicit Net warning at next_state.sv(9): created implicit net for \"and0_3\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_1 next_state.sv(13) " "Verilog HDL Implicit Net warning at next_state.sv(13): created implicit net for \"and1_1\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_2 next_state.sv(14) " "Verilog HDL Implicit Net warning at next_state.sv(14): created implicit net for \"and1_2\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_3 next_state.sv(15) " "Verilog HDL Implicit Net warning at next_state.sv(15): created implicit net for \"and1_3\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_4 next_state.sv(16) " "Verilog HDL Implicit Net warning at next_state.sv(16): created implicit net for \"and1_4\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2_1 next_state.sv(20) " "Verilog HDL Implicit Net warning at next_state.sv(20): created implicit net for \"and2_1\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2_2 next_state.sv(21) " "Verilog HDL Implicit Net warning at next_state.sv(21): created implicit net for \"and2_2\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state next_state:nxtSt " "Elaborating entity \"next_state\" for hierarchy \"next_state:nxtSt\"" {  } { { "fsmVend_toplevel.sv" "nxtSt" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_48 decoder_48:decode " "Elaborating entity \"decoder_48\" for hierarchy \"decoder_48:decode\"" {  } { { "fsmVend_toplevel.sv" "decode" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_register state_register:state_reg " "Elaborating entity \"state_register\" for hierarchy \"state_register:state_reg\"" {  } { { "fsmVend_toplevel.sv" "state_reg" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff_neg.sv 1 1 " "Using design file d_ff_neg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_neg " "Found entity 1: D_FF_neg" {  } { { "d_ff_neg.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/d_ff_neg.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031083049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666031083049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_neg state_register:state_reg\|D_FF_neg:S0 " "Elaborating entity \"D_FF_neg\" for hierarchy \"state_register:state_reg\|D_FF_neg:S0\"" {  } { { "state_register.sv" "S0" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/state_register.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "encoder_84.sv 1 1 " "Using design file encoder_84.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_84 " "Found entity 1: encoder_84" {  } { { "encoder_84.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/encoder_84.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666031083058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666031083058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_84 encoder_84:encCurState " "Elaborating entity \"encoder_84\" for hierarchy \"encoder_84:encCurState\"" {  } { { "fsmVend_toplevel.sv" "encCurState" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guffinOut_logic guffinOut_logic:led_output " "Elaborating entity \"guffinOut_logic\" for hierarchy \"guffinOut_logic:led_output\"" {  } { { "fsmVend_toplevel.sv" "led_output" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statetoHex statetoHex:stateHex " "Elaborating entity \"statetoHex\" for hierarchy \"statetoHex:stateHex\"" {  } { { "fsmVend_toplevel.sv" "stateHex" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_seg sev_seg:hex0 " "Elaborating entity \"sev_seg\" for hierarchy \"sev_seg:hex0\"" {  } { { "fsmVend_toplevel.sv" "hex0" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083060 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dec sev_seg.sv(4) " "Output port \"dec\" at sev_seg.sv(4) has no driver" {  } { { "sev_seg.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/sev_seg.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666031083060 "|fsmVend_toplevel|sev_seg:hex0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666031083260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "stateOut_3 GND " "Pin \"stateOut_3\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|stateOut_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0_a GND " "Pin \"hex0_a\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex0_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0_c GND " "Pin \"hex0_c\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex0_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0_d GND " "Pin \"hex0_d\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex0_d"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0_f GND " "Pin \"hex0_f\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex0_f"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0_dec VCC " "Pin \"hex0_dec\" is stuck at VCC" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex0_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_a GND " "Pin \"hex1_a\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex1_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_dec VCC " "Pin \"hex1_dec\" is stuck at VCC" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex1_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_a GND " "Pin \"hex2_a\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex2_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_b GND " "Pin \"hex2_b\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex2_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_c GND " "Pin \"hex2_c\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex2_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_d GND " "Pin \"hex2_d\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex2_d"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_e GND " "Pin \"hex2_e\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex2_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_f GND " "Pin \"hex2_f\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex2_f"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_g VCC " "Pin \"hex2_g\" is stuck at VCC" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex2_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_dec GND " "Pin \"hex2_dec\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex2_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_a GND " "Pin \"hex3_a\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex3_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_c GND " "Pin \"hex3_c\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex3_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_d GND " "Pin \"hex3_d\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex3_d"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_f GND " "Pin \"hex3_f\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex3_f"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3_dec VCC " "Pin \"hex3_dec\" is stuck at VCC" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex3_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4_a GND " "Pin \"hex4_a\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex4_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4_dec VCC " "Pin \"hex4_dec\" is stuck at VCC" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex4_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5_b GND " "Pin \"hex5_b\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex5_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5_c GND " "Pin \"hex5_c\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex5_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5_g VCC " "Pin \"hex5_g\" is stuck at VCC" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex5_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5_dec GND " "Pin \"hex5_dec\" is stuck at GND" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666031083276 "|fsmVend_toplevel|hex5_dec"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666031083276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666031083312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666031083567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666031083567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666031083589 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666031083589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666031083589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666031083589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666031083602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 13:24:43 2022 " "Processing ended: Mon Oct 17 13:24:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666031083602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666031083602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666031083602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666031083602 ""}
