verilog xil_defaultlib  \
"../../../../OExp05-Pipeline_CPU.gen/sources_1/ip/Regs_0/src/Regs.v" \
"../../../../OExp05-Pipeline_CPU.gen/sources_1/ip/Regs_0/sim/Regs_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
