{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523705839585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523705839601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 14:37:19 2018 " "Processing started: Sat Apr 14 14:37:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523705839601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705839601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705839601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523705840866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523705840866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_WE " "Found entity 1: Reg_WE" {  } { { "Reg_WE.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Reg_WE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705858929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705858929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Simple " "Found entity 1: Reg_Simple" {  } { { "Reg_Simple.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Reg_Simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705858929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705858929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Shift " "Found entity 1: Reg_Shift" {  } { { "Reg_Shift.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Reg_Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705858929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705858929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705858945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705858945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705858960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705858960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705858976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705858976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constantValueGenerator " "Found entity 1: constantValueGenerator" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/constantValueGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705858992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705858992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4to16 " "Found entity 1: Decoder4to16" {  } { { "Decoder4to16.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.bdf" "" { Schematic "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/RF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "Mux16to1.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Mux16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.v(36) " "Verilog HDL warning at controller.v(36): extended using \"x\" or \"z\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1523705859117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.v(83) " "Verilog HDL warning at controller.v(83): extended using \"x\" or \"z\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1523705859117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523705859117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NoWrite controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable \"NoWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FlagWrite controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable \"FlagWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LR controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable \"LR\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controller.v(89) " "Inferred latch for \"RegWrite\" at controller.v(89)" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LR controller.v(89) " "Inferred latch for \"LR\" at controller.v(89)" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagWrite controller.v(89) " "Inferred latch for \"FlagWrite\" at controller.v(89)" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NoWrite controller.v(89) " "Inferred latch for \"NoWrite\" at controller.v(89)" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705859195 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_WE Reg_WE:flagreg1 " "Elaborating entity \"Reg_WE\" for hierarchy \"Reg_WE:flagreg1\"" {  } { { "controller.v" "flagreg1" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523705859226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LR\$latch " "Latch LR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[21\] " "Ports D and ENA on the latch are fed by the same signal Instr\[21\]" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523705861655 ""}  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523705861655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NoWrite " "Latch NoWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[21\] " "Ports D and ENA on the latch are fed by the same signal Instr\[21\]" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523705861655 ""}  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523705861655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FlagWrite " "Latch FlagWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[21\] " "Ports D and ENA on the latch are fed by the same signal Instr\[21\]" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523705861655 ""}  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523705861655 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemtoReg\[1\] GND " "Pin \"MemtoReg\[1\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523705861670 "|controller|MemtoReg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUControl\[1\] GND " "Pin \"ALUControl\[1\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523705861670 "|controller|ALUControl[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523705861670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523705861780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705862447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523705862947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523705862947 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[16\] " "No output dependent on input pin \"Instr\[16\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[17\] " "No output dependent on input pin \"Instr\[17\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[18\] " "No output dependent on input pin \"Instr\[18\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[19\] " "No output dependent on input pin \"Instr\[19\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[25\] " "No output dependent on input pin \"Instr\[25\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[28\] " "No output dependent on input pin \"Instr\[28\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[29\] " "No output dependent on input pin \"Instr\[29\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[30\] " "No output dependent on input pin \"Instr\[30\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[31\] " "No output dependent on input pin \"Instr\[31\]\"" {  } { { "controller.v" "" { Text "C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523705863494 "|controller|Instr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523705863494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523705863494 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523705863494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523705863494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523705863494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "916 " "Peak virtual memory: 916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523705863666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 14:37:43 2018 " "Processing ended: Sat Apr 14 14:37:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523705863666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523705863666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523705863666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523705863666 ""}
