TimeQuest Timing Analyzer report for SDR_REV_A
Wed Jan 02 21:52:15 2013
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'B_IN[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 31. Slow 1200mV 0C Model Setup: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 33. Slow 1200mV 0C Model Hold: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'B_IN[1]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'B_IN[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages
 75. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name      ; SDR_REV_A                                        ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE22F17C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDR_REV_A.sdc ; OK     ; Wed Jan 02 21:52:10 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; B_IN[1]                                                      ; Base      ; 166.666 ; 6.0 MHz   ; 0.000 ; 83.333 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { B_IN[1] }                                                      ;
; CLOCK_50                                                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { CLOCK_50 }                                                     ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|inclk[0] ; { lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+-------------+-----------------+--------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                   ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------+------------------------------------------------+
; 123.06 MHz  ; 100.0 MHz       ; CLOCK_50                                                     ; limit due to minimum period restriction (tmin) ;
; 1248.44 MHz ; 500.0 MHz       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                     ; 5.937 ; 0.000         ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.199 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                     ; 0.319 ; 0.000         ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+---------+---------------+
; Clock                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------+---------+---------------+
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.747   ; 0.000         ;
; CLOCK_50                                                     ; 8.736   ; 0.000         ;
; B_IN[1]                                                      ; 162.666 ; 0.000         ;
+--------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.937  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.372     ; 5.641      ;
; 6.872  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 2.070      ; 5.193      ;
; 7.046  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 2.070      ; 5.019      ;
; 7.099  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.053     ; 4.798      ;
; 7.124  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 2.070      ; 4.941      ;
; 7.132  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.053     ; 4.765      ;
; 7.284  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.053     ; 4.613      ;
; 7.366  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 2.069      ; 4.698      ;
; 7.624  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.057     ; 4.269      ;
; 8.054  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.057     ; 3.839      ;
; 8.451  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.053     ; 3.446      ;
; 8.596  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.053     ; 3.301      ;
; 8.710  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                         ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.057     ; 3.183      ;
; 8.735  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.053     ; 3.162      ;
; 8.873  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.053     ; 3.024      ;
; 8.893  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.053     ; 3.004      ;
; 9.263  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                             ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.057     ; 2.630      ;
; 9.345  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 0.834      ;
; 12.504 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.429      ;
; 12.521 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.412      ;
; 12.637 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.296      ;
; 12.654 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.279      ;
; 12.740 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.193      ;
; 12.757 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.176      ;
; 12.959 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.973      ;
; 12.976 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.956      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[4]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[5]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[6]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[7]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.151 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[8]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.765      ;
; 15.834 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.781      ;
; 16.027 ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                            ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.888      ;
; 16.105 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.831      ;
; 16.105 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.831      ;
; 16.105 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.831      ;
; 16.105 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.831      ;
; 16.105 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.831      ;
; 16.105 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.831      ;
; 16.105 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.831      ;
; 16.105 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.831      ;
; 16.228 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.705      ;
; 16.228 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.705      ;
; 16.228 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.705      ;
; 16.228 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.705      ;
; 16.228 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.705      ;
; 16.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.691      ;
; 16.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.691      ;
; 16.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.691      ;
; 16.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.691      ;
; 16.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.691      ;
; 16.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.691      ;
; 16.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.691      ;
; 16.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.691      ;
; 16.271 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.662      ;
; 16.271 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.662      ;
; 16.271 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.662      ;
; 16.271 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.662      ;
; 16.271 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.662      ;
; 16.271 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.662      ;
; 16.271 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.662      ;
; 16.271 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.662      ;
; 16.353 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.580      ;
; 16.353 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.580      ;
; 16.353 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.580      ;
; 16.353 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.580      ;
; 16.353 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.580      ;
; 16.353 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.580      ;
; 16.353 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.580      ;
; 16.353 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.580      ;
; 16.368 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.565      ;
; 16.368 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.565      ;
; 16.368 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.565      ;
; 16.368 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.565      ;
; 16.368 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.565      ;
; 16.379 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.379 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.379 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.379 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.379 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.379 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.379 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.379 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.554      ;
; 16.453 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.480      ;
; 16.453 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.480      ;
; 16.453 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.480      ;
; 16.453 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.480      ;
; 16.453 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.480      ;
; 16.453 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.480      ;
; 16.453 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.480      ;
; 16.453 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.480      ;
; 16.492 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.441      ;
; 16.492 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.441      ;
; 16.492 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.441      ;
; 16.492 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.441      ;
; 16.492 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.441      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 9.199 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 0.733      ;
; 9.273 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 0.659      ;
; 9.273 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 0.659      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.319 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.889      ;
; 0.357 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.RECONFIG                                                                                                         ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.RECONFIG                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.IDLE                                                                                                             ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.IDLE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                     ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; HEARTBEAT:sdr_heartbeat|beat                                                                                                                                                       ; HEARTBEAT:sdr_heartbeat|beat                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DEBOUNCER:freq_up|button_state                                                                                                                                                     ; DEBOUNCER:freq_up|button_state                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DEBOUNCER:freq_down|button_state                                                                                                                                                   ; DEBOUNCER:freq_down|button_state                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                     ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; QUAD_DECODER:tuning_knob|b_sync[0]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|b_sync[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; QUAD_DECODER:tuning_knob|a_sync[0]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|a_sync[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state                                            ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; lo_strobe                                                                                                                                                                          ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_UPDATE                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.600      ;
; 0.390 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; pll_counter[6]                                                                                                                                                                     ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.398 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.617      ;
; 0.400 ; pll_counter[5]                                                                                                                                                                     ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.619      ;
; 0.422 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.642      ;
; 0.451 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.670      ;
; 0.451 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.670      ;
; 0.455 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.674      ;
; 0.458 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.677      ;
; 0.475 ; _pll_counter[8]                                                                                                                                                                    ; lo_strobe_rdy                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.694      ;
; 0.479 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.700      ;
; 0.500 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.719      ;
; 0.500 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.720      ;
; 0.502 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.720      ;
; 0.507 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.726      ;
; 0.510 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.728      ;
; 0.515 ; DEBOUNCER:freq_up|button_sync_0                                                                                                                                                    ; DEBOUNCER:freq_up|button_sync_1                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.734      ;
; 0.518 ; DEBOUNCER:freq_down|button_sync_0                                                                                                                                                  ; DEBOUNCER:freq_down|button_sync_1                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.737      ;
; 0.524 ; QUAD_DECODER:tuning_knob|b_sync[1]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|b_ff                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.743      ;
; 0.525 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.743      ;
; 0.544 ; DEBOUNCER:freq_up|count[14]                                                                                                                                                        ; DEBOUNCER:freq_up|button_state                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.764      ;
; 0.548 ; pll_counter[5]                                                                                                                                                                     ; _pll_counter[5]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; pll_counter[0]                                                                                                                                                                     ; _pll_counter[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.556 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.776      ;
; 0.557 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.777      ;
; 0.557 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.560 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; pll_counter[8]                                                                                                                                                                     ; lo_strobe_rdy                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.781      ;
; 0.561 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; pll_counter[8]                                                                                                                                                                     ; _pll_counter[8]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.782      ;
; 0.565 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.784      ;
; 0.565 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state                                      ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.785      ;
; 0.567 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.786      ;
; 0.568 ; DEBOUNCER:freq_up|count[3]                                                                                                                                                         ; DEBOUNCER:freq_up|count[3]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; DEBOUNCER:freq_up|count[13]                                                                                                                                                        ; DEBOUNCER:freq_up|count[13]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; HEARTBEAT:sdr_heartbeat|counter[13]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[13]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; DEBOUNCER:freq_up|count[1]                                                                                                                                                         ; DEBOUNCER:freq_up|count[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DEBOUNCER:freq_up|count[5]                                                                                                                                                         ; DEBOUNCER:freq_up|count[5]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DEBOUNCER:freq_up|count[11]                                                                                                                                                        ; DEBOUNCER:freq_up|count[11]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DEBOUNCER:freq_up|count[15]                                                                                                                                                        ; DEBOUNCER:freq_up|count[15]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DEBOUNCER:freq_down|count[3]                                                                                                                                                       ; DEBOUNCER:freq_down|count[3]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DEBOUNCER:freq_down|count[13]                                                                                                                                                      ; DEBOUNCER:freq_down|count[13]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; HEARTBEAT:sdr_heartbeat|counter[1]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; HEARTBEAT:sdr_heartbeat|counter[5]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; HEARTBEAT:sdr_heartbeat|counter[11]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[11]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; HEARTBEAT:sdr_heartbeat|counter[29]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[29]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DEBOUNCER:freq_up|count[6]                                                                                                                                                         ; DEBOUNCER:freq_up|count[6]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; DEBOUNCER:freq_down|count[1]                                                                                                                                                       ; DEBOUNCER:freq_down|count[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DEBOUNCER:freq_down|count[5]                                                                                                                                                       ; DEBOUNCER:freq_down|count[5]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DEBOUNCER:freq_down|count[11]                                                                                                                                                      ; DEBOUNCER:freq_down|count[11]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DEBOUNCER:freq_down|count[15]                                                                                                                                                      ; DEBOUNCER:freq_down|count[15]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.396 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.616      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
; 4.852 ; 5.036        ; 0.184          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 4.852 ; 5.036        ; 0.184          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
; 4.982 ; 4.982        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.982 ; 4.982        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[0]|clk                                                   ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[1]|clk                                                   ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[0]|clk                                                   ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[1]|clk                                                   ;
; 5.017 ; 5.017        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5.017 ; 5.017        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.736 ; 9.746        ; 1.010          ; High Pulse Width ; CLOCK_50 ; Fall       ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                  ;
; 9.244 ; 10.254       ; 1.010          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state                                                                   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[0]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[1]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[2]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[3]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[4]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[0]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[6]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[7]                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]                                                                      ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                                            ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state                                                                   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                                   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                                   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0]                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|button_state                                                                                                                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|button_sync_0                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|button_sync_1                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[0]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[10]                                                                                                                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[11]                                                                                                                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[12]                                                                                                                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[13]                                                                                                                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[14]                                                                                                                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[15]                                                                                                                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[1]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[2]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[3]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[4]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[5]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[6]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[7]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[8]                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[9]                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'B_IN[1]'                                 ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 162.666 ; 166.666      ; 4.000          ; Port Rate ; B_IN[1] ; Rise       ; B_IN[1] ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; B[*]      ; CLOCK_50   ; 1.999 ; 2.538 ; Rise       ; CLOCK_50        ;
;  B[27]    ; CLOCK_50   ; 1.957 ; 2.514 ; Rise       ; CLOCK_50        ;
;  B[29]    ; CLOCK_50   ; 1.999 ; 2.538 ; Rise       ; CLOCK_50        ;
; CLOCK_50  ; CLOCK_50   ; 2.955 ; 3.108 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 1.098 ; 1.594 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 1.098 ; 1.594 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.221 ; 0.384 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; B[*]      ; CLOCK_50   ; -1.571 ; -2.105 ; Rise       ; CLOCK_50        ;
;  B[27]    ; CLOCK_50   ; -1.571 ; -2.105 ; Rise       ; CLOCK_50        ;
;  B[29]    ; CLOCK_50   ; -1.612 ; -2.128 ; Rise       ; CLOCK_50        ;
; CLOCK_50  ; CLOCK_50   ; -2.089 ; -2.218 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 0.099  ; -0.077 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.737 ; -1.232 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.099  ; -0.077 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; LED[*]    ; CLOCK_50   ; 8.515 ; 8.897 ; Rise       ; CLOCK_50                                                     ;
;  LED[0]   ; CLOCK_50   ; 6.527 ; 6.470 ; Rise       ; CLOCK_50                                                     ;
;  LED[1]   ; CLOCK_50   ; 7.154 ; 7.115 ; Rise       ; CLOCK_50                                                     ;
;  LED[2]   ; CLOCK_50   ; 6.657 ; 6.601 ; Rise       ; CLOCK_50                                                     ;
;  LED[3]   ; CLOCK_50   ; 6.756 ; 6.734 ; Rise       ; CLOCK_50                                                     ;
;  LED[4]   ; CLOCK_50   ; 7.132 ; 7.100 ; Rise       ; CLOCK_50                                                     ;
;  LED[5]   ; CLOCK_50   ; 8.515 ; 8.897 ; Rise       ; CLOCK_50                                                     ;
;  LED[7]   ; CLOCK_50   ; 8.178 ; 7.876 ; Rise       ; CLOCK_50                                                     ;
; A[*]      ; CLOCK_50   ; 9.263 ; 9.319 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  A[7]     ; CLOCK_50   ; 9.263 ; 9.319 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ; 8.632 ; 8.406 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ; 6.468 ;       ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[9]     ; CLOCK_50   ; 8.154 ; 7.949 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[11]    ; CLOCK_50   ; 8.057 ; 8.054 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[13]    ; CLOCK_50   ; 8.336 ; 8.326 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[15]    ; CLOCK_50   ; 8.632 ; 8.406 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ;       ; 6.392 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ;       ; 6.392 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; LED[*]    ; CLOCK_50   ; 6.305 ; 6.247 ; Rise       ; CLOCK_50                                                     ;
;  LED[0]   ; CLOCK_50   ; 6.305 ; 6.247 ; Rise       ; CLOCK_50                                                     ;
;  LED[1]   ; CLOCK_50   ; 6.907 ; 6.865 ; Rise       ; CLOCK_50                                                     ;
;  LED[2]   ; CLOCK_50   ; 6.429 ; 6.372 ; Rise       ; CLOCK_50                                                     ;
;  LED[3]   ; CLOCK_50   ; 6.524 ; 6.499 ; Rise       ; CLOCK_50                                                     ;
;  LED[4]   ; CLOCK_50   ; 6.888 ; 6.854 ; Rise       ; CLOCK_50                                                     ;
;  LED[5]   ; CLOCK_50   ; 8.116 ; 8.366 ; Rise       ; CLOCK_50                                                     ;
;  LED[7]   ; CLOCK_50   ; 7.968 ; 7.664 ; Rise       ; CLOCK_50                                                     ;
; A[*]      ; CLOCK_50   ; 8.803 ; 8.854 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  A[7]     ; CLOCK_50   ; 8.803 ; 8.854 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ; 6.127 ; 7.390 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ; 6.127 ;       ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[9]     ; CLOCK_50   ; 7.439 ; 7.390 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[11]    ; CLOCK_50   ; 7.464 ; 7.411 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[13]    ; CLOCK_50   ; 7.755 ; 7.549 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[15]    ; CLOCK_50   ; 7.929 ; 7.717 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ;       ; 6.051 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ;       ; 6.051 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+-------------+-----------------+--------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                   ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------+------------------------------------------------+
; 142.65 MHz  ; 100.0 MHz       ; CLOCK_50                                                     ; limit due to minimum period restriction (tmin) ;
; 1386.96 MHz ; 500.0 MHz       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                     ; 6.495 ; 0.000         ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.279 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                     ; 0.312 ; 0.000         ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+--------------------------------------------------------------+---------+---------------+
; Clock                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------+---------+---------------+
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.744   ; 0.000         ;
; CLOCK_50                                                     ; 8.739   ; 0.000         ;
; B_IN[1]                                                      ; 162.666 ; 0.000         ;
+--------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.495  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.311     ; 5.092      ;
; 7.048  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.866      ; 4.813      ;
; 7.191  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.866      ; 4.670      ;
; 7.272  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.866      ; 4.589      ;
; 7.499  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.863      ; 4.359      ;
; 7.534  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.026     ; 4.338      ;
; 7.557  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.026     ; 4.315      ;
; 7.700  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.026     ; 4.172      ;
; 8.017  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.029     ; 3.852      ;
; 8.407  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.029     ; 3.462      ;
; 8.777  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.026     ; 3.095      ;
; 8.902  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.026     ; 2.970      ;
; 9.010  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                         ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.029     ; 2.859      ;
; 9.019  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.026     ; 2.853      ;
; 9.148  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.026     ; 2.724      ;
; 9.167  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.026     ; 2.705      ;
; 9.433  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.187      ; 0.749      ;
; 9.478  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                             ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.029     ; 2.391      ;
; 13.066 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.874      ;
; 13.088 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.852      ;
; 13.188 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.752      ;
; 13.210 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.730      ;
; 13.277 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.663      ;
; 13.299 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.641      ;
; 13.492 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.445      ;
; 13.514 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.423      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[4]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[5]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[6]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[7]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.557 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[8]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.366      ;
; 15.999 ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                            ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.868      ;
; 16.238 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.338     ; 3.419      ;
; 16.523 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.420      ;
; 16.523 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.420      ;
; 16.523 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.420      ;
; 16.523 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.420      ;
; 16.523 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.420      ;
; 16.523 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.420      ;
; 16.523 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.420      ;
; 16.523 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.420      ;
; 16.631 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.309      ;
; 16.631 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.309      ;
; 16.631 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.309      ;
; 16.631 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.309      ;
; 16.631 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.309      ;
; 16.631 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.309      ;
; 16.631 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.309      ;
; 16.631 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.309      ;
; 16.634 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.652 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.291      ;
; 16.652 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.291      ;
; 16.652 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.291      ;
; 16.652 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.291      ;
; 16.652 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.291      ;
; 16.652 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.291      ;
; 16.652 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.291      ;
; 16.652 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.291      ;
; 16.723 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.217      ;
; 16.723 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.217      ;
; 16.723 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.217      ;
; 16.723 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.217      ;
; 16.723 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.217      ;
; 16.723 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.217      ;
; 16.723 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.217      ;
; 16.723 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.217      ;
; 16.754 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.186      ;
; 16.754 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.186      ;
; 16.754 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.186      ;
; 16.754 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.186      ;
; 16.754 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.186      ;
; 16.754 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.186      ;
; 16.754 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.186      ;
; 16.754 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.186      ;
; 16.763 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.177      ;
; 16.763 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.177      ;
; 16.763 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.177      ;
; 16.763 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.177      ;
; 16.763 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.177      ;
; 16.819 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.121      ;
; 16.819 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.121      ;
; 16.819 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.121      ;
; 16.819 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.121      ;
; 16.819 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.121      ;
; 16.819 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.121      ;
; 16.819 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.121      ;
; 16.819 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.121      ;
; 16.835 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[8]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.106      ;
; 16.835 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[2]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.106      ;
; 16.835 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.106      ;
; 16.835 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[7]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.106      ;
; 16.835 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[6]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.106      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 9.279 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 0.661      ;
; 9.357 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 0.583      ;
; 9.357 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 0.583      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; HEARTBEAT:sdr_heartbeat|beat                                                                                                                                                       ; HEARTBEAT:sdr_heartbeat|beat                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DEBOUNCER:freq_up|button_state                                                                                                                                                     ; DEBOUNCER:freq_up|button_state                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.RECONFIG                                                                                                         ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.RECONFIG                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.IDLE                                                                                                             ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.IDLE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                     ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DEBOUNCER:freq_down|button_state                                                                                                                                                   ; DEBOUNCER:freq_down|button_state                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.829      ;
; 0.320 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.335 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.534      ;
; 0.338 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; QUAD_DECODER:tuning_knob|b_sync[0]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|b_sync[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                     ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; QUAD_DECODER:tuning_knob|a_sync[0]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|a_sync[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state                                            ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.542      ;
; 0.346 ; lo_strobe                                                                                                                                                                          ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_UPDATE                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.357 ; pll_counter[6]                                                                                                                                                                     ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.361 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.560      ;
; 0.363 ; pll_counter[5]                                                                                                                                                                     ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.381 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.580      ;
; 0.394 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.593      ;
; 0.395 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.594      ;
; 0.399 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.598      ;
; 0.408 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.607      ;
; 0.421 ; _pll_counter[8]                                                                                                                                                                    ; lo_strobe_rdy                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.620      ;
; 0.432 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.633      ;
; 0.451 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.650      ;
; 0.452 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.651      ;
; 0.462 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.660      ;
; 0.464 ; DEBOUNCER:freq_up|button_sync_0                                                                                                                                                    ; DEBOUNCER:freq_up|button_sync_1                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.663      ;
; 0.468 ; DEBOUNCER:freq_down|button_sync_0                                                                                                                                                  ; DEBOUNCER:freq_down|button_sync_1                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.666      ;
; 0.469 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.667      ;
; 0.472 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; QUAD_DECODER:tuning_knob|b_sync[1]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|b_ff                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.672      ;
; 0.482 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.680      ;
; 0.482 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.680      ;
; 0.493 ; DEBOUNCER:freq_up|count[14]                                                                                                                                                        ; DEBOUNCER:freq_up|button_state                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.693      ;
; 0.500 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; pll_counter[5]                                                                                                                                                                     ; _pll_counter[5]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.706      ;
; 0.506 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; pll_counter[0]                                                                                                                                                                     ; _pll_counter[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.707      ;
; 0.510 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; pll_counter[8]                                                                                                                                                                     ; lo_strobe_rdy                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.710      ;
; 0.511 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; HEARTBEAT:sdr_heartbeat|counter[13]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[13]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; DEBOUNCER:freq_up|count[3]                                                                                                                                                         ; DEBOUNCER:freq_up|count[3]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DEBOUNCER:freq_up|count[13]                                                                                                                                                        ; DEBOUNCER:freq_up|count[13]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DEBOUNCER:freq_down|count[3]                                                                                                                                                       ; DEBOUNCER:freq_down|count[3]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DEBOUNCER:freq_down|count[13]                                                                                                                                                      ; DEBOUNCER:freq_down|count[13]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; HEARTBEAT:sdr_heartbeat|counter[5]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; HEARTBEAT:sdr_heartbeat|counter[11]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[11]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; HEARTBEAT:sdr_heartbeat|counter[29]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[29]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; DEBOUNCER:freq_up|count[1]                                                                                                                                                         ; DEBOUNCER:freq_up|count[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DEBOUNCER:freq_up|count[5]                                                                                                                                                         ; DEBOUNCER:freq_up|count[5]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DEBOUNCER:freq_up|count[11]                                                                                                                                                        ; DEBOUNCER:freq_up|count[11]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DEBOUNCER:freq_up|count[15]                                                                                                                                                        ; DEBOUNCER:freq_up|count[15]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DEBOUNCER:freq_down|count[1]                                                                                                                                                       ; DEBOUNCER:freq_down|count[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DEBOUNCER:freq_down|count[5]                                                                                                                                                       ; DEBOUNCER:freq_down|count[5]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DEBOUNCER:freq_down|count[11]                                                                                                                                                      ; DEBOUNCER:freq_down|count[11]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DEBOUNCER:freq_down|count[15]                                                                                                                                                      ; DEBOUNCER:freq_down|count[15]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[3] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[6]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; HEARTBEAT:sdr_heartbeat|counter[1]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; HEARTBEAT:sdr_heartbeat|counter[6]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; HEARTBEAT:sdr_heartbeat|counter[17]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[17]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; HEARTBEAT:sdr_heartbeat|counter[21]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[21]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.355 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
; 4.855 ; 5.039        ; 0.184          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 4.855 ; 5.039        ; 0.184          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
; 4.981 ; 4.981        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.981 ; 4.981        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.984 ; 4.984        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[0]|clk                                                   ;
; 4.984 ; 4.984        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[1]|clk                                                   ;
; 5.015 ; 5.015        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[0]|clk                                                   ;
; 5.015 ; 5.015        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[1]|clk                                                   ;
; 5.018 ; 5.018        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5.018 ; 5.018        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.739 ; 9.749        ; 1.010          ; High Pulse Width ; CLOCK_50 ; Fall       ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                  ;
; 9.240 ; 10.250       ; 1.010          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state                                                                   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6]                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[0]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[1]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[2]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[3]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[4]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[0]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[6]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[7]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state                                                                   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                                   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[0]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[10]                                                                                                                                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[11]                                                                                                                                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[12]                                                                                                                                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[13]                                                                                                                                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[14]                                                                                                                                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[15]                                                                                                                                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[1]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[2]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[3]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[4]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[5]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[6]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[7]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[8]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_up|count[9]                                                                                                                                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|beat                                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[0]                                                                                                                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[10]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[11]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[12]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[13]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[14]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[15]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[16]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[17]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[18]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[19]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[1]                                                                                                                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[20]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[21]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[22]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[23]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[24]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[25]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[26]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[27]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[28]                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[29]                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'B_IN[1]'                                  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 162.666 ; 166.666      ; 4.000          ; Port Rate ; B_IN[1] ; Rise       ; B_IN[1] ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; B[*]      ; CLOCK_50   ; 1.728 ; 2.167 ; Rise       ; CLOCK_50        ;
;  B[27]    ; CLOCK_50   ; 1.690 ; 2.148 ; Rise       ; CLOCK_50        ;
;  B[29]    ; CLOCK_50   ; 1.728 ; 2.167 ; Rise       ; CLOCK_50        ;
; CLOCK_50  ; CLOCK_50   ; 2.722 ; 2.932 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 0.891 ; 1.327 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 0.891 ; 1.327 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.204 ; 0.424 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; B[*]      ; CLOCK_50   ; -1.349 ; -1.791 ; Rise       ; CLOCK_50        ;
;  B[27]    ; CLOCK_50   ; -1.349 ; -1.791 ; Rise       ; CLOCK_50        ;
;  B[29]    ; CLOCK_50   ; -1.385 ; -1.809 ; Rise       ; CLOCK_50        ;
; CLOCK_50  ; CLOCK_50   ; -1.926 ; -2.120 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 0.081  ; -0.147 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.574 ; -1.008 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.081  ; -0.147 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; LED[*]    ; CLOCK_50   ; 7.475 ; 7.974 ; Rise       ; CLOCK_50                                                     ;
;  LED[0]   ; CLOCK_50   ; 5.901 ; 5.845 ; Rise       ; CLOCK_50                                                     ;
;  LED[1]   ; CLOCK_50   ; 6.477 ; 6.366 ; Rise       ; CLOCK_50                                                     ;
;  LED[2]   ; CLOCK_50   ; 6.024 ; 5.897 ; Rise       ; CLOCK_50                                                     ;
;  LED[3]   ; CLOCK_50   ; 6.112 ; 6.023 ; Rise       ; CLOCK_50                                                     ;
;  LED[4]   ; CLOCK_50   ; 6.454 ; 6.298 ; Rise       ; CLOCK_50                                                     ;
;  LED[5]   ; CLOCK_50   ; 7.475 ; 7.974 ; Rise       ; CLOCK_50                                                     ;
;  LED[7]   ; CLOCK_50   ; 7.337 ; 6.919 ; Rise       ; CLOCK_50                                                     ;
; A[*]      ; CLOCK_50   ; 8.378 ; 8.334 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  A[7]     ; CLOCK_50   ; 8.378 ; 8.334 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ; 7.756 ; 7.519 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ; 5.780 ;       ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[9]     ; CLOCK_50   ; 7.310 ; 7.110 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[11]    ; CLOCK_50   ; 7.230 ; 7.192 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[13]    ; CLOCK_50   ; 7.487 ; 7.455 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[15]    ; CLOCK_50   ; 7.756 ; 7.519 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ;       ; 5.697 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ;       ; 5.697 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; LED[*]    ; CLOCK_50   ; 5.689 ; 5.632 ; Rise       ; CLOCK_50                                                     ;
;  LED[0]   ; CLOCK_50   ; 5.689 ; 5.632 ; Rise       ; CLOCK_50                                                     ;
;  LED[1]   ; CLOCK_50   ; 6.243 ; 6.132 ; Rise       ; CLOCK_50                                                     ;
;  LED[2]   ; CLOCK_50   ; 5.807 ; 5.682 ; Rise       ; CLOCK_50                                                     ;
;  LED[3]   ; CLOCK_50   ; 5.892 ; 5.803 ; Rise       ; CLOCK_50                                                     ;
;  LED[4]   ; CLOCK_50   ; 6.222 ; 6.068 ; Rise       ; CLOCK_50                                                     ;
;  LED[5]   ; CLOCK_50   ; 7.104 ; 7.498 ; Rise       ; CLOCK_50                                                     ;
;  LED[7]   ; CLOCK_50   ; 7.136 ; 6.718 ; Rise       ; CLOCK_50                                                     ;
; A[*]      ; CLOCK_50   ; 7.953 ; 7.907 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  A[7]     ; CLOCK_50   ; 7.953 ; 7.907 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ; 5.465 ; 6.597 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ; 5.465 ;       ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[9]     ; CLOCK_50   ; 6.669 ; 6.597 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[11]    ; CLOCK_50   ; 6.689 ; 6.610 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[13]    ; CLOCK_50   ; 6.949 ; 6.756 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[15]    ; CLOCK_50   ; 7.116 ; 6.894 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ;       ; 5.383 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ;       ; 5.383 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                     ; 7.757 ; 0.000         ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.552 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                     ; 0.150 ; 0.000         ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+--------------------------------------------------------------+---------+---------------+
; Clock                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------+---------+---------------+
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.783   ; 0.000         ;
; CLOCK_50                                                     ; 8.426   ; 0.000         ;
; B_IN[1]                                                      ; 162.666 ; 0.000         ;
+--------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.757  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.102      ; 3.332      ;
; 7.859  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.102      ; 3.230      ;
; 7.899  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.102      ; 3.190      ;
; 8.046  ; CLOCK_50                                                                                                                                                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.101      ; 3.042      ;
; 8.311  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.202      ; 3.077      ;
; 8.781  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.388      ; 2.793      ;
; 8.803  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.388      ; 2.771      ;
; 8.895  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.388      ; 2.679      ;
; 9.099  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.384      ; 2.471      ;
; 9.328  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.384      ; 2.242      ;
; 9.535  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.388      ; 2.039      ;
; 9.620  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.388      ; 1.954      ;
; 9.665  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                         ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.384      ; 1.905      ;
; 9.699  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.388      ; 1.875      ;
; 9.773  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.388      ; 1.801      ;
; 9.784  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.388      ; 1.790      ;
; 9.984  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                             ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.384      ; 1.586      ;
; 10.069 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state                                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.522      ; 0.440      ;
; 15.526 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.424      ;
; 15.558 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.392      ;
; 15.616 ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                            ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.549      ;
; 15.628 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.322      ;
; 15.660 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.290      ;
; 15.668 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.282      ;
; 15.700 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.250      ;
; 15.815 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.134      ;
; 15.847 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.102      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[4]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[5]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[6]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[7]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.119 ; DEBOUNCER:freq_up|button_state                                                                                                                                                                       ; pll_counter[8]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.819      ;
; 17.792 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.162      ;
; 17.792 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.162      ;
; 17.792 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.162      ;
; 17.792 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.162      ;
; 17.792 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.162      ;
; 17.792 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.162      ;
; 17.792 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.162      ;
; 17.792 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.162      ;
; 17.829 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 1.937      ;
; 17.847 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.103      ;
; 17.847 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.103      ;
; 17.847 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.103      ;
; 17.847 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.103      ;
; 17.847 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.103      ;
; 17.866 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.088      ;
; 17.866 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.088      ;
; 17.866 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.088      ;
; 17.866 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.088      ;
; 17.866 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.088      ;
; 17.866 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.088      ;
; 17.866 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.088      ;
; 17.866 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.088      ;
; 17.921 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.029      ;
; 17.921 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.029      ;
; 17.921 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.029      ;
; 17.921 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.029      ;
; 17.921 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.029      ;
; 17.953 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.998      ;
; 17.953 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.998      ;
; 17.953 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.998      ;
; 17.953 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.998      ;
; 17.953 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.998      ;
; 17.953 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.998      ;
; 17.953 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.998      ;
; 17.953 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.998      ;
; 17.960 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.991      ;
; 17.960 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.991      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[8]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[2]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[7]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[6]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[4]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[5]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[1]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.004 ; pll_counter[6]                                                                                                                                                                                       ; _pll_counter[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.947      ;
; 18.015 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.936      ;
; 18.023 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                                   ; HEARTBEAT:sdr_heartbeat|counter[10]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.927      ;
; 18.023 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                                   ; HEARTBEAT:sdr_heartbeat|counter[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.927      ;
; 18.023 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                                   ; HEARTBEAT:sdr_heartbeat|counter[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.927      ;
; 18.027 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.924      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 9.552 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.399      ;
; 9.592 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.359      ;
; 9.592 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.359      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.477      ;
; 0.186 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.RECONFIG                                                                                                         ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.RECONFIG                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.IDLE                                                                                                             ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.IDLE                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                     ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; HEARTBEAT:sdr_heartbeat|beat                                                                                                                                                       ; HEARTBEAT:sdr_heartbeat|beat                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEBOUNCER:freq_up|button_state                                                                                                                                                     ; DEBOUNCER:freq_up|button_state                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEBOUNCER:freq_down|button_state                                                                                                                                                   ; DEBOUNCER:freq_down|button_state                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                     ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; QUAD_DECODER:tuning_knob|b_sync[0]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|b_sync[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; QUAD_DECODER:tuning_knob|a_sync[0]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|a_sync[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state                                            ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; lo_strobe                                                                                                                                                                          ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_UPDATE                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.204 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; pll_counter[6]                                                                                                                                                                     ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; pll_counter[5]                                                                                                                                                                     ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.222 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.343      ;
; 0.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.366      ;
; 0.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.366      ;
; 0.245 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.366      ;
; 0.246 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.367      ;
; 0.251 ; _pll_counter[8]                                                                                                                                                                    ; lo_strobe_rdy                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.372      ;
; 0.255 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.376      ;
; 0.258 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; DEBOUNCER:freq_up|button_sync_0                                                                                                                                                    ; DEBOUNCER:freq_up|button_sync_1                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                   ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]                                              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]                                             ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; DEBOUNCER:freq_down|button_sync_0                                                                                                                                                  ; DEBOUNCER:freq_down|button_sync_1                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; QUAD_DECODER:tuning_knob|b_sync[1]                                                                                                                                                 ; QUAD_DECODER:tuning_knob|b_ff                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.281 ; DEBOUNCER:freq_up|count[14]                                                                                                                                                        ; DEBOUNCER:freq_up|button_state                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; pll_counter[0]                                                                                                                                                                     ; _pll_counter[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; pll_counter[5]                                                                                                                                                                     ; _pll_counter[5]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.405      ;
; 0.290 ; pll_counter[8]                                                                                                                                                                     ; _pll_counter[8]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; pll_counter[8]                                                                                                                                                                     ; lo_strobe_rdy                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.412      ;
; 0.293 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state                                      ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.297 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; DEBOUNCER:freq_up|count[15]                                                                                                                                                        ; DEBOUNCER:freq_up|count[15]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; DEBOUNCER:freq_down|count[15]                                                                                                                                                      ; DEBOUNCER:freq_down|count[15]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0]                                                 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; HEARTBEAT:sdr_heartbeat|counter[5]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; HEARTBEAT:sdr_heartbeat|counter[13]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[13]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; HEARTBEAT:sdr_heartbeat|counter[31]                                                                                                                                                ; HEARTBEAT:sdr_heartbeat|counter[31]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DEBOUNCER:freq_up|count[1]                                                                                                                                                         ; DEBOUNCER:freq_up|count[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_up|count[3]                                                                                                                                                         ; DEBOUNCER:freq_up|count[3]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_up|count[5]                                                                                                                                                         ; DEBOUNCER:freq_up|count[5]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_up|count[11]                                                                                                                                                        ; DEBOUNCER:freq_up|count[11]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_up|count[13]                                                                                                                                                        ; DEBOUNCER:freq_up|count[13]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_down|count[1]                                                                                                                                                       ; DEBOUNCER:freq_down|count[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_down|count[3]                                                                                                                                                       ; DEBOUNCER:freq_down|count[3]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_down|count[5]                                                                                                                                                       ; DEBOUNCER:freq_down|count[5]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_down|count[11]                                                                                                                                                      ; DEBOUNCER:freq_down|count[11]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DEBOUNCER:freq_down|count[13]                                                                                                                                                      ; DEBOUNCER:freq_down|count[13]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                  ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; HEARTBEAT:sdr_heartbeat|counter[1]                                                                                                                                                 ; HEARTBEAT:sdr_heartbeat|counter[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.211 ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0] ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
; 4.816 ; 5.000        ; 0.184          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 4.816 ; 5.000        ; 0.184          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
; 4.995 ; 4.995        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.995 ; 4.995        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.995 ; 4.995        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[0]|clk                                                   ;
; 4.995 ; 4.995        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[1]|clk                                                   ;
; 5.004 ; 5.004        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5.004 ; 5.004        ; 0.000          ; Low Pulse Width  ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 5.004 ; 5.004        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[0]|clk                                                   ;
; 5.004 ; 5.004        ; 0.000          ; High Pulse Width ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lo_synth|quad_gen|counter[1]|clk                                                   ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                          ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.426 ; 9.436        ; 1.010          ; High Pulse Width ; CLOCK_50 ; Fall       ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|button_state                                                                                                                                                                           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|button_sync_0                                                                                                                                                                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|button_sync_1                                                                                                                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[0]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[1]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[2]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[3]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[4]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[0]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[6]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[7]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]                                                                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]                                                                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17[0]                                                                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state                                                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0]                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state                                                                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.START_RECONFIG                                                                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate.WRITE_PARAMS                                                                                                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[0]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[10]                                                                                                                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[11]                                                                                                                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[12]                                                                                                                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[13]                                                                                                                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[14]                                                                                                                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[15]                                                                                                                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[1]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[2]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[3]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[4]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[5]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[6]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[7]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[8]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DEBOUNCER:freq_down|count[9]                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|beat                                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[0]                                                                                                                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[10]                                                                                                                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[11]                                                                                                                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[12]                                                                                                                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[13]                                                                                                                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[14]                                                                                                                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[15]                                                                                                                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[16]                                                                                                                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; HEARTBEAT:sdr_heartbeat|counter[17]                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'B_IN[1]'                                  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 162.666 ; 166.666      ; 4.000          ; Port Rate ; B_IN[1] ; Rise       ; B_IN[1] ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; B[*]      ; CLOCK_50   ; 1.127 ; 1.932 ; Rise       ; CLOCK_50        ;
;  B[27]    ; CLOCK_50   ; 1.095 ; 1.902 ; Rise       ; CLOCK_50        ;
;  B[29]    ; CLOCK_50   ; 1.127 ; 1.932 ; Rise       ; CLOCK_50        ;
; CLOCK_50  ; CLOCK_50   ; 1.825 ; 2.223 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 0.609 ; 1.318 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 0.609 ; 1.318 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.167 ; 0.571 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; B[*]      ; CLOCK_50   ; -0.877 ; -1.668 ; Rise       ; CLOCK_50        ;
;  B[27]    ; CLOCK_50   ; -0.877 ; -1.668 ; Rise       ; CLOCK_50        ;
;  B[29]    ; CLOCK_50   ; -0.907 ; -1.696 ; Rise       ; CLOCK_50        ;
; CLOCK_50  ; CLOCK_50   ; -1.303 ; -1.708 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 0.016  ; -0.401 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.403 ; -1.114 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.016  ; -0.401 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; LED[*]    ; CLOCK_50   ; 5.301 ; 5.526 ; Rise       ; CLOCK_50                                                     ;
;  LED[0]   ; CLOCK_50   ; 3.839 ; 3.903 ; Rise       ; CLOCK_50                                                     ;
;  LED[1]   ; CLOCK_50   ; 4.174 ; 4.271 ; Rise       ; CLOCK_50                                                     ;
;  LED[2]   ; CLOCK_50   ; 3.869 ; 3.942 ; Rise       ; CLOCK_50                                                     ;
;  LED[3]   ; CLOCK_50   ; 3.962 ; 4.037 ; Rise       ; CLOCK_50                                                     ;
;  LED[4]   ; CLOCK_50   ; 4.131 ; 4.233 ; Rise       ; CLOCK_50                                                     ;
;  LED[5]   ; CLOCK_50   ; 5.301 ; 5.526 ; Rise       ; CLOCK_50                                                     ;
;  LED[7]   ; CLOCK_50   ; 5.113 ; 4.954 ; Rise       ; CLOCK_50                                                     ;
; A[*]      ; CLOCK_50   ; 5.460 ; 5.603 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  A[7]     ; CLOCK_50   ; 5.460 ; 5.603 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ; 5.069 ; 4.987 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ; 3.866 ;       ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[9]     ; CLOCK_50   ; 4.802 ; 4.702 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[11]    ; CLOCK_50   ; 4.736 ; 4.766 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[13]    ; CLOCK_50   ; 4.893 ; 4.937 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[15]    ; CLOCK_50   ; 5.069 ; 4.987 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ;       ; 3.843 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ;       ; 3.843 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; LED[*]    ; CLOCK_50   ; 3.706 ; 3.766 ; Rise       ; CLOCK_50                                                     ;
;  LED[0]   ; CLOCK_50   ; 3.706 ; 3.766 ; Rise       ; CLOCK_50                                                     ;
;  LED[1]   ; CLOCK_50   ; 4.028 ; 4.119 ; Rise       ; CLOCK_50                                                     ;
;  LED[2]   ; CLOCK_50   ; 3.735 ; 3.803 ; Rise       ; CLOCK_50                                                     ;
;  LED[3]   ; CLOCK_50   ; 3.825 ; 3.894 ; Rise       ; CLOCK_50                                                     ;
;  LED[4]   ; CLOCK_50   ; 3.991 ; 4.086 ; Rise       ; CLOCK_50                                                     ;
;  LED[5]   ; CLOCK_50   ; 5.076 ; 5.212 ; Rise       ; CLOCK_50                                                     ;
;  LED[7]   ; CLOCK_50   ; 4.991 ; 4.828 ; Rise       ; CLOCK_50                                                     ;
; A[*]      ; CLOCK_50   ; 5.185 ; 5.320 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  A[7]     ; CLOCK_50   ; 5.185 ; 5.320 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ; 3.662 ; 4.377 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ; 3.662 ;       ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[9]     ; CLOCK_50   ; 4.376 ; 4.377 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[11]    ; CLOCK_50   ; 4.387 ; 4.390 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[13]    ; CLOCK_50   ; 4.554 ; 4.483 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[15]    ; CLOCK_50   ; 4.652 ; 4.585 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ;       ; 3.639 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ;       ; 3.639 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+---------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; 5.937 ; 0.150 ; N/A      ; N/A     ; 4.744               ;
;  B_IN[1]                                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 162.666             ;
;  CLOCK_50                                                     ; 5.937 ; 0.150 ; N/A      ; N/A     ; 8.426               ;
;  lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.199 ; 0.187 ; N/A      ; N/A     ; 4.744               ;
; Design-wide TNS                                               ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  B_IN[1]                                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                     ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; B[*]      ; CLOCK_50   ; 1.999 ; 2.538 ; Rise       ; CLOCK_50        ;
;  B[27]    ; CLOCK_50   ; 1.957 ; 2.514 ; Rise       ; CLOCK_50        ;
;  B[29]    ; CLOCK_50   ; 1.999 ; 2.538 ; Rise       ; CLOCK_50        ;
; CLOCK_50  ; CLOCK_50   ; 2.955 ; 3.108 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 1.098 ; 1.594 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 1.098 ; 1.594 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.221 ; 0.571 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; B[*]      ; CLOCK_50   ; -0.877 ; -1.668 ; Rise       ; CLOCK_50        ;
;  B[27]    ; CLOCK_50   ; -0.877 ; -1.668 ; Rise       ; CLOCK_50        ;
;  B[29]    ; CLOCK_50   ; -0.907 ; -1.696 ; Rise       ; CLOCK_50        ;
; CLOCK_50  ; CLOCK_50   ; -1.303 ; -1.708 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 0.099  ; -0.077 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.403 ; -1.008 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.099  ; -0.077 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; LED[*]    ; CLOCK_50   ; 8.515 ; 8.897 ; Rise       ; CLOCK_50                                                     ;
;  LED[0]   ; CLOCK_50   ; 6.527 ; 6.470 ; Rise       ; CLOCK_50                                                     ;
;  LED[1]   ; CLOCK_50   ; 7.154 ; 7.115 ; Rise       ; CLOCK_50                                                     ;
;  LED[2]   ; CLOCK_50   ; 6.657 ; 6.601 ; Rise       ; CLOCK_50                                                     ;
;  LED[3]   ; CLOCK_50   ; 6.756 ; 6.734 ; Rise       ; CLOCK_50                                                     ;
;  LED[4]   ; CLOCK_50   ; 7.132 ; 7.100 ; Rise       ; CLOCK_50                                                     ;
;  LED[5]   ; CLOCK_50   ; 8.515 ; 8.897 ; Rise       ; CLOCK_50                                                     ;
;  LED[7]   ; CLOCK_50   ; 8.178 ; 7.876 ; Rise       ; CLOCK_50                                                     ;
; A[*]      ; CLOCK_50   ; 9.263 ; 9.319 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  A[7]     ; CLOCK_50   ; 9.263 ; 9.319 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ; 8.632 ; 8.406 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ; 6.468 ;       ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[9]     ; CLOCK_50   ; 8.154 ; 7.949 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[11]    ; CLOCK_50   ; 8.057 ; 8.054 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[13]    ; CLOCK_50   ; 8.336 ; 8.326 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[15]    ; CLOCK_50   ; 8.632 ; 8.406 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ;       ; 6.392 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ;       ; 6.392 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; LED[*]    ; CLOCK_50   ; 3.706 ; 3.766 ; Rise       ; CLOCK_50                                                     ;
;  LED[0]   ; CLOCK_50   ; 3.706 ; 3.766 ; Rise       ; CLOCK_50                                                     ;
;  LED[1]   ; CLOCK_50   ; 4.028 ; 4.119 ; Rise       ; CLOCK_50                                                     ;
;  LED[2]   ; CLOCK_50   ; 3.735 ; 3.803 ; Rise       ; CLOCK_50                                                     ;
;  LED[3]   ; CLOCK_50   ; 3.825 ; 3.894 ; Rise       ; CLOCK_50                                                     ;
;  LED[4]   ; CLOCK_50   ; 3.991 ; 4.086 ; Rise       ; CLOCK_50                                                     ;
;  LED[5]   ; CLOCK_50   ; 5.076 ; 5.212 ; Rise       ; CLOCK_50                                                     ;
;  LED[7]   ; CLOCK_50   ; 4.991 ; 4.828 ; Rise       ; CLOCK_50                                                     ;
; A[*]      ; CLOCK_50   ; 5.185 ; 5.320 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  A[7]     ; CLOCK_50   ; 5.185 ; 5.320 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ; 3.662 ; 4.377 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ; 3.662 ;       ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[9]     ; CLOCK_50   ; 4.376 ; 4.377 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[11]    ; CLOCK_50   ; 4.387 ; 4.390 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[13]    ; CLOCK_50   ; 4.554 ; 4.483 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[15]    ; CLOCK_50   ; 4.652 ; 4.585 ; Rise       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]      ; CLOCK_50   ;       ; 3.639 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]     ; CLOCK_50   ;       ; 3.639 ; Fall       ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin        ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[32]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[33]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[32]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[33]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; SW[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A_IN[0]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A_IN[1]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_IN[0]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_IN[1]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[16]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[17]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[18]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[19]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[20]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[21]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[22]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[23]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[24]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[26]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[27]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[28]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[29]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[30]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[31]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[32]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[33]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[16]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[17]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[18]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[19]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[20]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[21]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[22]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[23]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[24]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[25]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[26]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[28]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[30]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[31]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[32]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[33]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A[25]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[27]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B[29]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; EPCS_ASDO  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_2[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; A[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; A[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; B[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; B[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; B[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; B[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; B[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; B[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; B[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; EPCS_ASDO  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_2[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; A[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; A[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; B[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; B[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; B[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; B[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; B[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; B[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; B[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin        ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; EPCS_ASDO  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; GPIO_2[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; A[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; A[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; B[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; B[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; B[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; B[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; B[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 2826     ; 4        ; 20       ; 1        ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 2826     ; 4        ; 20       ; 1        ;
; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Wed Jan 02 21:52:08 2013
Info: Command: quartus_sta SDR_REV_A -c SDR_REV_A
Info: qsta_default_script.tcl version: #4
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDR_REV_A.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {lo_synth|dds_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]} {lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.937         0.000 CLOCK_50 
    Info (332119):     9.199         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.319         0.000 CLOCK_50 
    Info (332119):     0.357         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.747         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.736         0.000 CLOCK_50 
    Info (332119):   162.666         0.000 B_IN[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.495
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.495         0.000 CLOCK_50 
    Info (332119):     9.279         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 CLOCK_50 
    Info (332119):     0.312         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.744         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.739         0.000 CLOCK_50 
    Info (332119):   162.666         0.000 B_IN[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.757         0.000 CLOCK_50 
    Info (332119):     9.552         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.150         0.000 CLOCK_50 
    Info (332119):     0.187         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.783
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.783         0.000 lo_synth|dds_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.426         0.000 CLOCK_50 
    Info (332119):   162.666         0.000 B_IN[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file C:/Repositories/Pulsar_SDR/SDR_REV_A.sta.smsg
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Wed Jan 02 21:52:15 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in C:/Repositories/Pulsar_SDR/SDR_REV_A.sta.smsg.


