$comment Generated by Amaranth $end
$date 2025-07-26 21:02:08.187760 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # prog__ack $end
$var wire 1 $ bus__ack $end
$var wire 32 % bus__addr $end
$var wire 32 & prog__addr $end
$var wire 1 ' bus__cyc $end
$var wire 1 ( prog__cyc $end
$var wire 32 ) prog__r_data $end
$var wire 32 * bus__r_data $end
$var wire 1 + bus__stb $end
$var wire 1 , prog__stb $end
$var wire 32 - bus__w_data $end
$var wire 32 . prog__w_data $end
$var wire 1 / bus__w_en $end
$var wire 1 0 prog__w_en $end
$scope module cpu $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # prog__ack $end
$var wire 32 & prog__addr $end
$var wire 1 ( prog__cyc $end
$var wire 32 ) prog__r_data $end
$var wire 1 , prog__stb $end
$var wire 118 1 consume__data $end
$var wire 32 2 \consume__data.pc $end
$var string 1 3 \consume__data.op $end
$var wire 79 4 \consume__data.mode $end
$var wire 79 5 \consume__data.mode.arith $end
$var wire 3 6 \consume__data.mode.arith.f $end
$var wire 7 7 \consume__data.mode.arith.m $end
$var wire 32 8 \consume__data.mode.arith.s1 $end
$var wire 32 9 \consume__data.mode.arith.s2 $end
$var wire 5 : \consume__data.mode.arith.d $end
$var wire 59 ; \consume__data.mode.imm $end
$var wire 3 < \consume__data.mode.imm.f $end
$var wire 7 = \consume__data.mode.imm.m $end
$var wire 32 > \consume__data.mode.imm.s $end
$var wire 12 ? \consume__data.mode.imm.i $end
$var wire 5 @ \consume__data.mode.imm.d $end
$var wire 79 A \consume__data.mode.store $end
$var wire 3 B \consume__data.mode.store.f $end
$var wire 12 C \consume__data.mode.store.offset $end
$var wire 32 D \consume__data.mode.store.s1 $end
$var wire 32 E \consume__data.mode.store.s2 $end
$var wire 37 F \consume__data.mode.upper $end
$var wire 5 G \consume__data.mode.upper.d $end
$var wire 32 H \consume__data.mode.upper.i $end
$var wire 118 I produce__data $end
$var wire 32 J \produce__data.pc $end
$var string 1 K \produce__data.op $end
$var wire 79 L \produce__data.mode $end
$var wire 79 M \produce__data.mode.arith $end
$var wire 3 N \produce__data.mode.arith.f $end
$var wire 7 O \produce__data.mode.arith.m $end
$var wire 32 P \produce__data.mode.arith.s1 $end
$var wire 32 Q \produce__data.mode.arith.s2 $end
$var wire 5 R \produce__data.mode.arith.d $end
$var wire 59 S \produce__data.mode.imm $end
$var wire 3 T \produce__data.mode.imm.f $end
$var wire 7 U \produce__data.mode.imm.m $end
$var wire 32 V \produce__data.mode.imm.s $end
$var wire 12 W \produce__data.mode.imm.i $end
$var wire 5 X \produce__data.mode.imm.d $end
$var wire 79 Y \produce__data.mode.store $end
$var wire 3 Z \produce__data.mode.store.f $end
$var wire 12 [ \produce__data.mode.store.offset $end
$var wire 32 \ \produce__data.mode.store.s1 $end
$var wire 32 ] \produce__data.mode.store.s2 $end
$var wire 37 ^ \produce__data.mode.upper $end
$var wire 5 _ \produce__data.mode.upper.d $end
$var wire 32 ` \produce__data.mode.upper.i $end
$var wire 1 a produce__ready $end
$var wire 1 b consume__ready $end
$var wire 1 c consume__valid $end
$var wire 1 d produce__valid $end
$var wire 32 e pc $end
$var wire 1 f consume__ready$9 $end
$var wire 1 g prog_enable $end
$var wire 1 h latch $end
$var wire 64 i consume__data$13 $end
$var wire 32 j \consume__data$13.pc $end
$var string 1 k \consume__data$13.op $end
$var wire 25 l \consume__data$13.mode $end
$var wire 25 m \consume__data$13.mode.r $end
$var wire 5 n \consume__data$13.mode.r.rd $end
$var wire 3 o \consume__data$13.mode.r.f_lower $end
$var wire 5 p \consume__data$13.mode.r.rs1 $end
$var wire 5 q \consume__data$13.mode.r.rs2 $end
$var wire 7 r \consume__data$13.mode.r.f_upper $end
$var wire 25 s \consume__data$13.mode.i $end
$var wire 5 t \consume__data$13.mode.i.rd $end
$var wire 3 u \consume__data$13.mode.i.f $end
$var wire 5 v \consume__data$13.mode.i.rs $end
$var wire 12 w \consume__data$13.mode.i.imm $end
$var wire 25 x \consume__data$13.mode.u $end
$var wire 5 y \consume__data$13.mode.u.rd $end
$var wire 20 z \consume__data$13.mode.u.imm $end
$var wire 25 { \consume__data$13.mode.s $end
$var wire 5 | \consume__data$13.mode.s.imm_lower $end
$var wire 3 } \consume__data$13.mode.s.f $end
$var wire 5 ~ \consume__data$13.mode.s.rs1 $end
$var wire 5 !! \consume__data$13.mode.s.rs2 $end
$var wire 7 "! \consume__data$13.mode.s.imm_upper $end
$var wire 25 #! \consume__data$13.mode.j $end
$var wire 5 $! \consume__data$13.mode.j.rd $end
$var wire 20 %! \consume__data$13.mode.j.offset $end
$var wire 25 &! \consume__data$13.mode.b $end
$var wire 5 '! \consume__data$13.mode.b.offset_lower $end
$var wire 3 (! \consume__data$13.mode.b.f $end
$var wire 5 )! \consume__data$13.mode.b.rs1 $end
$var wire 5 *! \consume__data$13.mode.b.rs2 $end
$var wire 7 +! \consume__data$13.mode.b.offset_upper $end
$var wire 25 ,! \consume__data$13.mode.m $end
$var wire 5 -! \consume__data$13.mode.m.rd $end
$var wire 3 .! \consume__data$13.mode.m.f $end
$var wire 5 /! \consume__data$13.mode.m.rs1 $end
$var wire 5 0! \consume__data$13.mode.m.rs2 $end
$var wire 7 1! \consume__data$13.mode.m.muldiv $end
$var wire 1 2! consume__valid$15 $end
$var wire 118 3! produce__data$17 $end
$var wire 32 4! \produce__data$17.pc $end
$var string 1 5! \produce__data$17.op $end
$var wire 79 6! \produce__data$17.mode $end
$var wire 79 7! \produce__data$17.mode.arith $end
$var wire 3 8! \produce__data$17.mode.arith.f $end
$var wire 7 9! \produce__data$17.mode.arith.m $end
$var wire 32 :! \produce__data$17.mode.arith.s1 $end
$var wire 32 ;! \produce__data$17.mode.arith.s2 $end
$var wire 5 <! \produce__data$17.mode.arith.d $end
$var wire 59 =! \produce__data$17.mode.imm $end
$var wire 3 >! \produce__data$17.mode.imm.f $end
$var wire 7 ?! \produce__data$17.mode.imm.m $end
$var wire 32 @! \produce__data$17.mode.imm.s $end
$var wire 12 A! \produce__data$17.mode.imm.i $end
$var wire 5 B! \produce__data$17.mode.imm.d $end
$var wire 79 C! \produce__data$17.mode.store $end
$var wire 3 D! \produce__data$17.mode.store.f $end
$var wire 12 E! \produce__data$17.mode.store.offset $end
$var wire 32 F! \produce__data$17.mode.store.s1 $end
$var wire 32 G! \produce__data$17.mode.store.s2 $end
$var wire 37 H! \produce__data$17.mode.upper $end
$var wire 5 I! \produce__data$17.mode.upper.d $end
$var wire 32 J! \produce__data$17.mode.upper.i $end
$var wire 32 K! consume__s1 $end
$var wire 32 L! consume__s2 $end
$var string 1 M! consume__function $end
$var wire 7 N! consume__mode $end
$var wire 5 O! consume__d $end
$var wire 1 P! consume__valid$23 $end
$var wire 1 Q! produce__valid$24 $end
$var wire 1 R! produce__ready$25 $end
$var wire 32 S! bus__addr $end
$var wire 32 T! bus__w_data $end
$var wire 1 U! bus__w_en $end
$var wire 1 V! bus__stb $end
$var wire 1 W! bus__cyc $end
$var wire 1 X! bus__ack $end
$var wire 2 Y! size $end
$var wire 5 Z! write__addr $end
$var wire 37 [! produce__data$34 $end
$var wire 5 \! \produce__data$34.d $end
$var wire 32 ]! \produce__data$34.value $end
$var wire 32 ^! write__w_data $end
$var wire 1 _! write__w_en $end
$var wire 1 `! write__stb $end
$var wire 1 a! produce__valid$38 $end
$var wire 1 b! write__cyc $end
$var wire 1 c! produce__ready$40 $end
$var wire 1 d! write__ack $end
$var string 1 e! write_route $end
$var wire 37 f! consume__data$43 $end
$var wire 5 g! \consume__data$43.d $end
$var wire 32 h! \consume__data$43.value $end
$var wire 32 i! produce__value $end
$var wire 5 j! produce__d $end
$var wire 1 k! consume__valid$46 $end
$var wire 1 l! produce__valid$47 $end
$var wire 1 m! consume__ready$48 $end
$scope module alu $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 K! consume__s1 $end
$var wire 32 L! consume__s2 $end
$var string 1 M! consume__function $end
$var wire 7 N! consume__mode $end
$var wire 5 O! consume__d $end
$var wire 1 P! consume__valid $end
$var wire 32 i! produce__value $end
$var wire 5 j! produce__d $end
$var wire 1 l! produce__valid $end
$var wire 1 4# produce__error $end
$upscope $end
$scope module decode $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 118 I produce__data $end
$var wire 32 J \produce__data.pc $end
$var string 1 K \produce__data.op $end
$var wire 79 L \produce__data.mode $end
$var wire 79 M \produce__data.mode.arith $end
$var wire 3 N \produce__data.mode.arith.f $end
$var wire 7 O \produce__data.mode.arith.m $end
$var wire 32 P \produce__data.mode.arith.s1 $end
$var wire 32 Q \produce__data.mode.arith.s2 $end
$var wire 5 R \produce__data.mode.arith.d $end
$var wire 59 S \produce__data.mode.imm $end
$var wire 3 T \produce__data.mode.imm.f $end
$var wire 7 U \produce__data.mode.imm.m $end
$var wire 32 V \produce__data.mode.imm.s $end
$var wire 12 W \produce__data.mode.imm.i $end
$var wire 5 X \produce__data.mode.imm.d $end
$var wire 79 Y \produce__data.mode.store $end
$var wire 3 Z \produce__data.mode.store.f $end
$var wire 12 [ \produce__data.mode.store.offset $end
$var wire 32 \ \produce__data.mode.store.s1 $end
$var wire 32 ] \produce__data.mode.store.s2 $end
$var wire 37 ^ \produce__data.mode.upper $end
$var wire 5 _ \produce__data.mode.upper.d $end
$var wire 32 ` \produce__data.mode.upper.i $end
$var wire 1 a produce__ready $end
$var wire 1 d produce__valid $end
$var wire 1 f consume__ready $end
$var wire 64 i consume__data $end
$var wire 32 j \consume__data.pc $end
$var string 1 k \consume__data.op $end
$var wire 25 l \consume__data.mode $end
$var wire 25 m \consume__data.mode.r $end
$var wire 5 n \consume__data.mode.r.rd $end
$var wire 3 o \consume__data.mode.r.f_lower $end
$var wire 5 p \consume__data.mode.r.rs1 $end
$var wire 5 q \consume__data.mode.r.rs2 $end
$var wire 7 r \consume__data.mode.r.f_upper $end
$var wire 25 s \consume__data.mode.i $end
$var wire 5 t \consume__data.mode.i.rd $end
$var wire 3 u \consume__data.mode.i.f $end
$var wire 5 v \consume__data.mode.i.rs $end
$var wire 12 w \consume__data.mode.i.imm $end
$var wire 25 x \consume__data.mode.u $end
$var wire 5 y \consume__data.mode.u.rd $end
$var wire 20 z \consume__data.mode.u.imm $end
$var wire 25 { \consume__data.mode.s $end
$var wire 5 | \consume__data.mode.s.imm_lower $end
$var wire 3 } \consume__data.mode.s.f $end
$var wire 5 ~ \consume__data.mode.s.rs1 $end
$var wire 5 !! \consume__data.mode.s.rs2 $end
$var wire 7 "! \consume__data.mode.s.imm_upper $end
$var wire 25 #! \consume__data.mode.j $end
$var wire 5 $! \consume__data.mode.j.rd $end
$var wire 20 %! \consume__data.mode.j.offset $end
$var wire 25 &! \consume__data.mode.b $end
$var wire 5 '! \consume__data.mode.b.offset_lower $end
$var wire 3 (! \consume__data.mode.b.f $end
$var wire 5 )! \consume__data.mode.b.rs1 $end
$var wire 5 *! \consume__data.mode.b.rs2 $end
$var wire 7 +! \consume__data.mode.b.offset_upper $end
$var wire 25 ,! \consume__data.mode.m $end
$var wire 5 -! \consume__data.mode.m.rd $end
$var wire 3 .! \consume__data.mode.m.f $end
$var wire 5 /! \consume__data.mode.m.rs1 $end
$var wire 5 0! \consume__data.mode.m.rs2 $end
$var wire 7 1! \consume__data.mode.m.muldiv $end
$var wire 1 2! consume__valid $end
$var wire 5 Z! write__addr $end
$var wire 32 ^! write__w_data $end
$var wire 1 _! write__w_en $end
$var wire 1 `! write__stb $end
$var wire 1 b! write__cyc $end
$var wire 1 d! write__ack $end
$var wire 5 n! r_rd $end
$var wire 1 o! r_valid $end
$var wire 1 p! reg_write $end
$var wire 1 q! register_ready $end
$var wire 1 r! error_flag $end
$var wire 32 s! rs1__r_data $end
$var wire 32 t! rs2__r_data $end
$var wire 1 u! error__cyc $end
$var wire 1 v! error__stb $end
$var wire 1 w! error__w_en $end
$var wire 32 x! error__w_data $end
$var wire 5 y! rs1__addr $end
$var wire 5 z! rs2__addr $end
$var wire 2 {! num_regs $end
$var wire 1 |! rs1__cyc $end
$var wire 1 }! rs1__stb $end
$var wire 1 ~! rs1__ack $end
$var wire 1 !" rs2__cyc $end
$var wire 1 "" rs2__stb $end
$var wire 1 #" rs2__ack $end
$var wire 5 $" rd__addr $end
$var wire 1 %" rd__cyc $end
$var wire 1 &" rd__stb $end
$var wire 32 '" rd__w_data $end
$var wire 1 (" rd__w_en $end
$var wire 32 )" debug__r_data $end
$var wire 32 *" rd__r_data $end
$var wire 1 +" rd__ack $end
$var wire 5 ," debug__addr $end
$var wire 1 -" debug__cyc $end
$var wire 1 ." debug__stb $end
$var wire 32 /" debug__w_data $end
$var wire 1 0" debug__w_en $end
$var wire 1 1" debug__ack $end
$scope module reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 n! r_rd$3 $end
$var wire 1 o! r_valid$1 $end
$var wire 32 s! rs1__r_data $end
$var wire 32 t! rs2__r_data $end
$var wire 5 y! rs1__addr $end
$var wire 5 z! rs2__addr $end
$var wire 1 ~! rs1__ack $end
$var wire 1 #" rs2__ack $end
$var wire 5 $" rd__addr $end
$var wire 1 %" rd__cyc $end
$var wire 1 &" rd__stb $end
$var wire 32 '" rd__w_data $end
$var wire 1 (" rd__w_en $end
$var wire 32 *" rd__r_data $end
$var wire 1 +" rd__ack $end
$var wire 1 2" r_valid $end
$var wire 5 3" r_rd $end
$var wire 5 4" r_rs1 $end
$var wire 5 5" r_rs2 $end
$var wire 32 6" r00 $end
$var wire 32 7" r01 $end
$var wire 32 8" r02 $end
$var wire 32 9" r03 $end
$var wire 32 :" r04 $end
$var wire 32 ;" r05 $end
$var wire 32 <" r06 $end
$var wire 32 =" r07 $end
$var wire 32 >" r08 $end
$var wire 32 ?" r09 $end
$var wire 32 @" r0A $end
$var wire 32 A" r0B $end
$var wire 32 B" r0C $end
$var wire 32 C" r0D $end
$var wire 32 D" r0E $end
$var wire 32 E" r0F $end
$var wire 32 F" r10 $end
$var wire 32 G" r11 $end
$var wire 32 H" r12 $end
$var wire 32 I" r13 $end
$var wire 32 J" r14 $end
$var wire 32 K" r15 $end
$var wire 32 L" r16 $end
$var wire 32 M" r17 $end
$var wire 32 N" r18 $end
$var wire 32 O" r19 $end
$var wire 32 P" r1A $end
$var wire 32 Q" r1B $end
$var wire 32 R" r1C $end
$var wire 32 S" r1D $end
$var wire 32 T" r1E $end
$var wire 32 U" r1F $end
$var wire 1 V" r_ok1 $end
$var wire 1 W" r_ok2 $end
$var wire 1 X" w_valid $end
$var wire 5 Y" w_rd $end
$scope module mask $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 2" r_valid $end
$var wire 5 3" r_rd $end
$var wire 5 4" r_rs1 $end
$var wire 5 5" r_rs2 $end
$var wire 1 V" r_ok1 $end
$var wire 1 W" r_ok2 $end
$var wire 1 X" w_valid $end
$var wire 5 Y" w_rd $end
$var wire 1 Z" r1_ok $end
$var wire 32 [" reg_mask $end
$var wire 1 \" r2_ok $end
$var wire 32 ]" set_mask $end
$var wire 32 ^" clear_mask $end
$upscope $end
$upscope $end
$upscope $end
$scope module decode_buffer $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 118 1 consume__data $end
$var wire 32 2 \consume__data.pc $end
$var string 1 3 \consume__data.op $end
$var wire 79 4 \consume__data.mode $end
$var wire 79 5 \consume__data.mode.arith $end
$var wire 3 6 \consume__data.mode.arith.f $end
$var wire 7 7 \consume__data.mode.arith.m $end
$var wire 32 8 \consume__data.mode.arith.s1 $end
$var wire 32 9 \consume__data.mode.arith.s2 $end
$var wire 5 : \consume__data.mode.arith.d $end
$var wire 59 ; \consume__data.mode.imm $end
$var wire 3 < \consume__data.mode.imm.f $end
$var wire 7 = \consume__data.mode.imm.m $end
$var wire 32 > \consume__data.mode.imm.s $end
$var wire 12 ? \consume__data.mode.imm.i $end
$var wire 5 @ \consume__data.mode.imm.d $end
$var wire 79 A \consume__data.mode.store $end
$var wire 3 B \consume__data.mode.store.f $end
$var wire 12 C \consume__data.mode.store.offset $end
$var wire 32 D \consume__data.mode.store.s1 $end
$var wire 32 E \consume__data.mode.store.s2 $end
$var wire 37 F \consume__data.mode.upper $end
$var wire 5 G \consume__data.mode.upper.d $end
$var wire 32 H \consume__data.mode.upper.i $end
$var wire 1 b consume__ready $end
$var wire 1 c consume__valid $end
$var wire 118 3! produce__data $end
$var wire 32 4! \produce__data.pc $end
$var string 1 5! \produce__data.op $end
$var wire 79 6! \produce__data.mode $end
$var wire 79 7! \produce__data.mode.arith $end
$var wire 3 8! \produce__data.mode.arith.f $end
$var wire 7 9! \produce__data.mode.arith.m $end
$var wire 32 :! \produce__data.mode.arith.s1 $end
$var wire 32 ;! \produce__data.mode.arith.s2 $end
$var wire 5 <! \produce__data.mode.arith.d $end
$var wire 59 =! \produce__data.mode.imm $end
$var wire 3 >! \produce__data.mode.imm.f $end
$var wire 7 ?! \produce__data.mode.imm.m $end
$var wire 32 @! \produce__data.mode.imm.s $end
$var wire 12 A! \produce__data.mode.imm.i $end
$var wire 5 B! \produce__data.mode.imm.d $end
$var wire 79 C! \produce__data.mode.store $end
$var wire 3 D! \produce__data.mode.store.f $end
$var wire 12 E! \produce__data.mode.store.offset $end
$var wire 32 F! \produce__data.mode.store.s1 $end
$var wire 32 G! \produce__data.mode.store.s2 $end
$var wire 37 H! \produce__data.mode.upper $end
$var wire 5 I! \produce__data.mode.upper.d $end
$var wire 32 J! \produce__data.mode.upper.i $end
$var wire 1 Q! produce__valid $end
$var wire 1 R! produce__ready $end
$var wire 1 _" produce_select $end
$var wire 1 `" select $end
$var wire 118 a" c0 $end
$var wire 32 b" \c0.pc $end
$var string 1 c" \c0.op $end
$var wire 79 d" \c0.mode $end
$var wire 79 e" \c0.mode.arith $end
$var wire 3 f" \c0.mode.arith.f $end
$var wire 7 g" \c0.mode.arith.m $end
$var wire 32 h" \c0.mode.arith.s1 $end
$var wire 32 i" \c0.mode.arith.s2 $end
$var wire 5 j" \c0.mode.arith.d $end
$var wire 59 k" \c0.mode.imm $end
$var wire 3 l" \c0.mode.imm.f $end
$var wire 7 m" \c0.mode.imm.m $end
$var wire 32 n" \c0.mode.imm.s $end
$var wire 12 o" \c0.mode.imm.i $end
$var wire 5 p" \c0.mode.imm.d $end
$var wire 79 q" \c0.mode.store $end
$var wire 3 r" \c0.mode.store.f $end
$var wire 12 s" \c0.mode.store.offset $end
$var wire 32 t" \c0.mode.store.s1 $end
$var wire 32 u" \c0.mode.store.s2 $end
$var wire 37 v" \c0.mode.upper $end
$var wire 5 w" \c0.mode.upper.d $end
$var wire 32 x" \c0.mode.upper.i $end
$var wire 118 y" c1 $end
$var wire 32 z" \c1.pc $end
$var string 1 {" \c1.op $end
$var wire 79 |" \c1.mode $end
$var wire 79 }" \c1.mode.arith $end
$var wire 3 ~" \c1.mode.arith.f $end
$var wire 7 !# \c1.mode.arith.m $end
$var wire 32 "# \c1.mode.arith.s1 $end
$var wire 32 ## \c1.mode.arith.s2 $end
$var wire 5 $# \c1.mode.arith.d $end
$var wire 59 %# \c1.mode.imm $end
$var wire 3 &# \c1.mode.imm.f $end
$var wire 7 '# \c1.mode.imm.m $end
$var wire 32 (# \c1.mode.imm.s $end
$var wire 12 )# \c1.mode.imm.i $end
$var wire 5 *# \c1.mode.imm.d $end
$var wire 79 +# \c1.mode.store $end
$var wire 3 ,# \c1.mode.store.f $end
$var wire 12 -# \c1.mode.store.offset $end
$var wire 32 .# \c1.mode.store.s1 $end
$var wire 32 /# \c1.mode.store.s2 $end
$var wire 37 0# \c1.mode.upper $end
$var wire 5 1# \c1.mode.upper.d $end
$var wire 32 2# \c1.mode.upper.i $end
$var wire 2 3# cache_ready $end
$upscope $end
$scope module write_buffer $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 37 [! produce__data $end
$var wire 5 \! \produce__data.d $end
$var wire 32 ]! \produce__data.value $end
$var wire 1 a! produce__valid $end
$var wire 1 c! produce__ready $end
$var wire 37 f! consume__data $end
$var wire 5 g! \consume__data.d $end
$var wire 32 h! \consume__data.value $end
$var wire 1 k! consume__valid $end
$var wire 1 m! consume__ready $end
$var wire 1 5# produce_select $end
$var wire 1 6# select $end
$var wire 37 7# c0 $end
$var wire 5 8# \c0.d $end
$var wire 32 9# \c0.value $end
$var wire 37 :# c1 $end
$var wire 5 ;# \c1.d $end
$var wire 32 <# \c1.value $end
$var wire 2 =# cache_ready $end
$upscope $end
$upscope $end
$scope module ram $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ bus__ack $end
$var wire 32 % bus__addr $end
$var wire 1 ' bus__cyc $end
$var wire 32 * bus__r_data $end
$var wire 1 + bus__stb $end
$var wire 32 - bus__w_data $end
$var wire 1 / bus__w_en $end
$var wire 1 ># write_port__en $end
$var wire 8 ?# write_port__addr $end
$var wire 8 @# read_port__addr $end
$var wire 1 A# write_ok $end
$var wire 1 B# read_ok $end
$var wire 32 C# read_port__data $end
$var wire 32 D# write_port__data $end
$var wire 32 E# \mem[0] $end
$var wire 32 F# \mem[1] $end
$var wire 32 G# \mem[2] $end
$var wire 32 H# \mem[3] $end
$var wire 32 I# \mem[4] $end
$var wire 32 J# \mem[5] $end
$var wire 32 K# \mem[6] $end
$var wire 32 L# \mem[7] $end
$var wire 32 M# \mem[8] $end
$var wire 32 N# \mem[9] $end
$var wire 32 O# \mem[10] $end
$var wire 32 P# \mem[11] $end
$var wire 32 Q# \mem[12] $end
$var wire 32 R# \mem[13] $end
$var wire 32 S# \mem[14] $end
$var wire 32 T# \mem[15] $end
$var wire 32 U# \mem[16] $end
$var wire 32 V# \mem[17] $end
$var wire 32 W# \mem[18] $end
$var wire 32 X# \mem[19] $end
$var wire 32 Y# \mem[20] $end
$var wire 32 Z# \mem[21] $end
$var wire 32 [# \mem[22] $end
$var wire 32 \# \mem[23] $end
$var wire 32 ]# \mem[24] $end
$var wire 32 ^# \mem[25] $end
$var wire 32 _# \mem[26] $end
$var wire 32 `# \mem[27] $end
$var wire 32 a# \mem[28] $end
$var wire 32 b# \mem[29] $end
$var wire 32 c# \mem[30] $end
$var wire 32 d# \mem[31] $end
$var wire 32 e# \mem[32] $end
$var wire 32 f# \mem[33] $end
$var wire 32 g# \mem[34] $end
$var wire 32 h# \mem[35] $end
$var wire 32 i# \mem[36] $end
$var wire 32 j# \mem[37] $end
$var wire 32 k# \mem[38] $end
$var wire 32 l# \mem[39] $end
$var wire 32 m# \mem[40] $end
$var wire 32 n# \mem[41] $end
$var wire 32 o# \mem[42] $end
$var wire 32 p# \mem[43] $end
$var wire 32 q# \mem[44] $end
$var wire 32 r# \mem[45] $end
$var wire 32 s# \mem[46] $end
$var wire 32 t# \mem[47] $end
$var wire 32 u# \mem[48] $end
$var wire 32 v# \mem[49] $end
$var wire 32 w# \mem[50] $end
$var wire 32 x# \mem[51] $end
$var wire 32 y# \mem[52] $end
$var wire 32 z# \mem[53] $end
$var wire 32 {# \mem[54] $end
$var wire 32 |# \mem[55] $end
$var wire 32 }# \mem[56] $end
$var wire 32 ~# \mem[57] $end
$var wire 32 !$ \mem[58] $end
$var wire 32 "$ \mem[59] $end
$var wire 32 #$ \mem[60] $end
$var wire 32 $$ \mem[61] $end
$var wire 32 %$ \mem[62] $end
$var wire 32 &$ \mem[63] $end
$var wire 32 '$ \mem[64] $end
$var wire 32 ($ \mem[65] $end
$var wire 32 )$ \mem[66] $end
$var wire 32 *$ \mem[67] $end
$var wire 32 +$ \mem[68] $end
$var wire 32 ,$ \mem[69] $end
$var wire 32 -$ \mem[70] $end
$var wire 32 .$ \mem[71] $end
$var wire 32 /$ \mem[72] $end
$var wire 32 0$ \mem[73] $end
$var wire 32 1$ \mem[74] $end
$var wire 32 2$ \mem[75] $end
$var wire 32 3$ \mem[76] $end
$var wire 32 4$ \mem[77] $end
$var wire 32 5$ \mem[78] $end
$var wire 32 6$ \mem[79] $end
$var wire 32 7$ \mem[80] $end
$var wire 32 8$ \mem[81] $end
$var wire 32 9$ \mem[82] $end
$var wire 32 :$ \mem[83] $end
$var wire 32 ;$ \mem[84] $end
$var wire 32 <$ \mem[85] $end
$var wire 32 =$ \mem[86] $end
$var wire 32 >$ \mem[87] $end
$var wire 32 ?$ \mem[88] $end
$var wire 32 @$ \mem[89] $end
$var wire 32 A$ \mem[90] $end
$var wire 32 B$ \mem[91] $end
$var wire 32 C$ \mem[92] $end
$var wire 32 D$ \mem[93] $end
$var wire 32 E$ \mem[94] $end
$var wire 32 F$ \mem[95] $end
$var wire 32 G$ \mem[96] $end
$var wire 32 H$ \mem[97] $end
$var wire 32 I$ \mem[98] $end
$var wire 32 J$ \mem[99] $end
$var wire 32 K$ \mem[100] $end
$var wire 32 L$ \mem[101] $end
$var wire 32 M$ \mem[102] $end
$var wire 32 N$ \mem[103] $end
$var wire 32 O$ \mem[104] $end
$var wire 32 P$ \mem[105] $end
$var wire 32 Q$ \mem[106] $end
$var wire 32 R$ \mem[107] $end
$var wire 32 S$ \mem[108] $end
$var wire 32 T$ \mem[109] $end
$var wire 32 U$ \mem[110] $end
$var wire 32 V$ \mem[111] $end
$var wire 32 W$ \mem[112] $end
$var wire 32 X$ \mem[113] $end
$var wire 32 Y$ \mem[114] $end
$var wire 32 Z$ \mem[115] $end
$var wire 32 [$ \mem[116] $end
$var wire 32 \$ \mem[117] $end
$var wire 32 ]$ \mem[118] $end
$var wire 32 ^$ \mem[119] $end
$var wire 32 _$ \mem[120] $end
$var wire 32 `$ \mem[121] $end
$var wire 32 a$ \mem[122] $end
$var wire 32 b$ \mem[123] $end
$var wire 32 c$ \mem[124] $end
$var wire 32 d$ \mem[125] $end
$var wire 32 e$ \mem[126] $end
$var wire 32 f$ \mem[127] $end
$var wire 32 g$ \mem[128] $end
$var wire 32 h$ \mem[129] $end
$var wire 32 i$ \mem[130] $end
$var wire 32 j$ \mem[131] $end
$var wire 32 k$ \mem[132] $end
$var wire 32 l$ \mem[133] $end
$var wire 32 m$ \mem[134] $end
$var wire 32 n$ \mem[135] $end
$var wire 32 o$ \mem[136] $end
$var wire 32 p$ \mem[137] $end
$var wire 32 q$ \mem[138] $end
$var wire 32 r$ \mem[139] $end
$var wire 32 s$ \mem[140] $end
$var wire 32 t$ \mem[141] $end
$var wire 32 u$ \mem[142] $end
$var wire 32 v$ \mem[143] $end
$var wire 32 w$ \mem[144] $end
$var wire 32 x$ \mem[145] $end
$var wire 32 y$ \mem[146] $end
$var wire 32 z$ \mem[147] $end
$var wire 32 {$ \mem[148] $end
$var wire 32 |$ \mem[149] $end
$var wire 32 }$ \mem[150] $end
$var wire 32 ~$ \mem[151] $end
$var wire 32 !% \mem[152] $end
$var wire 32 "% \mem[153] $end
$var wire 32 #% \mem[154] $end
$var wire 32 $% \mem[155] $end
$var wire 32 %% \mem[156] $end
$var wire 32 &% \mem[157] $end
$var wire 32 '% \mem[158] $end
$var wire 32 (% \mem[159] $end
$var wire 32 )% \mem[160] $end
$var wire 32 *% \mem[161] $end
$var wire 32 +% \mem[162] $end
$var wire 32 ,% \mem[163] $end
$var wire 32 -% \mem[164] $end
$var wire 32 .% \mem[165] $end
$var wire 32 /% \mem[166] $end
$var wire 32 0% \mem[167] $end
$var wire 32 1% \mem[168] $end
$var wire 32 2% \mem[169] $end
$var wire 32 3% \mem[170] $end
$var wire 32 4% \mem[171] $end
$var wire 32 5% \mem[172] $end
$var wire 32 6% \mem[173] $end
$var wire 32 7% \mem[174] $end
$var wire 32 8% \mem[175] $end
$var wire 32 9% \mem[176] $end
$var wire 32 :% \mem[177] $end
$var wire 32 ;% \mem[178] $end
$var wire 32 <% \mem[179] $end
$var wire 32 =% \mem[180] $end
$var wire 32 >% \mem[181] $end
$var wire 32 ?% \mem[182] $end
$var wire 32 @% \mem[183] $end
$var wire 32 A% \mem[184] $end
$var wire 32 B% \mem[185] $end
$var wire 32 C% \mem[186] $end
$var wire 32 D% \mem[187] $end
$var wire 32 E% \mem[188] $end
$var wire 32 F% \mem[189] $end
$var wire 32 G% \mem[190] $end
$var wire 32 H% \mem[191] $end
$var wire 32 I% \mem[192] $end
$var wire 32 J% \mem[193] $end
$var wire 32 K% \mem[194] $end
$var wire 32 L% \mem[195] $end
$var wire 32 M% \mem[196] $end
$var wire 32 N% \mem[197] $end
$var wire 32 O% \mem[198] $end
$var wire 32 P% \mem[199] $end
$var wire 32 Q% \mem[200] $end
$var wire 32 R% \mem[201] $end
$var wire 32 S% \mem[202] $end
$var wire 32 T% \mem[203] $end
$var wire 32 U% \mem[204] $end
$var wire 32 V% \mem[205] $end
$var wire 32 W% \mem[206] $end
$var wire 32 X% \mem[207] $end
$var wire 32 Y% \mem[208] $end
$var wire 32 Z% \mem[209] $end
$var wire 32 [% \mem[210] $end
$var wire 32 \% \mem[211] $end
$var wire 32 ]% \mem[212] $end
$var wire 32 ^% \mem[213] $end
$var wire 32 _% \mem[214] $end
$var wire 32 `% \mem[215] $end
$var wire 32 a% \mem[216] $end
$var wire 32 b% \mem[217] $end
$var wire 32 c% \mem[218] $end
$var wire 32 d% \mem[219] $end
$var wire 32 e% \mem[220] $end
$var wire 32 f% \mem[221] $end
$var wire 32 g% \mem[222] $end
$var wire 32 h% \mem[223] $end
$var wire 32 i% \mem[224] $end
$var wire 32 j% \mem[225] $end
$var wire 32 k% \mem[226] $end
$var wire 32 l% \mem[227] $end
$var wire 32 m% \mem[228] $end
$var wire 32 n% \mem[229] $end
$var wire 32 o% \mem[230] $end
$var wire 32 p% \mem[231] $end
$var wire 32 q% \mem[232] $end
$var wire 32 r% \mem[233] $end
$var wire 32 s% \mem[234] $end
$var wire 32 t% \mem[235] $end
$var wire 32 u% \mem[236] $end
$var wire 32 v% \mem[237] $end
$var wire 32 w% \mem[238] $end
$var wire 32 x% \mem[239] $end
$var wire 32 y% \mem[240] $end
$var wire 32 z% \mem[241] $end
$var wire 32 {% \mem[242] $end
$var wire 32 |% \mem[243] $end
$var wire 32 }% \mem[244] $end
$var wire 32 ~% \mem[245] $end
$var wire 32 !& \mem[246] $end
$var wire 32 "& \mem[247] $end
$var wire 32 #& \mem[248] $end
$var wire 32 $& \mem[249] $end
$var wire 32 %& \mem[250] $end
$var wire 32 && \mem[251] $end
$var wire 32 '& \mem[252] $end
$var wire 32 (& \mem[253] $end
$var wire 32 )& \mem[254] $end
$var wire 32 *& \mem[255] $end
$scope module mem $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 ># write_port__en $end
$var wire 8 ?# write_port__addr $end
$var wire 8 @# read_port__addr $end
$var wire 32 C# read_port__data $end
$var wire 32 D# write_port__data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
b0 %
b0 &
1'
1(
b111000000010011 )
b111000000010011 *
1+
1,
b0 -
b0 .
0/
00
b111001001100000000000000000000000000000000 1
b0 2
sARITHIMM 3
b111 4
b111 5
b111 6
b0 7
b0 8
b0 9
b0 :
b111 ;
b111 <
b0 =
b0 >
b0 ?
b0 @
b111 A
b111 B
b0 C
b0 D
b0 E
b111 F
b111 G
b0 H
b111001001100000000000000000000000000000000 I
b0 J
sARITHIMM K
b111 L
b111 M
b111 N
b0 O
b0 P
b0 Q
b0 R
b111 S
b111 T
b0 U
b0 V
b0 W
b0 X
b111 Y
b111 Z
b0 [
b0 \
b0 ]
b111 ^
b111 _
b0 `
1a
1b
1c
1d
b0 e
1f
1g
0h
b11100000001001100000000000000000000000000000000 i
b0 j
sARITHIMM k
b11100000 l
b11100000 m
b0 n
b111 o
b0 p
b0 q
b0 r
b11100000 s
b0 t
b111 u
b0 v
b0 w
b11100000 x
b0 y
b111 z
b11100000 {
b0 |
b111 }
b0 ~
b0 !!
b0 "!
b11100000 #!
b0 $!
b111 %!
b11100000 &!
b0 '!
b111 (!
b0 )!
b0 *!
b0 +!
b11100000 ,!
b0 -!
b111 .!
b0 /!
b0 0!
b0 1!
12!
b0 3!
b0 4!
s[unknown] 5!
b0 6!
b0 7!
b0 8!
b0 9!
b0 :!
b0 ;!
b0 <!
b0 =!
b0 >!
b0 ?!
b0 @!
b0 A!
b0 B!
b0 C!
b0 D!
b0 E!
b0 F!
b0 G!
b0 H!
b0 I!
b0 J!
b0 K!
b0 L!
sADDSUB M!
b0 N!
b0 O!
0P!
0Q!
0R!
b0 S!
b0 T!
0U!
0V!
0W!
0X!
b0 Y!
b0 Z!
b0 [!
b0 \!
b0 ]!
b0 ^!
1_!
0`!
0a!
0b!
0c!
0d!
sNONE e!
b0 f!
b0 g!
b0 h!
b0 i!
b0 j!
0k!
0l!
1m!
b0 n!
1o!
1p!
1q!
0r!
b0 s!
b0 t!
0u!
0v!
0w!
b0 x!
b0 y!
b0 z!
b1 {!
1|!
1}!
1~!
0!"
0""
1#"
b0 $"
0%"
0&"
b0 '"
1("
b0 )"
b0 *"
0+"
b0 ,"
0-"
0."
b0 /"
00"
01"
12"
b0 3"
b0 4"
b0 5"
b0 6"
b0 7"
b0 8"
b0 9"
b0 :"
b0 ;"
b0 <"
b0 ="
b0 >"
b0 ?"
b0 @"
b0 A"
b0 B"
b0 C"
b0 D"
b0 E"
b0 F"
b0 G"
b0 H"
b0 I"
b0 J"
b0 K"
b0 L"
b0 M"
b0 N"
b0 O"
b0 P"
b0 Q"
b0 R"
b0 S"
b0 T"
b0 U"
1V"
1W"
0X"
b0 Y"
1Z"
b0 ["
1\"
b1 ]"
b11111111111111111111111111111111 ^"
1_"
0`"
b0 a"
b0 b"
s[unknown] c"
b0 d"
b0 e"
b0 f"
b0 g"
b0 h"
b0 i"
b0 j"
b0 k"
b0 l"
b0 m"
b0 n"
b0 o"
b0 p"
b0 q"
b0 r"
b0 s"
b0 t"
b0 u"
b0 v"
b0 w"
b0 x"
b0 y"
b0 z"
s[unknown] {"
b0 |"
b0 }"
b0 ~"
b0 !#
b0 "#
b0 ##
b0 $#
b0 %#
b0 &#
b0 '#
b0 (#
b0 )#
b0 *#
b0 +#
b0 ,#
b0 -#
b0 .#
b0 /#
b0 0#
b0 1#
b0 2#
b11 3#
04#
15#
06#
b0 7#
b0 8#
b0 9#
b0 :#
b0 ;#
b0 <#
b11 =#
0>#
b0 ?#
b0 @#
0A#
1B#
b111000000010011 C#
b0 D#
b111000000010011 E#
b110000000000000011101111 F#
b101100000000000000010011 G#
b110100000000000000010011 H#
b10111000100010011 I#
b10010000000100011 J#
b100010010001000100011 K#
b0 L#
b0 M#
b0 N#
b0 O#
b0 P#
b0 Q#
b0 R#
b0 S#
b0 T#
b0 U#
b0 V#
b0 W#
b0 X#
b0 Y#
b0 Z#
b0 [#
b0 \#
b0 ]#
b0 ^#
b0 _#
b0 `#
b0 a#
b0 b#
b0 c#
b0 d#
b0 e#
b0 f#
b0 g#
b0 h#
b0 i#
b0 j#
b0 k#
b0 l#
b0 m#
b0 n#
b0 o#
b0 p#
b0 q#
b0 r#
b0 s#
b0 t#
b0 u#
b0 v#
b0 w#
b0 x#
b0 y#
b0 z#
b0 {#
b0 |#
b0 }#
b0 ~#
b0 !$
b0 "$
b0 #$
b0 $$
b0 %$
b0 &$
b0 '$
b0 ($
b0 )$
b0 *$
b0 +$
b0 ,$
b0 -$
b0 .$
b0 /$
b0 0$
b0 1$
b0 2$
b0 3$
b0 4$
b0 5$
b0 6$
b0 7$
b0 8$
b0 9$
b0 :$
b0 ;$
b0 <$
b0 =$
b0 >$
b0 ?$
b0 @$
b0 A$
b0 B$
b0 C$
b0 D$
b0 E$
b0 F$
b0 G$
b0 H$
b0 I$
b0 J$
b0 K$
b0 L$
b0 M$
b0 N$
b0 O$
b0 P$
b0 Q$
b0 R$
b0 S$
b0 T$
b0 U$
b0 V$
b0 W$
b0 X$
b0 Y$
b0 Z$
b0 [$
b0 \$
b0 ]$
b0 ^$
b0 _$
b0 `$
b0 a$
b0 b$
b0 c$
b0 d$
b0 e$
b0 f$
b0 g$
b0 h$
b0 i$
b0 j$
b0 k$
b0 l$
b0 m$
b0 n$
b0 o$
b0 p$
b0 q$
b0 r$
b0 s$
b0 t$
b0 u$
b0 v$
b0 w$
b0 x$
b0 y$
b0 z$
b0 {$
b0 |$
b0 }$
b0 ~$
b0 !%
b0 "%
b0 #%
b0 $%
b0 %%
b0 &%
b0 '%
b0 (%
b0 )%
b0 *%
b0 +%
b0 ,%
b0 -%
b0 .%
b0 /%
b0 0%
b0 1%
b0 2%
b0 3%
b0 4%
b0 5%
b0 6%
b0 7%
b0 8%
b0 9%
b0 :%
b0 ;%
b0 <%
b0 =%
b0 >%
b0 ?%
b0 @%
b0 A%
b0 B%
b0 C%
b0 D%
b0 E%
b0 F%
b0 G%
b0 H%
b0 I%
b0 J%
b0 K%
b0 L%
b0 M%
b0 N%
b0 O%
b0 P%
b0 Q%
b0 R%
b0 S%
b0 T%
b0 U%
b0 V%
b0 W%
b0 X%
b0 Y%
b0 Z%
b0 [%
b0 \%
b0 ]%
b0 ^%
b0 _%
b0 `%
b0 a%
b0 b%
b0 c%
b0 d%
b0 e%
b0 f%
b0 g%
b0 h%
b0 i%
b0 j%
b0 k%
b0 l%
b0 m%
b0 n%
b0 o%
b0 p%
b0 q%
b0 r%
b0 s%
b0 t%
b0 u%
b0 v%
b0 w%
b0 x%
b0 y%
b0 z%
b0 {%
b0 |%
b0 }%
b0 ~%
b0 !&
b0 "&
b0 #&
b0 $&
b0 %&
b0 &&
b0 '&
b0 (&
b0 )&
b0 *&
$end
#5000000
1!
b1 ["
1`"
b100 e
b10 3#
b111001001100000000000000000000000000000000 a"
sARITHIMM c"
b111 d"
b111 e"
b111 f"
b111 k"
b111 l"
b111 q"
b111 r"
b111 v"
b111 w"
0\"
0_"
b11100000001001100000000000000000000000000000100 i
b100 j
1Q!
0Z"
b100 &
0V"
b100 %
b111001001100000000000000000000000000000000 3!
sARITHIMM 5!
b111 6!
b111 7!
b111 8!
b111 =!
b111 >!
b111 C!
b111 D!
b111 H!
b111 I!
0W"
b111001001100000000000000000000000000000100 I
b100 J
sAND M!
sALU e!
b111001001100000000000000000000000000000100 1
b100 2
0~!
b1 @#
1R!
b1 ?#
1P!
0#"
b110000000000000011101111 C#
0q!
b110000000000000011101111 *
0d
0f
0,
0(
0c
b110000000000000011101111 )
0o!
0'
02"
0+
b11000000000000001110111100000000000000000000000000000100 i
sJAL k
b11000000000000001 l
b11000000000000001 m
b1 n
b0 o
b1100 q
b11000000000000001 s
b1 t
b0 u
b1100 w
b11000000000000001 x
b1 y
b110000000000 z
b11000000000000001 {
b1 |
b0 }
b1100 !!
b11000000000000001 #!
b1 $!
b110000000000 %!
b11000000000000001 &!
b1 '!
b0 (!
b1100 *!
b11000000000000001 ,!
b1 -!
b0 .!
b1100 0!
1u!
b1100 z!
b1101111 x!
0B#
0p!
1w!
b0 {!
b110111100000000000000000000000000000100 I
sJAL K
b0 L
b0 M
b0 N
b0 S
b0 T
b0 Y
b0 Z
b0 ^
b0 _
b0 ]"
1r!
b1 n!
1v!
b110111100000000000000000000000000000100 1
sJAL 3
b0 4
b0 5
b0 6
b0 ;
b0 <
b0 A
b0 B
b0 F
b0 G
0$
1q!
0("
b1100 5"
0|!
b1 3"
0}!
0#
1\"
02!
1W"
1#"
#10000000
0!
#15000000
1!
1l!
b11 3#
1k!
0Q!
0P!
#20000000
0!
#25000000
1!
b10 =#
16#
0l!
1a!
05#
0k!
1b!
1`!
#30000000
0!
#35000000
1!
#40000000
0!
#45000000
1!
#50000000
0!
#55000000
1!
#60000000
0!
#65000000
1!
#70000000
0!
#75000000
1!
#80000000
0!
#85000000
1!
#90000000
0!
#95000000
1!
#100000000
0!
#105000000
1!
#110000000
0!
#115000000
1!
#120000000
0!
#125000000
1!
#130000000
0!
#135000000
1!
#140000000
0!
#145000000
1!
#150000000
0!
#155000000
1!
#160000000
0!
#165000000
1!
#170000000
0!
#175000000
1!
#180000000
0!
#185000000
1!
#190000000
0!
#195000000
1!
#200000000
0!
#205000000
1!
#210000000
0!
#215000000
1!
#220000000
0!
#225000000
1!
#230000000
0!
#235000000
1!
#240000000
0!
#245000000
1!
#250000000
0!
#255000000
1!
#260000000
0!
#265000000
1!
#270000000
0!
#275000000
1!
#280000000
0!
#285000000
1!
#290000000
0!
#295000000
1!
#300000000
0!
#305000000
1!
#310000000
0!
#315000000
1!
#320000000
0!
#325000000
1!
#330000000
0!
#335000000
1!
#340000000
0!
#345000000
1!
#350000000
0!
#355000000
1!
#360000000
0!
#365000000
1!
#370000000
0!
#375000000
1!
#380000000
0!
#385000000
1!
#390000000
0!
#395000000
1!
#400000000
0!
#405000000
1!
#410000000
0!
#415000000
1!
#420000000
0!
#425000000
1!
#430000000
0!
#435000000
1!
#440000000
0!
#445000000
1!
#450000000
0!
#455000000
1!
#460000000
0!
#465000000
1!
#470000000
0!
#475000000
1!
#480000000
0!
#485000000
1!
#490000000
0!
#495000000
1!
#500000000
0!
#505000000
1!
#510000000
0!
#515000000
1!
#520000000
0!
#525000000
1!
#530000000
0!
#535000000
1!
#540000000
0!
#545000000
1!
#550000000
0!
#555000000
1!
#560000000
0!
#565000000
1!
#570000000
0!
#575000000
1!
#580000000
0!
#585000000
1!
#590000000
0!
#595000000
1!
#600000000
0!
#605000000
1!
#610000000
0!
#615000000
1!
#620000000
0!
#625000000
1!
#630000000
0!
#635000000
1!
#640000000
0!
#645000000
1!
#650000000
0!
#655000000
1!
#660000000
0!
#665000000
1!
#670000000
0!
#675000000
1!
#680000000
0!
#685000000
1!
#690000000
0!
#695000000
1!
#700000000
0!
#705000000
1!
#710000000
0!
#715000000
1!
#720000000
0!
#725000000
1!
#730000000
0!
#735000000
1!
#740000000
0!
#745000000
1!
#750000000
0!
#755000000
1!
#760000000
0!
#765000000
1!
#770000000
0!
#775000000
1!
#780000000
0!
#785000000
1!
#790000000
0!
#795000000
1!
#800000000
0!
#805000000
1!
#810000000
0!
#815000000
1!
#820000000
0!
#825000000
1!
#830000000
0!
#835000000
1!
#840000000
0!
#845000000
1!
#850000000
0!
#855000000
1!
#860000000
0!
#865000000
1!
#870000000
0!
#875000000
1!
#880000000
0!
#885000000
1!
#890000000
0!
#895000000
1!
#900000000
0!
#905000000
1!
#910000000
0!
#915000000
1!
#920000000
0!
#925000000
1!
#930000000
0!
#935000000
1!
#940000000
0!
#945000000
1!
#950000000
0!
#955000000
1!
#960000000
0!
#965000000
1!
#970000000
0!
#975000000
1!
#980000000
0!
#985000000
1!
#990000000
0!
#995000000
1!
#1000000000
