//
// File created by:  irun
// Do not modify this file
//
-VFILE
/usr/cad/umc018/Verilog/umc18_neg.v
-DEFINE
GATE
