# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Proyecto_Exp2_SINSUNDADA.srcs/sources_1/new/SAW.v" \
"../../../../Proyecto_Exp2_SINSUNDADA.srcs/sources_1/new/div_saw.v" \
"../../../../Proyecto_Exp2_SINSUNDADA.srcs/sim_1/new/testbench_clkmgmt.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
