[{"DBLP title": "Framework for quantifying and managing accuracy in stochastic circuit design.", "DBLP authors": ["Florian Neugebauer", "Ilia Polian", "John P. Hayes"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926949", "OA papers": [{"PaperId": "https://openalex.org/W2612910926", "PaperTitle": "Framework for quantifying and managing accuracy in stochastic circuit design", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Passau": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Florian Neugebauer", "Ilia Polian", "John P. Hayes"]}]}, {"DBLP title": "Energy-efficient approximate multiplier design using bit significance-driven logic compression.", "DBLP authors": ["Issa Qiqieh", "Rishad A. Shafik", "Ghaith Tarawneh", "Danil Sokolov", "Alex Yakovlev"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926950", "OA papers": [{"PaperId": "https://openalex.org/W2560114385", "PaperTitle": "Energy-efficient approximate multiplier design using bit significance-driven logic compression", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Newcastle University": 5.0}, "Authors": ["Issa Qiqieh", "Rishad Shafik", "Ghaith Tarawneh", "Danil Sokolov", "Alex Yakovlev"]}]}, {"DBLP title": "Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing.", "DBLP authors": ["Vincent T. Lee", "Armin Alaghi", "John P. Hayes", "Visvesh Sathe", "Luis Ceze"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926951", "OA papers": [{"PaperId": "https://openalex.org/W2963671426", "PaperTitle": "Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing", "Year": 2017, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Washington": 4.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Vincent H.L. Lee", "Armin Alaghi", "John P. Hayes", "Visvesh S. Sathe", "Luis Ceze"]}]}, {"DBLP title": "Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar.", "DBLP authors": ["Lerong Chen", "Jiawen Li", "Yiran Chen", "Qiuping Deng", "Jiyuan Shen", "Xiaoyao Liang", "Li Jiang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926952", "OA papers": [{"PaperId": "https://openalex.org/W2612375349", "PaperTitle": "Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar", "Year": 2017, "CitationCount": 109, "EstimatedCitation": 109, "Affiliations": {"Shanghai Jiao Tong University": 5.0, "University of Pittsburgh": 1.0, "AbMax AntibodyChina (China)": 1.0}, "Authors": ["Lingyan Chen", "Jiawen Li", "Yi Chen", "Qiuping Deng", "Jiyuan Shen", "Xiaoyao Liang", "Li Jun Jiang"]}]}, {"DBLP title": "Shared last-level cache management for GPGPUs with hybrid main memory.", "DBLP authors": ["Guan Wang", "Xiaojun Cai", "Lei Ju", "Chuanqi Zang", "Mengying Zhao", "Zhiping Jia"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926953", "OA papers": [{"PaperId": "https://openalex.org/W2612865073", "PaperTitle": "Shared last-level cache management for GPGPUs with hybrid main memory", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shandong University of Science and Technology": 6.0}, "Authors": ["Guan Wang", "Xiaojun Cai", "Lei Ju", "Chuan-qi Zang", "Mengying Zhao", "Zhiping Jia"]}]}, {"DBLP title": "Effective cache bank placement for GPUs.", "DBLP authors": ["Mohammad Sadrosadati", "Amirhossein Mirhosseini", "Shahin Roozkhosh", "Hazhir Bakhishi", "Hamid Sarbazi-Azad"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926954", "OA papers": [{"PaperId": "https://openalex.org/W2613509467", "PaperTitle": "Effective cache bank placement for GPUs", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Sharif University of Technology": 4.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Mohammad Sadrosadati", "Amirhossein Mirhosseini", "Shahin Roozkhosh", "Hazhir Bakhishi", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores.", "DBLP authors": ["Arun Subramaniyan", "Semeen Rehman", "Muhammad Shafique", "Akash Kumar", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926955", "OA papers": [{"PaperId": "https://openalex.org/W2612565054", "PaperTitle": "Soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0, "TU Dresden": 2.0, "TU Wien": 1.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Arun Karthi Subramaniyan", "Semeen Rehman", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"]}]}, {"DBLP title": "GATSim: Abstract timing simulation of GPUs.", "DBLP authors": ["Kishore Punniyamurthy", "Behzad Boroujerdian", "Andreas Gerstlauer"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926956", "OA papers": [{"PaperId": "https://openalex.org/W2612541187", "PaperTitle": "GATSim: Abstract timing simulation of GPUs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Kishore Punniyamurthy", "Behzad Boroujerdian", "Andreas Gerstlauer"]}]}, {"DBLP title": "MeSAP: A fast analytic power model for DRAM memories.", "DBLP authors": ["Sandeep Poddar", "Rik Jongerius", "Leandro Fiorin", "Giovanni Mariani", "Gero Dittmann", "Andreea Anghel", "Henk Corporaal"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926957", "OA papers": [{"PaperId": "https://openalex.org/W2612658166", "PaperTitle": "MeSAP: A fast analytic power model for DRAM memories", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM (Netherlands)": 4.0, "IBM Research - Zurich": 2.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Sandeep Poddar", "Rik Jongerius", "Leandro Fiorin", "Giovanni Mariani", "Gero Dittmann", "Andreea Anghel", "Henk Corporaal"]}]}, {"DBLP title": "AFEC: An analytical framework for evaluating cache performance in out-of-order processors.", "DBLP authors": ["Kecheng Ji", "Ming Ling", "Qin Wang", "Longxing Shi", "Jianping Pan"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926958", "OA papers": [{"PaperId": "https://openalex.org/W2613067490", "PaperTitle": "AFEC: An analytical framework for evaluating cache performance in out-of-order processors", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Southeast University": 4.0, "University of Victoria": 1.0}, "Authors": ["Kecheng Ji", "Ming Ling", "Aiqin Wang", "Longxing Shi", "Jianping Pan"]}]}, {"DBLP title": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip: An analytic approach.", "DBLP authors": ["Sadia Moriam", "Gerhard P. Fettweis"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926959", "OA papers": [{"PaperId": "https://openalex.org/W2613374736", "PaperTitle": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip: An analytic approach", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Dep. of Electrical Engineering and Information Technology / Vodafone Chair Mobile Communication Systems": 2.0}, "Authors": ["Sadia Moriam", "Gerhard Fettweis"]}]}, {"DBLP title": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "DBLP authors": ["Zana Ghaderi", "Ayed Alqahtani", "Nader Bagherzadeh"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926960", "OA papers": [{"PaperId": "https://openalex.org/W2613974288", "PaperTitle": "Online monitoring and adaptive routing for aging mitigation in NoCs", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Zana Ghaderi", "Ayed Alqahtani", "Nader Bagherzadeh"]}]}, {"DBLP title": "eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor.", "DBLP authors": ["Siddhartha", "Nachiket Kapre"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926961", "OA papers": [{"PaperId": "https://openalex.org/W2612472790", "PaperTitle": "eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 1.0, "University of Waterloo": 1.0}, "Authors": ["Siddhartha", "Nachiket Kapre"]}]}, {"DBLP title": "On the limits of machine learning-based test: A calibrated mixed-signal system case study.", "DBLP authors": ["Manuel J. Barragan", "Gildas L\u00e9ger", "Antonio J. Gin\u00e9s", "Eduardo J. Peral\u00edas", "Adoraci\u00f3n Rueda"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926962", "OA papers": [{"PaperId": "https://openalex.org/W2599923142", "PaperTitle": "On the limits of machine learning-based test: A calibrated mixed-signal system case study", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Manuel J. Barragan", "Gildas Leger", "Angels Gin\u00e8s", "Eduardo Peralias", "Adoraci\u00f3n Rueda"]}]}, {"DBLP title": "An extension of Cohn's sensitivity theorem to mismatch analysis of 1-port resistor networks.", "DBLP authors": ["Sebastien Cliquennois"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926963", "OA papers": [{"PaperId": "https://openalex.org/W2613424569", "PaperTitle": "An extension of Cohn's sensitivity theorem to mismatch analysis of 1-port resistor networks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (France)": 1.0}, "Authors": ["S. Cliquennois"]}]}, {"DBLP title": "Testing microfluidic Fully Programmable Valve Arrays (FPVAs).", "DBLP authors": ["Chunfeng Liu", "Bing Li", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926964", "OA papers": [{"PaperId": "https://openalex.org/W2613742119", "PaperTitle": "Testing microfluidic Fully Programmable Valve Arrays (FPVAs)", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Institute of Automation": 1.5, "Technical University of Munich": 1.5, "Indian Statistical Institute": 1.0, "Duke University": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Chun-Feng Liu", "Bing Li", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "HARPA: Tackling physically induced performance variability.", "DBLP authors": ["Nikolaos Zompakis", "Michail Noltsis", "Lorena Ndreu", "Zacharias Hadjilambrou", "Panayiotis Englezakis", "Panagiota Nikolaou", "Antoni Portero", "Simone Libutti", "Giuseppe Massari", "Federico Sassi", "Alessandro Bacchini", "Chrysostomos Nicopoulos", "Yiannakis Sazeides", "Radim Vavr\u00edk", "Martin Golasowski", "Jiri Sevc\u00edk", "V\u00edt Vondr\u00e1k", "Francky Catthoor", "William Fornaciari", "Dimitrios Soudris"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926965", "OA papers": [{"PaperId": "https://openalex.org/W2612615472", "PaperTitle": "HARPA: Tackling physically induced performance variability", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"MicroLab-ECE-NTUA, Greece": 3.0, "University of Cyprus": 6.0, "IT4Innovations, National Supercomputing Center, the Czech Republic": 5.0, "Politecnico di Milano": 3.0, "Camlin Italy s.r.l., Italy": 2.0, "Imec": 1.0}, "Authors": ["Nikolaos Zompakis", "Michail Noltsis", "Lorena Ndreu", "Zacharias Hadjilambrou", "Panagiotis Englezakis", "Panagiota Nikolaou", "Antoni Portero", "Simone Libutti", "Giuseppe Massari", "Federico Sassi", "Alessandro Melo Bacchini", "Chrysostomos Nicopoulos", "Yiannakis Sazeides", "Radim Vavrik", "Martin Golasowski", "Jiri Sevcik", "V\u00edt Vondr\u00e1k", "Francky Catthoor", "William Fornaciari", "Dimitrios Soudris"]}]}, {"DBLP title": "Dynamic software randomisation: Lessons learnec from an aerospace case study.", "DBLP authors": ["Fabrice Cros", "Leonidas Kosmidis", "Franck Wartel", "David Morales", "Jaume Abella", "Ian Broster", "Francisco J. Cazorla"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926966", "OA papers": [{"PaperId": "https://openalex.org/W2613470986", "PaperTitle": "Dynamic software randomisation: Lessons learnec from an aerospace case study", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Airbus (France)": 2.0, "Barcelona Supercomputing Center": 4.0, "Rapita Systems (United Kingdom)": 1.0}, "Authors": ["Fabrice Cros", "Leonidas Kosmidis", "Franck Wartel", "David L.S. Morales", "Jaume Abella", "Ian Broster", "Francisco J. Cazorla"]}]}, {"DBLP title": "READEX: Linking two ends of the computing continuum to improve energy-efficiency in dynamic applications.", "DBLP authors": ["Per Gunnar Kjeldsberg", "Andreas Gocht", "Michael Gerndt", "Lubomir Riha", "Joseph Schuchart", "Umbreen Sabir Mian"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926967", "OA papers": [{"PaperId": "https://openalex.org/W2612394488", "PaperTitle": "READEX: Linking two ends of the computing continuum to improve energy-efficiency in dynamic applications", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Norwegian University of Science and Technology": 1.0, "TU Dresden": 2.0, "Technical University of Munich": 1.0, "IT4Innovations, Ostrava, Czech Republic": 1.0, "University of Stuttgart": 1.0}, "Authors": ["Per Gunnar Kjeldsberg", "Andreas Gocht", "Michael Gerndt", "Lubomir Riha", "Joseph Schuchart", "Umbreen Sabir Mian"]}]}, {"DBLP title": "BASTION: Board and SoC test instrumentation for ageing and no failure found.", "DBLP authors": ["Artur Jutman", "Christophe Lotz", "Erik Larsson", "Matteo Sonza Reorda", "Maksim Jenihhin", "Jaan Raik", "Hans G. Kerkhoff", "Rene Krenz-Baath", "Piet Engelke"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926968", "OA papers": [{"PaperId": "https://openalex.org/W2613498509", "PaperTitle": "BASTION: Board and SoC test instrumentation for ageing and no failure found", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Testonica, Estonia": 1.0, "Aster Technologies, France#TAB#": 1.0, "Lund University": 1.0, "Polytechnic University of Turin": 1.0, "Tallinn Technical University, Estonia": 2.0, "University of Twente": 1.0, "Hamm-Lippstadt University of Applied Sciences": 1.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Artur Jutman", "Christophe Lotz", "Erik G. Larsson", "Matteo Sonza Reorda", "Maksim Jenihhin", "Jaan Raik", "Hans G. Kerkhoff", "Rene Krenz-Baath", "P. Engelke"]}]}, {"DBLP title": "RETHINK big: European roadmap for hardware anc networking optimizations for big data.", "DBLP authors": ["Gina Alioto", "Paul M. Carpenter", "Adri\u00e1n Cristal", "Osman S. Unsal", "Marcus Leich", "Christophe Avare"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926969", "OA papers": [{"PaperId": "https://openalex.org/W2612133008", "PaperTitle": "RETHINK big: European roadmap for hardware anc networking optimizations for big data", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Barcelona Supercomputing Center": 4.0, "Technical University of Berlin": 1.0, "Thales (France)": 1.0}, "Authors": ["Gina Alioto", "Paul A. Carpenter", "Adrian Cristal", "Osman Unsal", "M. Leich", "Christophe Avare"]}]}, {"DBLP title": "Energy-quality scalable adaptive VLSI circuits and systems beyond approximate computing.", "DBLP authors": ["Massimo Alioto"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926970", "OA papers": [{"PaperId": "https://openalex.org/W2613883010", "PaperTitle": "Energy-quality scalable adaptive VLSI circuits and systems beyond approximate computing", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"National University of Singapore": 1.0}, "Authors": ["Massimo Alioto"]}]}, {"DBLP title": "Beyond-CMOS non-Boolean logic benchmarking: Insights and future directions.", "DBLP authors": ["Chenyun Pan", "Azad Naeemi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926971", "OA papers": [{"PaperId": "https://openalex.org/W2613161998", "PaperTitle": "Beyond-CMOS non-Boolean logic benchmarking: Insights and future directions", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Chenyun Pan", "Azad Naeemi"]}]}, {"DBLP title": "Understanding the design of IBM neurosynaptic system and its tradeoffs: A user perspective.", "DBLP authors": ["Hsin-Pai Cheng", "Wei Wen", "Chunpeng Wu", "Sicheng Li", "Hai Helen Li", "Yiran Chen"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926972", "OA papers": [{"PaperId": "https://openalex.org/W2612701173", "PaperTitle": "Understanding the design of IBM neurosynaptic system and its tradeoffs: A user perspective", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Pittsburgh": 6.0}, "Authors": ["Hsin-Pai Cheng", "Wei Wen", "Chunpeng Wu", "Sicheng Li", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "Cellular neural network friendly convolutional neural networks - CNNs with CNNs.", "DBLP authors": ["Andr\u00e1s Horv\u00e1th", "Michael Hillmer", "Qiuwen Lou", "Xiaobo Sharon Hu", "Michael T. Niemier"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926973", "OA papers": [{"PaperId": "https://openalex.org/W2612915522", "PaperTitle": "Cellular neural network friendly convolutional neural networks \u2014 CNNs with CNNs", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"P\u00e1zm\u00e1ny P\u00e9ter Catholic University": 1.0, "University of Notre Dame": 4.0}, "Authors": ["Andr\u00e1s Horv\u00e1th", "Michael P. Hillmer", "Qiuwen Lou", "Xiaobo Sharon Hu", "Michael Niemier"]}]}, {"DBLP title": "Algebraic fault analysis of SHA-3.", "DBLP authors": ["Pei Luo", "Konstantinos Athanasiou", "Yunsi Fei", "Thomas Wahl"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926974", "OA papers": [{"PaperId": "https://openalex.org/W2612869109", "PaperTitle": "Algebraic fault analysis of SHA-3", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northeastern University": 4.0}, "Authors": ["Pei Luo", "Konstantinos Athanasiou", "Yunsi Fei", "Thomas I. Wahl"]}]}, {"DBLP title": "Evaluating coherence-exploiting hardware Trojan.", "DBLP authors": ["Minsu Kim", "Sunhee Kong", "Boeui Hong", "Lei Xu", "Weidong Shi", "Taeweon Suh"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926975", "OA papers": [{"PaperId": "https://openalex.org/W2613917512", "PaperTitle": "Evaluating coherence-exploiting hardware Trojan", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea University": 4.0, "University of Houston": 2.0}, "Authors": ["Min-su Kim", "Sunhee Kong", "Boeui Hong", "Lei Xu", "Weidong Shi", "Taeweon Suh"]}]}, {"DBLP title": "Hardware Trojan detection based on correlated path delays in defiance of variations with spatial correlations.", "DBLP authors": ["Fatma Nur Esirci", "Alp Arslan Bayrakci"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926976", "OA papers": [{"PaperId": "https://openalex.org/W2613438915", "PaperTitle": "Hardware Trojan detection based on correlated path delays in defiance of variations with spatial correlations", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Gebze Technical University": 2.0}, "Authors": ["Fatma Nur Esirci", "Alp Arslan Bayrakci"]}]}, {"DBLP title": "Malware detection using machine learning based analysis of virtual memory access patterns.", "DBLP authors": ["Zhixing Xu", "Sayak Ray", "Pramod Subramanyan", "Sharad Malik"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926977", "OA papers": [{"PaperId": "https://openalex.org/W2612449038", "PaperTitle": "Malware detection using machine learning based analysis of virtual memory access patterns", "Year": 2017, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Princeton University": 3.0, "Intel (United Kingdom)": 1.0}, "Authors": ["Zhixing Xu", "Sayak Ray", "Pramod Subramanyan", "Sharad Malik"]}]}, {"DBLP title": "Optimizing temperature guardbands.", "DBLP authors": ["Hussam Amrouch", "Behnam Khaleghi", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926978", "OA papers": [{"PaperId": "https://openalex.org/W2613754741", "PaperTitle": "Optimizing temperature guardbands", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Sharif University of Technology": 1.0}, "Authors": ["Hussam Amrouch", "Behnam Khaleghi", "Jorg Henkel"]}]}, {"DBLP title": "The hidden cost of functional approximation against careful data sizing - A case study.", "DBLP authors": ["Benjamin Barrois", "Olivier Sentieys", "Daniel M\u00e9nard"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926979", "OA papers": [{"PaperId": "https://openalex.org/W2567480418", "PaperTitle": "The hidden cost of functional approximation against careful data sizing \u2014 A case study", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0, "Institut National des Sciences Appliqu\u00e9es de Rennes": 1.0}, "Authors": ["Benjamin Barrois", "Olivier Sentieys", "Daniel Menard"]}]}, {"DBLP title": "High-level synthesis of approximate hardware under joint precision and voltage scaling.", "DBLP authors": ["Seogoo Lee", "Lizy K. John", "Andreas Gerstlauer"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926980", "OA papers": [{"PaperId": "https://openalex.org/W2613817144", "PaperTitle": "High-level synthesis of approximate hardware under joint precision and voltage scaling", "Year": 2017, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Seogoo Lee", "Lizy K. John", "Andreas Gerstlauer"]}]}, {"DBLP title": "Approximate computing for spiking neural networks.", "DBLP authors": ["Sanchari Sen", "Swagath Venkataramani", "Anand Raghunathan"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926981", "OA papers": [{"PaperId": "https://openalex.org/W2612662066", "PaperTitle": "Approximate computing for spiking neural networks", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0}, "Authors": ["Sanchari Sen", "Swagath Venkataramani", "Anand Raghunathan"]}]}, {"DBLP title": "Adaptive weight compression for memory-efficient neural networks.", "DBLP authors": ["Jong Hwan Ko", "Duckhwan Kim", "Taesik Na", "Jaeha Kung", "Saibal Mukhopadhyay"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926982", "OA papers": [{"PaperId": "https://openalex.org/W2613543507", "PaperTitle": "Adaptive weight compression for memory-efficient neural networks", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Jong Min Ko", "Duck-Hwan Kim", "Taesik Na", "Jaeha Kung", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Fast, low power evaluation of elementary functions using radial basis function networks.", "DBLP authors": ["Parami Wijesinghe", "Chamika M. Liyanagedera", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926984", "OA papers": [{"PaperId": "https://openalex.org/W2612515977", "PaperTitle": "Fast, low power evaluation of elementary functions using radial basis function networks", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Parami Wijesinghe", "Chamika Liyanagedera", "Kaushik Roy"]}]}, {"DBLP title": "Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "DBLP authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926985", "OA papers": [{"PaperId": "https://openalex.org/W2613221640", "PaperTitle": "Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0}, "Authors": ["Biswajit Bhowmik", "Jantindra Kumar Deka", "Santosh Biswas"]}]}, {"DBLP title": "Recovery-aware proactive TSV repair for electromigration in 3D ICs.", "DBLP authors": ["Shengcheng Wang", "Hengyang Zhao", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926986", "OA papers": [{"PaperId": "https://openalex.org/W2612022394", "PaperTitle": "Recovery-aware proactive TSV repair for electromigration in 3D ICs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "University of California, Riverside": 2.0}, "Authors": ["Shengcheng Wang", "Hongyang Zhao", "Sheldon X.-D. Tan", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Near-optimal metastability-containing sorting networks.", "DBLP authors": ["Johannes Bund", "Christoph Lenzen", "Moti Medina"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926987", "OA papers": [{"PaperId": "https://openalex.org/W4237800845", "PaperTitle": "Near-optimal metastability-containing sorting networks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Johannes Bund", "Christoph Lenzen", "Moti Medina"]}]}, {"DBLP title": "The concept of unschedulability core for optimizing priority assignment in real-time systems.", "DBLP authors": ["Yecheng Zhao", "Haibo Zeng"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926988", "OA papers": [{"PaperId": "https://openalex.org/W2612908633", "PaperTitle": "The concept of unschedulability core for optimizing priority assignment in real-time systems", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Yecheng Zhao", "Haibo Zeng"]}]}, {"DBLP title": "Utilization difference based partitioned scheduling of mixed-criticality systems.", "DBLP authors": ["Saravanan Ramanathan", "Arvind Easwaran"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926989", "OA papers": [{"PaperId": "https://openalex.org/W3101640649", "PaperTitle": "Utilization difference based partitioned scheduling of mixed-criticality systems", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Saravanan Ramanathan", "Arvind Easwaran"]}]}, {"DBLP title": "Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches.", "DBLP authors": ["Leo Hatvani", "Reinder J. Bril", "Sebastian Altmeyer"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926990", "OA papers": [{"PaperId": "https://openalex.org/W2613992228", "PaperTitle": "Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Eindhoven University of Technology": 2.0, "University of Amsterdam (UvA), The Netherlands": 1.0}, "Authors": ["Leo Hatvani", "Reinder J. Bril", "Sebastian Altmeyer"]}]}, {"DBLP title": "Structural design optimization for deep convolutional neural networks using stochastic computing.", "DBLP authors": ["Zhe Li", "Ao Ren", "Ji Li", "Qinru Qiu", "Bo Yuan", "Jeffrey Draper", "Yanzhi Wang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926991", "OA papers": [{"PaperId": "https://openalex.org/W2612565436", "PaperTitle": "Structural design optimization for deep convolutional neural networks using stochastic computing", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Syracuse University": 4.0, "University of Southern California": 1.0, "City University of New York": 1.0, "Information Sciences Institute, Marina del Rey, USA#TAB#": 1.0}, "Authors": ["Zhe Li", "Ao Ren", "Ji Li", "Qinru Qiu", "Bo Yuan", "Jeffrey Draper", "Yanzhi Wang"]}]}, {"DBLP title": "ApproxQA: A unified quality assurance framework for approximate computing.", "DBLP authors": ["Ting Wang", "Qian Zhang", "Qiang Xu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926992", "OA papers": [{"PaperId": "https://openalex.org/W2613865238", "PaperTitle": "ApproxQA: A unified quality assurance framework for approximate computing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Ting Wang", "Qian Zhang", "Qiang Xu"]}]}, {"DBLP title": "EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods.", "DBLP authors": ["Vojtech Mrazek", "Radek Hrbacek", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926993", "OA papers": [{"PaperId": "https://openalex.org/W2612139336", "PaperTitle": "EvoApprox8b: Library of Approximate Adders and Multipliers for Circuit Design and Benchmarking of Approximation Methods", "Year": 2017, "CitationCount": 142, "EstimatedCitation": 142, "Affiliations": {"Brno University of Technology": 4.0}, "Authors": ["Vojtech Mrazek", "Radek Hrbacek", "Zdenek Vasicek", "Lukas Sekanina"]}]}, {"DBLP title": "Droop mitigating last level cache architecture for STTRAM.", "DBLP authors": ["Radha Krishna Aluru", "Swaroop Ghosh"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926994", "OA papers": [{"PaperId": "https://openalex.org/W2612571136", "PaperTitle": "Droop mitigating last level cache architecture for STTRAM", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of South Florida": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Radha Krishna Aluru", "Swaroop Ghosh"]}]}, {"DBLP title": "Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation.", "DBLP authors": ["Omayma Matoussi", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926995", "OA papers": [{"PaperId": "https://openalex.org/W2613504015", "PaperTitle": "Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Institute of Technology": 1.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Omayma Matoussi", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Analog fault testing through abstraction.", "DBLP authors": ["Enrico Fraccaroli", "Franco Fummi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926996", "OA papers": [{"PaperId": "https://openalex.org/W2612538664", "PaperTitle": "Analog fault testing through abstraction", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Verona": 2.0}, "Authors": ["Enrico Fraccaroli", "Franco Fummi"]}]}, {"DBLP title": "BISCC: Efficient pre through post silicon validation of mixed-signal/RF systems using built in state consistency checking.", "DBLP authors": ["Sabyasachi Deyati", "Barry John Muldrey", "Abhijit Chatterjee"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926997", "OA papers": [{"PaperId": "https://openalex.org/W2613449720", "PaperTitle": "BISCC: Efficient pre through post silicon validation of mixed-signal/RF systems using built in state consistency checking", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sabyasachi Deyati", "Barry J. Muldrey", "Abhijit Chatterjee"]}]}, {"DBLP title": "Computing with nano-crossbar arrays: Logic synthesis and fault tolerance.", "DBLP authors": ["Mustafa Altun", "Valentina Ciriani", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926998", "OA papers": [{"PaperId": "https://openalex.org/W2612070384", "PaperTitle": "Computing with nano-crossbar arrays: Logic synthesis and fault tolerance", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Istanbul Technical University": 1.0, "University of Milan": 1.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Mustafa Altun", "Anna Bernasconi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "SecureCloud: Secure big data processing in untrusted clouds.", "DBLP authors": ["Florian Kelbert", "Franz Gregor", "Rafael Pires", "Stefan K\u00f6psell", "Marcelo Pasin", "Aurelien Havet", "Valerio Schiavoni", "Pascal Felber", "Christof Fetzer", "Peter R. Pietzuch"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7926999", "OA papers": [{"PaperId": "https://openalex.org/W3105926382", "PaperTitle": "SecureCloud: Secure big data processing in untrusted clouds", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Imperial College London": 2.0, "TU Dresden": 3.0, "University of Neuch\u00e2tel": 5.0}, "Authors": ["Florian Kelbert", "Franz Gregor", "Rafael Pires", "Stefan K\u00f6psell", "Marcelo Pasin", "Aurelien Havet", "Valerio Schiavoni", "Pascal Felber", "Christof Fetzer", "Peter Pietzuch"]}]}, {"DBLP title": "WCET-aware parallelization of model-based applications for multi-cores: The ARGO approach.", "DBLP authors": ["Steven Derrien", "Isabelle Puaut", "Panayiotis Alefragis", "Marcus Bednara", "Harald Bucher", "Cl\u00e9ment David", "Yann Debray", "Umut Durak", "Imen Fassi", "Christian Ferdinand", "Damien Hardy", "Angeliki Kritikakou", "Gerard K. Rauwerda", "Simon Reder", "Martin Sicks", "Timo Stripf", "Kim Sunesen", "Timon D. ter Braak", "Nikolaos S. Voros", "J\u00fcrgen Becker"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927000", "OA papers": [{"PaperId": "https://openalex.org/W2612001880", "PaperTitle": "WCET-aware parallelization of model-based applications for multi-cores: The ARGO approach", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Rennes": 5.0, "Technological Educational Institute of Western Greece": 2.0, "Fraunhofer Institute for Integrated Circuits": 1.0, "Karlsruhe Institute of Technology": 4.0, "Scilab Enterprises (SCILAB)": 2.0, "German Aerospace Center": 1.0, "AbsInt (Germany)": 2.0, "Recore Systems (Netherlands)": 3.0}, "Authors": ["Steven Derrien", "Isabelle Puaut", "Panayiotis Alefragis", "M. Bednara", "Harald Bucher", "Cl\u00e9ment N. David", "Yann Debray", "Umut Durak", "Imen Fassi", "Christian Ferdinand", "Damien Hardy", "Angeliki Kritikakou", "Gerard Rauwerda", "Simon Reder", "Martin Sicks", "Timo Stripf", "Kim Sunesen", "Timon D. ter Braak", "Nikolaos S. Voros", "J\u00fcrgen C. Becker"]}]}, {"DBLP title": "Exploring the unknown through successive generations of low power and low resource versatile agents.", "DBLP authors": ["Martin Andraud", "G\u00f6nen\u00e7 Berkol", "Jaro De Roose", "Santosh Gannavarapu", "Haoming Xin", "Eugenio Cantatore", "Pieter J. A. Harpe", "Marian Verhelst", "Peter G. M. Baltus"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927001", "OA papers": [{"PaperId": "https://openalex.org/W2613223400", "PaperTitle": "Exploring the unknown through successive generations of low power and low resource versatile agents", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"TU Eindhoven, Dept. of Electrical Engineering, MSM group, The Netherlands": 6.0, "KU Leuven": 3.0}, "Authors": ["Martin Andraud", "Gonenc Berkol", "Jaro De Roose", "Santosh Gannavarapu", "Haoming Xin", "Eugenio Cantatore", "Pieter Harpe", "Marian Verhelst", "Peter Baltus"]}]}, {"DBLP title": "Power profiling of microcontroller's instruction set for runtime hardware Trojans detection without golden circuit models.", "DBLP authors": ["Faiq Khalid Lodhi", "Syed Rafay Hasan", "Osman Hasan", "Falah R. Awwad"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927002", "OA papers": [{"PaperId": "https://openalex.org/W2612667056", "PaperTitle": "Power profiling of microcontroller's instruction set for runtime hardware Trojans detection without golden circuit models", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"School of Electrical Engineering & Computer Sciences, National University of Sciences & Technology, Islamabad, Pakistan": 2.0, "Tennessee Technological University": 1.0, "United Arab Emirates University": 1.0}, "Authors": ["Faiq Khalid", "Syed Shahzad Hasan", "Osman Hasan", "Falah Awwadl"]}]}, {"DBLP title": "Accounting for systematic errors in approximate computing.", "DBLP authors": ["Martin Bruestel", "Akash Kumar"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927003", "OA papers": [{"PaperId": "https://openalex.org/W2612905448", "PaperTitle": "Accounting for systematic errors in approximate computing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"TU Dresden": 2.0}, "Authors": ["Martin Bruestel", "Akash Kumar"]}]}, {"DBLP title": "Gaussian mixture error estimation for approximate circuits.", "DBLP authors": ["Amin Ghasemazar", "Mieszko Lis"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927004", "OA papers": [{"PaperId": "https://openalex.org/W2612865963", "PaperTitle": "Gaussian mixture error estimation for approximate circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Amin Ghasemazar", "Mieszko Lis"]}]}, {"DBLP title": "Enhancing symbolic system synthesis through ASPmT with partial assignment evaluation.", "DBLP authors": ["Kai Neubauer", "Philipp Wanko", "Torsten Schaub", "Christian Haubelt"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927005", "OA papers": [{"PaperId": "https://openalex.org/W2613166649", "PaperTitle": "Enhancing symbolic system synthesis through ASPmT with partial assignment evaluation", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Rostock": 2.0, "University of Potsdam": 2.0}, "Authors": ["Kai Neubauer", "Philipp Wanko", "Torsten Schaub", "Christian Haubelt"]}]}, {"DBLP title": "3DFAR: A three-dimensional fabric for reliable multi-core processors.", "DBLP authors": ["Javad Bagherzadeh", "Valeria Bertacco"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927006", "OA papers": [{"PaperId": "https://openalex.org/W2612193361", "PaperTitle": "3DFAR: A three-dimensional fabric for reliable multi-core processors", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Javad Bagherzadeh", "Valeria Bertacco"]}]}, {"DBLP title": "Evaluating impact of human errors on the availability of data storage systems.", "DBLP authors": ["Mostafa Kishani", "Reza Eftekhari", "Hossein Asadi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927007", "OA papers": [{"PaperId": "https://openalex.org/W2613378351", "PaperTitle": "Evaluating impact of human errors on the availability of data storage systems", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Mostafa Kishani", "Reza Baradaran Eftekhari", "Hossein Asadi"]}]}, {"DBLP title": "GPUguard: Towards supporting a predictable execution model for heterogeneous SoC.", "DBLP authors": ["Bj\u00f6rn Forsberg", "Andrea Marongiu", "Luca Benini"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927008", "OA papers": [{"PaperId": "https://openalex.org/W2612004223", "PaperTitle": "GPUguard: Towards supporting a predictable execution model for heterogeneous SoC", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Swiss Federal Institute of Technology Zurich": 1.0, "Swiss Federal Institute of Technology, Z\u00fcrich": 1.0, "University of Bologna": 1.0}, "Authors": ["Bj\u00f6rn O. Forsberg", "Andrea Marongiu", "Luca Benini"]}]}, {"DBLP title": "A non-intrusive, operating system independent spinlock profiler for embedded multicore systems.", "DBLP authors": ["Lin Li", "Philipp Wagner", "Albrecht Mayer", "Thomas Wild", "Andreas Herkersdorf"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927009", "OA papers": [{"PaperId": "https://openalex.org/W2612490150", "PaperTitle": "A non-intrusive, operating system independent spinlock profiler for embedded multicore systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Infineon Technologies (Germany)": 2.0, "Technical University of Munich": 3.0}, "Authors": ["Lin Li", "Philipp Wagner", "Albrecht Mayer", "Thomas Wild", "Andreas Herkersdorf"]}]}, {"DBLP title": "Energy-performance optimized design of silicon photonic interconnection networks for high-performance computing.", "DBLP authors": ["Meisam Bahadori", "S\u00e9bastien Rumley", "Robert P. Polster", "Alexander Gazman", "Matt Traverso", "Mark Webster", "Kaushik Patel", "Keren Bergman"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927010", "OA papers": [{"PaperId": "https://openalex.org/W2613587951", "PaperTitle": "Energy-performance optimized design of silicon photonic interconnection networks for high-performance computing", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Columbia University": 5.0, "Silicon Photonics Development, Cisco System, 95134, CA, USA": 3.0}, "Authors": ["Meisam Bahadori", "Sebastien Rumley", "Robert Polster", "Alexander Gazman", "Traverso Matthew J", "Mark Webster", "Kaushik P. Patel", "Keren Bergman"]}]}, {"DBLP title": "Rapid growth of IP traffic is driving adoption of silicon photonics in data centers.", "DBLP authors": ["Kaushik Patel"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927011", "OA papers": [{"PaperId": "https://openalex.org/W2612377050", "PaperTitle": "Rapid growth of IP traffic is driving adoption of silicon photonics in data centers", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Silicon Photonics Development, Cisco Systems, 3700 Cisco Way, San Jose, CA 9134, USA": 1.0}, "Authors": ["Kaushik P. Patel"]}]}, {"DBLP title": "Exploiting transistor-level reconfiguration to optimize combinational circuits.", "DBLP authors": ["Michael Raitza", "Akash Kumar", "Marcus V\u00f6lp", "Dennis Walter", "Jens Trommer", "Thomas Mikolajick", "Walter M. Weber"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927013", "OA papers": [{"PaperId": "https://openalex.org/W2587608034", "PaperTitle": "Exploiting transistor-level reconfiguration to optimize combinational circuits", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {}, "Authors": ["Michael Raitza", "Akash Kumar", "Marcus V\u00f6lp", "Dennis Walter", "Jens Trommer", "Thomas Mikolajick", "Walter J. Weber"]}]}, {"DBLP title": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "DBLP authors": ["Tushar Krishna", "Arya Balachandran", "Siau Ben Chiah", "Li Zhang", "Bing Wang", "Cong Wang", "Kenneth Eng-Kian Lee", "J\u00fcrgen Michel", "Li-Shiuan Peh"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927014", "OA papers": [{"PaperId": "https://openalex.org/W2612968985", "PaperTitle": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS\u2212III-V process", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 1.0, "NTU, Singapore#TAB#": 3.0, "Keysight Technologies (Singapore)": 2.0, "Singapore-MIT Alliance for Research and Technology": 2.0, "NUS, Singapore": 1.0}, "Authors": ["Tushar Krishna", "Arya Balachandran", "Siau Ben Chiah", "Li Zhang", "Bin Gao", "Cong Wang", "Kenneth Eng Kian Lee", "Jurgen Michel", "Li-Shiuan Peh"]}]}, {"DBLP title": "A tunable magnetic skyrmion neuron cluster for energy efficient artificial neural network.", "DBLP authors": ["Zhezhi He", "Deliang Fan"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927015", "OA papers": [{"PaperId": "https://openalex.org/W2613234995", "PaperTitle": "A tunable magnetic skyrmion neuron cluster for energy efficient artificial neural network", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Zhezhi He", "Deliang Fan"]}]}, {"DBLP title": "STAxCache: An approximate, energy efficient STT-MRAM cache.", "DBLP authors": ["Ashish Ranjan", "Swagath Venkataramani", "Zoha Pajouhi", "Rangharajan Venkatesan", "Kaushik Roy", "Anand Raghunathan"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927016", "OA papers": [{"PaperId": "https://openalex.org/W2612832886", "PaperTitle": "STAxCache: An approximate, energy efficient STT-MRAM cache", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 5.0, "NVIDIA Research, Santa Clara": 1.0}, "Authors": ["Ashish Ranjan", "Swagath Venkataramani", "Zoha Pajouhi", "Rangharajan Venkatesan", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Rethinking on-chip DRAM cache for simultaneous performance and energy optimization.", "DBLP authors": ["Fazal Hameed", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927017", "OA papers": [{"PaperId": "https://openalex.org/W2613079001", "PaperTitle": "Rethinking on-chip DRAM cache for simultaneous performance and energy optimization", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"TU Dresden": 2.0}, "Authors": ["Fazal Hameed", "Jeronimo Castrillon"]}]}, {"DBLP title": "An energy-efficient memory hierarchy for multi-issue processors.", "DBLP authors": ["Tiago T. Jost", "Gabriel L. Nazar", "Luigi Carro"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927018", "OA papers": [{"PaperId": "https://openalex.org/W2613167362", "PaperTitle": "An energy-efficient memory hierarchy for multi-issue processors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Tiago Trevisan Jost", "Gabriel L. Nazar", "Luigi Carro"]}]}, {"DBLP title": "Mapping granularity adaptive FTL based on flash page re-programming.", "DBLP authors": ["Yazhi Feng", "Dan Feng", "Chenye Yu", "Wei Tong", "Jingning Liu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927019", "OA papers": [{"PaperId": "https://openalex.org/W2612618807", "PaperTitle": "Mapping granularity adaptive FTL based on flash page re-programming", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.5, "Huazhong University of Science and Technology": 2.5}, "Authors": ["Feng Yazhi", "Dan Feng", "Yu Chenye", "Wei Tong", "Jingning Liu"]}]}, {"DBLP title": "Data flow testing for virtual prototypes.", "DBLP authors": ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Mingsong Chen", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927020", "OA papers": [{"PaperId": "https://openalex.org/W2612987433", "PaperTitle": "Data flow testing for virtual prototypes", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Bremen": 5.0, "Shanghai Key Laboratory of Trustworthy Computing": 0.5, "East China Normal University": 0.5}, "Authors": ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Mingsong Chen", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "MINIME-validator: Validating hardware with synthetic parallel testcases.", "DBLP authors": ["Alper Sen", "Etem Deniz", "Brian Kahne"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927021", "OA papers": [{"PaperId": "https://openalex.org/W2612934070", "PaperTitle": "MINIME-validator: Validating hardware with synthetic parallel testcases", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Bo\u011fazi\u00e7i University": 2.0, "NXP Semiconductors, Austin, TX, USA": 1.0}, "Authors": ["Alper Sen", "Etem Deniz", "Brian C. Kahne"]}]}, {"DBLP title": "Cost-effective analysis of post-silicon functional coverage events.", "DBLP authors": ["Farimah Farahmandi", "Ronny Morad", "Avi Ziv", "Ziv Nevo", "Prabhat Mishra"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927022", "OA papers": [{"PaperId": "https://openalex.org/W2613999959", "PaperTitle": "Cost-effective analysis of post-silicon functional coverage events", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Florida": 2.0, "IBM Research - Haifa": 3.0}, "Authors": ["Farimah Farahmandi", "Ronny Morad", "Avi Ziv", "Ziv Nevo", "Prabhat Mishra"]}]}, {"DBLP title": "Towards exascale computing with heterogeneous architectures.", "DBLP authors": ["Kenneth O'Brien", "Lorenzo Di Tucci", "Gianluca Durelli", "Michaela Blott"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927023", "OA papers": [{"PaperId": "https://openalex.org/W2613626030", "PaperTitle": "Towards exascale computing with heterogeneous architectures", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Xilinx (Ireland)": 3.0, "Politecnico di Milano": 1.0}, "Authors": ["Kenneth O'Brien", "Lorenzo Di Tucci", "Gianluca Durelli", "Michaela Blott"]}]}, {"DBLP title": "From exaflop to exaflow.", "DBLP authors": ["Tobias Becker", "Pavel Burovskiy", "Anna Maria Nestorov", "Hristina Palikareva", "Enrico Reggiani", "Georgi Gaydadjiev"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927024", "OA papers": [{"PaperId": "https://openalex.org/W2612112922", "PaperTitle": "From exaflop to exaflow", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Maxeler Technologies (United Kingdom)": 4.0, "Politecnico di Milano": 2.0}, "Authors": ["Tobias Becker", "Pavel Burovskiy", "Anna Maria Nestorov", "Hristina Palikareva", "Enrico Reggiani", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Heterogeneous exascale supercomputing: The role of CAD in the exaFPGA project.", "DBLP authors": ["Marco Rabozzi", "Giuseppe Natale", "Emanuele Del Sozzo", "Alberto Scolari", "Luca Stornaiuolo", "Marco D. Santambrogio"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927025", "OA papers": [{"PaperId": "https://openalex.org/W2611982830", "PaperTitle": "Heterogeneous exascale supercomputing: The role of CAD in the exaFPGA project", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Politecnico di Milano": 6.0}, "Authors": ["Marco Rabozzi", "Gianfranco Natale", "Emanuele Del Sozzo", "Alberto Scolari", "Luca Stornaiuolo", "Marco D. Santambrogio"]}]}, {"DBLP title": "An open reconfigurable research platform as stepping stone to exascale high-performance computing.", "DBLP authors": ["Dirk Stroobandt", "Catalin Bogdan Ciobanu", "Marco D. Santambrogio", "Gabriel Figueiredo", "Andreas Brokalakis", "Dionisios N. Pnevmatikatos", "Michael H\u00fcbner", "Tobias Becker", "Alex J. W. Thom"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927026", "OA papers": [{"PaperId": "https://openalex.org/W2613252900", "PaperTitle": "An open reconfigurable research platform as stepping stone to exascale high-performance computing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ghent University": 1.0, "UvA, the Netherlands": 1.0, "Politecnico di Milano": 1.0, "Imperial College London": 1.0, "Synelixis (Greece)": 1.0, "Telecommunications Systems Institute, Greece": 1.0, "Ruhr University Bochum": 1.0, "Maxeler Technologies (United Kingdom)": 1.0, "University of Cambridge": 1.0}, "Authors": ["Dirk Stroobandt", "Catalin Bogdan Ciobanu", "Marco D. Santambrogio", "Gabriel Figueiredo", "Andreas Brokalakis", "Dionisios Pnevmatikatos", "Michael Huebner", "Tobias Becker", "Alex J. W. Thom"]}]}, {"DBLP title": "Fast and waveform-accurate hazard-aware SAT-based TSOF ATPG.", "DBLP authors": ["Jan Burchard", "Dominik Erb", "Adit D. Singh", "Sudhakar M. Reddy", "Bernd Becker"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927027", "OA papers": [{"PaperId": "https://openalex.org/W2613251226", "PaperTitle": "Fast and waveform-accurate hazard-aware SAT-based TSOF ATPG", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Freiburg": 3.0, "Auburn University": 1.0, "University of Iowa": 1.0}, "Authors": ["Jan Burchard", "Dominik Erb", "Adit D. Singh", "Sudhakar M. Reddy", "Bernd Becker"]}]}, {"DBLP title": "Fault diagnosis of arbiter physical unclonable function.", "DBLP authors": ["Jing Ye", "Qingli Quo", "Yu Hu", "Xiaowei Li"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927028", "OA papers": [{"PaperId": "https://openalex.org/W2613494712", "PaperTitle": "Fault diagnosis of arbiter physical unclonable function", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese Academy of Sciences": 2.0, "Institute of Computing Technology": 2.0}, "Authors": ["Jing Yong Ye", "Qingli Quo", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "FPGA-based failure mode testing and analysis for MLC NAND flash memory.", "DBLP authors": ["Meng Zhang", "Fei Wu", "He Huang", "Qian Xia", "Jian Zhou", "Changsheng Xie"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927029", "OA papers": [{"PaperId": "https://openalex.org/W2612517079", "PaperTitle": "FPGA-based failure mode testing and analysis for MLC NAND flash memory", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 6.0}, "Authors": ["Rui Zhang", "Fei Wu", "He Huang", "Qian Xia", "Jian Zhou", "Changsheng Xie"]}]}, {"DBLP title": "Robust neuromorphic computing in the presence of process variation.", "DBLP authors": ["Ali BanaGozar", "Mohammad Ali Maleki", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927030", "OA papers": [{"PaperId": "https://openalex.org/W2613011164", "PaperTitle": "Robust neuromorphic computing in the presence of process variation", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Tehran": 4.0, "University of Southern California": 1.0}, "Authors": ["Ali BanaGozar", "Mohammadreza Maleki", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "An on-line framework for improving reliability of real-time systems on \"big-little\" type MPSoCs.", "DBLP authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Shige Wang", "Xiaobo Sharon Hu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927031", "OA papers": [{"PaperId": "https://openalex.org/W2612636374", "PaperTitle": "An on-line framework for improving reliability of real-time systems on \u201cbig-little\u201d type MPSoCs", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Notre Dame": 2.0, "Virginia Tech": 1.0, "University of Michigan\u2013Ann Arbor": 1.0, "General Motors (United States)": 1.0}, "Authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Shige Wang", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Application performance improvement by exploiting process variability on FPGA devices.", "DBLP authors": ["Konstantinos Maragos", "George Lentaris", "Dimitrios Soudris", "Kostas Siozios", "Vasilis F. Pavlidis"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927032", "OA papers": [{"PaperId": "https://openalex.org/W2612881234", "PaperTitle": "Application performance improvement by exploiting process variability on FPGA devices", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Technical University of Athens": 3.0, "Department of Physics Aristotle University of Thessaloniki": 1.0, "University of Manchester": 1.0}, "Authors": ["Christos Spatharakis", "George Lentaris", "Dimitrios Soudris", "Kostas Siozios", "Vasilis F. Pavlidis"]}]}, {"DBLP title": "Make it reversible: Efficient embedding of non-reversible functions.", "DBLP authors": ["Alwin Zulehner", "Robert Wille"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927033", "OA papers": [{"PaperId": "https://openalex.org/W2612206497", "PaperTitle": "Make it reversible: Efficient embedding of non-reversible functions", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Johannes Kepler University of Linz": 2.0}, "Authors": ["Alwin Zulehner", "Robert Wille"]}]}, {"DBLP title": "QX: A high-performance quantum computer simulation platform.", "DBLP authors": ["Nader Khammassi", "Imran Ashraf", "Xiang Fu", "Carmen G. Almud\u00e9ver", "Koen Bertels"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927034", "OA papers": [{"PaperId": "https://openalex.org/W2613048740", "PaperTitle": "QX: A high-performance quantum computer simulation platform", "Year": 2017, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Delft University of Technology": 2.5, "QuTech": 2.5}, "Authors": ["N. Khammassi", "Imran Ashraf", "Xiao Fu", "Carmen G. Almudever", "Koen Bertels"]}]}, {"DBLP title": "Design automation and design space exploration for quantum computers.", "DBLP authors": ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927035", "OA papers": [{"PaperId": "https://openalex.org/W2560531073", "PaperTitle": "Design automation and design space exploration for quantum computers", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 2.0, "Microsoft (United States)": 2.0}, "Authors": ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"]}]}, {"DBLP title": "Pushing the limits of voltage over-scaling for error-resilient applications.", "DBLP authors": ["Rengarajan Ragavan", "Benjamin Barrois", "C\u00e9dric Killian", "Olivier Sentieys"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927036", "OA papers": [{"PaperId": "https://openalex.org/W2612315906", "PaperTitle": "Pushing the limits of voltage over-scaling for error-resilient applications", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"French Institute for Research in Computer Science and Automation": 3.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5}, "Authors": ["Rengarajan Ragavan", "Benjamin Barrois", "Cedric Killian", "Olivier Sentieys"]}]}, {"DBLP title": "Combining structural and timing errors in overclocked inexact speculative adders.", "DBLP authors": ["Xun Jiao", "Vincent Camus", "Mattia Cacciotti", "Yu Jiang", "Christian C. Enz", "Rajesh K. Gupta"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927037", "OA papers": [{"PaperId": "https://openalex.org/W2613892790", "PaperTitle": "Combining structural and timing errors in overclocked inexact speculative adders", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, San Diego": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "Tsinghua University": 1.0}, "Authors": ["Xun Jiao", "Vincent Camus", "Mattia Cacciotti", "Yu Jiang", "Christian Enz", "Rajesh Gupta"]}]}, {"DBLP title": "DVAFS: Trading computational accuracy for energy through dynamic-voltage-accuracy-frequency-scaling.", "DBLP authors": ["Bert Moons", "Roel Uytterhoeven", "Wim Dehaene", "Marian Verhelst"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927038", "OA papers": [{"PaperId": "https://openalex.org/W2613779579", "PaperTitle": "DVAFS: Trading computational accuracy for energy through dynamic-voltage-accuracy-frequency-scaling", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"KU Leuven": 4.0}, "Authors": ["Bert Moons", "Roel Uytterhoeven", "Wim Dehaene", "Marian Verhelst"]}]}, {"DBLP title": "Exploiting computation skip to reduce energy consumption by approximate computing, an HEVC encoder case study.", "DBLP authors": ["Alexandre Mercat", "Justine Bonnot", "Maxime Pelcat", "Wassim Hamidouche", "Daniel M\u00e9nard"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927039", "OA papers": [{"PaperId": "https://openalex.org/W2612128003", "PaperTitle": "Exploiting computation skip to reduce energy consumption by approximate computing, an HEVC encoder case study", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Rennes": 3.3333333333333335, "Institute of Chemistry of Clermont-Ferrand": 0.3333333333333333, "Institut Pascal": 0.3333333333333333, "Institut National des Sciences Appliqu\u00e9es de Rennes": 1.0}, "Authors": ["Alexandre Mercat", "Justine Bonnot", "Maxime Pelcat", "Wassim Hamidouche", "Daniel Menard"]}]}, {"DBLP title": "Location detection for navigation using IMUs with a map through coarse-grained machine learning.", "DBLP authors": ["E. J. Jose Gonzalez", "Chen Luo", "Anshumali Shrivastava", "Krishna V. Palem", "Yongshik Moon", "Soonhyun Noh", "Daedong Park", "Seongsoo Hong"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927040", "OA papers": [{"PaperId": "https://openalex.org/W2612424632", "PaperTitle": "Location detection for navigation using IMUs with a map through coarse-grained machine learning", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rice University": 4.0, "Seoul National University": 4.0}, "Authors": ["E. J. Jose Gonzalez", "Chen Luo", "Anshumali Shrivastava", "Krishna V. Palem", "Yongshik Moon", "Soonhyun Noh", "Daedong Park", "Seong-Soo Hong"]}]}, {"DBLP title": "Performance impacts and limitations of hardware memory access trace collection.", "DBLP authors": ["Nicholas C. Doyle", "Eric Matthews", "Graham M. Holland", "Alexandra Fedorova", "Lesley Shannon"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927041", "OA papers": [{"PaperId": "https://openalex.org/W2612343211", "PaperTitle": "Performance impacts and limitations of hardware memory access trace collection", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Simon Fraser University": 4.0, "University of British Columbia": 1.0}, "Authors": ["Nicholas A. Doyle", "Eric Matthews", "Graham M. Holland", "Alexandra Fedorova", "Lesley Shannon"]}]}, {"DBLP title": "Context-sensitive timing automata for fast source level simulation.", "DBLP authors": ["Sebastian Ottlik", "Christoph Gerum", "Alexander Viehl", "Wolfgang Rosenstiel", "Oliver Bringmann"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927042", "OA papers": [{"PaperId": "https://openalex.org/W2612272418", "PaperTitle": "Context-sensitive timing automata for fast source level simulation", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Research Center for Information Technology": 4.0, "University of T\u00fcbingen": 1.0}, "Authors": ["Sebastian Ottlik", "Christoph Gerum", "Alexander Viehl", "Wolfgang Rosenstiel", "Oliver Bringmann"]}]}, {"DBLP title": "MARS: A flexible real-time streaming platform for testing automation systems.", "DBLP authors": ["Raphael Eidenbenz", "Alexandra Moga", "Thanikesavan Sivanthi", "Carsten Franke"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927043", "OA papers": [{"PaperId": "https://openalex.org/W2613078346", "PaperTitle": "MARS: A flexible real-time streaming platform for testing automation systems", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ABB (Switzerland)": 4.0}, "Authors": ["Raphael Eidenbenz", "Alexandra Moga", "Thanikesavan Sivanthi", "Carsten Franke"]}]}, {"DBLP title": "SERD: A simulation framework for estimation of system level reliability degradation.", "DBLP authors": ["Saurav Kumar Ghosh", "Soumyajit Dey"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927044", "OA papers": [{"PaperId": "https://openalex.org/W2612498281", "PaperTitle": "SERD: A simulation framework for estimation of system level reliability degradation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Saurav Ghosh", "Soumyajit Dey"]}]}, {"DBLP title": "Magnetic tunnel junction enabled all-spin stochastic spiking neural network.", "DBLP authors": ["Gopalakrishnan Srinivasan", "Abhronil Sengupta", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927045", "OA papers": [{"PaperId": "https://openalex.org/W2611984215", "PaperTitle": "Magnetic tunnel junction enabled all-spin stochastic spiking neural network", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0}, "Authors": ["Gopalakrishnan Srinivasan", "Abhronil Sengupta", "Kaushik Roy"]}]}, {"DBLP title": "Embedded systems to high performance computing using STT-MRAM.", "DBLP authors": ["Sophiane Senni", "Thibaud Delobelle", "Odilia Coi", "Pierre-Yves Peneau", "Lionel Torres", "Abdoulaye Gamati\u00e9", "Pascal Benoit", "Gilles Sassatelli"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927046", "OA papers": [{"PaperId": "https://openalex.org/W2612442815", "PaperTitle": "Embedded systems to high performance computing using STT-MRAM", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0, "University of Montpellier": 4.0}, "Authors": ["Sophiane Senni", "Thibaud Delobelle", "Odilia Coi", "Pierre-Yves P\u00e9neau", "Lionel Torres", "Abdoulaye Gamati\u00e9", "Pascal Benoit", "Gilles Sassatelli"]}]}, {"DBLP title": "Voltage-controlled MRAM for working memory: Perspectives and challenges.", "DBLP authors": ["Wang Kang", "Liang Chang", "Youguang Zhang", "Weisheng Zhao"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927047", "OA papers": [{"PaperId": "https://openalex.org/W2613758857", "PaperTitle": "Voltage-controlled MRAM for working memory: Perspectives and challenges", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Beihang University": 3.0}, "Authors": ["Weisheng Zhao", "Liang Chang", "Youguang Zhang"]}]}, {"DBLP title": "Three-terminal MTJ-based nonvolatile logic circuits with self-terminated writing mechanism for ultra-low-power VLSI processor.", "DBLP authors": ["Takahiro Hanyu", "Daisuke Suzuki", "Naoya Onizawa", "Masanori Natsui"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927048", "OA papers": [{"PaperId": "https://openalex.org/W2612886984", "PaperTitle": "Three-terminal MTJ-based nonvolatile logic circuits with self-terminated writing mechanism for ultra-low-power VLSI processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tohoku University": 4.0}, "Authors": ["Takahiro Hanyu", "Daisuke Suzuki", "Naoya Onizawa", "Masanori Natsui"]}]}, {"DBLP title": "Opportunistic write for fast and reliable STT-MRAM.", "DBLP authors": ["Nour Sayed", "Mojtaba Ebrahimi", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927049", "OA papers": [{"PaperId": "https://openalex.org/W2612472683", "PaperTitle": "Opportunistic write for fast and reliable STT-MRAM", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Nour Sayed", "Mojtaba Ebrahimi", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Fault clustering technique for 3D memory BISR.", "DBLP authors": ["Tianjian Li", "Yan Han", "Xiaoyao Liang", "Hsien-Hsin S. Lee", "Li Jiang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927050", "OA papers": [{"PaperId": "https://openalex.org/W2613509972", "PaperTitle": "Fault clustering technique for 3D memory BISR", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 4.0, "TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD .": 1.0}, "Authors": ["Tianjian Li", "Yan Han", "Xiaoyao Liang", "Hsien-Hsin S. Lee", "Li Jun Jiang"]}]}, {"DBLP title": "Architectural evaluations on TSV redundancy for reliability enhancement.", "DBLP authors": ["Yen-Hao Chen", "Chien-Pang Chiu", "Russell Barnes", "TingTing Hwang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927051", "OA papers": [{"PaperId": "https://openalex.org/W2612034060", "PaperTitle": "Architectural evaluations on TSV redundancy for reliability enhancement", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Yen-Hao Chen", "Chien-Pang Chiu", "Russell Barnes", "TingTing Hwang"]}]}, {"DBLP title": "Reusing trace buffers to enhance cache performance.", "DBLP authors": ["Neetu Jindal", "Preeti Ranjan Panda", "Smruti R. Sarangi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927052", "OA papers": [{"PaperId": "https://openalex.org/W2612453836", "PaperTitle": "Reusing trace buffers to enhance cache performance", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Neetu Jindal", "Preeti Ranjan Panda", "Smruti R. Sarangi"]}]}, {"DBLP title": "Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression.", "DBLP authors": ["Sebastian Huhn", "Stephan Eggersgl\u00fc\u00df", "Krishnendu Chakrabarty", "Rolf Drechsler"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927053", "OA papers": [{"PaperId": "https://openalex.org/W2612081530", "PaperTitle": "Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bremen": 3.0, "Duke University": 1.0}, "Authors": ["Sebastian Huhn", "Stephan Eggersgl\u00fc\u00df", "Krishnendu Chakrabarty", "Rolf Drechsler"]}]}, {"DBLP title": "Bounding deadline misses in weakly-hard real-time systems with task dependencies.", "DBLP authors": ["Zain Alabedin Haj Hammadeh", "Rolf Ernst", "Sophie Quinton", "Rafik Henia", "Laurent Rioux"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927054", "OA papers": [{"PaperId": "https://openalex.org/W2612908556", "PaperTitle": "Bounding deadline misses in weakly-hard real-time systems with task dependencies", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 1.0}, "Authors": ["Zain A. H. Hammadeh", "Rolf Ernst", "Sophie Quinton", "Rafik Henia", "Laurent Rioux"]}]}, {"DBLP title": "Real-time communication analysis for Networks-on-Chip with backpressure.", "DBLP authors": ["Sebastian Tobuschat", "Rolf Ernst"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927055", "OA papers": [{"PaperId": "https://openalex.org/W2612202780", "PaperTitle": "Real-time communication analysis for Networks-on-Chip with backpressure", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Sebastian Tobuschat", "Rolf Ernst"]}]}, {"DBLP title": "Probabilistic schedulability analysis for fixed priority mixed criticality real-time systems.", "DBLP authors": ["Yasmina Abdedda\u00efm", "Dorin Maxim"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927056", "OA papers": [{"PaperId": "https://openalex.org/W2612429302", "PaperTitle": "Probabilistic schedulability analysis for fixed priority mixed criticality real-time systems", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"LIGM, Universit\u00e9 Paris-Est, Paris, France": 1.0, "University of Lorraine": 0.5, "Lorraine Research Laboratory in Computer Science and its Applications": 0.5}, "Authors": ["Yasmina Abdedda\u00efm", "Dorin Maxim"]}]}, {"DBLP title": "Compact modeling and circuit-level simulation of silicon nanophotonic interconnects.", "DBLP authors": ["Rui Wu", "Yuyang Wang", "Zeyu Zhang", "Chong Zhang", "Clint L. Schow", "John E. Bowers", "Kwang-Ting Cheng"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927057", "OA papers": [{"PaperId": "https://openalex.org/W2613768192", "PaperTitle": "Compact modeling and circuit-level simulation of silicon nanophotonic interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 7.0}, "Authors": ["Rui Wu", "Yuyang Wang", "Zeyu Zhang", "Chong Zhang", "Clint L. Schow", "John E. Bowers", "Kwang-Ting Cheng"]}]}, {"DBLP title": "A true random number generator based on parallel STT-MTJs.", "DBLP authors": ["Yuanzhuo Qu", "Jie Han", "Bruce F. Cockburn", "Witold Pedrycz", "Yue Zhang", "Weisheng Zhao"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927058", "OA papers": [{"PaperId": "https://openalex.org/W2612444462", "PaperTitle": "A true random number generator based on parallel STT-MTJs", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Alberta": 4.0, "Beihang University": 2.0}, "Authors": ["Yuanzhuo Qu", "Jie Han", "Bruce F. Cockburn", "Witold Pedrycz", "Yue Zhang", "Weisheng Zhao"]}]}, {"DBLP title": "Enabling area efficient RF ICs through monolithic 3D integration.", "DBLP authors": ["Panagiotis Chaourani", "Per-Erik Hellstr\u00f6m", "Saul Rodriguez", "Raul Onet", "Ana Rusu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927059", "OA papers": [{"PaperId": "https://openalex.org/W2612899845", "PaperTitle": "Enabling area efficient RF ICs through monolithic 3D integration", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Royal Institute of Technology": 4.0, "Tekniska H\u00f6gskolans Studentk\u00e5r": 1.0}, "Authors": ["Panagiotis Chaourani", "Per-Erik Hellstrcom", "Saul Rodriguez", "Raul Onet", "Ana Rusu"]}]}, {"DBLP title": "Reconfigurable threshold logic gates using optoelectronic capacitors.", "DBLP authors": ["Ragh Kuttappa", "Lunal Khuon", "Bahram Nabet", "Baris Taskin"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927060", "OA papers": [{"PaperId": "https://openalex.org/W2613165906", "PaperTitle": "Reconfigurable threshold logic gates using optoelectronic capacitors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Drexel University": 4.0}, "Authors": ["Ragh Kuttappa", "Lunal Khuon", "Bahram Nabet", "Baris Taskin"]}]}, {"DBLP title": "i-BEP: A non-redundant and high-concurrency memory persistency model.", "DBLP authors": ["Yuanchao Xu", "Zeyi Hou", "Junfeng Yan", "Lu Yang", "Hu Wan"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927061", "OA papers": [{"PaperId": "https://openalex.org/W2612762127", "PaperTitle": "i-BEP: A non-redundant and high-concurrency memory persistency model", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Capital Normal University": 5.0}, "Authors": ["Yuanchao Xu", "Zeyi Hou", "Junfeng Yan", "Lu Yang", "Hu Wan"]}]}, {"DBLP title": "SPMS: Strand based persistent memory system.", "DBLP authors": ["Shuo Li", "Peng Wang", "Nong Xiao", "Guangyu Sun", "Fang Liu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927062", "OA papers": [{"PaperId": "https://openalex.org/W2614027403", "PaperTitle": "SPMS: Strand based persistent memory system", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National University of Defense Technology": 2.0, "Peking University": 2.0, "Sun Yat-sen University": 1.0}, "Authors": ["Shuo Li", "Peng Wang", "Nong Xiao", "Guangyu Sun", "Fang Liu"]}]}, {"DBLP title": "Architecting high-speed command schedulers for open-row real-time SDRAM controllers.", "DBLP authors": ["Leonardo Ecco", "Rolf Ernst"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927063", "OA papers": [{"PaperId": "https://openalex.org/W2612605597", "PaperTitle": "Architecting high-speed command schedulers for open-row real-time SDRAM controllers", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Leonardo Ecco", "Rolf Ernst"]}]}, {"DBLP title": "Automatic equivalence checking for SystemC-TLM 2.0 models against their formal specifications.", "DBLP authors": ["Mehran Goli", "Jannis Stoppe", "Rolf Drechsler"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927064", "OA papers": [{"PaperId": "https://openalex.org/W2612875731", "PaperTitle": "Automatic equivalence checking for SystemC-TLM 2.0 models against their formal specifications", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Mehran Goli", "Jannis Stoppe", "Rolf Drechsler"]}]}, {"DBLP title": "Head-mounted sensors and wearable computing for automatic tunnel vision assessment.", "DBLP authors": ["Yuchao Ma", "Hassan Ghasemzadeh"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927065", "OA papers": [{"PaperId": "https://openalex.org/W2612329986", "PaperTitle": "Head-mounted sensors and wearable computing for automatic tunnel vision assessment", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Yuchao Ma", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "RetroDMR: Troubleshooting non-deterministic faults with retrospective DMR.", "DBLP authors": ["Ting Wang", "Yannan Liu", "Qiang Xu", "Zhaobo Zhang", "Zhiyuan Wang", "Xinli Gu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927066", "OA papers": [{"PaperId": "https://openalex.org/W2612262716", "PaperTitle": "RetroDMR: Troubleshooting non-deterministic faults with retrospective DMR", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese University of Hong Kong": 3.0, "Huawei Technologies, Inc., Santa Clara, CA": 3.0}, "Authors": ["Ting Wang", "Yannan Liu", "Qiang Xu", "Zhaobo Zhang", "Zhiyuan Wang", "Xinli Gu"]}]}, {"DBLP title": "Critical path - Oriented & thermal aware X-filling for high un-modeled defect coverage.", "DBLP authors": ["Fotios Vartziotis", "Xrysovalantis Kavousianos"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927067", "OA papers": [{"PaperId": "https://openalex.org/W2613270191", "PaperTitle": "Critical path \u2014 Oriented & thermal aware X-filling for high un-modeled defect coverage", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Ioannina": 1.5, "Technological Educational Institute of Epirus": 0.5}, "Authors": ["Fotios Vartziotis", "Xrysovalantis Kavousianos"]}]}, {"DBLP title": "A comprehensive methodology for stress procedures evaluation and comparison for Burn-In of automotive SoC.", "DBLP authors": ["Davide Appello", "Paolo Bernardi", "G. Giacopelli", "Alessandro Motta", "Alberto Pagani", "Giorgio Pollaccia", "C. Rabbi", "Marco Restifo", "P. Ruberg", "Ernesto S\u00e1nchez", "C. M. Villa", "Federico Venini"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927068", "OA papers": [{"PaperId": "https://openalex.org/W2613613142", "PaperTitle": "A comprehensive methodology for stress procedures evaluation and comparison for Burn-In of automotive SoC", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"STMicroelectronics (Italy)": 7.0, "Polytechnic University of Turin": 4.0, "Tallinn University": 1.0}, "Authors": ["D. Appello", "Paolo Bernardi", "Giuseppe Giacopelli", "Antonella Motta", "Alfonso Pagani", "Giorgio Pollaccia", "Rabbi C", "M. Restifo", "Priit Ruberg", "E. J. Sanchez", "Claudio Maria Villa", "Federico Venini"]}]}, {"DBLP title": "Energy efficient stochastic computing with Sobol sequences.", "DBLP authors": ["Siting Liu", "Jie Han"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927069", "OA papers": [{"PaperId": "https://openalex.org/W2614053718", "PaperTitle": "Energy efficient stochastic computing with Sobol sequences", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Alberta": 2.0}, "Authors": ["Siting Liu", "Jie Han"]}]}, {"DBLP title": "Logic analysis and verification of n-input genetic logic circuits.", "DBLP authors": ["Hasan Baig", "Jan Madsen"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927070", "OA papers": [{"PaperId": "https://openalex.org/W2613851192", "PaperTitle": "Logic analysis and verification of n-input genetic logic circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Denmark": 2.0}, "Authors": ["Tapas K. Mallick", "Jan Madsen"]}]}, {"DBLP title": "A novel way to efficiently simulate complex full systems incorporating hardware accelerators.", "DBLP authors": ["Nikolaos Tampouratzis", "Konstantinos Georgopoulos", "Yannis Papaefstathiou"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927071", "OA papers": [{"PaperId": "https://openalex.org/W2612744970", "PaperTitle": "A novel way to efficiently simulate complex full systems incorporating hardware accelerators", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Crete": 2.0, "Synelixis (Greece)": 1.0}, "Authors": ["Tampouratzis Nikolaos", "Konstantinos N. Georgopoulos", "Yannis Papaefstathiou"]}]}, {"DBLP title": "Automatic abstraction of multi-discipline analog models for efficient functional simulation.", "DBLP authors": ["Enrico Fraccaroli", "Michele Lora", "Franco Fummi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927072", "OA papers": [{"PaperId": "https://openalex.org/W2613094640", "PaperTitle": "Automatic abstraction of multi-discipline analog models for efficient functional simulation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Enrico Fraccaroli", "Michele Lora", "Franco Fummi"]}]}, {"DBLP title": "Novel magnetic burn-in for retention testing of STTRAM.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Anirudh Srikant Iyengar", "Swaroop Ghosh"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927073", "OA papers": [{"PaperId": "https://openalex.org/W2613827881", "PaperTitle": "Novel magnetic burn-in for retention testing of STTRAM", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Mohammad Monirujjaman Khan", "Anirudh Iyengar", "Swaroop Ghosh"]}]}, {"DBLP title": "Automatic construction of models for analytic system-level design space exploration problems.", "DBLP authors": ["Seyed-Hosein Attarzadeh-Niaki", "Ingo Sander"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927074", "OA papers": [{"PaperId": "https://openalex.org/W2613892116", "PaperTitle": "Automatic construction of models for analytic system-level design space exploration problems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shahid Beheshti University": 1.0, "Royal Institute of Technology": 1.0}, "Authors": ["Seyed-Hosein Attarzadeh-Niaki", "Ingo Sander"]}]}, {"DBLP title": "Security in the Internet of Things: A challenge of scale.", "DBLP authors": ["Patrick Schaumont"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927075", "OA papers": [{"PaperId": "https://openalex.org/W2612447780", "PaperTitle": "Security in the Internet of Things: A challenge of scale", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Virginia Tech": 1.0}, "Authors": ["Patrick Schaumont"]}]}, {"DBLP title": "Sensitized path PUF: A lightweight embedded physical unclonable function.", "DBLP authors": ["Matthias Sauer", "Pascal Raiola", "Linus Feiten", "Bernd Becker", "Ulrich R\u00fchrmair", "Ilia Polian"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927076", "OA papers": [{"PaperId": "https://openalex.org/W2613560680", "PaperTitle": "Sensitized path PUF: A lightweight embedded physical unclonable function", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Freiburg": 4.0, "Ruhr University Bochum": 1.0, "University of Passau": 1.0}, "Authors": ["Matthias Sauer", "Pascal Raiola", "Linus Feiten", "Bernd Becker", "Ulrich R\u00fchrmair", "Ilia Polian"]}]}, {"DBLP title": "Temperature aware phase/frequency detector-basec RO-PUFs exploiting bulk-controlled oscillators.", "DBLP authors": ["Sha Tao", "Elena Dubrova"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927077", "OA papers": [{"PaperId": "https://openalex.org/W2612181814", "PaperTitle": "Temperature aware phase/frequency detector-basec RO-PUFs exploiting bulk-controlled oscillators", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Royal Institute of Technology": 2.0}, "Authors": ["Sha Tao", "Elena Dubrova"]}]}, {"DBLP title": "ChaCha20-Poly1305 authenticated encryption for high-speed embedded IoT applications.", "DBLP authors": ["Fabrizio De Santis", "Andreas Schauer", "Georg Sigl"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927078", "OA papers": [{"PaperId": "https://openalex.org/W2612854510", "PaperTitle": "ChaCha20-Poly1305 authenticated encryption for high-speed embedded IoT applications", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Fabrizio De Santis", "Andreas Schauer", "Georg Sigl"]}]}, {"DBLP title": "Towards post-quantum security for IoT endpoints with NTRU.", "DBLP authors": ["Oscar M. Guillen", "Thomas P\u00f6ppelmann", "Jose Maria Bermudo Mera", "Elena Fuentes Bongenaar", "Georg Sigl", "Johanna Sep\u00falveda"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927079", "OA papers": [{"PaperId": "https://openalex.org/W2613976703", "PaperTitle": "Towards post-quantum security for IoT endpoints with NTRU", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Technical University of Munich": 4.0, "Infineon Technologies (Germany)": 1.0, "Radboud University": 1.0}, "Authors": ["Oscar M. Guillen", "Thomas P\u00f6ppelmann", "Jose Maria Bermudo Mera", "Elena Fuentes Bongenaar", "Georg Sigl", "Johanna Sepulveda"]}]}, {"DBLP title": "Automating the pipeline of arithmetic datapaths.", "DBLP authors": ["Matei Istoan", "Florent de Dinechin"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927080", "OA papers": [{"PaperId": "https://openalex.org/W2525382741", "PaperTitle": "Automating the pipeline of arithmetic datapaths", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Lyon": 2.0}, "Authors": ["Matei Istoan", "Florent de Dinechin"]}]}, {"DBLP title": "Operand size reconfiguration for big data processing in memory.", "DBLP authors": ["Paulo C. Santos", "Geraldo F. Oliveira", "Diego G. Tom\u00e9", "Marco A. Z. Alves", "Eduardo C. de Almeida", "Luigi Carro"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927081", "OA papers": [{"PaperId": "https://openalex.org/W2612389039", "PaperTitle": "Operand size reconfiguration for big data processing in memory", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "Federal University of Paran\u00e1": 3.0}, "Authors": ["Paulo S\u00e9rgio da Silva Santos", "Geraldo F. Oliveira", "Diego G. Tome", "Marco G. Alves", "Eduardo A. C. Almeida", "Luigi Carro"]}]}, {"DBLP title": "Architectural optimizations for high performance and energy efficient Smith-Waterman implementation on FPGAs using OpenCL.", "DBLP authors": ["Lorenzo Di Tucci", "Kenneth O'Brien", "Michaela Blott", "Marco D. Santambrogio"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927082", "OA papers": [{"PaperId": "https://openalex.org/W2613537099", "PaperTitle": "Architectural optimizations for high performance and energy efficient Smith-Waterman implementation on FPGAs using OpenCL", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Politecnico di Milano": 2.0, "Xilinx (Ireland)": 2.0}, "Authors": ["Lorenzo Di Tucci", "Kenneth O'Brien", "Michaela Blott", "Marco D. Santambrogio"]}]}, {"DBLP title": "Memristor for computing: Myth or reality?", "DBLP authors": ["Said Hamdioui", "Shahar Kvatinsky", "Gert Cauwenberghs", "Lei Xie", "Nimrod Wald", "Siddharth Joshi", "Hesham Mostafa Elsayed", "Henk Corporaal", "Koen Bertels"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927083", "OA papers": [{"PaperId": "https://openalex.org/W2613051255", "PaperTitle": "Memristor for computing: Myth or reality?", "Year": 2017, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Delft University of Technology": 3.0, "Technion \u2013 Israel Institute of Technology": 2.0, "University of California, San Diego": 1.5, "Jacobs (United States)": 1.5, "Eindhoven University of Technology": 1.0}, "Authors": ["Said Hamdioui", "Shahar Kvatinsky", "Gert Cauwenberghs", "Lei Xie", "Nimrod Wald", "Siddharth Joshi", "Hesham El-Sayed", "Henk Corporaal", "Koen Bertels"]}]}, {"DBLP title": "Cross-layer design of reconfigurable cyber-physical systems.", "DBLP authors": ["Michael Masin", "Francesca Palumbo", "Hans Myrhaug", "J. A. de Oliveira Filho", "M. Pastena", "Maxime Pelcat", "Luigi Raffo", "Francesco Regazzoni", "A. A. Sanchez", "Antonella Toffetti", "Eduardo de la Torre", "Katiuscia Zedda"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927088", "OA papers": [{"PaperId": "https://openalex.org/W2613030384", "PaperTitle": "Cross-layer design of reconfigurable cyber-physical systems", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"IBM research": 1.0, "University of Sassari": 1.0, "Ambiesense": 1.0, "TNO >  >  >  >": 1.0, "Science and Technology Corporation (Norway)": 1.0, "INSA": 1.0, "University of Cagliari": 1.0, "Universit\u00e0 della Svizzera italiana": 1.0, "Thales (Portugal)": 1.0, "CRF": 1.0, "Technical University of Madrid": 1.0, "Abinsula": 1.0}, "Authors": ["Michael Masin", "Fabio Salvatore Palumbo", "Hans Myrhaug", "J. A. de Oliveira Filho", "Maria Irene Pastena", "Maxime Pelcat", "Luigi Raffo", "Francesco Regazzoni", "A. A. Sanchez", "Antonella Toffetti", "E. de la Torre", "K. Zedda"]}]}, {"DBLP title": "INSPEX: Design and integration of a portable/wearable smart spatial exploration system.", "DBLP authors": ["Suzanne Lesecq", "Julie Foucault", "Francois Birot", "Hugues de Chaumont", "Carl Jackson", "Marc Correvon", "P. Heck", "Richard Banach", "Andrea Di Matteo", "Vincenza Di Palma", "John Barrett", "Susan Rea", "Jean-Marc Van Gyseghem", "Cian O'Murchu", "Alan Mathewson"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927089", "OA papers": [{"PaperId": "https://openalex.org/W2613620017", "PaperTitle": "INSPEX: Design and integration of a portable/wearable smart spatial exploration system", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Grenoble Alpes University": 1.0, "CEA LETI": 1.0, "GoSense, Lyon, France": 2.0, "SensL (Ireland)": 1.0, "Swiss Center for Electronics and Microtechnology (Switzerland)": 2.0, "University of Manchester": 1.0, "STMicroelectronics (Italy)": 2.0, "Munster Technological University": 2.0, "University of Namur": 1.0, "Tyndall National Institute, Cork, IRELAND": 2.0}, "Authors": ["Suzanne Lesecq", "Julie Foucault", "Francois Birot", "H. de Chaumont", "Carole Jackson", "M. Correvon", "Patrick M. Heck", "Richard Banach", "A. Di Matteo", "V. Di Palma", "J. Carl Barrett", "Suzanne Rea", "Jean-Marc Van Gyseghem", "Cian O'Murchu", "Alan Mathewson"]}]}, {"DBLP title": "Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees.", "DBLP authors": ["Stefanos Skalistis", "Alena Simalatsar"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927090", "OA papers": [{"PaperId": "https://openalex.org/W2613181081", "PaperTitle": "Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Stefanos Skalistis", "Alena Simalatsar"]}]}, {"DBLP title": "Simulating preemptive scheduling with timing-aware blocks in Simulink.", "DBLP authors": ["Andreas Naderlinger"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927091", "OA papers": [{"PaperId": "https://openalex.org/W2612543015", "PaperTitle": "Simulating preemptive scheduling with timing-aware blocks in Simulink", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Salzburg": 1.0}, "Authors": ["Andreas Naderlinger"]}]}, {"DBLP title": "Online workload monitoring with the feedback of actual execution time for real-time systems.", "DBLP authors": ["Biao Hu", "Kai Huang", "Gang Chen", "Long Cheng", "Alois C. Knoll"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927092", "OA papers": [{"PaperId": "https://openalex.org/W2612394874", "PaperTitle": "Online workload monitoring with the feedback of actual execution time for real-time systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chechen State University": 3.0, "Sun-Yat-Sen University": 1.0, "Universidad del Noreste": 1.0}, "Authors": ["Biao Hu", "Kai Huang", "Gang Chen", "Long Cheng", "Alois Knoll"]}]}, {"DBLP title": "Automated synthesis of compact crossbars for sneak-path based in-memory computing.", "DBLP authors": ["Dwaipayan Chakraborty", "Sumit Kumar Jha"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927093", "OA papers": [{"PaperId": "https://openalex.org/W2612936968", "PaperTitle": "Automated synthesis of compact crossbars for sneak-path based in-memory computing", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Dwaipayan Chakraborty", "Sumit Kumar Jha"]}]}, {"DBLP title": "Hybrid spiking-based multi-layered self-learning neuromorphic system based on memristor crossbar arrays.", "DBLP authors": ["Amr M. Hassan", "Chaofei Yang", "Chenchen Liu", "Hai Helen Li", "Yiran Chen"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927094", "OA papers": [{"PaperId": "https://openalex.org/W2612269878", "PaperTitle": "Hybrid spiking-based multi-layered self-learning neuromorphic system based on memristor crossbar arrays", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Amr Hassan", "Chaofei Yang", "Chenchen Liu", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "ReVAMP: ReRAM based VLIW architecture for in-memory computing.", "DBLP authors": ["Debjyoti Bhattacharjee", "Rajeswari Devadoss", "Anupam Chattopadhyay"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927095", "OA papers": [{"PaperId": "https://openalex.org/W2612905056", "PaperTitle": "ReVAMP: ReRAM based VLIW architecture for in-memory computing", "Year": 2017, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Debjyoti Bhattacharjee", "Rajeswari Devadoss", "Anupam Chattopadhyay"]}]}, {"DBLP title": "Accurate private/shared classification of memory accesses: A run-time analysis system for the LEON3 multi-core processor.", "DBLP authors": ["Nam Ho", "Ishraq Ibne Ashraf", "Paul Kaufmann", "Marco Platzner"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927096", "OA papers": [{"PaperId": "https://openalex.org/W2613374437", "PaperTitle": "Accurate private/shared classification of memory accesses: A run-time analysis system for the LEON3 multi-core processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Paderborn University": 4.0}, "Authors": ["Nam Ho", "Ishraq Ibne Ashraf", "Paul Kaufmann", "Marco Platzner"]}]}, {"DBLP title": "Design of a low power, relative timing based asynchronous MSP430 microprocessor.", "DBLP authors": ["Dipanjan Bhadra", "Kenneth S. Stevens"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927097", "OA papers": [{"PaperId": "https://openalex.org/W2612108027", "PaperTitle": "Design of a low power, relative timing based asynchronous MSP430 microprocessor", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Utah": 2.0}, "Authors": ["Dipanjan Bhadra", "Kenneth N. Stevens"]}]}, {"DBLP title": "A coordinated multi-agent reinforcement learning approach to multi-level cache co-partitioning.", "DBLP authors": ["Rahul Jain", "Preeti Ranjan Panda", "Sreenivas Subramoney"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927098", "OA papers": [{"PaperId": "https://openalex.org/W2612625122", "PaperTitle": "A coordinated multi-agent reinforcement learning approach to multi-level cache co-partitioning", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Delhi": 2.0, "[Microarchitecture Research Lab, Intel Technology India Pvt. Ltd., Bangalore]": 1.0}, "Authors": ["Rahul Jain", "Preeti Ranjan Panda", "Sreenivas Subramoney"]}]}, {"DBLP title": "GPIOCP: Timing-accurate general purpose I/O controller for many-core real-time systems.", "DBLP authors": ["Zhe Jiang", "Neil C. Audsley"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927099", "OA papers": [{"PaperId": "https://openalex.org/W2613597972", "PaperTitle": "GPIOCP: Timing-accurate general purpose I/O controller for many-core real-time systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of York": 2.0}, "Authors": ["Zuhua Jiang", "Neil Audsley"]}]}, {"DBLP title": "An algorithm to find optimum support-reducing decompositions for index generation functions.", "DBLP authors": ["Tsutomu Sasao", "Kyu Matsuura", "Yukihiro Iguchi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927100", "OA papers": [{"PaperId": "https://openalex.org/W2612882223", "PaperTitle": "An algorithm to find optimum support-reducing decompositions for index generation functions", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Meiji University": 3.0}, "Authors": ["Tsutomu Sasao", "Kyu Matsuura", "Yukihiro Iguchi"]}]}, {"DBLP title": "Taking one-to-one mappings for granted: Advanced logic design of encoder circuits.", "DBLP authors": ["Alwin Zulehner", "Robert Wille"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927101", "OA papers": [{"PaperId": "https://openalex.org/W2612845845", "PaperTitle": "Taking one-to-one mappings for granted: Advanced logic design of encoder circuits", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Johannes Kepler University of Linz": 2.0}, "Authors": ["Alwin Zulehner", "Robert Wille"]}]}, {"DBLP title": "Analysis of short-circuit conditions in logic circuits.", "DBLP authors": ["Jo\u00e3o Afonso", "Jos\u00e9 Monteiro"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927102", "OA papers": [{"PaperId": "https://openalex.org/W2613121348", "PaperTitle": "Analysis of short-circuit conditions in logic circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.0}, "Authors": ["Jo\u00e3o L. Afonso", "Jos\u00e9 Monteiro"]}]}, {"DBLP title": "Busy man's synthesis: Combinational delay optimization with SAT.", "DBLP authors": ["Mathias Soeken", "Giovanni De Micheli", "Alan Mishchenko"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927103", "OA papers": [{"PaperId": "https://openalex.org/W2590761278", "PaperTitle": "Busy man's synthesis: Combinational delay optimization with SAT", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Mathias Soeken", "Giovanni De Micheli", "Alan Mishchenko"]}]}, {"DBLP title": "The engineering challenges in quantum computing.", "DBLP authors": ["Carmen G. Almud\u00e9ver", "Lingling Lao", "Xiang Fu", "Nader Khammassi", "Imran Ashraf", "Dan Iorga", "Savvas Varsamopoulos", "Christopher Eichler", "A. Wallraff", "Lotte Geck", "Andre Kruth", "Joachim Knoch", "Hendrik Bluhm", "Koen Bertels"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927104", "OA papers": [{"PaperId": "https://openalex.org/W2612118928", "PaperTitle": "The engineering challenges in quantum computing", "Year": 2017, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Delft University of Technology": 4.0, "QuTech": 4.0, "Quantum Devices (United States)": 1.0, "ETH Zurich": 1.0, "Forschungszentrum J\u00fclich": 2.3333333333333335, "Institute of Semiconductor Physics": 0.5, "RWTH Aachen University": 0.8333333333333333, "J\u00fclich Aachen Research Alliance": 0.3333333333333333}, "Authors": ["Carmen G. Almudever", "L.L. Lao", "Xiao Fu", "N. Khammassi", "I.M. Ashraf", "Dan Iorga", "Savvas Varsamopoulos", "Christopher Eichler", "Andreas Wallraff", "L. Geck", "Andre Kruth", "Joachim Knoch", "H. Bluhm", "Koen Bertels"]}]}, {"DBLP title": "MVP ECC : Manufacturing process variation aware unequal protection ECC for memory reliability.", "DBLP authors": ["Seung-Yeob Lee", "Joon-Sung Yang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927105", "OA papers": [{"PaperId": "https://openalex.org/W2613381833", "PaperTitle": "MVP ECC : Manufacturing process variation aware unequal protection ECC for memory reliability", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sungkyunkwan University": 2.0}, "Authors": ["Seung-Yeob Lee", "Joon-Sung Yang"]}]}, {"DBLP title": "Analyzing the effects of peripheral circuit aging of embedded SRAM architectures.", "DBLP authors": ["Josef Kinseher", "Leonhard Heis", "Ilia Polian"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927106", "OA papers": [{"PaperId": "https://openalex.org/W2613010563", "PaperTitle": "Analyzing the effects of peripheral circuit aging of embedded SRAM architectures", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Intel (Germany)": 2.0, "University of Passau": 1.0}, "Authors": ["Josef Kinseher", "Leonhard Heis", "Ilia Polian"]}]}, {"DBLP title": "Mitigation of sense amplifier degradation using input switching.", "DBLP authors": ["Daniel Kraak", "Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor", "Wim Dehaene"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927107", "OA papers": [{"PaperId": "https://openalex.org/W2614087650", "PaperTitle": "Mitigation of sense amplifier degradation using input switching", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Delft University of Technology": 4.0, "Imec": 3.0, "KU Leuven": 1.0}, "Authors": ["Daniel Kraak", "Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor", "Wim Dehaene"]}]}, {"DBLP title": "Scalable probabilistic power budgeting for many-cores.", "DBLP authors": ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927108", "OA papers": [{"PaperId": "https://openalex.org/W2613894698", "PaperTitle": "Scalable probabilistic power budgeting for many-cores", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "TU Wien": 1.0, "National University of Singapore": 1.0}, "Authors": ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"]}]}, {"DBLP title": "Exploiting sporadic servers to provide budget scheduling for ARINC653 based real-time virtualization environments.", "DBLP authors": ["Matthias Beckert", "Kai Bjorn Gemlau", "Rolf Ernst"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927109", "OA papers": [{"PaperId": "https://openalex.org/W2612546159", "PaperTitle": "Exploiting sporadic servers to provide budget scheduling for ARINC653 based real-time virtualization environments", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Matthias Beckert", "Kai-Bjorn Gemlau", "Rolf Ernst"]}]}, {"DBLP title": "Programming and analysing scenario-aware dataflow on a multi-processor platform.", "DBLP authors": ["Reinier van Kampenhout", "Sander Stuijk", "Kees Goossens"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927110", "OA papers": [{"PaperId": "https://openalex.org/W2613897057", "PaperTitle": "Programming and analysing scenario-aware dataflow on a multi-processor platform", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Eindhoven University of Technology": 3.0}, "Authors": ["Reinier van Kampenhout", "Sander Stuijk", "Kees Goossens"]}]}, {"DBLP title": "Leveraging aging effect to improve SRAM-based true random number generators.", "DBLP authors": ["Saman Kiamehr", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927111", "OA papers": [{"PaperId": "https://openalex.org/W2613204521", "PaperTitle": "Leveraging aging effect to improve SRAM-based true random number generators", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Saman Kiamehr", "Mohammad Saber Golanbari", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Design automation for obfuscated circuits with multiple viable functions.", "DBLP authors": ["Shahrzad Keshavarz", "Christof Paar", "Daniel E. Holcomb"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927112", "OA papers": [{"PaperId": "https://openalex.org/W2592134250", "PaperTitle": "Design automation for obfuscated circuits with multiple viable functions", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Massachusetts Amherst": 2.0, "Ruhr University Bochum": 1.0}, "Authors": ["Shahrzad Keshavarz", "Christof Paar", "Daniel Holcomb"]}]}, {"DBLP title": "Double MAC: Doubling the performance of convolutional neural networks on modern FPGAs.", "DBLP authors": ["Dong Nguyen", "Daewoo Kim", "Jongeun Lee"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927113", "OA papers": [{"PaperId": "https://openalex.org/W2613938013", "PaperTitle": "Double MAC: Doubling the performance of convolutional neural networks on modern FPGAs", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Ulsan National Institute of Science and Technology": 3.0}, "Authors": ["Dong Nguyen", "Dae-Woo Kim", "Jongeun Lee"]}]}, {"DBLP title": "BITMAN: A tool and API for FPGA bitstream manipulations.", "DBLP authors": ["Khoa Dang Pham", "Edson L. Horta", "Dirk Koch"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927114", "OA papers": [{"PaperId": "https://openalex.org/W2612354329", "PaperTitle": "BITMAN: A tool and API for FPGA bitstream manipulations", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Manchester": 3.0}, "Authors": ["Khoa Dang Pham", "Edson Lemos Horta", "Dirk Koch"]}]}, {"DBLP title": "A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example.", "DBLP authors": ["Andreas Gerlach", "J\u00fcrgen Scheible", "Thoralf Rosahl", "Frank-Thomas Eitrich"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927115", "OA papers": [{"PaperId": "https://openalex.org/W2612175543", "PaperTitle": "A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Robert Bosch (Germany)": 4.0}, "Authors": ["Andreas Gerlach", "Juergen Scheible", "Thoralf Rosahl", "Frank-Thomas Eitrich"]}]}, {"DBLP title": "Latency analysis of homogeneous synchronous dataflow graphs using timed automata.", "DBLP authors": ["Guus Kuiper", "Marco Jan Gerrit Bekooij"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927116", "OA papers": [{"PaperId": "https://openalex.org/W2612733816", "PaperTitle": "Latency analysis of homogeneous synchronous dataflow graphs using timed automata", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Guus Kuiper", "Marco J. G. Bekooij"]}]}, {"DBLP title": "COVERT: Counter OVErflow ReducTion for efficient encryption of non-volatlle memories.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927117", "OA papers": [{"PaperId": "https://openalex.org/W2614094595", "PaperTitle": "COVERT: Counter OVErflow ReducTion for efficient encryption of non-volatlle memories", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Shivam Swami", "Kartik Mohanram"]}]}, {"DBLP title": "A wear-leveling-aware counter mode for data encryption in non-volatile memories.", "DBLP authors": ["Fangting Huang", "Dan Feng", "Yu Hua", "Wen Zhou"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927118", "OA papers": [{"PaperId": "https://openalex.org/W2613935737", "PaperTitle": "A wear-leveling-aware counter mode for data encryption in non-volatile memories", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.0, "Huazhong University of Science and Technology": 2.0}, "Authors": ["Fangting Huang", "Dan Feng", "Yu Hua", "Wen Zhou"]}]}, {"DBLP title": "Tunnel FET based refresh-free-DRAM.", "DBLP authors": ["Navneet Gupta", "Adam Makosiej", "Andrei Vladimirescu", "Amara Amara", "Costin Anghel"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927119", "OA papers": [{"PaperId": "https://openalex.org/W2611574572", "PaperTitle": "Tunnel FET based refresh-free-DRAM", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris": 4.0, "Atomic Energy and Alternative Energies Commission": 0.5, "CEA LETI": 0.5}, "Authors": ["Navneet Gupta", "Adam Makosiej", "Andrei Vladimirescu", "Amara Amara", "Costin Anghel"]}]}, {"DBLP title": "A hardware implementation of the MCAS synchronization primitive.", "DBLP authors": ["Srishty Patel", "Rajshekar Kalayappan", "Ishani Mahajan", "Smruti R. Sarangi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927120", "OA papers": [{"PaperId": "https://openalex.org/W2613118994", "PaperTitle": "A hardware implementation of the MCAS synchronization primitive", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Srishty Patel", "Rajshekar Kalayappan", "Ishani Mahajan", "Smruti R. Sarangi"]}]}, {"DBLP title": "BandiTS: Dynamic timing speculation using multi-armed bandit based optimization.", "DBLP authors": ["Jeff Jun Zhang", "Siddharth Garg"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927121", "OA papers": [{"PaperId": "https://openalex.org/W2612732564", "PaperTitle": "BandiTS: Dynamic timing speculation using multi-armed bandit based optimization", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"New York University": 2.0}, "Authors": ["Jeff L. Zhang", "Siddharth Garg"]}]}, {"DBLP title": "Design and implementation of a fair credit-based bandwidth sharing scheme for buses.", "DBLP authors": ["Mladen Slijepcevic", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927122", "OA papers": [{"PaperId": "https://openalex.org/W2612634551", "PaperTitle": "Design and implementation of a fair credit-based bandwidth sharing scheme for buses", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.5, "Barcelona Supercomputing Center": 1.8333333333333333, "Research Institute for Artificial Intelligence": 0.3333333333333333, "Spanish National Research Council": 0.3333333333333333}, "Authors": ["Mladen Slijepcevic", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "Technology mapping with all spin logic.", "DBLP authors": ["Boyu Zhang", "Azadeh Davoodi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927123", "OA papers": [{"PaperId": "https://openalex.org/W2613415298", "PaperTitle": "Technology mapping with all spin logic", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Boyu Zhang", "Azadeh Davoodi"]}]}, {"DBLP title": "A new method to identify threshold logic functions.", "DBLP authors": ["Seyed Nima Mozaffari", "Spyros Tragoudas", "Themistoklis Haniotakis"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927124", "OA papers": [{"PaperId": "https://openalex.org/W2613917999", "PaperTitle": "A new method to identify threshold logic functions", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Southern Illinois University Carbondale": 3.0}, "Authors": ["Seyed Nima Mozaffari", "Spyros Tragoudas", "Themistoklis Haniotakis"]}]}, {"DBLP title": "A bridging fault model for line coverage in the presence of undetected transition faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927125", "OA papers": [{"PaperId": "https://openalex.org/W2612477900", "PaperTitle": "A bridging fault model for line coverage in the presence of undetected transition faults", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "CHRT: A criticality- and heterogeneity-aware runtime system for task-parallel applications.", "DBLP authors": ["Myeonggyun Han", "Jinsu Park", "Woongki Baek"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927126", "OA papers": [{"PaperId": "https://openalex.org/W2612780444", "PaperTitle": "CHRT: A criticality- and heterogeneity-aware runtime system for task-parallel applications", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"School of ECE UNIST": 3.0}, "Authors": ["Myeonggyun Han", "Peng Zhang", "Woongki Baek"]}]}, {"DBLP title": "MobiXen: Porting Xen on Android devices for mobile virtualization.", "DBLP authors": ["Yaozu Dong", "Jianguo Yao", "Haibing Guan", "R. Ananth Krishna", "Yunhong Jiang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927127", "OA papers": [{"PaperId": "https://openalex.org/W2613981825", "PaperTitle": "MobiXen: Porting Xen on Android devices for mobile virtualization", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 3.0, "Intel Asia-Pacific Research and development Ltd": 2.0}, "Authors": ["Yaozu Dong", "Jianguo Yao", "Halbing Guan", "R Ananth Krishna", "Yunhong Jiang"]}]}, {"DBLP title": "Optimisation opportunities and evaluation for GPGPU applications on low-end mobile GPUs.", "DBLP authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927128", "OA papers": [{"PaperId": "https://openalex.org/W2613001687", "PaperTitle": "Optimisation opportunities and evaluation for GPGPU applications on low-end mobile GPUs", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 1.0}, "Authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"]}]}, {"DBLP title": "Ultra-low power and dependability for IoT devices (Invited paper for IoT technologies).", "DBLP authors": ["J\u00f6rg Henkel", "Santiago Pagani", "Hussam Amrouch", "Lars Bauer", "Farzad Samie"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927129", "OA papers": [{"PaperId": "https://openalex.org/W2612572606", "PaperTitle": "Ultra-low power and dependability for IoT devices (Invited paper for IoT technologies)", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Jorg Henkel", "Santiago Pagani", "Hussam Amrouch", "Lars Bauer", "Farzad Samie"]}]}, {"DBLP title": "Energy-driven computing: Rethinking the design of energy harvesting systems.", "DBLP authors": ["Geoff V. Merrett", "Bashir M. Al-Hashimi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927130", "OA papers": [{"PaperId": "https://openalex.org/W2580656927", "PaperTitle": "Energy-driven computing: Rethinking the design of energy harvesting systems", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Southampton": 2.0}, "Authors": ["Geoff V. Merrett", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Nonvolatile processors: Why is it trending?", "DBLP authors": ["Fang Su", "Kaisheng Ma", "Xueqing Li", "Tongda Wu", "Yongpan Liu", "Vijaykrishnan Narayanan"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927131", "OA papers": [{"PaperId": "https://openalex.org/W2613996477", "PaperTitle": "Nonvolatile processors: Why is it trending?", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"[Tsinghua National Laboratory for Information Science and Technology (TNList)]": 3.0, "Pennsylvania State University": 3.0}, "Authors": ["Fang Su", "Kaisheng Ma", "Xueqing Li", "Tongda Wu", "Yongpan Liu", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Advanced spintronic memory and logic for non-volatile processors.", "DBLP authors": ["Robert Perricone", "Ibrahim Ahmed", "Zhaoxin Liang", "Meghna G. Mankalale", "Xiaobo Sharon Hu", "Chris H. Kim", "Michael T. Niemier", "Sachin S. Sapatnekar", "Jianping Wang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927132", "OA papers": [{"PaperId": "https://openalex.org/W2612333299", "PaperTitle": "Advanced spintronic memory and logic for non-volatile processors", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Notre Dame": 3.0, "University of Minnesota": 6.0}, "Authors": ["Robert Perricone", "Ibrahim Ahmed", "Zhaoxin Liang", "Meghna G. Mankalale", "Xiaobo Sharon Hu", "Chris H. Kim", "Michael Niemier", "Sachin S. Sapatnekar", "Jian-Ping Wang"]}]}, {"DBLP title": "Automatic generation of formally-proven tamper-resistant Galois-field multipliers based on generalized masking scheme.", "DBLP authors": ["Rei Ueno", "Naofumi Homma", "Sumio Morioka", "Takafumi Aoki"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927133", "OA papers": [{"PaperId": "https://openalex.org/W2613028984", "PaperTitle": "Automatic generation of formally-proven tamper-resistant Galois-field multipliers based on generalized masking scheme", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tohoku University": 3.0, "Interstellar Technologies Inc., 690-4 Memu, Taiki, Hiroo-gun, Hokkaido, 089-2113, Japan": 1.0}, "Authors": ["Rei Ueno", "Naofumi Homma", "Sumio Morioka", "Takafumi Aoki"]}]}, {"DBLP title": "SCAM: Secured content addressable memory based on homomorphic encryption.", "DBLP authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927134", "OA papers": [{"PaperId": "https://openalex.org/W2612769338", "PaperTitle": "SCAM: Secured content addressable memory based on homomorphic encryption", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Kyoto University": 3.0}, "Authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"]}]}, {"DBLP title": "SPARX - A side-channel protected processor for ARX-based cryptography.", "DBLP authors": ["Florian Bache", "Tobias Schneider", "Amir Moradi", "Tim Giineysu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927135", "OA papers": [{"PaperId": "https://openalex.org/W2612549777", "PaperTitle": "SPARX \u2014 A side-channel protected processor for ARX-based cryptography", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bremen": 2.0, "Ruhr University Bochum": 2.0}, "Authors": ["Florian Bache", "Tobias M. Schneider", "Amir Moradi", "Tim Giineysu"]}]}, {"DBLP title": "Adaptive compressed sensing at the fingertip of Internet-of-Things sensors: An ultra-low power activity recognition.", "DBLP authors": ["Ramin Fallahzadeh", "Josu\u00e9 Pag\u00e1n Ortiz", "Hassan Ghasemzadeh"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927136", "OA papers": [{"PaperId": "https://openalex.org/W2612341813", "PaperTitle": "Adaptive compressed sensing at the fingertip of Internet-of-Things sensors: An ultra-low power activity recognition", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Washington State University": 2.0, "Universidad Complutense de Madrid": 1.0}, "Authors": ["Ramin Fallahzadeh", "Josu\u00e9 Pag\u00e1n Ortiz", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "A Zynq-based dynamically reconfigurable high density myoelectric prosthesis controller.", "DBLP authors": ["Alexander Boschmann", "Georg Thombansen", "Linus Witschen", "Alex Wiens", "Marco Platzner"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927137", "OA papers": [{"PaperId": "https://openalex.org/W2613647708", "PaperTitle": "A Zynq-based dynamically reconfigurable high density myoelectric prosthesis controller", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Paderborn University": 5.0}, "Authors": ["Alexander Boschmann", "Georg Thombansen", "Linus Witschen", "Alex Wiens", "Marco Platzner"]}]}, {"DBLP title": "Microwatt end-to-End digital neural signal processing systems for motor intention decoding.", "DBLP authors": ["Zhewei Jiang", "Chisung Bae", "Joonseong Kang", "Sang Joon Kim", "Mingoo Seok"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927138", "OA papers": [{"PaperId": "https://openalex.org/W2614004363", "PaperTitle": "Microwatt end-to-End digital neural signal processing systems for motor intention decoding", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Columbia University": 2.0, "Samsung (South Korea)": 3.0}, "Authors": ["Zhewei Jiang", "Chisung Bae", "Joonseong Kang", "Sang Hoon Kim", "Mingoo Seok"]}]}, {"DBLP title": "An embedded system remotely driving mechanical devices by P300 brain activity.", "DBLP authors": ["Daniela De Venuto", "Valerio F. Annese", "Giovanni Mezzina"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927139", "OA papers": [{"PaperId": "https://openalex.org/W2612713706", "PaperTitle": "An embedded system remotely driving mechanical devices by P300 brain activity", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Polytechnic University of Bari": 1.5, "Engineering (Italy)": 1.5}, "Authors": ["Daniela De Venuto", "V. F. Annese", "Giovanni Mezzina"]}]}, {"DBLP title": "Revamping timing error resilience to tackle choke points at NTC systems.", "DBLP authors": ["Aatreyi Bal", "Shamik Saha", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927140", "OA papers": [{"PaperId": "https://openalex.org/W2613369427", "PaperTitle": "Revamping timing error resilience to tackle choke points at NTC systems", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Aatreyi Bal", "Shamik Saha", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Efficient neural network acceleration on GPGPU using content addressable memory.", "DBLP authors": ["Mohsen Imani", "Daniel Peroni", "Yeseong Kim", "Abbas Rahimi", "Tajana Rosing"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927141", "OA papers": [{"PaperId": "https://openalex.org/W2587527900", "PaperTitle": "Efficient neural network acceleration on GPGPU using content addressable memory", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of California, San Diego": 4.0, "EECS, UC Berkeley, Berkeley, CA 94720, USA#TAB#": 1.0}, "Authors": ["Mohsen Imani", "Daniel Peroni", "Yeseong Kim", "Abbas Rahimi", "Tajana Rosing"]}]}, {"DBLP title": "Chain-NN: An energy-efficient 1D chain architecture for accelerating deep convolutional neural networks.", "DBLP authors": ["Shihao Wang", "Dajiang Zhou", "Xushen Han", "Takeshi Yoshimura"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927142", "OA papers": [{"PaperId": "https://openalex.org/W2591982329", "PaperTitle": "Chain-NN: An energy-efficient 1D chain architecture for accelerating deep convolutional neural networks", "Year": 2017, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Waseda University": 4.0}, "Authors": ["Shihao Wang", "Dajiang Zhou", "Xushen Han", "Takeshi Yoshimura"]}]}, {"DBLP title": "Continuous learning of HPC infrastructure models using big data analytics and in-memory processing tools.", "DBLP authors": ["Francesco Beneventi", "Andrea Bartolini", "Carlo Cavazzoni", "Luca Benini"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927143", "OA papers": [{"PaperId": "https://openalex.org/W2613685344", "PaperTitle": "Continuous learning of HPC infrastructure models using big data analytics and in-memory processing tools", "Year": 2017, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Bologna": 3.0, "Cineca": 1.0}, "Authors": ["Francesco Beneventi", "Andrea Bartolini", "Carlo Cavazzoni", "Luca Benini"]}]}, {"DBLP title": "Self-aware computing systems: From psychology to engineering.", "DBLP authors": ["Peter R. Lewis"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927144", "OA papers": [{"PaperId": "https://openalex.org/W2606511685", "PaperTitle": "Self-aware computing systems: From psychology to engineering", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Aston University": 1.0}, "Authors": ["Peter Lewis"]}]}, {"DBLP title": "Self-awareness in autonomous automotive systems.", "DBLP authors": ["Johannes Schlatow", "Mischa M\u00f6stl", "Rolf Ernst", "Marcus Nolte", "Inga Jatzkowski", "Markus Maurer", "Christian Herber", "Andreas Herkersdorf"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927145", "OA papers": [{"PaperId": "https://openalex.org/W2613682588", "PaperTitle": "Self-awareness in autonomous automotive systems", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 6.0, "Technical University of Munich": 2.0}, "Authors": ["Johannes Schlatow", "Mischa Moostl", "Rolf Ernst", "Marcus Nolte", "Inga Jatzkowski", "Markus Maurer", "Christian Herber", "Andreas Herkersdorf"]}]}, {"DBLP title": "Self-awareness in remote health monitoring systems using wearable electronics.", "DBLP authors": ["Arman Anzanpour", "Iman Azimi", "Maximilian Gotzinger", "Amir M. Rahmani", "Nima Taherinejad", "Pasi Liljeberg", "Axel Jantsch", "Nikil D. Dutt"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927146", "OA papers": [{"PaperId": "https://openalex.org/W2612502572", "PaperTitle": "Self-awareness in remote health monitoring systems using wearable electronics", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Turku": 4.0, "TU Wien": 3.0, "University of California, Irvine": 1.0}, "Authors": ["Arman Anzanpour", "Iman Azimi", "Maximilian G\u00f6tzinger", "Amir Masoud Rahmani", "Nima TaheriNejad", "Pasi Liljeberg", "Axel Jantsch", "Nikil Dutt"]}]}, {"DBLP title": "Hardware-accelerated dynamic binary translation.", "DBLP authors": ["Simon Rokicki", "Erven Rohou", "Steven Derrien"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927147", "OA papers": [{"PaperId": "https://openalex.org/W2597096012", "PaperTitle": "Hardware-accelerated dynamic binary translation", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Rennes": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Simon Rokicki", "Erven Rohou", "Steven Derrien"]}]}, {"DBLP title": "Superword level parallelism aware word length optimization.", "DBLP authors": ["Ali Hassan El Moussawi", "Steven Derrien"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927148", "OA papers": [{"PaperId": "https://openalex.org/W2606595195", "PaperTitle": "Superword level parallelism aware word length optimization", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rennes": 2.0}, "Authors": ["Ali Moussawi", "Steven Derrien"]}]}, {"DBLP title": "Schedulability-aware SPM Allocation for preemptive hard real-time systems with arbitrary activation patterns.", "DBLP authors": ["Arno Luppold", "Heiko Falk"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927149", "OA papers": [{"PaperId": "https://openalex.org/W2613037015", "PaperTitle": "Schedulability-aware SPM Allocation for preemptive hard real-time systems with arbitrary activation patterns", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hamburg University of Technology": 2.0}, "Authors": ["Arno Luppold", "Heiko Falk"]}]}, {"DBLP title": "A Log-aware Synergized scheme for page-level FTL design.", "DBLP authors": ["Chu Li", "Dan Feng", "Yu Hua", "Fang Wang", "Chuntao Jiang", "Wei Zhou"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927150", "OA papers": [{"PaperId": "https://openalex.org/W2614068755", "PaperTitle": "A Log-aware Synergized scheme for page-level FTL design", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.5, "Huazhong University of Science and Technology": 2.5, "Illinois Institute of Technology": 1.0}, "Authors": ["Chu Min Li", "Dan Feng", "Yu Hua", "Fang Wang", "Chuntao Jiang", "Wei Zhou"]}]}, {"DBLP title": "MALRU: Miss-penalty aware LRU-based cache replacement for hybrid memory systems.", "DBLP authors": ["Di Chen", "Hai Jin", "Xiaofei Liao", "Haikun Liu", "Rentong Guo", "Dong Liu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927151", "OA papers": [{"PaperId": "https://openalex.org/W2612907783", "PaperTitle": "MALRU: Miss-penalty aware LRU-based cache replacement for hybrid memory systems", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Huazhong University of Science and Technology": 6.0}, "Authors": ["Di Chen", "Hai Jin", "Xiaofei Liao", "Haikun Liu", "Rentong Guo", "Dong Liu"]}]}, {"DBLP title": "Endurance management for resistive Logic-In-Memory computing architectures.", "DBLP authors": ["Saeideh Shirinzadeh", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli", "Rolf Drechsler"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927152", "OA papers": [{"PaperId": "https://openalex.org/W2592304361", "PaperTitle": "Endurance management for resistive Logic-In-Memory computing architectures", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Bremen": 1.5, "Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 2.0, "University of Utah": 1.0, "German Research Centre for Artificial Intelligence": 0.5}, "Authors": ["Saeideh Shirinzadeh", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli", "Rolf Drechsler"]}]}, {"DBLP title": "Live together or Die Alone: Block cooperation to extend lifetime of resistive memories.", "DBLP authors": ["Mohammad Khavari Tavana", "Amir Kavyan Ziabari", "David R. Kaeli"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927153", "OA papers": [{"PaperId": "https://openalex.org/W2613082707", "PaperTitle": "Live together or Die Alone: Block cooperation to extend lifetime of resistive memories", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Mohammad Khavari Tavana", "Amir Kavyan Ziabari", "David Kaeli"]}]}, {"DBLP title": "Secure Cyber-Physical Systems: Current trends, tools and open research problems.", "DBLP authors": ["Anupam Chattopadhyay", "Alok Prakash", "Muhammad Shafique"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927154", "OA papers": [{"PaperId": "https://openalex.org/W2612577136", "PaperTitle": "Secure Cyber-Physical Systems: Current trends, tools and open research problems", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Nanyang Technological University": 2.0, "TU Wien": 1.0}, "Authors": ["Anupam Chattopadhyay", "Alok Prakash", "Muhammad Shafique"]}]}, {"DBLP title": "Don't fall into a trap: Physical side-channel analysis of ChaCha20-Poly1305.", "DBLP authors": ["Bernhard Jungk", "Shivam Bhasin"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927155", "OA papers": [{"PaperId": "https://openalex.org/W2612613213", "PaperTitle": "Don't fall into a trap: Physical side-channel analysis of ChaCha20-Poly1305", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Bernhard Jungk", "Shivam Bhasin"]}]}, {"DBLP title": "The RowHammer problem and other issues we may face as memory becomes denser.", "DBLP authors": ["Onur Mutlu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927156", "OA papers": [{"PaperId": "https://openalex.org/W2593313312", "PaperTitle": "The RowHammer problem and other issues we may face as memory becomes denser", "Year": 2017, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"ETH Zurich": 1.0}, "Authors": ["Onur Mutlu"]}]}, {"DBLP title": "Compromising FPGA SoCs using malicious hardware blocks.", "DBLP authors": ["Nisha Jacob", "Carsten Rolfes", "Andreas Zankl", "Johann Heyszl", "Georg Sigl"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927157", "OA papers": [{"PaperId": "https://openalex.org/W2613091199", "PaperTitle": "Compromising FPGA SoCs using malicious hardware blocks", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Fraunhofer Institute for Applied and Integrated Security": 5.0}, "Authors": ["Nisha Jacob", "Carsten Rolfes", "Andreas Zankl", "Johann Heyszl", "Georg Sigl"]}]}, {"DBLP title": "Analyzing security breaches of countermeasures throughout the refinement process in hardware design flow.", "DBLP authors": ["Jean-Luc Danger", "Sylvain Guilley", "Philippe Nguyen", "Robert Nguyen", "Youssef Souissi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927159", "OA papers": [{"PaperId": "https://openalex.org/W2612521132", "PaperTitle": "Analyzing security breaches of countermeasures throughout the refinement process in hardware design flow", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Jean-Luc Danger", "Sylvain Guilley", "Philippe Nguyen", "Robert T Nguyen", "Youssef Souissi"]}]}, {"DBLP title": "Automatic operating point distillation for hybrid mapping methodologies.", "DBLP authors": ["Behnaz Pourmohseni", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927160", "OA papers": [{"PaperId": "https://openalex.org/W2612466794", "PaperTitle": "Automatic operating point distillation for hybrid mapping methodologies", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "University of Ulm": 1.0}, "Authors": ["Behnaz Pourmohseni", "Michael Gla\u00df", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Design Space exploration of FPGA-based accelerators with multi-level parallelism.", "DBLP authors": ["Guanwen Zhong", "Alok Prakash", "Siqi Wang", "Yun Liang", "Tulika Mitra", "Sma\u00efl Niar"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927161", "OA papers": [{"PaperId": "https://openalex.org/W2612563559", "PaperTitle": "Design Space exploration of FPGA-based accelerators with multi-level parallelism", "Year": 2017, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"National University of Singapore": 3.0, "Nanyang Technological University": 1.0, "Peking University": 1.0, "Laboratory of Industrial and Human Automation Control, Mechanical Engineering and Computer Science": 1.0}, "Authors": ["Guanwen Zhong", "Alok Prakash", "Siqi Wang", "Yun Liang", "Tulika Mitra", "Smail Niar"]}]}, {"DBLP title": "Design space exploration of FPGA accelerators for convolutional neural networks.", "DBLP authors": ["Atul Rahman", "Sangyun Oh", "Jongeun Lee", "Kiyoung Choi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927162", "OA papers": [{"PaperId": "https://openalex.org/W2612090114", "PaperTitle": "Design space exploration of FPGA accelerators for convolutional neural networks", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Samsung (South Korea)": 1.0, "Ulsan National Institute of Science and Technology": 2.0, "Seoul National University": 1.0}, "Authors": ["Atul Rahman", "Sang-Yun Oh", "Jongeun Lee", "Kiyoung Choi"]}]}, {"DBLP title": "A slack-based approach to efficiently deploy radix 8 booth multipliers.", "DBLP authors": ["Alberto A. Del Barrio", "Rom\u00e1n Hermida"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927163", "OA papers": [{"PaperId": "https://openalex.org/W2612111274", "PaperTitle": "A slack-based approach to efficiently deploy radix 8 booth multipliers", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universidad Complutense de Madrid": 2.0}, "Authors": ["Alberto A. Del Barrio", "Roman Hermida"]}]}, {"DBLP title": "Measurement and validation of energy harvesting IoT devices.", "DBLP authors": ["Lukas Sigrist", "Andres Gomez", "Roman Lim", "Stefan Lippuner", "Matthias Leubin", "Lothar Thiele"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927164", "OA papers": [{"PaperId": "https://openalex.org/W2612174122", "PaperTitle": "Measurement and validation of energy harvesting IoT devices", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"ETH Zurich": 6.0}, "Authors": ["Lukas Sigrist", "Andres Gomez", "Roman Lim", "Stefan Lippuner", "Matthias Leubin", "Lothar Thiele"]}]}, {"DBLP title": "A methodology for the design of dynamic accuracy operators by runtime back bias.", "DBLP authors": ["Daniele Jahier Pagliari", "Yves Durand", "David Coriat", "Anca Molnos", "Edith Beign\u00e9", "Enrico Macii", "Massimo Poncino"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927165", "OA papers": [{"PaperId": "https://openalex.org/W2613905610", "PaperTitle": "A methodology for the design of dynamic accuracy operators by runtime back bias", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Polytechnic University of Turin": 3.0, "CEA LETI": 4.0}, "Authors": ["Daniele Jahier Pagliari", "Yves Durand", "David Coriat", "Anca Molnos", "Edith Beigne", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "A scan-chain based state retention methodology for IoT processors operating on intermittent energy.", "DBLP authors": ["Pascal Alexander Hager", "Hamed Fatemi", "Jos\u00e9 Pineda de Gyvez", "Luca Benini"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927166", "OA papers": [{"PaperId": "https://openalex.org/W2612244209", "PaperTitle": "A scan-chain based state retention methodology for IoT processors operating on intermittent energy", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ETH Zurich": 2.0, "NXP (Netherlands)": 2.0}, "Authors": ["Pascal A. Hager", "Hamed Fatemi", "Jose Pineda de Gyvez", "Luca Benini"]}]}, {"DBLP title": "A circuit-equivalent battery model accounting for the dependency on load frequency.", "DBLP authors": ["Yukai Chen", "Enrico Macii", "Massimo Poncino"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927167", "OA papers": [{"PaperId": "https://openalex.org/W2613728023", "PaperTitle": "A circuit-equivalent battery model accounting for the dependency on load frequency", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Yukai Chen", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "SLoT: A supervised learning model to predict dynamic timing errors of functional units.", "DBLP authors": ["Xun Jiao", "Yu Jiang", "Abbas Rahimi", "Rajesh K. Gupta"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927168", "OA papers": [{"PaperId": "https://openalex.org/W2613791011", "PaperTitle": "SLoT: A supervised learning model to predict dynamic timing errors of functional units", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, San Diego": 2.0, "Tsinghua University": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Xun Jiao", "Yu Jiang", "Abbas Rahimi", "Rajesh Gupta"]}]}, {"DBLP title": "Exploiting data-dependence and Flip-Flop asymmetry for zero-overhead system soft error mitigation.", "DBLP authors": ["Vikas Chandra", "Liangzhen Lai"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927169", "OA papers": [{"PaperId": "https://openalex.org/W2612549260", "PaperTitle": "Exploiting data-dependence and Flip-Flop asymmetry for zero-overhead system soft error mitigation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ARM Research": 2.0}, "Authors": ["Vikas Chandra", "Liangzhen Lai"]}]}, {"DBLP title": "Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits.", "DBLP authors": ["Wenlong Lv", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927170", "OA papers": [{"PaperId": "https://openalex.org/W2612924526", "PaperTitle": "Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.5, "Fudan University": 2.5}, "Authors": ["Wenlong Lv", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Efficient yield optimization method using a variable K-Means algorithm for analog IC sizing.", "DBLP authors": ["Ant\u00f3nio Canelas", "Ricardo Martins", "Ricardo Povoa", "Nuno Louren\u00e7o", "Nuno Horta"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927171", "OA papers": [{"PaperId": "https://openalex.org/W2612009360", "PaperTitle": "Efficient yield optimization method using a variable K-Means algorithm for analog IC sizing", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Instituto de Telecomunica\u00e7\u00f5es": 5.0}, "Authors": ["Antonio Canelas", "Ricardo Silveira Martins", "Ricardo Povoa", "Nuno Louren\u00e7o", "Nuno Horta"]}]}, {"DBLP title": "An efficient leakage-aware thermal simulation approach for 3D-ICs using corrected linearized model and algebraic multigrid.", "DBLP authors": ["Chao Yan", "Hengliang Zhu", "Dian Zhou", "Xuan Zeng"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927172", "OA papers": [{"PaperId": "https://openalex.org/W2612935358", "PaperTitle": "An efficient leakage-aware thermal simulation approach for 3D-ICs using corrected linearized model and algebraic multigrid", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 1.5, "The University of Texas at Dallas": 1.0}, "Authors": ["Chao Yan", "Hengliang Zhu", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "A thermally-aware energy minimization methodology for global interconnects.", "DBLP authors": ["Soheil Nazar Shahsavani", "Alireza Shafaei", "Shahin Nazarian", "Massoud Pedram"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927173", "OA papers": [{"PaperId": "https://openalex.org/W2612343002", "PaperTitle": "A thermally-aware energy minimization methodology for global interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 4.0}, "Authors": ["Soheil Nazar Shahsavani", "Alireza Shafaei", "Shahin Nazarian", "Massoud Pedram"]}]}, {"DBLP title": "Analysis and optimization of variable-latency designs in the presence of timing variability.", "DBLP authors": ["Chang-Lin Tsai", "Chao-Wei Cheng", "Ning-Chi Huang", "Kai-Chiang Wu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927174", "OA papers": [{"PaperId": "https://openalex.org/W2613115383", "PaperTitle": "Analysis and optimization of variable-latency designs in the presence of timing variability", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Chang-Lin Tsai", "Chao-Wei Cheng", "Ning-Chi Huang", "Kai-Chiang Wu"]}]}, {"DBLP title": "1024-Channel 3D ultrasound digital beamformer in a single 5W FPGA.", "DBLP authors": ["Federico Angiolini", "Aya Ibrahim", "William Andrew Simon", "Ahmet Caner Yuzuguler", "Marcel Arditi", "Jean-Philippe Thiran", "Giovanni De Micheli"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927175", "OA papers": [{"PaperId": "https://openalex.org/W2613182265", "PaperTitle": "1024-Channel 3D ultrasound digital beamformer in a single 5W FPGA", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 7.0}, "Authors": ["Federico Angiolini", "Ahmed Ibrahim", "Wilhelm Simon", "Ahmet Caner Yuzuguler", "Marcel Arditi", "Jean-Philippe Thiran", "Giovanni De Micheli"]}]}, {"DBLP title": "LAANT: A library to automatically optimize EDP for OpenMP applications.", "DBLP authors": ["Arthur Francisco Lorenzon", "Jeckson Dellagostin Souza", "Antonio Carlos Schneider Beck"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927176", "OA papers": [{"PaperId": "https://openalex.org/W2611995383", "PaperTitle": "LAANT: A library to automatically optimize EDP for OpenMP applications", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Arthur Francisco Lorenzon", "Jeckson Dellagostin Souza", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "Improving the accuracy of the leakage power estimation of embedded CPUs.", "DBLP authors": ["Ting-Wu Chin", "Shiao-Li Tsao", "Kuo-Wei Hung", "Pei-Shu Huang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927177", "OA papers": [{"PaperId": "https://openalex.org/W2612015261", "PaperTitle": "Improving the accuracy of the leakage power estimation of embedded CPUs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Ting-Wu Chin", "Shiao-Li Tsao", "Kuo-Wei Hung", "Pei-Shu Huang"]}]}, {"DBLP title": "Schedule-aware loop parallelization for embedded MPSoCs by exploiting parallel slack.", "DBLP authors": ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Nikolaos Kavvadias", "Liam Fitzpatrick"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927178", "OA papers": [{"PaperId": "https://openalex.org/W2613430556", "PaperTitle": "Schedule-aware loop parallelization for embedded MPSoCs by exploiting parallel slack", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RWTH Aachen University": 3.0, "Silexica Software Solutions GmbH, Germany": 2.0}, "Authors": ["Miguel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Nikolaos Kavvadias", "Liam Fitzpatrick"]}]}, {"DBLP title": "Reducing code management overhead in software-managed multicores.", "DBLP authors": ["Jian Cai", "Yooseong Kim", "Youngbin Kim", "Aviral Shrivastava", "Kyoungwoo Lee"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927179", "OA papers": [{"PaperId": "https://openalex.org/W2613633642", "PaperTitle": "Reducing code management overhead in software-managed multicores", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Arizona State University": 3.0, "Yonsei University": 2.0}, "Authors": ["Jian Cai", "Yooseong Kim", "Young-bin Kim", "Aviral Shrivastava", "Kyoungwoo Lee"]}]}, {"DBLP title": "Performance evaluation and optimization of HBM-Enabled GPU for data-intensive applications.", "DBLP authors": ["Maohua Zhu", "Youwei Zhuo", "Chao Wang", "Wenguang Chen", "Yuan Xie"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927180", "OA papers": [{"PaperId": "https://openalex.org/W2612094091", "PaperTitle": "Performance evaluation and optimization of HBM-Enabled GPU for data-intensive applications", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 2.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5, "University of Science and Technology of China": 1.0, "Tsinghua University": 1.0}, "Authors": ["Maohua Zhu", "Youwei Zhuo", "Chao Wang", "Wenguang Chen", "Yuan Xie"]}]}, {"DBLP title": "DAC: Dedup-assisted compression scheme for improving lifetime of NAND storage systems.", "DBLP authors": ["Jisung Park", "Sungjin Lee", "Jihong Kim"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927181", "OA papers": [{"PaperId": "https://openalex.org/W2612649108", "PaperTitle": "DAC: Dedup-assisted compression scheme for improving lifetime of NAND storage systems", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Seoul National University": 2.0, "Inha University": 1.0}, "Authors": ["Jisung Park", "Sungjin Lee", "Jihong Kim"]}]}, {"DBLP title": "Lifetime adaptive ECC in NAND flash page management.", "DBLP authors": ["Shunzhuo Wang", "Fei Wu", "Zhonghai Lu", "You Zhou", "Qin Xiong", "Meng Zhang", "Changsheng Xie"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927182", "OA papers": [{"PaperId": "https://openalex.org/W2613039739", "PaperTitle": "Lifetime adaptive ECC in NAND flash page management", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 3.0, "Huazhong University of Science and Technology": 3.0, "Royal Institute of Technology": 1.0}, "Authors": ["Shunzhuo Wang", "Fei Wu", "Zhonghai Lu", "You Zhou", "Qin Xiong", "Rui Zhang", "Changsheng Xie"]}]}, {"DBLP title": "3D-DPE: A 3D high-bandwidth dot-product engine for high-performance neuromorphic computing.", "DBLP authors": ["Miguel Angel Lastras-Monta\u00f1o", "Bhaswar Chakrabarti", "Dmitri B. Strukov", "Kwang-Ting Cheng"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927183", "OA papers": [{"PaperId": "https://openalex.org/W2611970761", "PaperTitle": "3D-DPE: A 3D high-bandwidth dot-product engine for high-performance neuromorphic computing", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Miguel Angel Lastras-Montano", "Bhaswar Chakrabarti", "Dmitri B. Strukov", "Kwang-Ting Cheng"]}]}, {"DBLP title": "A schedulability test for software migration on multicore system.", "DBLP authors": ["Jung-Eun Kim", "Richard M. Bradford", "Tarek F. Abdelzaher", "Lui Sha"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927184", "OA papers": [{"PaperId": "https://openalex.org/W2612225613", "PaperTitle": "A schedulability test for software migration on multicore system", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Rockwell Automation (United States)": 1.0}, "Authors": ["Jung Hyun Kim", "Richard Bradford", "Tarek Abdelzaher", "Lui Sha"]}]}, {"DBLP title": "Adaptive power delivery system management for many-core processors with on/off-chip voltage regulators.", "DBLP authors": ["Haoran Li", "Jiang Xu", "Zhe Wang", "Peng Yang", "Rafael K. V. Maeda", "Zhongyuan Tian"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927185", "OA papers": [{"PaperId": "https://openalex.org/W2612055717", "PaperTitle": "Adaptive power delivery system management for many-core processors with on/off-chip voltage regulators", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Hong Kong University of Science and Technology": 6.0}, "Authors": ["Hao Li", "Jiang Xu", "Zhe Wang", "Peng Yang", "Rafael K. V. Maeda", "Zhongyuan Tian"]}]}, {"DBLP title": "Flying and decoupling capacitance optimization for area-constrained on-chip switched-capacitor voltage regulators.", "DBLP authors": ["Xiaoyang Mi", "Hesam Fathi Moghadam", "Jae-sun Seo"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927186", "OA papers": [{"PaperId": "https://openalex.org/W2612913805", "PaperTitle": "Flying and decoupling capacitance optimization for area-constrained on-chip switched-capacitor voltage regulators", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Arizona State University": 2.0, "Oracle (United States)": 1.0}, "Authors": ["Xiaoyang Mi", "Hesam Fathi Moghadam", "Jae-sun Seo"]}]}, {"DBLP title": "Enhancing analog yield optimization for variation-aware circuits sizing.", "DBLP authors": ["Ons Lahiouel", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927187", "OA papers": [{"PaperId": "https://openalex.org/W2612618797", "PaperTitle": "Enhancing analog yield optimization for variation-aware circuits sizing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Ons Lahiouel", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "A new sampling technique for Monte Carlo-based statistical circuit analysis.", "DBLP authors": ["Hiwa Mahmoudi", "Horst Zimmermann"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927188", "OA papers": [{"PaperId": "https://openalex.org/W2613861827", "PaperTitle": "A new sampling technique for Monte Carlo-based statistical circuit analysis", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Hiwa Mahmoudi", "Horst Zimmermann"]}]}, {"DBLP title": "Automatic technology migration of analog IC designs using generic cell libraries.", "DBLP authors": ["Jose Cachaco", "Nuno Machado", "Nuno Louren\u00e7o", "Jorge Guilherme", "Nuno Horta"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927189", "OA papers": [{"PaperId": "https://openalex.org/W2612866790", "PaperTitle": "Automatic technology migration of analog IC designs using generic cell libraries", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Instituto de Telecomunica\u00e7\u00f5es": 4.5, "Instituto Polit\u00e9cnico de Tomar": 0.5}, "Authors": ["Jose Cachaco", "Nuno Machado", "Nuno Louren\u00e7o", "Jorge Guilherme", "Nuno Horta"]}]}, {"DBLP title": "Noise-sensitive feedback loop identification in linear time-varying analog circuits.", "DBLP authors": ["Ang Li", "Peng Li", "Tingwen Huang", "Edgar S\u00e1nchez-Sinencio"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927190", "OA papers": [{"PaperId": "https://openalex.org/W2612079546", "PaperTitle": "Noise-sensitive feedback loop identification in linear time-varying analog circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 3.0, "Texas A&M University at Qatar": 1.0}, "Authors": ["Ang Li", "Peng Li", "Tingwen Huang", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "CAnDy-TM: Comparative analysis of dynamic thermal management in many-cores using model checking.", "DBLP authors": ["Syed Ali Asadullah Bukhari", "Faiq Khalid Lodhi", "Osman Hasan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927191", "OA papers": [{"PaperId": "https://openalex.org/W2613136668", "PaperTitle": "CAnDy-TM: Comparative analysis of dynamic thermal management in many-cores using model checking", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[School of Electrical and Computer Science, National University of Sciences and Technology, Islamabad, Pakistan]": 3.0, "TU Wien": 1.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Mohammad Abdollahi", "Faiq Khalid", "Osman Hasan", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Power pre-characterized meshing algorithm for finite element thermal analysis of integrated circuits.", "DBLP authors": ["Shohdy Abdelkader", "Alaa ELRouby", "Mohamed Dessouky"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927192", "OA papers": [{"PaperId": "https://openalex.org/W2613554909", "PaperTitle": "Power pre-characterized meshing algorithm for finite element thermal analysis of integrated circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Mentor Graphics Egypt#TAB#": 2.0, "Ankara Y\u0131ld\u0131r\u0131m Beyaz\u0131t University": 1.0}, "Authors": ["Shohdy Abdelkader", "Alaa El-Rouby", "Mohamed Dessouky"]}]}, {"DBLP title": "An optimal approach for low-power migraine prediction models in the state-of-the-art wireless monitoring devices.", "DBLP authors": ["Josu\u00e9 Pag\u00e1n", "Ramin Fallahzadeh", "Hassan Ghasemzadeh", "Jos\u00e9 Manuel Moya", "Jos\u00e9 Luis Risco-Mart\u00edn", "Jos\u00e9 L. Ayala"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927193", "OA papers": [{"PaperId": "https://openalex.org/W2613816513", "PaperTitle": "An optimal approach for low-power migraine prediction models in the state-of-the-art wireless monitoring devices", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidad Complutense de Madrid": 3.0, "Washington State University": 2.0, "Technical University of Madrid": 1.0}, "Authors": ["Josu\u00e9 Pag\u00e1n", "Ramin Fallahzadeh", "Hassan Ghasemzadeh", "Jos\u00e9 Manuel Huidobro Moya", "Jos\u00e9 L. Risco-Mart\u00edn", "Jos\u00e9 L. Ayala"]}]}, {"DBLP title": "Wave pipelining for majority-based beyond-CMOS technologies.", "DBLP authors": ["Odysseas Zografos", "A. De Meester", "Eleonora Testa", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli", "Luca Gaetano Amar\u00f9", "Praveen Raghavan", "Francky Catthoor", "Rudy Lauwereins"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927195", "OA papers": [{"PaperId": "https://openalex.org/W2613690774", "PaperTitle": "Wave pipelining for majority-based beyond-CMOS technologies", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Imec": 3.5, "KU Leuven": 1.5, "Integrated Systems Laboratory, EPFL, Switzerland#TAB#": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "University of Utah": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Odysseas Zografos", "A de Meester", "Etienne Testa", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "G. De Micheli", "Luca Amaru", "P. Raghavan", "Francky Catthoor", "Rudy Lauwereins"]}]}, {"DBLP title": "Design automation for quantum architectures.", "DBLP authors": ["Martin R\u00f6tteler", "Krysta M. Svore", "Dave Wecker", "Nathan Wiebe"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927196", "OA papers": [{"PaperId": "https://openalex.org/W2612376810", "PaperTitle": "Design automation for quantum architectures", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Microsoft (United States)": 4.0}, "Authors": ["Martin Roetteler", "Krysta M. Svore", "Dave Wecker", "Nathan Wiebe"]}]}, {"DBLP title": "Side-channel plaintext-recovery attacks on leakage-resilient encryption.", "DBLP authors": ["Thomas Unterluggauer", "Mario Werner", "Stefan Mangard"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927197", "OA papers": [{"PaperId": "https://openalex.org/W2612458895", "PaperTitle": "Side-channel plaintext-recovery attacks on leakage-resilient encryption", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Graz University of Technology": 3.0}, "Authors": ["Thomas Unterluggauer", "Mario Werner", "Stefan Mangard"]}]}, {"DBLP title": "Static power side-channel analysis of a threshold implementation prototype chip.", "DBLP authors": ["Thorben Moos", "Amir Moradi", "Bastian Richter"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927198", "OA papers": [{"PaperId": "https://openalex.org/W2613609759", "PaperTitle": "Static power side-channel analysis of a threshold implementation prototype chip", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Ruhr University Bochum": 3.0}, "Authors": ["Thorben Moos", "Amir Moradi", "Bastian Richter"]}]}, {"DBLP title": "Side-channel power analysis of XTS-AES.", "DBLP authors": ["Chao Luo", "Yunsi Fei", "A. Adam Ding"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927199", "OA papers": [{"PaperId": "https://openalex.org/W2613673407", "PaperTitle": "Side-channel power analysis of XTS-AES", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Chao Bao Luo", "Yunsi Fei", "A. Adam Ding"]}]}, {"DBLP title": "A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration.", "DBLP authors": ["Jingxiang Tian", "Gaurav Rajavendra Reddy", "Jiajia Wang", "William Swartz", "Yiorgos Makris", "Carl Sechen"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927200", "OA papers": [{"PaperId": "https://openalex.org/W2613876246", "PaperTitle": "A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Texas at Dallas": 6.0}, "Authors": ["Jingxiang Tian", "Gaurav Rajavendra Reddy", "Jiajia Wang", "William H. Swartz", "Yiorgos Makris", "Carl Sechen"]}]}, {"DBLP title": "A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era.", "DBLP authors": ["Zeinab Seifoori", "Behnam Khaleghi", "Hossein Asadi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927201", "OA papers": [{"PaperId": "https://openalex.org/W2612407642", "PaperTitle": "A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Zohreh Seifoori", "Behnam Khaleghi", "Hossein Asadi"]}]}, {"DBLP title": "A static-placement, dynamic-issue framework for CGRA loop accelerator.", "DBLP authors": ["Zhongyuan Zhao", "Weiguang Sheng", "Weifeng He", "Zhigang Mao", "Zhaoshi Li"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927202", "OA papers": [{"PaperId": "https://openalex.org/W2613059780", "PaperTitle": "A static-placement, dynamic-issue framework for CGRA loop accelerator", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai Jiao Tong University": 4.0, "Tsinghua University": 1.0}, "Authors": ["Mugen Peng", "Weiguang Sheng", "Weifeng He", "Zhigang Mao", "Zhaoshi Li"]}]}, {"DBLP title": "Machine learning enabled power-aware Network-on-Chip design.", "DBLP authors": ["Dominic DiTomaso", "Md. Ashif I. Sikder", "Avinash Karanth Kodi", "Ahmed Louri"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927203", "OA papers": [{"PaperId": "https://openalex.org/W2614016220", "PaperTitle": "Machine learning enabled power-aware Network-on-Chip design", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Ohio University Lancaster": 3.0, "George Washington University": 1.0}, "Authors": ["Dominic DiTomaso", "Ashif I. Sikder", "Avinash Kodi", "Ahmed Louri"]}]}, {"DBLP title": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "DBLP authors": ["Karthi Duraisamy", "Partha Pratim Pande"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927204", "OA papers": [{"PaperId": "https://openalex.org/W2612108914", "PaperTitle": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Karthi Duraisamy", "Partha Pratim Pande"]}]}, {"DBLP title": "Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise.", "DBLP authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927205", "OA papers": [{"PaperId": "https://openalex.org/W2613841645", "PaperTitle": "Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Washington State University": 3.0, "Duke University": 1.0}, "Authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Mixed-criticality processing pipelines.", "DBLP authors": ["Dionisio de Niz", "Bj\u00f6rn Andersson", "Hyoseung Kim", "Mark H. Klein", "Linh Thi Xuan Phan", "Raj Rajkumar"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927206", "OA papers": [{"PaperId": "https://openalex.org/W2612077275", "PaperTitle": "Mixed-criticality processing pipelines", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 4.0, "U.C. Riverside#TAB#": 1.0, "University of Pennsylvania": 1.0}, "Authors": ["Dionisio de Niz", "Bj\u00f6rn Andersson", "Hyoseung Kim", "Mark Klein", "Linh Thi Xuan Phan", "Ragunathan Rajkumar"]}]}, {"DBLP title": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "DBLP authors": ["Jiating Luo", "A. Elantably", "Van-Dung Pham", "C\u00e9dric Killian", "Daniel Chillet", "S\u00e9bastien Le Beux", "Olivier Sentieys", "Ian O'Connor"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927207", "OA papers": [{"PaperId": "https://openalex.org/W2611188251", "PaperTitle": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Rennes": 6.0, "\u00c9cole Centrale de Lyon": 2.0}, "Authors": ["Jingyu Luo", "Ahmed M. El-Antably", "Van Doan Pham", "Cedric Killian", "Daniel Chillet", "S\u00e9bastien Le Beux", "Olivier Sentieys", "Ian O'Connor"]}]}, {"DBLP title": "Exploiting special-purpose function approximation for hardware-efficient QR-decomposition.", "DBLP authors": ["Jochen Rust", "Steffen Paul"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927208", "OA papers": [{"PaperId": "https://openalex.org/W2613444906", "PaperTitle": "Exploiting special-purpose function approximation for hardware-efficient QR-decomposition", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Jochen Rust", "Steffen Paul"]}]}, {"DBLP title": "Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding.", "DBLP authors": ["Walaa El-Harouni", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Akash Kumar", "Rehan Hafiz", "Muhammad Shafique"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927209", "OA papers": [{"PaperId": "https://openalex.org/W2612141006", "PaperTitle": "Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"TU Wien": 2.0, "TU Dresden": 3.0, "[National University of Sciences and Technology, Islamabad, Pakistan]": 1.0}, "Authors": ["Walaa El-Harouni", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Akash Kumar", "Rehan Hafiz", "Muhammad Shafique"]}]}, {"DBLP title": "Hardware architecture of Bidirectional Long Short-Term Memory Neural Network for Optical Character Recognition.", "DBLP authors": ["Vladimir Rybalkin", "Norbert Wehn", "Mohammad Reza Yousefi", "Didier Stricker"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927210", "OA papers": [{"PaperId": "https://openalex.org/W2611966310", "PaperTitle": "Hardware architecture of Bidirectional Long Short-Term Memory Neural Network for Optical Character Recognition", "Year": 2017, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Kaiserslautern": 2.0, "German Research Centre for Artificial Intelligence": 2.0}, "Authors": ["Vladimir Rybalkin", "Norbert Wehn", "Mohammad Yousefi", "Didier Stricker"]}]}, {"DBLP title": "MoDNN: Local distributed mobile computing system for Deep Neural Network.", "DBLP authors": ["Jiachen Mao", "Xiang Chen", "Kent W. Nixon", "Christopher D. Krieger", "Yiran Chen"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927211", "OA papers": [{"PaperId": "https://openalex.org/W2612193523", "PaperTitle": "MoDNN: Local distributed mobile computing system for Deep Neural Network", "Year": 2017, "CitationCount": 153, "EstimatedCitation": 153, "Affiliations": {"University of Pittsburgh": 3.0, "George Mason University": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Jiachen Mao", "Xiang Chen", "Kent W. Nixon", "Christopher D. Krieger", "Yi Chen"]}]}, {"DBLP title": "Energy-adaptive scheduling of imprecise computation tasks for QoS optimization in real-Time MPSoC systems.", "DBLP authors": ["Junlong Zhou", "Jianming Yan", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927212", "OA papers": [{"PaperId": "https://openalex.org/W2613401654", "PaperTitle": "Energy-adaptive scheduling of imprecise computation tasks for QoS optimization in real-Time MPSoC systems", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Shanghai Key Laboratory of Trustworthy Computing": 2.0, "East China Normal University": 2.0, "University of Notre Dame": 1.0}, "Authors": ["Junlong Zhou", "Jianming Yan", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Fix the leak! an information leakage aware secured cyber-physical manufacturing system.", "DBLP authors": ["Sujit Rokka Chhetri", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927213", "OA papers": [{"PaperId": "https://openalex.org/W2613116324", "PaperTitle": "Fix the leak! an information leakage aware secured cyber-physical manufacturing system", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Sujit Rokka Chhetri", "Sina Faezi", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Efficient drone hijacking detection using onboard motion sensors.", "DBLP authors": ["Zhiwei Feng", "Nan Guan", "Mingsong Lv", "Weichen Liu", "Qingxu Deng", "Xue Liu", "Wang Yi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927214", "OA papers": [{"PaperId": "https://openalex.org/W2612030603", "PaperTitle": "Efficient drone hijacking detection using onboard motion sensors", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Northeastern University": 3.0, "Hong Kong Polytechnic University": 1.0, "Chongqing University": 1.0, "McGiU University, Canada": 1.0, "Uppsala University": 1.0}, "Authors": ["Zhiwei Feng", "Nan Guan", "Mingsong Lv", "Weichen Liu", "Qingxu Deng", "Xue Liu", "Wang Yi"]}]}, {"DBLP title": "Reconfigurable embedded systems applications for versatile biomedical measurements.", "DBLP authors": ["Luca Cerina", "Marco D. Santambrogio"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927215", "OA papers": [{"PaperId": "https://openalex.org/W2613560113", "PaperTitle": "Reconfigurable embedded systems applications for versatile biomedical measurements", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Politecnico di Milano": 2.0}, "Authors": ["Luca Cerina", "Marco D. Santambrogio"]}]}, {"DBLP title": "Ultra low power microelectronics for wearable and medical devices.", "DBLP authors": ["Pierre-Fran\u00e7ois R\u00fcedi", "A. Bishof", "Marcin K. Augustyniak", "Pascal Persechini", "Jean-Luc Nagel", "Marc Pons", "St\u00e9phane Emery", "Olivier Ch\u00e9telat"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927216", "OA papers": [{"PaperId": "https://openalex.org/W2613085090", "PaperTitle": "Ultra low power microelectronics for wearable and medical devices", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Swiss Center for Electronics and Microtechnology (Switzerland)": 8.0}, "Authors": ["Pierre-Francois Ruedi", "A. Bishof", "M. K. Augustyniak", "Pascal Persechini", "J.-L. Nagel", "Michel Pons", "S. Emery", "Olivier Ch\u00e9telat"]}]}, {"DBLP title": "Design challenges for wearable EMG applications.", "DBLP authors": ["Bojan Milosevic", "Simone Benatti", "Elisabetta Farella"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927217", "OA papers": [{"PaperId": "https://openalex.org/W2613447605", "PaperTitle": "Design challenges for wearable EMG applications", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Bologna": 2.0, "ICT Center - FBK, Trento, Italy": 1.0}, "Authors": ["Bojan Milosevic", "Simone Benatti", "Elisabetta Farella"]}]}, {"DBLP title": "Hybrid VC-MTJ/CMOS non-volatile stochastic logic for efficient computing.", "DBLP authors": ["Shaodi Wang", "Saptadeep Pal", "Tianmu Li", "Andrew Pan", "Cecile Grezes", "Pedram Khalili Amiri", "Kang L. Wang", "Puneet Gupta"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927218", "OA papers": [{"PaperId": "https://openalex.org/W2613124046", "PaperTitle": "Hybrid VC-MTJ/CMOS non-volatile stochastic logic for efficient computing", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Los Angeles": 8.0}, "Authors": ["Shaodi Wang", "Saptadeep Pal", "Tianmu Li", "Andrew Pan", "Cecile Grezes", "Pedram Khalili-Amiri", "Kang L. Wang", "Puneet Gupta"]}]}, {"DBLP title": "Design and benchmarking of ferroelectric FET based TCAM.", "DBLP authors": ["Xunzhao Yin", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927219", "OA papers": [{"PaperId": "https://openalex.org/W2613103714", "PaperTitle": "Design and benchmarking of ferroelectric FET based TCAM", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Notre Dame": 3.0}, "Authors": ["Xunzhao Yin", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Leveraging access port positions to accelerate page table walk in DWM-based main memory.", "DBLP authors": ["Hoda Aghaei Khouzani", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927220", "OA papers": [{"PaperId": "https://openalex.org/W2612646960", "PaperTitle": "Leveraging access port positions to accelerate page table walk in DWM-based main memory", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Delaware": 4.0}, "Authors": ["Hoda Aghaei Khouzani", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"]}]}, {"DBLP title": "VAET-STT: A variation aware estimator tool for STT-MRAM based memories.", "DBLP authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mohammad Saber Golanbari", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927221", "OA papers": [{"PaperId": "https://openalex.org/W2613254698", "PaperTitle": "VAET-STT: A variation aware estimator tool for STT-MRAM based memories", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mohammad Saber Golanbari", "Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A novel zero weight/activation-aware hardware architecture of convolutional neural network.", "DBLP authors": ["Dongyoung Kim", "Junwhan Ahn", "Sungjoo Yoo"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927222", "OA papers": [{"PaperId": "https://openalex.org/W2613119772", "PaperTitle": "A novel zero weight/activation-aware hardware architecture of convolutional neural network", "Year": 2017, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Dongyoung Kim", "Junwhan Ahn", "Sungjoo Yoo"]}]}, {"DBLP title": "A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams.", "DBLP authors": ["Marcelo Brandalero", "Antonio Carlos Schneider Beck"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927223", "OA papers": [{"PaperId": "https://openalex.org/W2612816569", "PaperTitle": "A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0}, "Authors": ["Marcelo Brandalero", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "Understanding the impact of precision quantization on the accuracy and energy of neural networks.", "DBLP authors": ["Soheil Hashemi", "Nicholas Anthony", "Hokchhay Tann", "R. Iris Bahar", "Sherief Reda"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927224", "OA papers": [{"PaperId": "https://openalex.org/W2563860341", "PaperTitle": "Understanding the impact of precision quantization on the accuracy and energy of neural networks", "Year": 2017, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Brown University": 2.5, "Providence College": 2.5}, "Authors": ["Soheil Hashemi", "Nicholas Anthony", "Hokchhay Tann", "R. Iris Bahar", "Sherief Reda"]}]}, {"DBLP title": "Big vs little core for energy-efficient Hadoop computing.", "DBLP authors": ["Maria Malik", "Katayoun Neshatpour", "Tinoosh Mohsenin", "Avesta Sasan", "Houman Homayoun"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927225", "OA papers": [{"PaperId": "https://openalex.org/W2613215347", "PaperTitle": "Big vs little core for energy-efficient Hadoop computing", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"George Mason University": 4.0, "University of Maryland, Baltimore County": 1.0}, "Authors": ["Maria Malik", "Katayoun Neshatpour", "Tinoosh Mohsenin", "Avesta Sasan", "Houman Homayoun"]}]}, {"DBLP title": "Quantifying error: Extending static timing analysis with probabilistic transitions.", "DBLP authors": ["Kevin E. Murray", "Andrea Suardi", "Vaughn Betz", "George A. Constantinides"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927226", "OA papers": [{"PaperId": "https://openalex.org/W2560534857", "PaperTitle": "Quantifying error: Extending static timing analysis with probabilistic transitions", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Toronto": 2.0, "Imperial College London": 2.0}, "Authors": ["Kevin Murray", "Andrea Suardi", "Vaughn Betz", "George A. Constantinides"]}]}, {"DBLP title": "On refining standard cell placement for self-aligned double patterning.", "DBLP authors": ["Ye-Hong Chen", "Sheng-He Wang", "Ting-Chi Wang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927227", "OA papers": [{"PaperId": "https://openalex.org/W2612414884", "PaperTitle": "On refining standard cell placement for self-aligned double patterning", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Ye-Hong Chen", "Sheng-He Wang", "Ting-Chi Wang"]}]}, {"DBLP title": "Cut mask optimization for multi-patterning directed self-assembly lithography.", "DBLP authors": ["Wachirawit Ponghiran", "Seongbo Shim", "Youngsoo Shin"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927228", "OA papers": [{"PaperId": "https://openalex.org/W2580549732", "PaperTitle": "Cut mask optimization for multi-patterning directed self-assembly lithography", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Wachirawit Ponghiran", "Seongbo Shim", "Youngsoo Shin"]}]}, {"DBLP title": "Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation.", "DBLP authors": ["Taesik Na", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927229", "OA papers": [{"PaperId": "https://openalex.org/W2612066875", "PaperTitle": "Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Taesik Na", "Jong Min Ko", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "On reducing busy waiting in autosar via task-release-delta-based runnable reordering.", "DBLP authors": ["Robert Hoettger", "Burkhard Igel", "Olaf Spinczyk"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927230", "OA papers": [{"PaperId": "https://openalex.org/W2613995719", "PaperTitle": "On reducing busy waiting in autosar via task-release-delta-based runnable reordering", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Dortmund University of Applied Sciences and Arts": 2.0, "TU Dortmund University": 1.0}, "Authors": ["Robert Hoottger", "Burkhard Igel", "Olaf Spinczyk"]}]}, {"DBLP title": "Power neutral performance scaling for energy harvesting MP-SoCs.", "DBLP authors": ["Benjamin J. Fletcher", "Domenico Balsamo", "Geoff V. Merrett"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927231", "OA papers": [{"PaperId": "https://openalex.org/W2560173520", "PaperTitle": "Power neutral performance scaling for energy harvesting MP-SoCs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Benjamin Fletcher", "Domenico Balsamo", "Geoff V. Merrett"]}]}, {"DBLP title": "Efficient decentralized active balancing strategy for smart battery cells.", "DBLP authors": ["Nitin Shivaraman", "Arvind Easwaran", "Sebastian Steinhorst"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927232", "OA papers": [{"PaperId": "https://openalex.org/W2612187096", "PaperTitle": "Efficient decentralized active balancing strategy for smart battery cells", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanyang Technological University": 2.0, "Department of Electrical and Computer Engineering": 1.0}, "Authors": ["Nitin Shivaraman", "Arvind Easwaran", "Sebastian Steinhorst"]}]}, {"DBLP title": "WULoRa: An energy efficient IoT end-node for energy harvesting and heterogeneous communication.", "DBLP authors": ["Michele Magno", "Fay\u00e7al Ait Aoudia", "Matthieu Gautier", "Olivier Berder", "Luca Benini"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927233", "OA papers": [{"PaperId": "https://openalex.org/W2612106600", "PaperTitle": "WULoRa: An energy efficient IoT end-node for energy harvesting and heterogeneous communication", "Year": 2017, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"ETH Zurich": 2.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5, "University of Rennes": 1.5}, "Authors": ["Michele Magno", "Fay\u00e7al Ait Aoudia", "Matthieu Gautier", "Olivier Berder", "Luca Benini"]}]}, {"DBLP title": "Characterization of stack behavior under soft errors.", "DBLP authors": ["Junchi Ma", "Yun Wang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927234", "OA papers": [{"PaperId": "https://openalex.org/W2613555295", "PaperTitle": "Characterization of stack behavior under soft errors", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"School of Computer Science and Engineering, Southeast University, Nanjing 211189, China, Key Laboratory of Computer Network and Information Integration, Ministry of Education": 2.0}, "Authors": ["Junchi Ma", "Yun Wang"]}]}, {"DBLP title": "Multi-armed bandits for efficient lifetime estimation in MPSoC design.", "DBLP authors": ["Calvin Ma", "Aditya Mahajan", "Brett H. Meyer"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927235", "OA papers": [{"PaperId": "https://openalex.org/W2613496886", "PaperTitle": "Multi-armed bandits for efficient lifetime estimation in MPSoC design", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"McGill University": 3.0}, "Authors": ["Calvin Ma", "Aditya Mahajan", "Brett C. Meyer"]}]}, {"DBLP title": "Hardware-based on-line intrusion detection via system call routine fingerprinting.", "DBLP authors": ["Liwei Zhou", "Yiorgos Makris"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927236", "OA papers": [{"PaperId": "https://openalex.org/W2612306117", "PaperTitle": "Hardware-based on-line intrusion detection via system call routine fingerprinting", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Li-Wei Zhou", "Yiorgos Makris"]}]}, {"DBLP title": "Static netlist verification for IBM high-frequency processors using a tree-grammar.", "DBLP authors": ["Christoph J\u00e4schke", "Ulla Herter", "Claudia Wolkober", "Carsten Schmitt", "Christian G. Zoellin"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927237", "OA papers": [{"PaperId": "https://openalex.org/W2612520347", "PaperTitle": "Static netlist verification for IBM high-frequency processors using a tree-grammar", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM (Germany)": 5.0}, "Authors": ["Christoph J\u00e4schke", "Ulla Herter", "Claudia Wolkober", "Carsten Schmitt", "Christian Zoellin"]}]}, {"DBLP title": "Reverse engineering of irreducible polynomials in GF(2m) arithmetic.", "DBLP authors": ["Cunxi Yu", "Daniel E. Holcomb", "Maciej J. Ciesielski"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927238", "OA papers": [{"PaperId": "https://openalex.org/W2585894515", "PaperTitle": "Reverse engineering of irreducible polynomials in GF(2m) arithmetic", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Cunxi Yu", "Daniel Holcomb", "Maciej Ciesielski"]}]}, {"DBLP title": "Formal specification and dependability analysis of optical communication networks.", "DBLP authors": ["Umair Siddique", "Khaza Anuarul Hoque", "Taylor T. Johnson"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927239", "OA papers": [{"PaperId": "https://openalex.org/W2612044773", "PaperTitle": "Formal specification and dependability analysis of optical communication networks", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"McMaster University": 1.0, "University of Oxford": 1.0, "Vanderbilt University": 1.0}, "Authors": ["Umair Siddique", "Khaza Anuarul Hoque", "Taylor T. Johnson"]}]}, {"DBLP title": "An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture.", "DBLP authors": ["Simon J. Bale", "Pedro B. Campos", "Martin A. Trefzer", "James Alfred Walker", "Andy M. Tyrrell"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927240", "OA papers": [{"PaperId": "https://openalex.org/W2612024618", "PaperTitle": "An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of York": 5.0}, "Authors": ["Simon J. Bale", "Pedro Campos", "Martin A. Trefzer", "James J. Walker", "Andy M. Tyrrell"]}]}, {"DBLP title": "Towards low power approximate DCT architecture for HEVC standard.", "DBLP authors": ["Zdenek Vas\u00edcek", "Vojtech Mrazek", "Luk\u00e1s Sekanina"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927241", "OA papers": [{"PaperId": "https://openalex.org/W2614052397", "PaperTitle": "Towards low power approximate DCT architecture for HEVC standard", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Zdenek Vasicek", "Vojtech Mrazek", "Lukas Sekanina Brno"]}]}, {"DBLP title": "Semantic driven hierarchical learning for energy-efficient image classification.", "DBLP authors": ["Priyadarshini Panda", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927242", "OA papers": [{"PaperId": "https://openalex.org/W2613048230", "PaperTitle": "Semantic driven hierarchical learning for energy-efficient image classification", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 2.0}, "Authors": ["Priyadarshini Panda", "Kaushik Roy"]}]}, {"DBLP title": "Machine learning for run-time energy optimisation in many-core systems.", "DBLP authors": ["Dwaipayan Biswas", "Vibishna Balagopal", "Rishad A. Shafik", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927243", "OA papers": [{"PaperId": "https://openalex.org/W2580198630", "PaperTitle": "Machine learning for run-time energy optimisation in many-core systems", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southampton": 4.0, "Newcastle University": 1.0}, "Authors": ["Dwaipayan Biswas", "Vibishna Balagopal", "Rishad Shafik", "Bashir M. Al-Hashimi", "Geoff V. Merrett"]}]}, {"DBLP title": "An evolutionary approach to hardware encryption and Trojan-horse mitigation.", "DBLP authors": ["Andrea Marcelli", "Marco Restifo", "Ernesto S\u00e1nchez", "Giovanni Squillero"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927244", "OA papers": [{"PaperId": "https://openalex.org/W2612634319", "PaperTitle": "An evolutionary approach to hardware encryption and Trojan-horse mitigation", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Andrea Marcelli", "M. Restifo", "Ernesto Sanchez", "Giovanni Squillero"]}]}, {"DBLP title": "Formal model for system-level power management design.", "DBLP authors": ["Mirela Simonovic", "Vojin Zivojnovic", "Lazar Saranovac"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927245", "OA papers": [{"PaperId": "https://openalex.org/W2613154419", "PaperTitle": "Formal model for system-level power management design", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Belgrade": 3.0}, "Authors": ["Mirela Simonovic", "V. Zivojnovic", "Lazar Saranovac"]}]}, {"DBLP title": "Extending memory capacity of neural associative memory based on recursive synaptic bit reuse.", "DBLP authors": ["Tianchan Guan", "Xiaoyang Zeng", "Mingoo Seok"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927246", "OA papers": [{"PaperId": "https://openalex.org/W2612743662", "PaperTitle": "Extending memory capacity of neural associative memory based on recursive synaptic bit reuse", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fudan University": 2.0, "Columbia University": 1.0}, "Authors": ["Tianchan Guan", "Xiaoyang Zeng", "Mingoo Seok"]}]}, {"DBLP title": "Anomalies in scheduling control applications and design complexity.", "DBLP authors": ["Amir Aminifar", "Enrico Bini"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927247", "OA papers": [{"PaperId": "https://openalex.org/W2586470358", "PaperTitle": "Anomalies in scheduling control applications and design complexity", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Embedded Systems Laboratory (ESL), EPFL, Switzerland": 1.0, "University of Turin": 1.0}, "Authors": ["Amir Aminifar", "Enrico Bini"]}]}, {"DBLP title": "Contract-based integration of automotive control software.", "DBLP authors": ["Tobias Sehnke", "Matthias Schultalbers", "Rolf Ernst"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927248", "OA papers": [{"PaperId": "https://openalex.org/W2613373992", "PaperTitle": "Contract-based integration of automotive control software", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ingenieurgesellschaft Auto und Verkehr (Germany)": 2.0, "Technische Universit\u00e4t Braunschweig": 1.0}, "Authors": ["Tobias Sehnke", "Matthias Schultalbers", "Rolf Ernst"]}]}, {"DBLP title": "Modeling and integrating physical environment assumptions in medical cyber-physical system design.", "DBLP authors": ["Zhicheng Fu", "Chunhui Guo", "Shangping Ren", "Yu Jiang", "Lui Sha"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927249", "OA papers": [{"PaperId": "https://openalex.org/W2613814223", "PaperTitle": "Modeling and integrating physical environment assumptions in medical cyber-physical system design", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Illinois Institute of Technology": 3.0, "Tsinghua University": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Zhicheng Fu", "Chunhui Guo", "Shangping Ren", "Yu Jiang", "Lui Sha"]}]}, {"DBLP title": "A utility-driven data transmission optimization strategy in large scale cyber-physical systems.", "DBLP authors": ["Soumi Chattopadhyay", "Ansuman Banerjee", "Bei Yu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927250", "OA papers": [{"PaperId": "https://openalex.org/W2613304335", "PaperTitle": "A utility-driven data transmission optimization strategy in large scale cyber-physical systems", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Statistical Institute": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Soumi Chattopadhyay", "Ansuman Banerjee", "Bei Yu"]}]}, {"DBLP title": "Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss.", "DBLP authors": ["Haiyu Mao", "Xian Zhang", "Guangyu Sun", "Jiwu Shu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927251", "OA papers": [{"PaperId": "https://openalex.org/W2613071236", "PaperTitle": "Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tsinghua University": 2.0, "Peking University": 2.0}, "Authors": ["Haiyu Mao", "Xian Zhang", "Guangyu Sun", "Jiwu Shu"]}]}, {"DBLP title": "Effects of cell shapes on the routability of Digital Microfluidic Biochips.", "DBLP authors": ["Leonard Schneider", "Oliver Kesz\u00f6cze", "Jannis Stoppe", "Rolf Drechsler"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927252", "OA papers": [{"PaperId": "https://openalex.org/W2613149632", "PaperTitle": "Effects of cell shapes on the routability of Digital Microfluidic Biochips", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bremen": 4.0}, "Authors": ["L\u00e9onard Schneider", "Oliver Keszocze", "Jannis Stoppe", "Rolf Drechsler"]}]}, {"DBLP title": "LESS: Big data sketching and Encryption on low power platform.", "DBLP authors": ["Amey M. Kulkarni", "Colin Shea", "Houman Homayoun", "Tinoosh Mohsenin"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927253", "OA papers": [{"PaperId": "https://openalex.org/W2612114349", "PaperTitle": "LESS: Big data sketching and Encryption on low power platform", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Maryland, Baltimore County": 3.0, "George Mason University": 1.0}, "Authors": ["Amey Kulkarni", "Colin P. Shea", "Houman Homayoun", "Tinoosh Mohsenin"]}]}, {"DBLP title": "TruncApp: A truncation-based approximate divider for energy efficient DSP applications.", "DBLP authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram", "Zainalabedin Navabi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927254", "OA papers": [{"PaperId": "https://openalex.org/W2613107232", "PaperTitle": "TruncApp: A truncation-based approximate divider for energy efficient DSP applications", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Tehran": 4.0, "University of Southern California": 1.0}, "Authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram", "Zainalabedin Navabi"]}]}, {"DBLP title": "Timing-aware wire width optimization for SADP process.", "DBLP authors": ["Youngsoo Song", "Sangmin Kim", "Youngsoo Shin"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927255", "OA papers": [{"PaperId": "https://openalex.org/W2603792277", "PaperTitle": "Timing-aware wire width optimization for SADP process", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Youngsoo Song", "Sangmin Kim", "Youngsoo Shin"]}]}, {"DBLP title": "Formal timing analysis of non-scheduled traffic in automotive scheduled TSN networks.", "DBLP authors": ["Fedor Smirnov", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927256", "OA papers": [{"PaperId": "https://openalex.org/W2613668398", "PaperTitle": "Formal timing analysis of non-scheduled traffic in automotive scheduled TSN networks", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "University of Ulm": 1.0, "Audi (Germany)": 1.0}, "Authors": ["Fedor Smirnov", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Ultra low-power visual odometry for nano-scale unmanned aerial vehicles.", "DBLP authors": ["Daniele Palossi", "Andrea Marongiu", "Luca Benini"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927257", "OA papers": [{"PaperId": "https://openalex.org/W2612277919", "PaperTitle": "Ultra low-power visual odometry for nano-scale unmanned aerial vehicles", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ETH Zurich": 2.0, "University of Bologna": 1.0}, "Authors": ["Daniele Palossi", "Andrea Marongiu", "Luca Benini"]}]}, {"DBLP title": "Long range wireless sensing powered by plant-microbial fuel cell.", "DBLP authors": ["Maurizio Rossi", "Pietro Tosato", "Luca Gemma", "Luca Torquati", "Cristian Catania", "Sergio Camalo", "Davide Brunelli"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927258", "OA papers": [{"PaperId": "https://openalex.org/W2613460093", "PaperTitle": "Long range wireless sensing powered by plant-microbial fuel cell", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Trento": 7.0}, "Authors": ["Maurizio Rossi", "Pietro Tosato", "Luca Gemma", "Luca Torquati", "Cristian Catania", "Sergio Camalo", "Davide Brunelli"]}]}, {"DBLP title": "On the cooperative automatic lane change: Speed synchronization and automatic \"courtesy\".", "DBLP authors": ["Alexandre Lombard", "Florent Perronnet", "Abdeljalil Abbas-Turki", "Abdellah El Moudni"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927259", "OA papers": [{"PaperId": "https://openalex.org/W2613448379", "PaperTitle": "On the cooperative automatic lane change: Speed synchronization and automatic \u201ccourtesy\u201d", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Technology of Belfort-Montb\u00e9liard": 4.0}, "Authors": ["Alexandre Lombard", "Florent Perronnet", "Abdeljalil Abbas-Turki", "Abdellah El Moudni"]}]}, {"DBLP title": "Evaluating matrix representations for error-tolerant computing.", "DBLP authors": ["Pareesa Ameneh Golnari", "Sharad Malik"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927260", "OA papers": [{"PaperId": "https://openalex.org/W2613609777", "PaperTitle": "Evaluating matrix representations for error-tolerant computing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Pareesa Ameneh Golnari", "Sharad Malik"]}]}, {"DBLP title": "Simulation-based design procedure for sub 1V CMOS current reference.", "DBLP authors": ["Dmitry Osipov", "Steffen Paul"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927261", "OA papers": [{"PaperId": "https://openalex.org/W2612592117", "PaperTitle": "Simulation-based design procedure for sub 1V CMOS current reference", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Electrodynamics and Microelectronics, (ITEM) university of Bremen, Germany": 2.0}, "Authors": ["Dmitry V. Osipov", "Steffen Paul"]}]}, {"DBLP title": "Fast architecture-level synthesis of fault-tolerant flow-based microfluidic biochips.", "DBLP authors": ["Wei-Lun Huang", "Ankur Gupta", "Sudip Roy", "Tsung-Yi Ho", "Paul Pop"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927262", "OA papers": [{"PaperId": "https://openalex.org/W2613909344", "PaperTitle": "Fast architecture-level synthesis of fault-tolerant flow-based microfluidic biochips", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Tsing Hua University": 2.0, "Indian Institute of Technology Roorkee": 2.0, "Technical University of Denmark": 1.0}, "Authors": ["Wei-Lun Huang", "A. K. Gupta", "Sudip Roy", "Tsung-Yi Ho", "Paul Pop"]}]}, {"DBLP title": "CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform.", "DBLP authors": ["Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927263", "OA papers": [{"PaperId": "https://openalex.org/W2553993537", "PaperTitle": "CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Duke University": 2.0, "Technical University of Munich": 1.0}, "Authors": ["Ikhlas A. Khan", "Krishnendu Chakrabarty", "Ulf Schlichtmann"]}]}, {"DBLP title": "Verification of networked Labs-on-Chip architectures.", "DBLP authors": ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927264", "OA papers": [{"PaperId": "https://openalex.org/W2611969498", "PaperTitle": "Verification of networked Labs-on-Chip architectures", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Johannes Kepler University of Linz": 4.0}, "Authors": ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"]}]}, {"DBLP title": "Synthesis of activation-parallel convolution structures for neuromorphic architectures.", "DBLP authors": ["Seban Kim", "Jaeyong Chung"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927265", "OA papers": [{"PaperId": "https://openalex.org/W2611984406", "PaperTitle": "Synthesis of activation-parallel convolution structures for neuromorphic architectures", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Incheon National University": 2.0}, "Authors": ["Seban Kim", "Jaeyong Chung"]}]}, {"DBLP title": "Register transfer level information flow tracking for provably secure hardware design.", "DBLP authors": ["Armaiti Ardeshiricham", "Wei Hu", "Joshua Marxen", "Ryan Kastner"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927266", "OA papers": [{"PaperId": "https://openalex.org/W2614052576", "PaperTitle": "Register transfer level information flow tracking for provably secure hardware design", "Year": 2017, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Armaiti Ardeshiricham", "Wei Hu", "Joshua Marxen", "Ryan Kastner"]}]}, {"DBLP title": "Dude, is my code constant time?", "DBLP authors": ["Oscar Reparaz", "Josep Balasch", "Ingrid Verbauwhede"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927267", "OA papers": [{"PaperId": "https://openalex.org/W2597472572", "PaperTitle": "Dude, is my code constant time?", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Imec": 1.5, "KU Leuven": 1.5}, "Authors": ["Oscar Reparaz", "Josep Balasch", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Information flow tracking in analog/mixed-signal designs through proof-carrying hardware IP.", "DBLP authors": ["Mohammad-Mahdi Bidmeshki", "Angelos Antonopoulos", "Yiorgos Makris"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927268", "OA papers": [{"PaperId": "https://openalex.org/W2613933964", "PaperTitle": "Information flow tracking in analog/mixed-signal designs through proof-carrying hardware IP", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Mohammad-Mahdi Bidmeshki", "Angelos Antonopoulos", "Yiorgos Makris"]}]}, {"DBLP title": "Sampling-based binary-level cross-platform performance estimation.", "DBLP authors": ["Xinnian Zheng", "Haris Vikalo", "Shuang Song", "Lizy K. John", "Andreas Gerstlauer"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927269", "OA papers": [{"PaperId": "https://openalex.org/W2612052631", "PaperTitle": "Sampling-based binary-level cross-platform performance estimation", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Texas at Austin": 5.0}, "Authors": ["Xinnian Zheng", "Haris Vikalo", "Shuang Song", "Lizy K. John", "Andreas Gerstlauer"]}]}, {"DBLP title": "A layered formal framework for modeling of cyber-physical systems.", "DBLP authors": ["George Ungureanu", "Ingo Sander"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927270", "OA papers": [{"PaperId": "https://openalex.org/W2613665609", "PaperTitle": "A layered formal framework for modeling of cyber-physical systems", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Royal Institute of Technology": 2.0}, "Authors": ["George Ungureanu", "Ingo Sander"]}]}, {"DBLP title": "Efficient synchronization methods for LET-based applications on a Multi-Processor System on Chip.", "DBLP authors": ["Gabriela Breaban", "Sander Stuijk", "Kees Goossens"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927271", "OA papers": [{"PaperId": "https://openalex.org/W2613479787", "PaperTitle": "Efficient synchronization methods for LET-based applications on a Multi-Processor System on Chip", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Eindhoven University of Technology": 3.0}, "Authors": ["Gabriela Breaban", "Sander Stuijk", "Kees Goossens"]}]}, {"DBLP title": "Physics-based electromigration modeling and assessment for multi-segment interconnects in power grid networks.", "DBLP authors": ["Xiaoyi Wang", "Hongyu Wang", "Jian He", "Sheldon X.-D. Tan", "Yici Cai", "Shengqi Yang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927272", "OA papers": [{"PaperId": "https://openalex.org/W2613570260", "PaperTitle": "Physics-based electromigration modeling and assessment for multi-segment interconnects in power grid networks", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Beijing University of Technology": 4.0, "University of California, Riverside": 1.0, "Tsinghua University": 1.0}, "Authors": ["Xiaoyi Wang", "Hongyu Wang", "J. He", "Sheldon X.-D. Tan", "Yici Cai", "Sheng-Qi Yang"]}]}, {"DBLP title": "A fast leakage aware thermal simulator for 3D chips.", "DBLP authors": ["Hameedah Sultan", "Smruti R. Sarangi"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927273", "OA papers": [{"PaperId": "https://openalex.org/W2613887601", "PaperTitle": "A fast leakage aware thermal simulator for 3D chips", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Technology Delhi": 2.0}, "Authors": ["Hameedah Sultan", "Smruti R. Sarangi"]}]}, {"DBLP title": "Blind identification of power sources in processors.", "DBLP authors": ["Sherief Reda", "Adel Belouchrani"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927274", "OA papers": [{"PaperId": "https://openalex.org/W2611989251", "PaperTitle": "Blind identification of power sources in processors", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Brown University": 0.5, "Providence College": 0.5, "Polytechnic School of Algiers": 1.0}, "Authors": ["Sherief Reda", "Adel Belouchrani"]}]}, {"DBLP title": "Fast low power rule checking for multiple power domain design.", "DBLP authors": ["Chien-Pang Lu", "Iris Hui-Ru Jiang"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927275", "OA papers": [{"PaperId": "https://openalex.org/W2612708970", "PaperTitle": "Fast low power rule checking for multiple power domain design", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"MediaTek (Taiwan)": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Chien-Pang Lu", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "Benefits of asynchronous control for analog electronics: Multiphase buck case study.", "DBLP authors": ["Danil Sokolov", "Vladimir Dubikhin", "Victor Khomenko", "David Lloyd", "Andrey Mokhov", "Alex Yakovlev"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927276", "OA papers": [{"PaperId": "https://openalex.org/W2560771452", "PaperTitle": "Benefits of asynchronous control for analog electronics: Multiphase buck case study", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Newcastle University": 5.0, "Dialog Semiconductor, UK": 1.0}, "Authors": ["Danil Sokolov", "Vladimir Dubikhin", "Victor Khomenko", "David Lloyd", "Andrey Mokhov", "Alex Yakovlev"]}]}, {"DBLP title": "High-density MOM capacitor array with novel mortise-tenon structure for low-power SAR ADC.", "DBLP authors": ["Nai-Chen Chen", "Pang-Yen Chou", "Helmut E. Graeb", "Mark Po-Hung Lin"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927277", "OA papers": [{"PaperId": "https://openalex.org/W2613339586", "PaperTitle": "High-density MOM capacitor array with novel mortise-tenon structure for low-power SAR ADC", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Chung Cheng University": 2.0, "Institute of Automation": 1.0, "Technical University of Munich": 1.0}, "Authors": ["Nai-Chen Chen", "Pang-Yen Chou", "Helmut Graeb", "Mark Po-Hung Lin"]}]}, {"DBLP title": "Adaptive interference rejection in Human Body Communication using variable duty cycle integrating DDR receiver.", "DBLP authors": ["Shovan Maity", "Debayan Das", "Shreyas Sen"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927278", "OA papers": [{"PaperId": "https://openalex.org/W2612542224", "PaperTitle": "Adaptive interference rejection in Human Body Communication using variable duty cycle integrating DDR receiver", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0}, "Authors": ["Shovan Maity", "Debayan Das", "Shreyas Sen"]}]}, {"DBLP title": "Efficient storage management for aged file systems on persistent memory.", "DBLP authors": ["Kaisheng Zeng", "Youyou Lu", "Hu Wan", "Jiwu Shu"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927279", "OA papers": [{"PaperId": "https://openalex.org/W2612064579", "PaperTitle": "Efficient storage management for aged file systems on persistent memory", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tsinghua University": 3.0, "Capital Normal University": 1.0}, "Authors": ["Kaisheng Zeng", "Youyou Lu", "Hu Wan", "Jiwu Shu"]}]}, {"DBLP title": "LookNN: Neural network with no multiplication.", "DBLP authors": ["Mohammad Samragh Razlighi", "Mohsen Imani", "Farinaz Koushanfar", "Tajana Rosing"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927280", "OA papers": [{"PaperId": "https://openalex.org/W2611289746", "PaperTitle": "LookNN: Neural network with no multiplication", "Year": 2017, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"ECE Department": 2.0, "University of California, San Diego": 2.0}, "Authors": ["Mohammad Samragh Razlighi", "Mohsen Imani", "Farinaz Koushanfar", "Tajana Rosing"]}]}, {"DBLP title": "Pegasus: Efficient data transfers for PGAS languages on non-cache-coherent many-cores.", "DBLP authors": ["Manuel Mohr", "Carsten Tradowsky"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927281", "OA papers": [{"PaperId": "https://openalex.org/W2613318832", "PaperTitle": "Pegasus: Efficient data transfers for PGAS languages on non-cache-coherent many-cores", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Manuel Mohr", "Carsten Tradowsky"]}]}, {"DBLP title": "Digital-microfluidic biochips for quantitative analysis: Bridging the Gap between microfluidics and microbiology.", "DBLP authors": ["Mohamed Ibrahim", "Krishnendu Chakrabarty"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927282", "OA papers": [{"PaperId": "https://openalex.org/W2612351933", "PaperTitle": "Digital-microfluidic biochips for quantitative analysis: Bridging the Gap between microfluidics and microbiology", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 2.0}, "Authors": ["Ikhlas A. Khan", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "The case for semi-automated design of microfluidic very large scale integration (mVLSI) chips.", "DBLP authors": ["Jeffrey McDaniel", "William H. Grover", "Philip Brisk"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927283", "OA papers": [{"PaperId": "https://openalex.org/W2612310301", "PaperTitle": "The case for semi-automated design of microfluidic very large scale integration (mVLSI) chips", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Jeffrey McDaniel", "William H. Grover", "Philip Brisk"]}]}, {"DBLP title": "Synthesis of on-chip control circuits for mVLSI biochips.", "DBLP authors": ["Seetal Potluri", "Alexander Schneider", "Martin Horslev-Petersen", "Paul Pop", "Jan Madsen"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927284", "OA papers": [{"PaperId": "https://openalex.org/W2612007068", "PaperTitle": "Synthesis of on-chip control circuits for mVLSI biochips", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"East Asia Research": 1.0, "Technical University of Denmark": 4.0}, "Authors": ["Seetal Potluri", "Alexander Schneider", "Martin Horslev-Petersen", "Paul Pop", "Jan Madsen"]}]}, {"DBLP title": "Scheduling and optimization of genetic logic circuits on flow-based microfluidic biochips.", "DBLP authors": ["Yu-Jhih Chen", "Sumit Sharma", "Sudip Roy", "Tsung-Yi Ho"], "year": 2017, "doi": "https://doi.org/10.23919/DATE.2017.7927285", "OA papers": [{"PaperId": "https://openalex.org/W2612491493", "PaperTitle": "Scheduling and optimization of genetic logic circuits on flow-based microfluidic biochips", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0, "Indian Institute of Technology Roorkee": 2.0}, "Authors": ["Yu-Jhih Chen", "Sumit Sharma", "Sudip Roy", "Tsung-Yi Ho"]}]}]