Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  2 01:57:16 2023
| Host         : PC-ALESSANDRO running 64-bit major release  (build 9200)
| Command      : report_utilization -file tb_SimpleRxMCDMA_0_0_utilization_synth.rpt -pb tb_SimpleRxMCDMA_0_0_utilization_synth.pb
| Design       : tb_SimpleRxMCDMA_0_0
| Device       : xcku025-ffva1156-1-c
| Speed File   : -1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  | 1348 |     0 |          0 |    145440 |  0.93 |
|   LUT as Logic             | 1122 |     0 |          0 |    145440 |  0.77 |
|   LUT as Memory            |  226 |     0 |          0 |     67680 |  0.33 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  226 |     0 |            |           |       |
| CLB Registers              | 1546 |     0 |          0 |    290880 |  0.53 |
|   Register as Flip Flop    | 1546 |     0 |          0 |    290880 |  0.53 |
|   Register as Latch        |    0 |     0 |          0 |    290880 |  0.00 |
| CARRY8                     |   84 |     0 |          0 |     18180 |  0.46 |
| F7 Muxes                   |   74 |     0 |          0 |     72720 |  0.10 |
| F8 Muxes                   |   37 |     0 |          0 |     36360 |  0.10 |
| F9 Muxes                   |    0 |     0 |          0 |     18180 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 10    |          Yes |         Set |            - |
| 1536  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    6 |     0 |          0 |       360 |  1.67 |
|   RAMB36/FIFO*    |    4 |     0 |          0 |       360 |  1.11 |
|     RAMB36E2 only |    4 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |       720 |  0.56 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1152 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       312 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       288 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       144 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        24 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        48 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        12 |  0.00 |
| MMCME3_ADV           |    0 |     0 |          0 |         6 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1536 |            Register |
| LUT2     |  320 |                 CLB |
| LUT3     |  316 |                 CLB |
| LUT6     |  294 |                 CLB |
| LUT4     |  259 |                 CLB |
| LUT5     |  227 |                 CLB |
| SRLC32E  |  148 |                 CLB |
| CARRY8   |   84 |                 CLB |
| SRL16E   |   78 |                 CLB |
| MUXF7    |   74 |                 CLB |
| MUXF8    |   37 |                 CLB |
| LUT1     |   29 |                 CLB |
| FDSE     |   10 |            Register |
| RAMB36E2 |    4 |            BLOCKRAM |
| RAMB18E2 |    4 |            BLOCKRAM |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


