$date
	Fri Dec 22 20:14:01 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module tb_Test $end
$var reg 1 ! a $end
$var reg 1 " b $end

$scope module Test_instance $end
$var wire 1 # a $end
$var wire 1 $ b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z!
x"
z#
x$
$end
