# Hardware-risc-v-with OS support
A risc-v architecture implementation.

## Current progress:

- Useful links :link::

1. [IDE-Embedded Studio](https://www.segger.com/products/development-tools/embedded-studio/editions/risc-v/)

2. [Debian-linux](https://wiki.debian.org/RISC-V)

3. [Sifive core IP](https://www.sifive.com/risc-v-core-ip)

4. [UCB github main page](https://github.com/ucb-bar)

5. [rocket chip generator github main page](https://github.com/chipsalliance/rocket-chip)

chipyard: use chipyard to modify the top-level-design of a rocket-chip based SoC.

6. [tools from SiFive](https://www.sifive.com/boards/)
