Classic Timing Analyzer report for VM
Wed Nov 16 20:19:08 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.100 ns                                       ; cash_in[1]          ; cash_return[1]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.400 ns                                       ; cash_return[1]~reg0 ; cash_return[1]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.400 ns                                       ; cash_in[0]          ; purchase~reg0       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; next_state[0]~reg0  ; purchase~reg0       ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K30ETC144-1   ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; next_state[0]~reg0  ; purchase~reg0         ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; purchase~reg0       ; purchase~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; cash_return[0]~reg0 ; cash_return[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.700 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; next_state[0]~reg0  ; next_state[0]~reg0    ; clk        ; clk      ; None                        ; None                      ; 0.700 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; next_state[0]~reg0  ; cash_return[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.700 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; cash_return[1]~reg0 ; cash_return[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.700 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; next_state[0]~reg0  ; cash_return[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.500 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; next_state[0]~reg0  ; current_state[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.500 ns                ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+------------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                  ; To Clock ;
+-------+--------------+------------+------------+---------------------+----------+
; N/A   ; None         ; 1.100 ns   ; cash_in[0] ; cash_return[0]~reg0 ; clk      ;
; N/A   ; None         ; 1.100 ns   ; cash_in[1] ; cash_return[1]~reg0 ; clk      ;
; N/A   ; None         ; 1.000 ns   ; cash_in[0] ; next_state[0]~reg0  ; clk      ;
; N/A   ; None         ; 1.000 ns   ; cash_in[1] ; cash_return[0]~reg0 ; clk      ;
; N/A   ; None         ; 0.900 ns   ; cash_in[1] ; purchase~reg0       ; clk      ;
; N/A   ; None         ; 0.800 ns   ; cash_in[0] ; cash_return[1]~reg0 ; clk      ;
; N/A   ; None         ; 0.800 ns   ; cash_in[1] ; next_state[0]~reg0  ; clk      ;
; N/A   ; None         ; 0.700 ns   ; cash_in[0] ; purchase~reg0       ; clk      ;
+-------+--------------+------------+------------+---------------------+----------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+-----------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To               ; From Clock ;
+-------+--------------+------------+-----------------------+------------------+------------+
; N/A   ; None         ; 6.400 ns   ; next_state[0]~reg0    ; next_state[0]    ; clk        ;
; N/A   ; None         ; 6.400 ns   ; current_state[0]~reg0 ; current_state[0] ; clk        ;
; N/A   ; None         ; 6.400 ns   ; cash_return[1]~reg0   ; cash_return[1]   ; clk        ;
; N/A   ; None         ; 6.300 ns   ; purchase~reg0         ; purchase         ; clk        ;
; N/A   ; None         ; 6.200 ns   ; cash_return[0]~reg0   ; cash_return[0]   ; clk        ;
+-------+--------------+------------+-----------------------+------------------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+------------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                  ; To Clock ;
+---------------+-------------+-----------+------------+---------------------+----------+
; N/A           ; None        ; 0.400 ns  ; cash_in[0] ; purchase~reg0       ; clk      ;
; N/A           ; None        ; 0.300 ns  ; cash_in[0] ; cash_return[1]~reg0 ; clk      ;
; N/A           ; None        ; 0.300 ns  ; cash_in[1] ; next_state[0]~reg0  ; clk      ;
; N/A           ; None        ; 0.200 ns  ; cash_in[1] ; purchase~reg0       ; clk      ;
; N/A           ; None        ; 0.100 ns  ; cash_in[0] ; next_state[0]~reg0  ; clk      ;
; N/A           ; None        ; 0.100 ns  ; cash_in[1] ; cash_return[0]~reg0 ; clk      ;
; N/A           ; None        ; 0.000 ns  ; cash_in[0] ; cash_return[0]~reg0 ; clk      ;
; N/A           ; None        ; 0.000 ns  ; cash_in[1] ; cash_return[1]~reg0 ; clk      ;
+---------------+-------------+-----------+------------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Nov 16 20:19:08 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VM -c VM
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 250.0 MHz between source register "next_state[0]~reg0" and destination register "purchase~reg0"
    Info: fmax restricted to Clock High delay (2.0 ns) plus Clock Low delay (2.0 ns) : restricted to 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_D12; Fanout = 6; REG Node = 'next_state[0]~reg0'
            Info: 2: + IC(0.600 ns) + CELL(0.600 ns) = 1.200 ns; Loc. = LC5_D7; Fanout = 2; REG Node = 'purchase~reg0'
            Info: Total cell delay = 0.600 ns ( 50.00 % )
            Info: Total interconnect delay = 0.600 ns ( 50.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_D7; Fanout = 2; REG Node = 'purchase~reg0'
                Info: Total cell delay = 1.300 ns ( 86.67 % )
                Info: Total interconnect delay = 0.200 ns ( 13.33 % )
            Info: - Longest clock path from clock "clk" to source register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_D12; Fanout = 6; REG Node = 'next_state[0]~reg0'
                Info: Total cell delay = 1.300 ns ( 86.67 % )
                Info: Total interconnect delay = 0.200 ns ( 13.33 % )
        Info: + Micro clock to output delay of source is 0.300 ns
        Info: + Micro setup delay of destination is 0.400 ns
Info: tsu for register "cash_return[0]~reg0" (data pin = "cash_in[0]", clock pin = "clk") is 1.100 ns
    Info: + Longest pin to register delay is 2.200 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; PIN Node = 'cash_in[0]'
        Info: 2: + IC(0.200 ns) + CELL(0.700 ns) = 2.200 ns; Loc. = LC2_D12; Fanout = 2; REG Node = 'cash_return[0]~reg0'
        Info: Total cell delay = 2.000 ns ( 90.91 % )
        Info: Total interconnect delay = 0.200 ns ( 9.09 % )
    Info: + Micro setup delay of destination is 0.400 ns
    Info: - Shortest clock path from clock "clk" to destination register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_D12; Fanout = 2; REG Node = 'cash_return[0]~reg0'
        Info: Total cell delay = 1.300 ns ( 86.67 % )
        Info: Total interconnect delay = 0.200 ns ( 13.33 % )
Info: tco from clock "clk" to destination pin "next_state[0]" through register "next_state[0]~reg0" is 6.400 ns
    Info: + Longest clock path from clock "clk" to source register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_D12; Fanout = 6; REG Node = 'next_state[0]~reg0'
        Info: Total cell delay = 1.300 ns ( 86.67 % )
        Info: Total interconnect delay = 0.200 ns ( 13.33 % )
    Info: + Micro clock to output delay of source is 0.300 ns
    Info: + Longest register to pin delay is 4.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_D12; Fanout = 6; REG Node = 'next_state[0]~reg0'
        Info: 2: + IC(0.800 ns) + CELL(3.800 ns) = 4.600 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'next_state[0]'
        Info: Total cell delay = 3.800 ns ( 82.61 % )
        Info: Total interconnect delay = 0.800 ns ( 17.39 % )
Info: th for register "purchase~reg0" (data pin = "cash_in[0]", clock pin = "clk") is 0.400 ns
    Info: + Longest clock path from clock "clk" to destination register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_D7; Fanout = 2; REG Node = 'purchase~reg0'
        Info: Total cell delay = 1.300 ns ( 86.67 % )
        Info: Total interconnect delay = 0.200 ns ( 13.33 % )
    Info: + Micro hold delay of destination is 0.700 ns
    Info: - Shortest pin to register delay is 1.800 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; PIN Node = 'cash_in[0]'
        Info: 2: + IC(0.100 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC5_D7; Fanout = 2; REG Node = 'purchase~reg0'
        Info: Total cell delay = 1.700 ns ( 94.44 % )
        Info: Total interconnect delay = 0.100 ns ( 5.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Wed Nov 16 20:19:08 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


