Fitter report for LSTM_network
Tue Apr 02 14:16:52 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |LSTM_cell|LUT:LUT1|altsyncram:altsyncram_component|altsyncram_65u3:auto_generated|ALTSYNCRAM
 24. |LSTM_cell|LUT:LUT0|altsyncram:altsyncram_component|altsyncram_b5u3:auto_generated|ALTSYNCRAM
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Apr 02 14:16:52 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; LSTM_network                                ;
; Top-level Entity Name              ; LSTM_cell                                   ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL010YM164C6G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,128 / 10,320 ( 40 % )                     ;
;     Total combinational functions  ; 3,913 / 10,320 ( 38 % )                     ;
;     Dedicated logic registers      ; 895 / 10,320 ( 9 % )                        ;
; Total registers                    ; 895                                         ;
; Total pins                         ; 69 / 102 ( 68 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384 / 423,936 ( 4 % )                    ;
; Embedded Multiplier 9-bit elements ; 7 / 46 ( 15 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; AUTO                                  ;                                       ;
; Perform Clocking Topology Analysis During Routing                  ; On                                    ; Off                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.5%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   5.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5030 ) ; 0.00 % ( 0 / 5030 )        ; 0.00 % ( 0 / 5030 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5030 ) ; 0.00 % ( 0 / 5030 )        ; 0.00 % ( 0 / 5030 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5020 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/output_files/LSTM_network.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 4,128 / 10,320 ( 40 % )  ;
;     -- Combinational with no register       ; 3233                     ;
;     -- Register only                        ; 215                      ;
;     -- Combinational with a register        ; 680                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 2157                     ;
;     -- 3 input functions                    ; 1231                     ;
;     -- <=2 input functions                  ; 525                      ;
;     -- Register only                        ; 215                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 3529                     ;
;     -- arithmetic mode                      ; 384                      ;
;                                             ;                          ;
; Total registers*                            ; 895 / 10,779 ( 8 % )     ;
;     -- Dedicated logic registers            ; 895 / 10,320 ( 9 % )     ;
;     -- I/O registers                        ; 0 / 459 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 290 / 645 ( 45 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 69 / 102 ( 68 % )        ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 16,384 / 423,936 ( 4 % ) ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 7 / 46 ( 15 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global signals                              ; 3                        ;
;     -- Global clocks                        ; 3 / 10 ( 30 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 16.8% / 16.0% / 18.0%    ;
; Peak interconnect usage (total/H/V)         ; 35.1% / 34.4% / 36.0%    ;
; Maximum fan-out                             ; 897                      ;
; Highest non-global fan-out                  ; 341                      ;
; Total fan-out                               ; 16793                    ;
; Average fan-out                             ; 3.28                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4128 / 10320 ( 40 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 3233                  ; 0                              ;
;     -- Register only                        ; 215                   ; 0                              ;
;     -- Combinational with a register        ; 680                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2157                  ; 0                              ;
;     -- 3 input functions                    ; 1231                  ; 0                              ;
;     -- <=2 input functions                  ; 525                   ; 0                              ;
;     -- Register only                        ; 215                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3529                  ; 0                              ;
;     -- arithmetic mode                      ; 384                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 895                   ; 0                              ;
;     -- Dedicated logic registers            ; 895 / 10320 ( 9 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 290 / 645 ( 45 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 69                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 7 / 46 ( 15 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 16384                 ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; M9K                                         ; 2 / 46 ( 4 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 16927                 ; 5                              ;
;     -- Registered Connections               ; 2962                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 35                    ; 0                              ;
;     -- Output Ports                         ; 34                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clock     ; J2    ; 1        ; 0            ; 11           ; 0            ; 897                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[0]  ; J13   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[10] ; A10   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[11] ; B7    ; 8        ; 13           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[12] ; A9    ; 7        ; 18           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[13] ; B11   ; 7        ; 28           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[14] ; M1    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[15] ; A11   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[16] ; P7    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[17] ; R9    ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[18] ; D15   ; 6        ; 34           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[19] ; A3    ; 8        ; 3            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[1]  ; B4    ; 8        ; 7            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[20] ; A6    ; 8        ; 11           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[21] ; C15   ; 6        ; 34           ; 20           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[22] ; B2    ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[23] ; R5    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[24] ; A13   ; 7        ; 30           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[25] ; A5    ; 8        ; 7            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[26] ; B1    ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[27] ; F13   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[28] ; F15   ; 6        ; 34           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[29] ; D8    ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[2]  ; F1    ; 1        ; 0            ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[30] ; B3    ; 8        ; 1            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[31] ; D14   ; 6        ; 34           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[3]  ; C7    ; 8        ; 13           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[4]  ; F14   ; 6        ; 34           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[5]  ; K2    ; 2        ; 0            ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[6]  ; B10   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[7]  ; A2    ; 8        ; 1            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[8]  ; K3    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; input[9]  ; J3    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; reset     ; J1    ; 1        ; 0            ; 11           ; 7            ; 32                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; start     ; K14   ; 5        ; 34           ; 9            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; h_out[0]  ; K13   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[10] ; B13   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[11] ; D1    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[12] ; C9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[13] ; A8    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[14] ; D9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[15] ; A12   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[16] ; N6    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[17] ; R7    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[18] ; R8    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[19] ; K1    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[1]  ; A7    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[20] ; M2    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[21] ; B8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[22] ; N7    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[23] ; L3    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[24] ; C1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[25] ; A4    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[26] ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[27] ; E15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[28] ; B6    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[29] ; M3    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[2]  ; A1    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[30] ; R6    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[31] ; B12   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[3]  ; C4    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[4]  ; B9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[5]  ; P8    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[6]  ; A14   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[7]  ; R2    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[8]  ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; h_out[9]  ; L1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ready     ; J12   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdone     ; K12   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; D2       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E1       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; E2       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; F3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; G1       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; G2       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J13      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; input[0]                ; Dual Purpose Pin          ;
; H13      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G14      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F13      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; input[27]               ; Dual Purpose Pin          ;
; F14      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; input[4]                ; Dual Purpose Pin          ;
; E14      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; h_out[27]               ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; input[3]                ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; input[11]               ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; input[20]               ; Dual Purpose Pin          ;
; A5       ; DATA5                       ; Use as regular IO        ; input[25]               ; Dual Purpose Pin          ;
; B4       ; DATA6                       ; Use as regular IO        ; input[1]                ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; h_out[25]               ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 10 / 10 ( 100 % ) ; 2.5V          ; --           ;
; 3        ; 7 / 12 ( 58 % )   ; 2.5V          ; --           ;
; 4        ; 3 / 13 ( 23 % )   ; 2.5V          ; --           ;
; 5        ; 5 / 16 ( 31 % )   ; 2.5V          ; --           ;
; 6        ; 8 / 10 ( 80 % )   ; 2.5V          ; --           ;
; 7        ; 15 / 15 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 2          ; 1        ; h_out[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A2       ; 202        ; 8        ; input[7]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 201        ; 8        ; input[19]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 192        ; 8        ; h_out[25]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 190        ; 8        ; input[25]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 184        ; 8        ; input[20]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 178        ; 8        ; h_out[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 176        ; 7        ; h_out[13]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 174        ; 7        ; input[12]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 164        ; 7        ; input[10]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 158        ; 7        ; input[15]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 156        ; 7        ; h_out[15]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 154        ; 7        ; input[24]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 152        ; 7        ; h_out[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 1          ; 1        ; input[26]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B2       ; 0          ; 1        ; input[22]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B3       ; 203        ; 8        ; input[30]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 191        ; 8        ; input[1]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B6       ; 183        ; 8        ; h_out[28]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 182        ; 8        ; input[11]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 177        ; 8        ; h_out[21]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 175        ; 7        ; h_out[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 163        ; 7        ; input[6]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 157        ; 7        ; input[13]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 155        ; 7        ; h_out[31]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 151        ; 7        ; h_out[10]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B15      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ; 3          ; 1        ; h_out[24]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 195        ; 8        ; h_out[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; h_out[26]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 181        ; 8        ; input[3]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 165        ; 7        ; h_out[12]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 146        ; 6        ; input[21]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 6          ; 1        ; h_out[11]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 173        ; 7        ; input[29]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 172        ; 7        ; h_out[14]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D13      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D14      ; 141        ; 6        ; input[31]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D15      ; 142        ; 6        ; input[18]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E2       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E15      ; 140        ; 6        ; h_out[27]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; input[2]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F13      ; 136        ; 6        ; input[27]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 137        ; 6        ; input[4]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 138        ; 6        ; input[28]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; G2       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G15      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G15      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H1       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H13      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H15      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 24         ; 1        ; reset                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 23         ; 1        ; clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 26         ; 2        ; input[9]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ; 118        ; 5        ; ready                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 121        ; 5        ; input[0]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J15      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 31         ; 2        ; h_out[19]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 35         ; 2        ; input[5]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 25         ; 2        ; input[8]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ; 116        ; 5        ; sdone                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ; 117        ; 5        ; h_out[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K14      ; 119        ; 5        ; start                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K15      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 36         ; 2        ; h_out[9]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; h_out[8]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 37         ; 2        ; h_out[23]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 39         ; 2        ; input[14]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 40         ; 2        ; h_out[20]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 41         ; 2        ; h_out[29]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M6       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N6       ; 72         ; 3        ; h_out[16]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ; 73         ; 3        ; h_out[22]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N8       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 70         ; 3        ; input[16]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P8       ; 74         ; 4        ; h_out[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R2       ; 45         ; 3        ; h_out[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 54         ; 3        ; input[23]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 68         ; 3        ; h_out[30]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 69         ; 3        ; h_out[17]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 75         ; 4        ; h_out[18]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 80         ; 4        ; input[17]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R11      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; h_out[0]  ; Incomplete set of assignments ;
; h_out[1]  ; Incomplete set of assignments ;
; h_out[2]  ; Incomplete set of assignments ;
; h_out[3]  ; Incomplete set of assignments ;
; h_out[4]  ; Incomplete set of assignments ;
; h_out[5]  ; Incomplete set of assignments ;
; h_out[6]  ; Incomplete set of assignments ;
; h_out[7]  ; Incomplete set of assignments ;
; h_out[8]  ; Incomplete set of assignments ;
; h_out[9]  ; Incomplete set of assignments ;
; h_out[10] ; Incomplete set of assignments ;
; h_out[11] ; Incomplete set of assignments ;
; h_out[12] ; Incomplete set of assignments ;
; h_out[13] ; Incomplete set of assignments ;
; h_out[14] ; Incomplete set of assignments ;
; h_out[15] ; Incomplete set of assignments ;
; h_out[16] ; Incomplete set of assignments ;
; h_out[17] ; Incomplete set of assignments ;
; h_out[18] ; Incomplete set of assignments ;
; h_out[19] ; Incomplete set of assignments ;
; h_out[20] ; Incomplete set of assignments ;
; h_out[21] ; Incomplete set of assignments ;
; h_out[22] ; Incomplete set of assignments ;
; h_out[23] ; Incomplete set of assignments ;
; h_out[24] ; Incomplete set of assignments ;
; h_out[25] ; Incomplete set of assignments ;
; h_out[26] ; Incomplete set of assignments ;
; h_out[27] ; Incomplete set of assignments ;
; h_out[28] ; Incomplete set of assignments ;
; h_out[29] ; Incomplete set of assignments ;
; h_out[30] ; Incomplete set of assignments ;
; h_out[31] ; Incomplete set of assignments ;
; ready     ; Incomplete set of assignments ;
; sdone     ; Incomplete set of assignments ;
; clock     ; Incomplete set of assignments ;
; start     ; Incomplete set of assignments ;
; reset     ; Incomplete set of assignments ;
; input[31] ; Incomplete set of assignments ;
; input[23] ; Incomplete set of assignments ;
; input[29] ; Incomplete set of assignments ;
; input[28] ; Incomplete set of assignments ;
; input[26] ; Incomplete set of assignments ;
; input[25] ; Incomplete set of assignments ;
; input[24] ; Incomplete set of assignments ;
; input[27] ; Incomplete set of assignments ;
; input[30] ; Incomplete set of assignments ;
; input[5]  ; Incomplete set of assignments ;
; input[4]  ; Incomplete set of assignments ;
; input[2]  ; Incomplete set of assignments ;
; input[7]  ; Incomplete set of assignments ;
; input[6]  ; Incomplete set of assignments ;
; input[3]  ; Incomplete set of assignments ;
; input[1]  ; Incomplete set of assignments ;
; input[0]  ; Incomplete set of assignments ;
; input[16] ; Incomplete set of assignments ;
; input[19] ; Incomplete set of assignments ;
; input[17] ; Incomplete set of assignments ;
; input[14] ; Incomplete set of assignments ;
; input[15] ; Incomplete set of assignments ;
; input[11] ; Incomplete set of assignments ;
; input[22] ; Incomplete set of assignments ;
; input[21] ; Incomplete set of assignments ;
; input[20] ; Incomplete set of assignments ;
; input[8]  ; Incomplete set of assignments ;
; input[9]  ; Incomplete set of assignments ;
; input[12] ; Incomplete set of assignments ;
; input[13] ; Incomplete set of assignments ;
; input[18] ; Incomplete set of assignments ;
; input[10] ; Incomplete set of assignments ;
; h_out[0]  ; Missing location assignment   ;
; h_out[1]  ; Missing location assignment   ;
; h_out[2]  ; Missing location assignment   ;
; h_out[3]  ; Missing location assignment   ;
; h_out[4]  ; Missing location assignment   ;
; h_out[5]  ; Missing location assignment   ;
; h_out[6]  ; Missing location assignment   ;
; h_out[7]  ; Missing location assignment   ;
; h_out[8]  ; Missing location assignment   ;
; h_out[9]  ; Missing location assignment   ;
; h_out[10] ; Missing location assignment   ;
; h_out[11] ; Missing location assignment   ;
; h_out[12] ; Missing location assignment   ;
; h_out[13] ; Missing location assignment   ;
; h_out[14] ; Missing location assignment   ;
; h_out[15] ; Missing location assignment   ;
; h_out[16] ; Missing location assignment   ;
; h_out[17] ; Missing location assignment   ;
; h_out[18] ; Missing location assignment   ;
; h_out[19] ; Missing location assignment   ;
; h_out[20] ; Missing location assignment   ;
; h_out[21] ; Missing location assignment   ;
; h_out[22] ; Missing location assignment   ;
; h_out[23] ; Missing location assignment   ;
; h_out[24] ; Missing location assignment   ;
; h_out[25] ; Missing location assignment   ;
; h_out[26] ; Missing location assignment   ;
; h_out[27] ; Missing location assignment   ;
; h_out[28] ; Missing location assignment   ;
; h_out[29] ; Missing location assignment   ;
; h_out[30] ; Missing location assignment   ;
; h_out[31] ; Missing location assignment   ;
; ready     ; Missing location assignment   ;
; sdone     ; Missing location assignment   ;
; clock     ; Missing location assignment   ;
; start     ; Missing location assignment   ;
; reset     ; Missing location assignment   ;
; input[31] ; Missing location assignment   ;
; input[23] ; Missing location assignment   ;
; input[29] ; Missing location assignment   ;
; input[28] ; Missing location assignment   ;
; input[26] ; Missing location assignment   ;
; input[25] ; Missing location assignment   ;
; input[24] ; Missing location assignment   ;
; input[27] ; Missing location assignment   ;
; input[30] ; Missing location assignment   ;
; input[5]  ; Missing location assignment   ;
; input[4]  ; Missing location assignment   ;
; input[2]  ; Missing location assignment   ;
; input[7]  ; Missing location assignment   ;
; input[6]  ; Missing location assignment   ;
; input[3]  ; Missing location assignment   ;
; input[1]  ; Missing location assignment   ;
; input[0]  ; Missing location assignment   ;
; input[16] ; Missing location assignment   ;
; input[19] ; Missing location assignment   ;
; input[17] ; Missing location assignment   ;
; input[14] ; Missing location assignment   ;
; input[15] ; Missing location assignment   ;
; input[11] ; Missing location assignment   ;
; input[22] ; Missing location assignment   ;
; input[21] ; Missing location assignment   ;
; input[20] ; Missing location assignment   ;
; input[8]  ; Missing location assignment   ;
; input[9]  ; Missing location assignment   ;
; input[12] ; Missing location assignment   ;
; input[13] ; Missing location assignment   ;
; input[18] ; Missing location assignment   ;
; input[10] ; Missing location assignment   ;
+-----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                    ; Entity Name     ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |LSTM_cell                                   ; 4128 (110)  ; 895 (32)                  ; 0 (0)         ; 16384       ; 2    ; 7            ; 1       ; 3         ; 69   ; 0            ; 3233 (78)    ; 215 (2)           ; 680 (11)         ; |LSTM_cell                                                                                                                                             ; LSTM_cell       ; work         ;
;    |LUT:LUT0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|LUT:LUT0                                                                                                                                    ; LUT             ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|LUT:LUT0|altsyncram:altsyncram_component                                                                                                    ; altsyncram      ; work         ;
;          |altsyncram_b5u3:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|LUT:LUT0|altsyncram:altsyncram_component|altsyncram_b5u3:auto_generated                                                                     ; altsyncram_b5u3 ; work         ;
;    |LUT:LUT1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|LUT:LUT1                                                                                                                                    ; LUT             ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|LUT:LUT1|altsyncram:altsyncram_component                                                                                                    ; altsyncram      ; work         ;
;          |altsyncram_65u3:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|LUT:LUT1|altsyncram:altsyncram_component|altsyncram_65u3:auto_generated                                                                     ; altsyncram_65u3 ; work         ;
;    |counter:c0|                              ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (0)             ; 0 (0)            ; |LSTM_cell|counter:c0                                                                                                                                  ; counter         ; work         ;
;       |lpm_counter:LPM_COUNTER_component|    ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (0)             ; 0 (0)            ; |LSTM_cell|counter:c0|lpm_counter:LPM_COUNTER_component                                                                                                ; lpm_counter     ; work         ;
;          |cntr_gaj:auto_generated|           ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 0 (0)            ; |LSTM_cell|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated                                                                        ; cntr_gaj        ; work         ;
;    |f2i_conv:u1|                             ; 143 (143)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (143)    ; 0 (0)             ; 0 (0)            ; |LSTM_cell|f2i_conv:u1                                                                                                                                 ; f2i_conv        ; work         ;
;    |fpu:u0|                                  ; 3505 (0)    ; 219 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2980 (0)     ; 0 (0)             ; 525 (0)          ; |LSTM_cell|fpu:u0                                                                                                                                      ; fpu             ; work         ;
;       |fp_unit:u0|                           ; 3505 (0)    ; 219 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2980 (0)     ; 0 (0)             ; 525 (0)          ; |LSTM_cell|fpu:u0|fp_unit:u0                                                                                                                           ; fp_unit         ; work         ;
;          |fp_exe:fp_exe_comp|                ; 658 (658)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 353 (353)    ; 0 (0)             ; 305 (305)        ; |LSTM_cell|fpu:u0|fp_unit:u0|fp_exe:fp_exe_comp                                                                                                        ; fp_exe          ; work         ;
;          |fp_ext:fp_ext1_comp|               ; 169 (169)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (168)    ; 0 (0)             ; 1 (1)            ; |LSTM_cell|fpu:u0|fp_unit:u0|fp_ext:fp_ext1_comp                                                                                                       ; fp_ext          ; work         ;
;          |fp_ext:fp_ext2_comp|               ; 130 (130)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|fp_ext:fp_ext2_comp                                                                                                       ; fp_ext          ; work         ;
;          |fp_ext:fp_ext3_comp|               ; 84 (84)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|fp_ext:fp_ext3_comp                                                                                                       ; fp_ext          ; work         ;
;          |fp_fma:fp_fma_comp|                ; 2200 (2145) ; 219 (219)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 1981 (1926)  ; 0 (0)             ; 219 (219)        ; |LSTM_cell|fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp                                                                                                        ; fp_fma          ; work         ;
;             |lpm_mult:Mult0|                 ; 55 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0                                                                                         ; lpm_mult        ; work         ;
;                |mult_4dt:auto_generated|     ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated                                                                 ; mult_4dt        ; work         ;
;          |fp_rnd:fp_rnd_comp|                ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 1 (1)            ; |LSTM_cell|fpu:u0|fp_unit:u0|fp_rnd:fp_rnd_comp                                                                                                        ; fp_rnd          ; work         ;
;          |lzc_128:lzc_128_comp|              ; 134 (36)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (36)     ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp                                                                                                      ; lzc_128         ; work         ;
;             |lzc_64:lzc_64_comp_0|           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0                                                                                 ; lzc_64          ; work         ;
;                |lzc_32:lzc_32_comp_1|        ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1                                                            ; lzc_32          ; work         ;
;                   |lzc_16:lzc_16_comp_1|     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1                                       ; lzc_16          ; work         ;
;                      |lzc_8:lzc_8_comp_0|    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;                      |lzc_8:lzc_8_comp_1|    ; 7 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;             |lzc_64:lzc_64_comp_1|           ; 90 (7)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (7)       ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1                                                                                 ; lzc_64          ; work         ;
;                |lzc_32:lzc_32_comp_0|        ; 43 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (11)      ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0                                                            ; lzc_32          ; work         ;
;                   |lzc_16:lzc_16_comp_0|     ; 18 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (11)      ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0                                       ; lzc_16          ; work         ;
;                      |lzc_8:lzc_8_comp_0|    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;                      |lzc_8:lzc_8_comp_1|    ; 6 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;                   |lzc_16:lzc_16_comp_1|     ; 14 (4)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (4)       ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1                                       ; lzc_16          ; work         ;
;                      |lzc_8:lzc_8_comp_0|    ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;                      |lzc_8:lzc_8_comp_1|    ; 7 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (4)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;                |lzc_32:lzc_32_comp_1|        ; 40 (9)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (9)       ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1                                                            ; lzc_32          ; work         ;
;                   |lzc_16:lzc_16_comp_0|     ; 15 (7)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (7)       ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0                                       ; lzc_16          ; work         ;
;                      |lzc_8:lzc_8_comp_0|    ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;                      |lzc_8:lzc_8_comp_1|    ; 5 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;                   |lzc_16:lzc_16_comp_1|     ; 16 (6)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (6)       ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1                                       ; lzc_16          ; work         ;
;                      |lzc_8:lzc_8_comp_0|    ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;                      |lzc_8:lzc_8_comp_1|    ; 7 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (4)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                    ; lzc_8           ; work         ;
;                         |lzc_4:lzc_4_comp_1| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4           ; work         ;
;          |lzc_32:lzc1_32_comp|               ; 33 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (22)      ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp                                                                                                       ; lzc_32          ; work         ;
;             |lzc_16:lzc_16_comp_0|           ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0                                                                                  ; lzc_16          ; work         ;
;                |lzc_8:lzc_8_comp_1|          ; 5 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                                                               ; lzc_8           ; work         ;
;                   |lzc_4:lzc_4_comp_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_0                                            ; lzc_4           ; work         ;
;                   |lzc_4:lzc_4_comp_1|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1                                            ; lzc_4           ; work         ;
;             |lzc_16:lzc_16_comp_1|           ; 6 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (2)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1                                                                                  ; lzc_16          ; work         ;
;                |lzc_8:lzc_8_comp_0|          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                                                               ; lzc_8           ; work         ;
;                   |lzc_4:lzc_4_comp_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_0                                            ; lzc_4           ; work         ;
;                   |lzc_4:lzc_4_comp_1|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1                                            ; lzc_4           ; work         ;
;                |lzc_8:lzc_8_comp_1|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                                                               ; lzc_8           ; work         ;
;          |lzc_32:lzc2_32_comp|               ; 26 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (18)      ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp                                                                                                       ; lzc_32          ; work         ;
;             |lzc_16:lzc_16_comp_0|           ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_0                                                                                  ; lzc_16          ; work         ;
;                |lzc_8:lzc_8_comp_1|          ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                                                               ; lzc_8           ; work         ;
;                   |lzc_4:lzc_4_comp_1|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1                                            ; lzc_4           ; work         ;
;             |lzc_16:lzc_16_comp_1|           ; 5 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1                                                                                  ; lzc_16          ; work         ;
;                |lzc_8:lzc_8_comp_0|          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                                                               ; lzc_8           ; work         ;
;                   |lzc_4:lzc_4_comp_1|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1                                            ; lzc_4           ; work         ;
;                |lzc_8:lzc_8_comp_1|          ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                                                               ; lzc_8           ; work         ;
;                   |lzc_4:lzc_4_comp_1|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1                                            ; lzc_4           ; work         ;
;          |lzc_32:lzc3_32_comp|               ; 23 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (18)      ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc3_32_comp                                                                                                       ; lzc_32          ; work         ;
;             |lzc_16:lzc_16_comp_1|           ; 5 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1                                                                                  ; lzc_16          ; work         ;
;                |lzc_8:lzc_8_comp_0|          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                                                               ; lzc_8           ; work         ;
;                   |lzc_4:lzc_4_comp_1|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1                                            ; lzc_4           ; work         ;
;                |lzc_8:lzc_8_comp_1|          ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                                                               ; lzc_8           ; work         ;
;                   |lzc_4:lzc_4_comp_1|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LSTM_cell|fpu:u0|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1                                            ; lzc_4           ; work         ;
;    |nReg:r0|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |LSTM_cell|nReg:r0                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r1|                                 ; 35 (35)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 33 (33)          ; |LSTM_cell|nReg:r1                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r2|                                 ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; |LSTM_cell|nReg:r2                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r3|                                 ; 37 (37)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 4 (4)             ; 28 (28)          ; |LSTM_cell|nReg:r3                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r4|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 11 (11)           ; 21 (21)          ; |LSTM_cell|nReg:r4                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r5|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 29 (29)          ; |LSTM_cell|nReg:r5                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r6|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 14 (14)           ; 18 (18)          ; |LSTM_cell|nReg:r6                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r7|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |LSTM_cell|nReg:r7                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r8|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 27 (27)          ; |LSTM_cell|nReg:r8                                                                                                                                     ; nReg            ; work         ;
;    |nReg:r9|                                 ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 5 (5)             ; 44 (44)          ; |LSTM_cell|nReg:r9                                                                                                                                     ; nReg            ; work         ;
;    |shiftReg:l0|                             ; 320 (320)   ; 320 (320)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 166 (166)         ; 154 (154)        ; |LSTM_cell|shiftReg:l0                                                                                                                                 ; shiftReg        ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; h_out[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; h_out[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ready     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdone     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clock     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; start     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; reset     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; input[31] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[23] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input[29] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input[28] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[26] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[25] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[24] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[27] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[30] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[7]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[16] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input[19] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[17] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[14] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[15] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[22] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[21] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; input[20] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[8]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; input[9]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; input[12] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[13] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[18] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; input[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                     ;
+--------------------------------------+-------------------+---------+
; Source Pin / Fanout                  ; Pad To Core Index ; Setting ;
+--------------------------------------+-------------------+---------+
; clock                                ;                   ;         ;
; start                                ;                   ;         ;
;      - heg_cl~0                      ; 0                 ; 6       ;
;      - Selector1~0                   ; 0                 ; 6       ;
;      - Selector3~0                   ; 0                 ; 6       ;
;      - Selector0~0                   ; 0                 ; 6       ;
; reset                                ;                   ;         ;
; input[31]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][31]        ; 0                 ; 6       ;
; input[23]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][23]        ; 1                 ; 6       ;
; input[29]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][29]        ; 1                 ; 6       ;
; input[28]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][28]        ; 0                 ; 6       ;
; input[26]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][26]        ; 0                 ; 6       ;
; input[25]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][25]        ; 0                 ; 6       ;
; input[24]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][24]        ; 0                 ; 6       ;
; input[27]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][27]        ; 0                 ; 6       ;
; input[30]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][30]        ; 1                 ; 6       ;
; input[5]                             ;                   ;         ;
;      - shiftReg:l0|reg[0][5]         ; 1                 ; 6       ;
; input[4]                             ;                   ;         ;
;      - shiftReg:l0|reg[0][4]~feeder  ; 0                 ; 6       ;
; input[2]                             ;                   ;         ;
;      - shiftReg:l0|reg[0][2]         ; 0                 ; 6       ;
; input[7]                             ;                   ;         ;
;      - shiftReg:l0|reg[0][7]~feeder  ; 1                 ; 6       ;
; input[6]                             ;                   ;         ;
;      - shiftReg:l0|reg[0][6]~feeder  ; 0                 ; 6       ;
; input[3]                             ;                   ;         ;
;      - shiftReg:l0|reg[0][3]         ; 0                 ; 6       ;
; input[1]                             ;                   ;         ;
;      - shiftReg:l0|reg[0][1]         ; 0                 ; 6       ;
; input[0]                             ;                   ;         ;
;      - shiftReg:l0|reg[0][0]         ; 0                 ; 6       ;
; input[16]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][16]~feeder ; 1                 ; 6       ;
; input[19]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][19]        ; 0                 ; 6       ;
; input[17]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][17]        ; 0                 ; 6       ;
; input[14]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][14]~feeder ; 0                 ; 6       ;
; input[15]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][15]~feeder ; 0                 ; 6       ;
; input[11]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][11]~feeder ; 0                 ; 6       ;
; input[22]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][22]        ; 0                 ; 6       ;
; input[21]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][21]        ; 1                 ; 6       ;
; input[20]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][20]        ; 0                 ; 6       ;
; input[8]                             ;                   ;         ;
; input[9]                             ;                   ;         ;
; input[12]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][12]        ; 0                 ; 6       ;
; input[13]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][13]        ; 0                 ; 6       ;
; input[18]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][18]        ; 0                 ; 6       ;
; input[10]                            ;                   ;         ;
;      - shiftReg:l0|reg[0][10]        ; 0                 ; 6       ;
+--------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                              ;
+-----------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name            ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; STATE.RST       ; FF_X7_Y17_N29      ; 342     ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; STATE.RST       ; FF_X7_Y17_N29      ; 324     ; Async. clear ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; Selector4~2     ; LCCOMB_X21_Y16_N10 ; 4       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Selector6~2     ; LCCOMB_X21_Y16_N20 ; 320     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; WideOr11        ; LCCOMB_X16_Y16_N28 ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; WideOr11~0      ; LCCOMB_X16_Y16_N20 ; 2       ; Read enable  ; no     ; --                   ; --               ; --                        ;
; WideOr13        ; LCCOMB_X16_Y16_N22 ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; WideOr3~0       ; LCCOMB_X21_Y16_N24 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; WideOr7~0       ; LCCOMB_X21_Y16_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clock           ; PIN_J2             ; 897     ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; f2i_in[17]~34   ; LCCOMB_X14_Y13_N24 ; 1       ; Read enable  ; no     ; --                   ; --               ; --                        ;
; heg_cl~0        ; LCCOMB_X21_Y16_N16 ; 64      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; nReg:r0|Q[25]~1 ; LCCOMB_X8_Y17_N28  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nReg:r1|Q[7]~2  ; LCCOMB_X16_Y16_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nReg:r2|Q[14]~2 ; LCCOMB_X16_Y16_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nReg:r3|Q[22]~1 ; LCCOMB_X8_Y17_N30  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nReg:r4|Q[22]~0 ; LCCOMB_X7_Y17_N4   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nReg:r5|Q[14]~0 ; LCCOMB_X14_Y15_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nReg:r6|Q[9]~0  ; LCCOMB_X7_Y18_N4   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nReg:r7|Q[2]~0  ; LCCOMB_X7_Y18_N14  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nReg:r8|Q[27]~0 ; LCCOMB_X9_Y19_N10  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reset           ; PIN_J1             ; 32      ; Async. clear ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+-----------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                      ;
+-----------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name      ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; STATE.RST ; FF_X7_Y17_N29 ; 324     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clock     ; PIN_J2        ; 897     ; 147                                  ; Global Clock         ; GCLK4            ; --                        ;
; reset     ; PIN_J1        ; 32      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-----------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                               ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                        ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; LUT:LUT0|altsyncram:altsyncram_component|altsyncram_b5u3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; ./ROM_init/sigm_values.mif ; M9K_X15_Y19_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; LUT:LUT1|altsyncram:altsyncram_component|altsyncram_65u3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; ./ROM_init/tanh_values.mif ; M9K_X15_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |LSTM_cell|LUT:LUT1|altsyncram:altsyncram_component|altsyncram_65u3:auto_generated|ALTSYNCRAM                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10111111011111111111111111111100) (2107483644) (-1082130436) (-40-80000-4)    ;(10111111011111111111111111111100) (2107483644) (-1082130436) (-40-80000-4)   ;(10111111011111111111111111111011) (2107483643) (-1082130437) (-40-80000-5)   ;(10111111011111111111111111111010) (2107483642) (-1082130438) (-40-80000-6)   ;(10111111011111111111111111111010) (2107483642) (-1082130438) (-40-80000-6)   ;(10111111011111111111111111111001) (2107483641) (-1082130439) (-40-80000-7)   ;(10111111011111111111111111111000) (2107483638) (-1082130440) (-40-80000-8)   ;(10111111011111111111111111110111) (2107483637) (-1082130441) (-40-80000-9)   ;
;8;(10111111011111111111111111110110) (2107483636) (-1082130442) (-40-80000-10)    ;(10111111011111111111111111110100) (2107483634) (-1082130444) (-40-80000-12)   ;(10111111011111111111111111110011) (2107483633) (-1082130445) (-40-80000-13)   ;(10111111011111111111111111110001) (2107483631) (-1082130447) (-40-80000-15)   ;(10111111011111111111111111101111) (2107483627) (-1082130449) (-40-8000-1-1)   ;(10111111011111111111111111101101) (2107483625) (-1082130451) (-40-8000-1-3)   ;(10111111011111111111111111101010) (2107483622) (-1082130454) (-40-8000-1-6)   ;(10111111011111111111111111100111) (2107483617) (-1082130457) (-40-8000-1-9)   ;
;16;(10111111011111111111111111100100) (2107483614) (-1082130460) (-40-8000-1-12)    ;(10111111011111111111111111100000) (2107483608) (-1082130464) (-40-8000-20)   ;(10111111011111111111111111011100) (2107483604) (-1082130468) (-40-8000-2-4)   ;(10111111011111111111111111010111) (2107483597) (-1082130473) (-40-8000-2-9)   ;(10111111011111111111111111010010) (2107483592) (-1082130478) (-40-8000-2-14)   ;(10111111011111111111111111001011) (2107483583) (-1082130485) (-40-8000-3-5)   ;(10111111011111111111111111000100) (2107483574) (-1082130492) (-40-8000-3-12)   ;(10111111011111111111111110111100) (2107483544) (-1082130500) (-40-8000-4-4)   ;
;24;(10111111011111111111111110110011) (2107483533) (-1082130509) (-40-8000-4-13)    ;(10111111011111111111111110101001) (2107483521) (-1082130519) (-40-8000-5-7)   ;(10111111011111111111111110011101) (2107483505) (-1082130531) (-40-8000-6-3)   ;(10111111011111111111111110010000) (2107483488) (-1082130544) (-40-8000-70)   ;(10111111011111111111111110000001) (2107483471) (-1082130559) (-40-8000-7-15)   ;(10111111011111111111111101110000) (2107483428) (-1082130576) (-40-8000-90)   ;(10111111011111111111111101011101) (2107483405) (-1082130595) (-40-8000-10-3)   ;(10111111011111111111111101000111) (2107483377) (-1082130617) (-40-8000-11-9)   ;
;32;(10111111011111111111111100101111) (2107483327) (-1082130641) (-40-8000-13-1)    ;(10111111011111111111111100010011) (2107483293) (-1082130669) (-40-8000-14-13)   ;(10111111011111111111111011110011) (2107483233) (-1082130701) (-40-800-10-13)   ;(10111111011111111111111011001111) (2107483187) (-1082130737) (-40-800-1-3-1)   ;(10111111011111111111111010100110) (2107483116) (-1082130778) (-40-800-1-5-10)   ;(10111111011111111111111001111000) (2107483038) (-1082130824) (-40-800-1-8-8)   ;(10111111011111111111111001000011) (2107482973) (-1082130877) (-40-800-1-11-13)   ;(10111111011111111111111000001000) (2107482878) (-1082130936) (-40-800-1-15-8)   ;
;40;(10111111011111111111110111000100) (2107482574) (-1082131004) (-40-800-2-3-12)    ;(10111111011111111111110101111000) (2107482438) (-1082131080) (-40-800-2-8-8)   ;(10111111011111111111110100100001) (2107482311) (-1082131167) (-40-800-2-13-15)   ;(10111111011111111111110010111111) (2107482147) (-1082131265) (-40-800-3-4-1)   ;(10111111011111111111110001010000) (2107481988) (-1082131376) (-40-800-3-110)   ;(10111111011111111111101111010010) (2107481592) (-1082131502) (-40-800-4-2-14)   ;(10111111011111111111101101000011) (2107481373) (-1082131645) (-40-800-4-11-13)   ;(10111111011111111111101010100000) (2107481108) (-1082131808) (-40-800-5-60)   ;
;48;(10111111011111111111100111101000) (2107480618) (-1082131992) (-40-800-6-1-8)    ;(10111111011111111111100100011000) (2107480298) (-1082132200) (-40-800-6-14-8)   ;(10111111011111111111100000101100) (2107479924) (-1082132436) (-40-800-7-13-4)   ;(10111111011111111111011100100000) (2107479308) (-1082132704) (-40-800-8-140)   ;(10111111011111111111010111110000) (2107478628) (-1082133008) (-40-800-10-10)   ;(10111111011111111111010010010111) (2107478097) (-1082133353) (-40-800-11-6-9)   ;(10111111011111111111001100010001) (2107477291) (-1082133743) (-40-800-12-14-15)   ;(10111111011111111111000101010110) (2107476396) (-1082134186) (-40-800-14-10-10)   ;
;56;(10111111011111111110111101100000) (2107473408) (-1082134688) (-40-80-10-100)    ;(10111111011111111110110100100111) (2107472317) (-1082135257) (-40-80-1-2-13-9)   ;(10111111011111111110101010100010) (2107471112) (-1082135902) (-40-80-1-5-5-14)   ;(10111111011111111110011111000111) (2107469577) (-1082136633) (-40-80-1-8-3-9)   ;(10111111011111111110010010001010) (2107468082) (-1082137462) (-40-80-1-11-7-6)   ;(10111111011111111110000011011111) (2107466207) (-1082138401) (-40-80-1-15-2-1)   ;(10111111011111111101110010110110) (2107462136) (-1082139466) (-40-80-2-3-4-10)   ;(10111111011111111101011111111110) (2107459646) (-1082140674) (-40-80-2-80-2)   ;
;64;(10111111011111111101001010100101) (2107457115) (-1082142043) (-40-80-2-13-5-11)    ;(10111111011111111100110010010101) (2107452095) (-1082143595) (-40-80-3-3-6-11)   ;(10111111011111111100010110110110) (2107448536) (-1082145354) (-40-80-3-10-4-10)   ;(10111111011111111011110111101100) (2107442624) (-1082147348) (-40-80-4-2-1-4)   ;(10111111011111111011010100010111) (2107438297) (-1082149609) (-40-80-4-10-14-9)   ;(10111111011111111010101100010101) (2107431295) (-1082152171) (-40-80-5-4-14-11)   ;(10111111011111111001111110111101) (2107423545) (-1082155075) (-40-80-60-4-3)   ;(10111111011111111001001011100001) (2107417211) (-1082158367) (-40-80-6-13-1-15)   ;
;72;(10111111011111111000010001001101) (2107407985) (-1082162099) (-40-80-7-11-11-3)    ;(10111111011111110111001111001000) (2107377578) (-1082166328) (-40-80-8-12-3-8)   ;(10111111011111110110000100001110) (2107366286) (-1082171122) (-40-80-9-14-15-2)   ;(10111111011111110100101111010101) (2107351595) (-1082176555) (-40-80-11-4-2-11)   ;(10111111011111110011001111001000) (2107337578) (-1082182712) (-40-80-12-12-3-8)   ;(10111111011111110001100010000110) (2107320076) (-1082189690) (-40-80-14-7-7-10)   ;(10111111011111101111100110100011) (2107280513) (-1082197597) (-40-8-10-6-5-13)   ;(10111111011111101101011010100011) (2107259113) (-1082206557) (-40-8-1-2-9-5-13)   ;
;80;(10111111011111101010111011111011) (2107233243) (-1082216709) (-40-8-1-5-10-5)    ;(10111111011111101000001000001101) (2107206885) (-1082228211) (-40-8-1-7-13-15-3)   ;(10111111011111100100111100100111) (2107153317) (-1082241241) (-40-8-1-110-13-9)   ;(10111111011111100001010101111110) (2107118446) (-1082256002) (-40-8-1-14-10-8-2)   ;(10111111011111011101010000110000) (2107057928) (-1082272720) (-40-8-2-2-11-130)   ;(10111111011111011000101000111011) (2107010943) (-1082291653) (-40-8-2-7-5-12-5)   ;(10111111011111010011011001111101) (2106939045) (-1082313091) (-40-8-2-12-9-8-3)   ;(10111111011111001101011110101101) (2106859525) (-1082337363) (-40-8-3-2-8-5-3)   ;
;88;(10111111011111000110110001011011) (2106772003) (-1082364837) (-40-8-3-9-3-10-5)    ;(10111111011110111111001011100110) (2106477216) (-1082395930) (-40-8-40-13-1-10)   ;(10111111011110110110100101111010) (2106370442) (-1082431110) (-40-8-4-9-6-8-6)   ;(10111111011110101100111000001000) (2106252878) (-1082470904) (-40-8-5-3-1-15-8)   ;(10111111011110100001111001000000) (2106122948) (-1082515904) (-40-8-5-14-1-120)   ;(10111111011110010101011110001011) (2105959483) (-1082566773) (-40-8-6-10-8-7-5)   ;(10111111011110000111011100000001) (2105779271) (-1082624255) (-40-8-7-8-8-15-15)   ;(10111111011101110111100101100011) (2105380413) (-1082689181) (-40-8-8-8-6-9-13)   ;
;96;(10111111011101100101101100001111) (2105161287) (-1082762481) (-40-8-9-10-4-15-1)    ;(10111111011101010001011111111100) (2104919644) (-1082845188) (-40-8-10-14-80-4)   ;(10111111011100111010101110101011) (2104431523) (-1082938453) (-40-8-12-5-4-5-5)   ;(10111111011100100001000100100011) (2104116313) (-1083043549) (-40-8-13-14-14-13-13)   ;(10111111011100000100001011100101) (2103747215) (-1083161883) (-40-8-15-11-13-1-11)   ;(10111111011011100011101011100010) (2103141212) (-1083295006) (-40-9-1-12-5-1-14)   ;(10111111011010111111001001111000) (2102477038) (-1083444616) (-40-9-40-13-8-8)   ;(10111111011010010110001001101010) (2101967022) (-1083612566) (-40-9-6-9-13-9-6)   ;
;104;(10111111011001101000001011011100) (2101207204) (-1083800868) (-40-9-9-7-13-2-4)    ;(10111111011000110100101101010110) (2100351396) (-1084011690) (-40-9-12-11-4-10-10)   ;(10111111010111111011001011000111) (2097437177) (-1084247353) (-40-100-4-13-3-9)   ;(10111111010110111010111110010001) (2096433491) (-1084510319) (-40-10-4-50-6-15)   ;(10111111010101110011011110011011) (2095339503) (-1084803173) (-40-10-8-12-8-6-5)   ;(10111111010100100100000001101001) (2094146021) (-1085128599) (-40-10-13-11-15-9-7)   ;(10111111010011001011111101000110) (2092843376) (-1085489338) (-40-11-3-40-11-10)   ;(10111111010001101010100101110001) (2091230431) (-1085888143) (-40-11-9-5-6-8-15)   ;
;112;(10111111001111111111010001011011) (2087478003) (-1086327717) (-40-1200-11-10-5)    ;(10111111001110001001010111110100) (2085818634) (-1086810636) (-40-12-7-6-100-12)   ;(10111111001100001000010100000111) (2083808277) (-1087339257) (-40-12-15-7-10-15-9)   ;(10111111001001111011100110011000) (2081440498) (-1087915624) (-40-13-8-4-6-6-8)   ;(10111111000111100010110101100010) (2077132412) (-1088541342) (-40-14-1-13-2-9-14)   ;(10111111000100111101110001000111) (2074461977) (-1089217465) (-40-14-12-2-3-11-9)   ;(10111111000010001100010011010001) (2071848191) (-1089944367) (-40-15-7-3-11-2-15)   ;(10111110111110011101000101001110) (2046056386) (-1090924210) (-4-10-6-2-14-11-2)   ;
;120;(10111110111000001001100111110001) (2039820631) (-1092576783) (-4-1-1-15-6-60-15)    ;(10111110110001011111010110100110) (2031078516) (-1094322778) (-4-1-3-100-10-5-10)   ;(10111110101010011111111010101011) (2022083123) (-1096155477) (-4-1-5-60-1-5-5)   ;(10111110100011001101011101110111) (2012859437) (-1098066057) (-4-1-7-3-2-8-8-9)   ;(10111110010111010101010011101100) (1996958224) (-1101179668) (-4-1-10-2-10-11-1-4)   ;(10111110000111110101001010100101) (1977357115) (-1105243483) (-4-1-140-10-13-5-11)   ;(10111101110000000010111110010001) (1929733491) (-1111478383) (-4-2-3-15-130-6-15)   ;(10111101000000000111010110110111) (1869778537) (-1124043337) (-4-2-15-15-8-10-4-9)   ;
;128;(00111101000000000111010110110111) (-1089861925) (1023440311) (3D0075B7)    ;(00111101110000000010111110010001) (-1029906971) (1036005265) (3DC02F91)   ;(00111110000111110101001010100101) (-982283347) (1042240165) (3E1F52A5)   ;(00111110010111010101010011101100) (-962682238) (1046303980) (3E5D54EC)   ;(00111110100011001101011101110111) (-946781025) (1049417591) (3E8CD777)   ;(00111110101010011111111010101011) (-937557339) (1051328171) (3EA9FEAB)   ;(00111110110001011111010110100110) (-928561946) (1053160870) (3EC5F5A6)   ;(00111110111000001001100111110001) (-919819831) (1054906865) (3EE099F1)   ;
;136;(00111110111110011101000101001110) (-913584076) (1056559438) (3EF9D14E)    ;(00111111000010001100010011010001) (-887792271) (1057539281) (3F08C4D1)   ;(00111111000100111101110001000111) (-885178485) (1058266183) (3F13DC47)   ;(00111111000111100010110101100010) (-882508050) (1058942306) (3F1E2D62)   ;(00111111001001111011100110011000) (-878199962) (1059568024) (3F27B998)   ;(00111111001100001000010100000111) (-875832185) (1060144391) (3F308507)   ;(00111111001110001001010111110100) (-873821828) (1060673012) (3F3895F4)   ;(00111111001111111111010001011011) (-872162459) (1061155931) (3F3FF45B)   ;
;144;(00111111010001101010100101110001) (-868410031) (1061595505) (3F46A971)    ;(00111111010011001011111101000110) (-866797086) (1061994310) (3F4CBF46)   ;(00111111010100100100000001101001) (-865494441) (1062355049) (3F524069)   ;(00111111010101110011011110011011) (-864300959) (1062680475) (3F57379B)   ;(00111111010110111010111110010001) (-863206971) (1062973329) (3F5BAF91)   ;(00111111010111111011001011000111) (-862203285) (1063236295) (3F5FB2C7)   ;(00111111011000110100101101010110) (-859289066) (1063471958) (3F634B56)   ;(00111111011001101000001011011100) (-858433258) (1063682780) (3F6682DC)   ;
;152;(00111111011010010110001001101010) (-857673440) (1063871082) (3F69626A)    ;(00111111011010111111001001111000) (-857163422) (1064039032) (3F6BF278)   ;(00111111011011100011101011100010) (-856499250) (1064188642) (3F6E3AE2)   ;(00111111011100000100001011100101) (-855893247) (1064321765) (3F7042E5)   ;(00111111011100100001000100100011) (-855524149) (1064440099) (3F721123)   ;(00111111011100111010101110101011) (-855208939) (1064545195) (3F73ABAB)   ;(00111111011101010001011111111100) (-854720818) (1064638460) (3F7517FC)   ;(00111111011101100101101100001111) (-854479175) (1064721167) (3F765B0F)   ;
;160;(00111111011101110111100101100011) (-854260049) (1064794467) (3F777963)    ;(00111111011110000111011100000001) (-853861191) (1064859393) (3F787701)   ;(00111111011110010101011110001011) (-853680979) (1064916875) (3F79578B)   ;(00111111011110100001111001000000) (-853517492) (1064967744) (3F7A1E40)   ;(00111111011110101100111000001000) (-853387582) (1065012744) (3F7ACE08)   ;(00111111011110110110100101111010) (-853270020) (1065052538) (3F7B697A)   ;(00111111011110111111001011100110) (-853163246) (1065087718) (3F7BF2E6)   ;(00111111011111000110110001011011) (-852868459) (1065118811) (3F7C6C5B)   ;
;168;(00111111011111001101011110101101) (-852780937) (1065146285) (3F7CD7AD)    ;(00111111011111010011011001111101) (-852701417) (1065170557) (3F7D367D)   ;(00111111011111011000101000111011) (-852629519) (1065191995) (3F7D8A3B)   ;(00111111011111011101010000110000) (-852582532) (1065210928) (3F7DD430)   ;(00111111011111100001010101111110) (-852522016) (1065227646) (3F7E157E)   ;(00111111011111100100111100100111) (-852487145) (1065242407) (3F7E4F27)   ;(00111111011111101000001000001101) (-852433577) (1065255437) (3F7E820D)   ;(00111111011111101010111011111011) (-852407219) (1065266939) (3F7EAEFB)   ;
;176;(00111111011111101101011010100011) (-852381349) (1065277091) (3F7ED6A3)    ;(00111111011111101111100110100011) (-852359949) (1065286051) (3F7EF9A3)   ;(00111111011111110001100010000110) (-852320386) (1065293958) (3F7F1886)   ;(00111111011111110011001111001000) (-852302882) (1065300936) (3F7F33C8)   ;(00111111011111110100101111010101) (-852288867) (1065307093) (3F7F4BD5)   ;(00111111011111110110000100001110) (-852274176) (1065312526) (3F7F610E)   ;(00111111011111110111001111001000) (-852262882) (1065317320) (3F7F73C8)   ;(00111111011111111000010001001101) (-852232477) (1065321549) (3F7F844D)   ;
;184;(00111111011111111001001011100001) (-852223251) (1065325281) (3F7F92E1)    ;(00111111011111111001111110111101) (-852216917) (1065328573) (3F7F9FBD)   ;(00111111011111111010101100010101) (-852209167) (1065331477) (3F7FAB15)   ;(00111111011111111011010100010111) (-852202165) (1065334039) (3F7FB517)   ;(00111111011111111011110111101100) (-852197838) (1065336300) (3F7FBDEC)   ;(00111111011111111100010110110110) (-852191926) (1065338294) (3F7FC5B6)   ;(00111111011111111100110010010101) (-852188367) (1065340053) (3F7FCC95)   ;(00111111011111111101001010100101) (-852183347) (1065341605) (3F7FD2A5)   ;
;192;(00111111011111111101011111111110) (-852180816) (1065342974) (3F7FD7FE)    ;(00111111011111111101110010110110) (-852178326) (1065344182) (3F7FDCB6)   ;(00111111011111111110000011011111) (-852174255) (1065345247) (3F7FE0DF)   ;(00111111011111111110010010001010) (-852172380) (1065346186) (3F7FE48A)   ;(00111111011111111110011111000111) (-852170885) (1065347015) (3F7FE7C7)   ;(00111111011111111110101010100010) (-852169350) (1065347746) (3F7FEAA2)   ;(00111111011111111110110100100111) (-852168145) (1065348391) (3F7FED27)   ;(00111111011111111110111101100000) (-852167052) (1065348960) (3F7FEF60)   ;
;200;(00111111011111111111000101010110) (-852164066) (1065349462) (3F7FF156)    ;(00111111011111111111001100010001) (-852163171) (1065349905) (3F7FF311)   ;(00111111011111111111010010010111) (-852162365) (1065350295) (3F7FF497)   ;(00111111011111111111010111110000) (-852161832) (1065350640) (3F7FF5F0)   ;(00111111011111111111011100100000) (-852161152) (1065350944) (3F7FF720)   ;(00111111011111111111100000101100) (-852160538) (1065351212) (3F7FF82C)   ;(00111111011111111111100100011000) (-852160162) (1065351448) (3F7FF918)   ;(00111111011111111111100111101000) (-852159842) (1065351656) (3F7FF9E8)   ;
;208;(00111111011111111111101010100000) (-852159352) (1065351840) (3F7FFAA0)    ;(00111111011111111111101101000011) (-852159089) (1065352003) (3F7FFB43)   ;(00111111011111111111101111010010) (-852158870) (1065352146) (3F7FFBD2)   ;(00111111011111111111110001010000) (-852158472) (1065352272) (3F7FFC50)   ;(00111111011111111111110010111111) (-852158315) (1065352383) (3F7FFCBF)   ;(00111111011111111111110100100001) (-852158151) (1065352481) (3F7FFD21)   ;(00111111011111111111110101111000) (-852158022) (1065352568) (3F7FFD78)   ;(00111111011111111111110111000100) (-852157888) (1065352644) (3F7FFDC4)   ;
;216;(00111111011111111111111000001000) (-852157582) (1065352712) (3F7FFE08)    ;(00111111011111111111111001000011) (-852157489) (1065352771) (3F7FFE43)   ;(00111111011111111111111001111000) (-852157422) (1065352824) (3F7FFE78)   ;(00111111011111111111111010100110) (-852157346) (1065352870) (3F7FFEA6)   ;(00111111011111111111111011001111) (-852157275) (1065352911) (3F7FFECF)   ;(00111111011111111111111011110011) (-852157229) (1065352947) (3F7FFEF3)   ;(00111111011111111111111100010011) (-852157169) (1065352979) (3F7FFF13)   ;(00111111011111111111111100101111) (-852157135) (1065353007) (3F7FFF2F)   ;
;224;(00111111011111111111111101000111) (-852157085) (1065353031) (3F7FFF47)    ;(00111111011111111111111101011101) (-852157057) (1065353053) (3F7FFF5D)   ;(00111111011111111111111101110000) (-852157032) (1065353072) (3F7FFF70)   ;(00111111011111111111111110000001) (-852156991) (1065353089) (3F7FFF81)   ;(00111111011111111111111110010000) (-852156972) (1065353104) (3F7FFF90)   ;(00111111011111111111111110011101) (-852156957) (1065353117) (3F7FFF9D)   ;(00111111011111111111111110101001) (-852156941) (1065353129) (3F7FFFA9)   ;(00111111011111111111111110110011) (-852156929) (1065353139) (3F7FFFB3)   ;
;232;(00111111011111111111111110111100) (-852156918) (1065353148) (3F7FFFBC)    ;(00111111011111111111111111000100) (-852156888) (1065353156) (3F7FFFC4)   ;(00111111011111111111111111001011) (-852156879) (1065353163) (3F7FFFCB)   ;(00111111011111111111111111010010) (-852156870) (1065353170) (3F7FFFD2)   ;(00111111011111111111111111010111) (-852156865) (1065353175) (3F7FFFD7)   ;(00111111011111111111111111011100) (-852156858) (1065353180) (3F7FFFDC)   ;(00111111011111111111111111100000) (-852156852) (1065353184) (3F7FFFE0)   ;(00111111011111111111111111100100) (-852156848) (1065353188) (3F7FFFE4)   ;
;240;(00111111011111111111111111100111) (-852156845) (1065353191) (3F7FFFE7)    ;(00111111011111111111111111101010) (-852156840) (1065353194) (3F7FFFEA)   ;(00111111011111111111111111101101) (-852156837) (1065353197) (3F7FFFED)   ;(00111111011111111111111111101111) (-852156835) (1065353199) (3F7FFFEF)   ;(00111111011111111111111111110001) (-852156831) (1065353201) (3F7FFFF1)   ;(00111111011111111111111111110011) (-852156829) (1065353203) (3F7FFFF3)   ;(00111111011111111111111111110100) (-852156828) (1065353204) (3F7FFFF4)   ;(00111111011111111111111111110110) (-852156826) (1065353206) (3F7FFFF6)   ;
;248;(00111111011111111111111111110111) (-852156825) (1065353207) (3F7FFFF7)    ;(00111111011111111111111111111000) (-852156822) (1065353208) (3F7FFFF8)   ;(00111111011111111111111111111001) (-852156821) (1065353209) (3F7FFFF9)   ;(00111111011111111111111111111010) (-852156820) (1065353210) (3F7FFFFA)   ;(00111111011111111111111111111010) (-852156820) (1065353210) (3F7FFFFA)   ;(00111111011111111111111111111011) (-852156819) (1065353211) (3F7FFFFB)   ;(00111111011111111111111111111100) (-852156818) (1065353212) (3F7FFFFC)   ;(00111111011111111111111111111100) (-852156818) (1065353212) (3F7FFFFC)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |LSTM_cell|LUT:LUT0|altsyncram:altsyncram_component|altsyncram_b5u3:auto_generated|ALTSYNCRAM                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00111001101011111101000111101111) (-1436183835) (967823855) (39AFD1EF)    ;(00111001101110110011001110000111) (-1433302985) (968569735) (39BB3387)   ;(00111001110001110101000110101000) (-1428283942) (969363880) (39C751A8)   ;(00111001110101000011100010000001) (-1424900391) (970209409) (39D43881)   ;(00111001111000011111010100001101) (-1419562177) (971109645) (39E1F50D)   ;(00111001111100001001010100011101) (-1415822157) (972068125) (39F0951D)   ;(00111010000000000001001110110010) (-1389922930) (973083570) (3A0013B2)   ;(00111010000010000101110111000101) (-1387877887) (973626821) (3A085DC5)   ;
;8;(00111010000100010011000100011110) (-1385704156) (974205214) (3A11311E)    ;(00111010000110101001011010011001) (-1383421361) (974821017) (3A1A9699)   ;(00111010001001001001011110101000) (-1378820942) (975476648) (3A2497A8)   ;(00111010001011110011111001011000) (-1376297462) (976174680) (3A2F3E58)   ;(00111010001110101001010101011011) (-1373422059) (976917851) (3A3A955B)   ;(00111010010001101010100000010011) (-1368410569) (977709075) (3A46A813)   ;(00111010010100111000001010100000) (-1365233352) (978551456) (3A5382A0)   ;(00111010011000010011000111100110) (-1359703846) (979448294) (3A6131E6)   ;
;16;(00111010011011111100001110100000) (-1356192952) (980403104) (3A6FC3A0)    ;(00111010011111110100011001101011) (-1352291439) (981419627) (3A7F466B)   ;(00111010100001111110010011101001) (-1348172241) (981984489) (3A87E4E9)   ;(00111010100100001010111100110010) (-1345807130) (982560562) (3A90AF32)   ;(00111010100110100000101011011101) (-1343529257) (983173853) (3A9A0ADD)   ;(00111010101001000000000101001010) (-1338934080) (983826762) (3AA4014A)   ;(00111010101011101001110001110000) (-1336418432) (984521840) (3AAE9C70)   ;(00111010101110011110011011101110) (-1333571236) (985261806) (3AB9E6EE)   ;
;24;(00111010110001011110110000001011) (-1328568579) (986049547) (3AC5EC0B)    ;(00111010110100101011011111001100) (-1325400878) (986888140) (3AD2B7CC)   ;(00111010111000000101011011111001) (-1319881221) (987780857) (3AE056F9)   ;(00111010111011101101011100101001) (-1316381141) (988731177) (3AEED729)   ;(00111010111111100100011011010100) (-1312491268) (989742804) (3AFE46D4)   ;(00111011000001110101101010101111) (-1288279335) (990337711) (3B075AAF)   ;(00111011000100000001100110010001) (-1285919971) (990910865) (3B101991)   ;(00111011000110010110100011000110) (-1283670286) (991520966) (3B1968C6)   ;
;32;(00111011001000110101000110010000) (-1279283972) (992170384) (3B235190)    ;(00111011001011011101110111000110) (-1276577886) (992861638) (3B2DDDC6)   ;(00111011001110010001011111100001) (-1273720851) (993597409) (3B3917E1)   ;(00111011010001010000101100000100) (-1268729188) (994380548) (3B450B04)   ;(00111011010100011100001100000101) (-1265593187) (995214085) (3B51C305)   ;(00111011010111110100110001111001) (-1262288421) (996101241) (3B5F4C79)   ;(00111011011011011011010011000001) (-1256602291) (997045441) (3B6DB4C1)   ;(00111011011111010000101000010101) (-1252729567) (998050325) (3B7D0A15)   ;
;40;(00111011100001101010110111001001) (-1248407881) (998682057) (3B86ADC9)    ;(00111011100011110101110010100100) (-1246278348) (999251108) (3B8F5CA4)   ;(00111011100110001001101000100011) (-1243819549) (999856675) (3B989A23)   ;(00111011101000100110111101010111) (-1239467065) (1000501079) (3BA26F57)   ;(00111011101011001110010111100001) (-1236771851) (1001186785) (3BACE5E1)   ;(00111011101110000000011111111010) (-1233930820) (1001916410) (3BB807FA)   ;(00111011110000111110000001111111) (-1229174415) (1002692735) (3BC3E07F)   ;(00111011110100000111101011110111) (-1225859225) (1003518711) (3BD07AF7)   ;
;48;(00111011110111011110001110011110) (-1222572956) (1004397470) (3BDDE39E)    ;(00111011111011000010011101110011) (-1216911029) (1005332339) (3BEC2773)   ;(00111011111110110101010000111110) (-1213282516) (1006326846) (3BFB543E)   ;(00111100000001011011110001001110) (-1188598476) (1007008846) (3C05BC4E)   ;(00111100000011100101001000001000) (-1186483582) (1007571464) (3C0E5208)   ;(00111100000101110111001110000110) (-1184262986) (1008169862) (3C177386)   ;(00111100001000010010100101111110) (-1179710016) (1008806270) (3C21297E)   ;(00111100001010110111110100101101) (-1177258137) (1009483053) (3C2B7D2D)   ;
;56;(00111100001101100111100001011010) (-1174460460) (1010202714) (3C36785A)    ;(00111100010000100010010101100010) (-1169512050) (1010967906) (3C422562)   ;(00111100010011101000111100111110) (-1166427116) (1011781438) (3C4E8F3E)   ;(00111100010110111100000110000111) (-1163193985) (1012646279) (3C5BC187)   ;(00111100011010011100100010000111) (-1157590385) (1013565575) (3C69C887)   ;(00111100011110001011000100110111) (-1153804125) (1014542647) (3C78B137)   ;(00111100100001000100010010101000) (-1148892342) (1015301288) (3C8444A8)   ;(00111100100011001010111110101010) (-1146806940) (1015852970) (3C8CAFAA)   ;
;64;(00111100100101011010000101000110) (-1144614086) (1016439110) (3C95A146)    ;(00111100100111110010000110010000) (-1142313972) (1017061776) (3C9F2190)   ;(00111100101010010011100100001100) (-1137700178) (1017723148) (3CA9390C)   ;(00111100101100111111000010110011) (-1135164329) (1018425523) (3CB3F0B3)   ;(00111100101111110101000111111001) (-1132283821) (1019171321) (3CBF51F9)   ;(00111100110010110110011011010000) (-1127271272) (1019963088) (3CCB66D0)   ;(00111100110110000011100110101101) (-1123899937) (1020803501) (3CD839AD)   ;(00111100111001011101010110010000) (-1118581972) (1021695376) (3CE5D590)   ;
;72;(00111100111101000100011000000000) (-1114891592) (1022641664) (3CF44600)    ;(00111101000000011100101110001100) (-1089588978) (1023527820) (3D01CB8C)   ;(00111101000010011110101011000011) (-1087569289) (1024060099) (3D09EAC3)   ;(00111101000100101000011101000111) (-1085431085) (1024624455) (3D128747)   ;(00111101000110111010100000000110) (-1083210586) (1025222662) (3D1BA806)   ;(00111101001001010101010000111111) (-1078682515) (1025856575) (3D25543F)   ;(00111101001011111001001101111101) (-1076223017) (1026528125) (3D2F937D)   ;(00111101001110100110110110011011) (-1073467959) (1027239323) (3D3A6D9B)   ;
;80;(00111101010001011110101011000100) (-1068569288) (1027992260) (3D45EAC4)    ;(00111101010100100001001101110000) (-1065523032) (1028789104) (3D521370)   ;(00111101010111101111000001100110) (-1062364446) (1029632102) (3D5EF066)   ;(00111101011011001000101010111000) (-1056829322) (1030523576) (3D6C8AB8)   ;(00111101011110101110101110111111) (-1053368915) (1031465919) (3D7AEBBF)   ;(00111101100001010000111010001110) (-1048727376) (1032130190) (3D850E8E)   ;(00111101100011010001010001011000) (-1046722462) (1032655960) (3D8D1458)   ;(00111101100101011000110001001100) (-1044628478) (1033210956) (3D958C4C)   ;
;88;(00111101100111100111101110010001) (-1042458971) (1033796497) (3D9E7B91)    ;(00111101101001111110011101100111) (-1038171045) (1034413927) (3DA7E767)   ;(00111101101100011101010100011111) (-1035582155) (1035064607) (3DB1D51F)   ;(00111101101111000100101000010101) (-1032889567) (1035749909) (3DBC4A15)   ;(00111101110001110100101110101111) (-1028288935) (1036471215) (3DC74BAF)   ;(00111101110100101101111101001111) (-1025377075) (1037229903) (3DD2DF4F)   ;(00111101110111110000101001010000) (-1022329472) (1038027344) (3DDF0A50)   ;(00111101111010111101000111111110) (-1017183816) (1038864894) (3DEBD1FE)   ;
;96;(00111101111110010011101110001000) (-1013698982) (1039743880) (3DF93B88)    ;(00111110000000111010010111111110) (-989211816) (1040426494) (3E03A5FE)   ;(00111110000010110000010000011010) (-987332560) (1040909338) (3E0B041A)   ;(00111110000100101011101001101001) (-985399441) (1041414761) (3E12BA69)   ;(00111110000110101100101100010110) (-983389166) (1041943318) (3E1ACB16)   ;(00111110001000110011100000100100) (-979300548) (1042495524) (3E233824)   ;(00111110001011000000001101011111) (-976933055) (1043071839) (3E2C035F)   ;(00111110001101010010111001011110) (-974707456) (1043672670) (3E352E5E)   ;
;104;(00111110001111101011101001110010) (-972399430) (1044298354) (3E3EBA72)    ;(00111110010010001010100010101000) (-967810342) (1044949160) (3E48A8A8)   ;(00111110010100101111100110110110) (-965359926) (1045625270) (3E52F9B6)   ;(00111110010111011010110111111111) (-962607815) (1046326783) (3E5DADFF)   ;(00111110011010001100010110000010) (-957791990) (1047053698) (3E68C582)   ;(00111110011101000011111111011000) (-954896862) (1047805912) (3E743FD8)   ;(00111110100000000000111000010110) (-949927566) (1048579606) (3E800E16)   ;(00111110100001100010110010011001) (-948508361) (1048980633) (3E862C99)   ;
;112;(00111110100011000111101010010101) (-946859367) (1049393813) (3E8C7A95)    ;(00111110100100101111011011100111) (-945361245) (1049818855) (3E92F6E7)   ;(00111110100110011010000000101110) (-943614536) (1050255406) (3E99A02E)   ;(00111110101000000111010011000110) (-939862286) (1050703046) (3EA074C6)   ;(00111110101001110111001011001010) (-938263280) (1051161290) (3EA772CA)   ;(00111110101011101001100000010001) (-936420571) (1051629585) (3EAE9811)   ;(00111110101101011110001000110011) (-934573529) (1052107315) (3EB5E233)   ;(00111110101111010100111010001000) (-932687382) (1052593800) (3EBD4E88)   ;
;120;(00111110110001001101101000101100) (-928779538) (1053088300) (3EC4DA2C)    ;(00111110110011001000001000000011) (-926833589) (1053590019) (3ECC8203)   ;(00111110110101000100001010111100) (-924893318) (1054098108) (3ED442BC)   ;(00111110110111000001100011010111) (-922920265) (1054611671) (3EDC18D7)   ;(00111110111001000000000010101100) (-918934338) (1055129772) (3EE400AC)   ;(00111110111010111111011001101111) (-917161435) (1055651439) (3EEBF66F)   ;(00111110111100111111011000111010) (-915161520) (1056175674) (3EF3F63A)   ;(00111110111110111111110000010010) (-913158570) (1056701458) (3EFBFC12)   ;
;128;(00111111000000100000000111110111) (-889533825) (1057096183) (3F0201F7)    ;(00111111000001100000010011100011) (-888532249) (1057359075) (3F0604E3)   ;(00111111000010100000010011001000) (-887532282) (1057621192) (3F0A04C8)   ;(00111111000011011111111110101010) (-886556940) (1057882026) (3F0DFFAA)   ;(00111111000100011111001110010100) (-885562968) (1058141076) (3F11F394)   ;(00111111000101011101111010100010) (-884577350) (1058397858) (3F15DEA2)   ;(00111111000110011011111011111111) (-883597215) (1058651903) (3F19BEFF)   ;(00111111000111011001001011101010) (-882623240) (1058902762) (3F1D92EA)   ;
;136;(00111111001000010101100010111100) (-879680318) (1059150012) (3F2158BC)    ;(00111111001001010000111011100110) (-878727246) (1059393254) (3F250EE6)   ;(00111111001010001011001111110111) (-877802825) (1059632119) (3F28B3F7)   ;(00111111001011000100011010011011) (-876891359) (1059866267) (3F2C469B)   ;(00111111001011111100010110011101) (-876191957) (1060095389) (3F2FC59D)   ;(00111111001100110010111111101001) (-875306841) (1060319209) (3F332FE9)   ;(00111111001101101000010010001101) (-874432377) (1060537485) (3F36848D)   ;(00111111001110011100001010110110) (-873593326) (1060750006) (3F39C2B6)   ;
;144;(00111111001111001110100110110011) (-872769929) (1060956595) (3F3CE9B3)    ;(00111111001111111111100011110101) (-872160227) (1061157109) (3F3FF8F5)   ;(00111111010000101111000000001010) (-869364580) (1061351434) (3F42F00A)   ;(00111111010001011100111010011111) (-868587355) (1061539487) (3F45CE9F)   ;(00111111010010001001010010000000) (-867822392) (1061721216) (3F489480)   ;(00111111010010110100000110010010) (-867293970) (1061896594) (3F4B4192)   ;(00111111010011011101010111010110) (-866581866) (1062065622) (3F4DD5D6)   ;(00111111010100000101000101100011) (-865884049) (1062228323) (3F505163)   ;
;152;(00111111010100101011010001101001) (-865402441) (1062384745) (3F52B469)    ;(00111111010101001111111100101000) (-864757142) (1062534952) (3F54FF28)   ;(00111111010101110011000111110111) (-864303825) (1062679031) (3F5731F7)   ;(00111111010110010100110100111010) (-863688120) (1062817082) (3F594D3A)   ;(00111111010110110101000101100110) (-863284046) (1062949222) (3F5B5166)   ;(00111111010111010011111011111010) (-862697220) (1063075578) (3F5D3EFA)   ;(00111111010111110001011010000001) (-862321391) (1063196289) (3F5F1681)   ;(00111111011000001101100010001111) (-859780375) (1063311503) (3F60D88F)   ;
;160;(00111111011000101000010111000000) (-859431892) (1063421376) (3F6285C0)    ;(00111111011001000001111010110110) (-858917326) (1063526070) (3F641EB6)   ;(00111111011001011010010000010110) (-858612566) (1063625750) (3F65A416)   ;(00111111011001110001011010001010) (-858321380) (1063720586) (3F67168A)   ;(00111111011010000111011010111101) (-857861317) (1063810749) (3F6876BD)   ;(00111111011010011100010101011100) (-857592058) (1063896412) (3F69C55C)   ;(00111111011010110000001100010011) (-857333169) (1063977747) (3F6B0313)   ;(00111111011011000011000010001110) (-856904376) (1064054926) (3F6C308E)   ;
;168;(00111111011011010100111001110111) (-856687425) (1064128119) (3F6D4E77)    ;(00111111011011100101110101110101) (-856478027) (1064197493) (3F6E5D75)   ;(00111111011011110101111000101110) (-856277536) (1064263214) (3F6F5E2E)   ;(00111111011100000101000101000100) (-855884088) (1064325444) (3F705144)   ;(00111111011100010011011101010101) (-855701067) (1064384341) (3F713755)   ;(00111111011100100001000011111010) (-855524220) (1064440058) (3F7210FA)   ;(00111111011100101101111011001001) (-855377281) (1064492745) (3F72DEC9)   ;(00111111011100111010000101010100) (-855214068) (1064542548) (3F73A154)   ;
;176;(00111111011101000101100100100110) (-854880146) (1064589606) (3F745926)    ;(00111111011101010000011011001000) (-854731282) (1064634056) (3F7506C8)   ;(00111111011101011010101010111100) (-854609318) (1064676028) (3F75AABC)   ;(00111111011101100100010110000000) (-854491992) (1064715648) (3F764580)   ;(00111111011101101101011110001100) (-854380978) (1064753036) (3F76D78C)   ;(00111111011101110110000101010100) (-854274068) (1064788308) (3F776154)   ;(00111111011101111110001101000111) (-854173085) (1064821575) (3F77E347)   ;(00111111011110000101110111010000) (-853877872) (1064852944) (3F785DD0)   ;
;184;(00111111011110001101000101010100) (-853784068) (1064882516) (3F78D154)    ;(00111111011110010011111000110011) (-853697529) (1064910387) (3F793E33)   ;(00111111011110011010010011001010) (-853612280) (1064936650) (3F79A4CA)   ;(00111111011110100000010101110000) (-853532032) (1064961392) (3F7A0570)   ;(00111111011110100110000001111010) (-853474420) (1064984698) (3F7A607A)   ;(00111111011110101011011000111000) (-853401522) (1065006648) (3F7AB638)   ;(00111111011110110000011011110100) (-853331228) (1065027316) (3F7B06F4)   ;(00111111011110110101001011110110) (-853283226) (1065046774) (3F7B52F6)   ;
;192;(00111111011110111001101010000011) (-853219389) (1065065091) (3F7B9A83)    ;(00111111011110111101110111011011) (-853177859) (1065082331) (3F7BDDDB)   ;(00111111011111000001110100111011) (-852918119) (1065098555) (3F7C1D3B)   ;(00111111011111000101100011011110) (-852880256) (1065113822) (3F7C58DE)   ;(00111111011111001001000011111010) (-852824220) (1065128186) (3F7C90FA)   ;(00111111011111001100010111000011) (-852791889) (1065141699) (3F7CC5C3)   ;(00111111011111001111011101101010) (-852761040) (1065154410) (3F7CF76A)   ;(00111111011111010010011000011111) (-852711555) (1065166367) (3F7D261F)   ;
;200;(00111111011111010101001000001011) (-852683579) (1065177611) (3F7D520B)    ;(00111111011111010111101101011010) (-852659060) (1065188186) (3F7D7B5A)   ;(00111111011111011010001000110010) (-852613530) (1065198130) (3F7DA232)   ;(00111111011111011100011010111000) (-852591322) (1065207480) (3F7DC6B8)   ;(00111111011111011110100100001111) (-852570175) (1065216271) (3F7DE90F)   ;(00111111011111100000100101011000) (-852530062) (1065224536) (3F7E0958)   ;(00111111011111100010011110110001) (-852510931) (1065232305) (3F7E27B1)   ;(00111111011111100100010000111001) (-852492521) (1065239609) (3F7E4439)   ;
;208;(00111111011111100101111100001010) (-852477180) (1065246474) (3F7E5F0A)    ;(00111111011111100111100000111111) (-852460515) (1065252927) (3F7E783F)   ;(00111111011111101000111111110000) (-852426832) (1065258992) (3F7E8FF0)   ;(00111111011111101010011000110100) (-852411528) (1065264692) (3F7EA634)   ;(00111111011111101011101100100001) (-852399151) (1065270049) (3F7EBB21)   ;(00111111011111101100111011001100) (-852387278) (1065275084) (3F7ECECC)   ;(00111111011111101110000101000111) (-852374085) (1065279815) (3F7EE147)   ;(00111111011111101111001010100100) (-852363348) (1065284260) (3F7EF2A4)   ;
;216;(00111111011111110000001011110110) (-852333226) (1065288438) (3F7F02F6)    ;(00111111011111110001001001001011) (-852323479) (1065292363) (3F7F124B)   ;(00111111011111110010000010110100) (-852314328) (1065296052) (3F7F20B4)   ;(00111111011111110010111000111101) (-852307517) (1065299517) (3F7F2E3D)   ;(00111111011111110011101011110101) (-852299227) (1065302773) (3F7F3AF5)   ;(00111111011111110100011011101000) (-852291242) (1065305832) (3F7F46E8)   ;(00111111011111110101001000100010) (-852283550) (1065308706) (3F7F5222)   ;(00111111011111110101110010101110) (-852278336) (1065311406) (3F7F5CAE)   ;
;224;(00111111011111110110011010010111) (-852271365) (1065313943) (3F7F6697)    ;(00111111011111110110111111100110) (-852266846) (1065316326) (3F7F6FE6)   ;(00111111011111110111100010100101) (-852260347) (1065318565) (3F7F78A5)   ;(00111111011111111000000011011101) (-852234257) (1065320669) (3F7F80DD)   ;(00111111011111111000100010010100) (-852230368) (1065322644) (3F7F8894)   ;(00111111011111111000111111010101) (-852226867) (1065324501) (3F7F8FD5)   ;(00111111011111111001011010100100) (-852221348) (1065326244) (3F7F96A4)   ;(00111111011111111001110100001010) (-852218180) (1065327882) (3F7F9D0A)   ;
;232;(00111111011111111010001100001101) (-852213177) (1065329421) (3F7FA30D)    ;(00111111011111111010100010110010) (-852210330) (1065330866) (3F7FA8B2)   ;(00111111011111111010110111111111) (-852207815) (1065332223) (3F7FADFF)   ;(00111111011111111011001011111011) (-852203219) (1065333499) (3F7FB2FB)   ;(00111111011111111011011110101000) (-852200942) (1065334696) (3F7FB7A8)   ;(00111111011111111011110000001110) (-852198576) (1065335822) (3F7FBC0E)   ;(00111111011111111100000000101110) (-852194536) (1065336878) (3F7FC02E)   ;(00111111011111111100010000001111) (-852192575) (1065337871) (3F7FC40F)   ;
;240;(00111111011111111100011110110100) (-852190928) (1065338804) (3F7FC7B4)    ;(00111111011111111100101100011111) (-852189155) (1065339679) (3F7FCB1F)   ;(00111111011111111100111001010110) (-852187466) (1065340502) (3F7FCE56)   ;(00111111011111111101000101011011) (-852184059) (1065341275) (3F7FD15B)   ;(00111111011111111101010000110000) (-852182532) (1065342000) (3F7FD430)   ;(00111111011111111101011011011010) (-852181260) (1065342682) (3F7FD6DA)   ;(00111111011111111101100101011010) (-852180060) (1065343322) (3F7FD95A)   ;(00111111011111111101101110110100) (-852178928) (1065343924) (3F7FDBB4)   ;
;248;(00111111011111111101110111101001) (-852177841) (1065344489) (3F7FDDE9)    ;(00111111011111111101111111111011) (-852176819) (1065345019) (3F7FDFFB)   ;(00111111011111111110000111101101) (-852173837) (1065345517) (3F7FE1ED)   ;(00111111011111111110001111000001) (-852172891) (1065345985) (3F7FE3C1)   ;(00111111011111111110010101111001) (-852172021) (1065346425) (3F7FE579)   ;(00111111011111111110011100010110) (-852171166) (1065346838) (3F7FE716)   ;(00111111011111111110100010011010) (-852170360) (1065347226) (3F7FE89A)   ;(00111111011111111110101000000110) (-852169586) (1065347590) (3F7FEA06)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 7           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                     ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated|mac_mult7 ;                            ; DSPMULT_X20_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X20_Y14_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated|w385w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,534 / 32,401 ( 20 % ) ;
; C16 interconnects     ; 78 / 1,326 ( 6 % )      ;
; C4 interconnects      ; 3,859 / 21,816 ( 18 % ) ;
; Direct links          ; 724 / 32,401 ( 2 % )    ;
; Global clocks         ; 3 / 10 ( 30 % )         ;
; Local interconnects   ; 2,352 / 10,320 ( 23 % ) ;
; R24 interconnects     ; 105 / 1,289 ( 8 % )     ;
; R4 interconnects      ; 4,389 / 28,186 ( 16 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.23) ; Number of LABs  (Total = 290) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 3                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 3                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 4                             ;
; 9                                           ; 3                             ;
; 10                                          ; 2                             ;
; 11                                          ; 6                             ;
; 12                                          ; 3                             ;
; 13                                          ; 10                            ;
; 14                                          ; 20                            ;
; 15                                          ; 26                            ;
; 16                                          ; 193                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.06) ; Number of LABs  (Total = 290) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 31                            ;
; 1 Clock                            ; 139                           ;
; 1 Clock enable                     ; 22                            ;
; 1 Sync. clear                      ; 38                            ;
; 1 Sync. load                       ; 1                             ;
; 2 Async. clears                    ; 19                            ;
; 2 Clock enables                    ; 58                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.09) ; Number of LABs  (Total = 290) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 11                            ;
; 2                                            ; 1                             ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 8                             ;
; 14                                           ; 10                            ;
; 15                                           ; 18                            ;
; 16                                           ; 107                           ;
; 17                                           ; 14                            ;
; 18                                           ; 6                             ;
; 19                                           ; 13                            ;
; 20                                           ; 14                            ;
; 21                                           ; 10                            ;
; 22                                           ; 15                            ;
; 23                                           ; 4                             ;
; 24                                           ; 8                             ;
; 25                                           ; 4                             ;
; 26                                           ; 3                             ;
; 27                                           ; 6                             ;
; 28                                           ; 4                             ;
; 29                                           ; 2                             ;
; 30                                           ; 8                             ;
; 31                                           ; 0                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.85) ; Number of LABs  (Total = 290) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 14                            ;
; 2                                               ; 7                             ;
; 3                                               ; 9                             ;
; 4                                               ; 15                            ;
; 5                                               ; 17                            ;
; 6                                               ; 15                            ;
; 7                                               ; 29                            ;
; 8                                               ; 28                            ;
; 9                                               ; 33                            ;
; 10                                              ; 26                            ;
; 11                                              ; 26                            ;
; 12                                              ; 19                            ;
; 13                                              ; 14                            ;
; 14                                              ; 9                             ;
; 15                                              ; 5                             ;
; 16                                              ; 21                            ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.65) ; Number of LABs  (Total = 290) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 4                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 4                             ;
; 11                                           ; 3                             ;
; 12                                           ; 3                             ;
; 13                                           ; 8                             ;
; 14                                           ; 9                             ;
; 15                                           ; 10                            ;
; 16                                           ; 10                            ;
; 17                                           ; 19                            ;
; 18                                           ; 15                            ;
; 19                                           ; 17                            ;
; 20                                           ; 17                            ;
; 21                                           ; 13                            ;
; 22                                           ; 22                            ;
; 23                                           ; 10                            ;
; 24                                           ; 14                            ;
; 25                                           ; 13                            ;
; 26                                           ; 12                            ;
; 27                                           ; 11                            ;
; 28                                           ; 12                            ;
; 29                                           ; 15                            ;
; 30                                           ; 4                             ;
; 31                                           ; 4                             ;
; 32                                           ; 3                             ;
; 33                                           ; 7                             ;
; 34                                           ; 3                             ;
; 35                                           ; 3                             ;
; 36                                           ; 3                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 69        ; 0            ; 0            ; 69        ; 69        ; 0            ; 34           ; 0            ; 0            ; 35           ; 0            ; 34           ; 35           ; 0            ; 0            ; 0            ; 34           ; 0            ; 0            ; 0            ; 0            ; 0            ; 69        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 69           ; 69           ; 69           ; 69           ; 69           ; 0         ; 69           ; 69           ; 0         ; 0         ; 69           ; 35           ; 69           ; 69           ; 34           ; 69           ; 35           ; 34           ; 69           ; 69           ; 69           ; 35           ; 69           ; 69           ; 69           ; 69           ; 69           ; 0         ; 69           ; 69           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; h_out[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; h_out[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ready              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdone              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; input[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device 10CL010YM164C6G for design LSTM_network
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL016YM164C6G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D2
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E1
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location F3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location G1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location E14
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'SDC1.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clock (Rise) to clock (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   26.000        clock
Info (176353): Automatically promoted node clock~input (placed in PIN J2 (CLK0, DIFFCLK_0p)) File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node reset~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node STATE.RST  File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd Line: 137
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[7] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[6] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[5] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[4] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[3] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[2] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[1] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[0] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.grs[1] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176357): Destination node fpu:u0|fp_unit:u0|fp_fma:fp_fma_comp|r_2.grs[0] File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd Line: 327
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 67 (unused VREF, 2.5V VCCIO, 33 input, 34 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 2.19 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/output_files/LSTM_network.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5509 megabytes
    Info: Processing ended: Tue Apr 02 14:16:52 2024
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/output_files/LSTM_network.fit.smsg.


