library ieee;
use ieee.std_logic_all;

entity serial_paralell is
	port(
		a, b : in bit;
		c : out bit;
	
	);


end serial_paralell