#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dout[0].RDATA_A1[14] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[14] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[13].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 2
Startpoint: dout[0].RDATA_A2[5] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[5] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[21].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 3
Startpoint: dout[0].RDATA_A2[4] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[4] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[20].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 4
Startpoint: dout[0].RDATA_A2[3] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[3] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[19].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 5
Startpoint: dout[0].RDATA_A2[2] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[2] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[18].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 6
Startpoint: dout[0].RDATA_A2[1] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[1] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[17].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 7
Startpoint: dout[0].RDATA_A2[0] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[0] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[16].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 8
Startpoint: dout[0].RDATA_A1[16] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[16] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[15].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 9
Startpoint: dout[0].RDATA_A1[15] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[15] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[14].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 10
Startpoint: dout[0].RDATA_A2[6] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[6] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[22].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 11
Startpoint: dout[0].RDATA_A1[13] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[13] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[12].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 12
Startpoint: dout[0].RDATA_A1[12] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[11].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 13
Startpoint: dout[0].RDATA_A1[11] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[11] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[10].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 14
Startpoint: dout[0].RDATA_A1[10] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[10] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[9].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 15
Startpoint: dout[0].RDATA_A1[9] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[9] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[8].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 16
Startpoint: dout[0].RDATA_A1[7] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[7].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 17
Startpoint: dout[0].RDATA_A1[6] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[6].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 18
Startpoint: dout[0].RDATA_A2[7] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[7] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[23].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 19
Startpoint: dout[0].RDATA_A2[9] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[9] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[24].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 20
Startpoint: dout[0].RDATA_A2[10] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[10] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[25].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 21
Startpoint: dout[0].RDATA_A2[11] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[11] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[26].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 22
Startpoint: dout[0].RDATA_A2[12] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[12] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[27].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 23
Startpoint: dout[0].RDATA_A2[13] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[13] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[28].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 24
Startpoint: dout[0].RDATA_A2[14] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[14] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[29].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 25
Startpoint: dout[0].RDATA_A2[15] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[15] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[30].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 26
Startpoint: dout[0].RDATA_A2[16] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A2[16] (RS_TDP36K) [clock-to-output]               0.500     1.955
out:dout[31].outpad[0] (.output)                                 1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 27
Startpoint: dout[0].RDATA_A1[5] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[5].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 28
Startpoint: dout[0].RDATA_A1[4] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[4].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 29
Startpoint: dout[0].RDATA_A1[3] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[3].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 30
Startpoint: dout[0].RDATA_A1[2] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[2].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 31
Startpoint: dout[0].RDATA_A1[1] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[1].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 32
Startpoint: dout[0].RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
dout[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]                0.500     1.955
out:dout[0].outpad[0] (.output)                                  1.455     3.410
data arrival time                                                          3.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.410


#Path 33
Startpoint: we[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WEN_B1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[0].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].in[0] (.names)                        1.455     1.455
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].out[0] (.names)                       0.320     1.775
dout[0].WEN_B1[0] (RS_TDP36K)                                                                1.455     3.230
data arrival time                                                                                      3.230

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                                                1.455     1.455
clock uncertainty                                                                            0.000     1.455
cell setup time                                                                             -0.500     0.955
data required time                                                                                     0.955
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.955
data arrival time                                                                                     -3.230
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.275


#Path 34
Startpoint: we[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].BE_B2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[2].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].in[0] (.names)                        1.455     1.455
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].out[0] (.names)                       0.320     1.775
dout[0].BE_B2[0] (RS_TDP36K)                                                                 1.455     3.230
data arrival time                                                                                      3.230

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                                                1.455     1.455
clock uncertainty                                                                            0.000     1.455
cell setup time                                                                             -0.500     0.955
data required time                                                                                     0.955
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.955
data arrival time                                                                                     -3.230
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.275


#Path 35
Startpoint: we[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WEN_B2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[2].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].in[0] (.names)                        1.455     1.455
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].out[0] (.names)                       0.320     1.775
dout[0].WEN_B2[0] (RS_TDP36K)                                                                1.455     3.230
data arrival time                                                                                      3.230

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                                                1.455     1.455
clock uncertainty                                                                            0.000     1.455
cell setup time                                                                             -0.500     0.955
data required time                                                                                     0.955
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.955
data arrival time                                                                                     -3.230
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.275


#Path 36
Startpoint: we[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].BE_B1[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[1].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[1].in[0] (.names)                        1.455     1.455
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[1].out[0] (.names)                       0.320     1.775
dout[0].BE_B1[1] (RS_TDP36K)                                                                 1.455     3.230
data arrival time                                                                                      3.230

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                                                1.455     1.455
clock uncertainty                                                                            0.000     1.455
cell setup time                                                                             -0.500     0.955
data required time                                                                                     0.955
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.955
data arrival time                                                                                     -3.230
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.275


#Path 37
Startpoint: we[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].BE_B1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[0].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].in[0] (.names)                        1.455     1.455
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].out[0] (.names)                       0.320     1.775
dout[0].BE_B1[0] (RS_TDP36K)                                                                 1.455     3.230
data arrival time                                                                                      3.230

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                                                1.455     1.455
clock uncertainty                                                                            0.000     1.455
cell setup time                                                                             -0.500     0.955
data required time                                                                                     0.955
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.955
data arrival time                                                                                     -3.230
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.275


#Path 38
Startpoint: we[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].BE_B2[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
we[3].inpad[0] (.input)                                                                      0.000     0.000
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[1].in[0] (.names)                        1.455     1.455
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[1].out[0] (.names)                       0.320     1.775
dout[0].BE_B2[1] (RS_TDP36K)                                                                 1.455     3.230
data arrival time                                                                                      3.230

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                                                1.455     1.455
clock uncertainty                                                                            0.000     1.455
cell setup time                                                                             -0.500     0.955
data required time                                                                                     0.955
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.955
data arrival time                                                                                     -3.230
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.275


#Path 39
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[13] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 40
Startpoint: din[16].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[16].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[0] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 41
Startpoint: din[17].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[1] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[17].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[1] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 42
Startpoint: din[18].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[2] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[18].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[2] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 43
Startpoint: din[19].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[3] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[19].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[3] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 44
Startpoint: din[20].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[20].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[4] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 45
Startpoint: din[21].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[21].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[5] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 46
Startpoint: din[22].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[22].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[6] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 47
Startpoint: din[23].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[23].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[7] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 48
Startpoint: din[24].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[24].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[9] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 49
Startpoint: din[25].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[25].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[10] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 50
Startpoint: din[26].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[26].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[11] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 51
Startpoint: din[27].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[27].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[12] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 52
Startpoint: din[28].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[28].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[13] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 53
Startpoint: din[29].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[14] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[29].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[14] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 54
Startpoint: din[30].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[15] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[30].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[15] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 55
Startpoint: din[31].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B2[16] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[31].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B2[16] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 56
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[12] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 57
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[7] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 58
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[9] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 59
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[8] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 60
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[7] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 61
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[6] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 62
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[5] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 63
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[4] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 64
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].REN_A2[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ena.inpad[0] (.input)                                            0.000     0.000
dout[0].REN_A2[0] (RS_TDP36K)                                    1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 65
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[13] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 66
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[12] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 67
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[11] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 68
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[10] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 69
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[9] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 70
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[8] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 71
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B1[10] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 72
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[6] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 73
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[5] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 74
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A2[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A2[4] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 75
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].REN_A1[0] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ena.inpad[0] (.input)                                            0.000     0.000
dout[0].REN_A1[0] (RS_TDP36K)                                    1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 76
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[13] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 77
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[12] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 78
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[11] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 79
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[10] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 80
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[9] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 81
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[8] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 82
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[7] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 83
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[6] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 84
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[5] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 85
Startpoint: din[10].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[10].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[11] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 86
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[11] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[11] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 87
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[10] (RS_TDP36K)                                  1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 88
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[9] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[9] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 89
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[8] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[8] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 90
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[7] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[7] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 91
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[6] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[6] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 92
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[5] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[5] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 93
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B2[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_B2[4] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 94
Startpoint: din[15].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[16] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[15].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[16] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 95
Startpoint: din[14].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[15] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[14].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[15] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 96
Startpoint: din[13].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[14] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[13].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[14] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 97
Startpoint: din[12].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[13] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[12].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[13] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 98
Startpoint: din[11].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[12] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[11].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1[12] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 99
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1[4] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input)                                        0.000     0.000
dout[0].ADDR_A1[4] (RS_TDP36K)                                   1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 100
Startpoint: din[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1[10] (RS_TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[9].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_B1[10] (RS_TDP36K)                                 1.455     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K)                                    1.455     1.455
clock uncertainty                                                0.000     1.455
cell setup time                                                 -0.500     0.955
data required time                                                         0.955
--------------------------------------------------------------------------------
data required time                                                         0.955
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#End of timing report
