// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bgn_inference_bgn_inference,hls_ip_2025_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.087500,HLS_SYN_LAT=22427,HLS_SYN_TPT=none,HLS_SYN_MEM=38,HLS_SYN_DSP=0,HLS_SYN_FF=2445,HLS_SYN_LUT=2189,HLS_VERSION=2025_2}" *)

(* DowngradeIPIdentifiedWarnings="yes" *)
module bgn_inference (
        ap_clk,
        ap_rst_n,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] input_img_q0;
reg    prediction_ap_vld;
reg   [9:0] hidden_out_address0;
reg    hidden_out_ce0;
reg    hidden_out_we0;
wire   [6:0] hidden_out_q0;
wire    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start;
wire    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_done;
wire    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_idle;
wire    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_ready;
wire   [4:0] grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_input_img_address0;
wire    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_input_img_ce0;
wire   [9:0] grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_address0;
wire    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_ce0;
wire    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_we0;
wire   [6:0] grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_d0;
wire    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start;
wire    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_done;
wire    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_idle;
wire    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_ready;
wire   [9:0] grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_hidden_out_address0;
wire    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_hidden_out_ce0;
wire   [31:0] grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_class_idx_11_out;
wire    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_class_idx_11_out_ap_vld;
reg    grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start_reg = 1'b0;
#0 grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start_reg = 1'b0;
end

bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
hidden_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hidden_out_address0),
    .ce0(hidden_out_ce0),
    .we0(hidden_out_we0),
    .d0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_d0),
    .q0(hidden_out_q0)
);

bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1 grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start),
    .ap_done(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_done),
    .ap_idle(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_idle),
    .ap_ready(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_ready),
    .input_img_address0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_input_img_address0),
    .input_img_ce0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_input_img_ce0),
    .input_img_q0(input_img_q0),
    .hidden_out_address0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_address0),
    .hidden_out_ce0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_ce0),
    .hidden_out_we0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_we0),
    .hidden_out_d0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_d0)
);

bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2 grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start),
    .ap_done(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_done),
    .ap_idle(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_idle),
    .ap_ready(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_ready),
    .hidden_out_address0(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_hidden_out_address0),
    .hidden_out_ce0(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_hidden_out_ce0),
    .hidden_out_q0(hidden_out_q0),
    .class_idx_11_out(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_class_idx_11_out),
    .class_idx_11_out_ap_vld(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_class_idx_11_out_ap_vld)
);

bgn_inference_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .prediction(grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_class_idx_11_out),
    .prediction_ap_vld(prediction_ap_vld),
    .input_img_address0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_input_img_address0),
    .input_img_ce0(grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_input_img_ce0),
    .input_img_q0(input_img_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start_reg <= 1'b1;
        end else if ((grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_ready == 1'b1)) begin
            grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start_reg <= 1'b1;
        end else if ((grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_ready == 1'b1)) begin
            grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hidden_out_address0 = grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_hidden_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hidden_out_address0 = grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_address0;
    end else begin
        hidden_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hidden_out_ce0 = grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_hidden_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hidden_out_ce0 = grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_ce0;
    end else begin
        hidden_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        hidden_out_we0 = grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_hidden_out_we0;
    end else begin
        hidden_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        prediction_ap_vld = 1'b1;
    end else begin
        prediction_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start = grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_fu_79_ap_start_reg;

assign grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start = grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93_ap_start_reg;

endmodule //bgn_inference
