OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      63535.8 u
average displacement        1.0 u
max displacement            9.4 u
original HPWL          394973.8 u
legalized HPWL         455236.9 u
delta HPWL                   15 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 62624 cells, 477 terminals, 61936 edges and 196809 pins.
[INFO DPO-0109] Network stats: inst 63101, edges 61936, pins 196809
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1861 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 61240 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (973180, 971600)
[INFO DPO-0310] Assigned 61240 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 9.180553e+08.
[INFO DPO-0302] End of matching; objective is 9.146515e+08, improvement is 0.37 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.823469e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 8.759484e+08.
[INFO DPO-0307] End of global swaps; objective is 8.759484e+08, improvement is 4.23 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.720945e+08.
[INFO DPO-0309] End of vertical swaps; objective is 8.720945e+08, improvement is 0.44 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.681843e+08.
[INFO DPO-0305] End of reordering; objective is 8.681843e+08, improvement is 0.45 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 1224800 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1224800, swaps 199133, moves 328349 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.589643e+08, Scratch cost 8.463199e+08, Incremental cost 8.463199e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.463199e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.47 percent.
[INFO DPO-0332] End of pass, Generator displacement called 1224800 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 2449600, swaps 391240, moves 656991 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.463199e+08, Scratch cost 8.413866e+08, Incremental cost 8.413866e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.413866e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.58 percent.
[INFO DPO-0328] End of random improver; improvement is 2.046373 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 30685 cell orientations for row compatibility.
[INFO DPO-0383] Performed 18986 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.381458e+08, improvement is 1.47 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           455236.9 u
Final HPWL              412395.2 u
Delta HPWL                  -9.4 %

[INFO DPL-0020] Mirrored 1714 instances
[INFO DPL-0021] HPWL before          412395.2 u
[INFO DPL-0022] HPWL after           412206.2 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2412_/G ^
   0.46
encoder/gen_encoder_units[1].encoder_unit/_381_/CK ^
   0.00      0.00       0.46


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/_368_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.60 ^ input260/A (BUF_X32)
                  0.01    0.02    0.62 ^ input260/Z (BUF_X32)
    48  167.31                           net260 (net)
                  0.01    0.01    0.63 ^ wire849/A (BUF_X16)
                  0.01    0.03    0.66 ^ wire849/Z (BUF_X16)
    57  181.18                           net849 (net)
                  0.13    0.11    0.77 ^ encoder/gen_encoder_units[0].encoder_unit/_368_/RN (DFFR_X1)
                                  0.77   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_368_/CK (DFFR_X1)
                          0.35    0.35   library removal time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2406_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2372_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2406_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2406_/Q (DLL_X1)
     1    1.05                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[6].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2372_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2372_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/_354_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/_354_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_354_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ encoder/gen_encoder_units[0].encoder_unit/_354_/QN (DFFS_X1)
     1    1.80                           encoder/gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ encoder/gen_encoder_units[0].encoder_unit/_212_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v encoder/gen_encoder_units[0].encoder_unit/_212_/ZN (NAND2_X1)
     1    1.56                           encoder/gen_encoder_units[0].encoder_unit/_027_ (net)
                  0.01    0.00    0.08 v encoder/gen_encoder_units[0].encoder_unit/_214_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ encoder/gen_encoder_units[0].encoder_unit/_214_/ZN (OAI21_X1)
     1    1.44                           encoder/gen_encoder_units[0].encoder_unit/_003_ (net)
                  0.01    0.00    0.09 ^ encoder/gen_encoder_units[0].encoder_unit/_354_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_354_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_150_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.60 ^ input260/A (BUF_X32)
                  0.01    0.02    0.62 ^ input260/Z (BUF_X32)
    48  167.31                           net260 (net)
                  0.01    0.00    0.63 ^ max_length852/A (BUF_X32)
                  0.01    0.02    0.65 ^ max_length852/Z (BUF_X32)
    62  187.87                           net852 (net)
                  0.06    0.05    0.70 ^ wire851/A (BUF_X32)
                  0.01    0.03    0.73 ^ wire851/Z (BUF_X32)
    61  217.01                           net851 (net)
                  0.18    0.14    0.87 ^ max_length850/A (BUF_X32)
                  0.01    0.03    0.90 ^ max_length850/Z (BUF_X32)
    63  188.96                           net850 (net)
                  0.08    0.06    0.97 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_150_/RN (DFFR_X2)
                                  0.97   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_150_/CK (DFFR_X2)
                          0.06    6.06   library recovery time
                                  6.06   data required time
-----------------------------------------------------------------------------
                                  6.06   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/GN (DLL_X1)
                  0.01    0.07    3.07 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/Q (DLL_X1)
     1    3.31                           encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.en_latch (net)
                  0.01    0.00    3.07 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_211_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[15].sub_unit_i/_2865_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_211_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_211_/Q (DFFR_X2)
    65  120.34                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/wdata_a_q[5] (net)
                  0.13    0.02    0.26 ^ max_cap555/A (BUF_X16)
                  0.02    0.04    0.31 ^ max_cap555/Z (BUF_X16)
    65  135.63                           net555 (net)
                  0.03    0.02    0.32 ^ max_cap553/A (BUF_X16)
                  0.01    0.03    0.35 ^ max_cap553/Z (BUF_X16)
    55  107.45                           net553 (net)
                  0.05    0.04    0.39 ^ max_cap551/A (BUF_X16)
                  0.01    0.03    0.42 ^ max_cap551/Z (BUF_X16)
    68  109.78                           net551 (net)
                  0.03    0.02    0.44 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[15].sub_unit_i/_2865_/D (DLH_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[15].sub_unit_i/_2865_/G (DLH_X1)
                          0.44    0.44   time borrowed from endpoint
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.44
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_150_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.60 ^ input260/A (BUF_X32)
                  0.01    0.02    0.62 ^ input260/Z (BUF_X32)
    48  167.31                           net260 (net)
                  0.01    0.00    0.63 ^ max_length852/A (BUF_X32)
                  0.01    0.02    0.65 ^ max_length852/Z (BUF_X32)
    62  187.87                           net852 (net)
                  0.06    0.05    0.70 ^ wire851/A (BUF_X32)
                  0.01    0.03    0.73 ^ wire851/Z (BUF_X32)
    61  217.01                           net851 (net)
                  0.18    0.14    0.87 ^ max_length850/A (BUF_X32)
                  0.01    0.03    0.90 ^ max_length850/Z (BUF_X32)
    63  188.96                           net850 (net)
                  0.08    0.06    0.97 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_150_/RN (DFFR_X2)
                                  0.97   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_150_/CK (DFFR_X2)
                          0.06    6.06   library recovery time
                                  6.06   data required time
-----------------------------------------------------------------------------
                                  6.06   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/GN (DLL_X1)
                  0.01    0.07    3.07 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/Q (DLL_X1)
     1    3.31                           encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.en_latch (net)
                  0.01    0.00    3.07 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_211_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[15].sub_unit_i/_2865_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_211_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_211_/Q (DFFR_X2)
    65  120.34                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/wdata_a_q[5] (net)
                  0.13    0.02    0.26 ^ max_cap555/A (BUF_X16)
                  0.02    0.04    0.31 ^ max_cap555/Z (BUF_X16)
    65  135.63                           net555 (net)
                  0.03    0.02    0.32 ^ max_cap553/A (BUF_X16)
                  0.01    0.03    0.35 ^ max_cap553/Z (BUF_X16)
    55  107.45                           net553 (net)
                  0.05    0.04    0.39 ^ max_cap551/A (BUF_X16)
                  0.01    0.03    0.42 ^ max_cap551/Z (BUF_X16)
    68  109.78                           net551 (net)
                  0.03    0.02    0.44 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[15].sub_unit_i/_2865_/D (DLH_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[15].sub_unit_i/_2865_/G (DLH_X1)
                          0.44    0.44   time borrowed from endpoint
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.44
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_158_/Q  120.85  122.51   -1.66 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_159_/Q  120.85  122.27   -1.42 (VIOLATED)
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_220_/Q  120.85  121.89   -1.04 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_151_/Q  120.85  121.34   -0.49 (VIOLATED)
encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_153_/Q  120.85  121.25   -0.40 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_154_/Q  120.85  121.13   -0.28 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06481422483921051

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3265

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.6628814935684204

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0138

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 6

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4393

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.04e-02   5.89e-04   5.58e-04   1.15e-02  47.3%
Combinational          2.81e-03   8.96e-03   1.07e-03   1.28e-02  52.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.32e-02   9.55e-03   1.62e-03   2.43e-02 100.0%
                          54.1%      39.2%       6.7%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 92510 u^2 40% utilization.

Elapsed time: 0:52.26[h:]min:sec. CPU time: user 52.03 sys 0.21 (99%). Peak memory: 431788KB.
