<profile>

<section name = "Vitis HLS Report for 'rendering_Pipeline_ZCULLING'" level="0">
<item name = "Date">Sun Jun 23 07:16:12 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">rendering</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.842 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ZCULLING">?, ?, 7, 4, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 133, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 102, -</column>
<column name="Register">-, -, 252, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln212_fu_194_p2">+, 0, 0, 38, 31, 1</column>
<column name="pixel_cntr_1_fu_235_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln212_fu_188_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln214_fu_222_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n_1">9, 2, 31, 62</column>
<column name="n_fu_46">9, 2, 31, 62</column>
<column name="pixel_cntr_fu_50">9, 2, 32, 64</column>
<column name="z_buffer_address0">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln212_reg_268">31, 0, 31, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="fragment_color_load_reg_335">6, 0, 6, 0</column>
<column name="fragment_x_load_reg_305">8, 0, 8, 0</column>
<column name="fragment_y_load_reg_299">8, 0, 8, 0</column>
<column name="fragment_z_load_reg_293">8, 0, 8, 0</column>
<column name="icmp_ln212_reg_264">1, 0, 1, 0</column>
<column name="icmp_ln214_reg_321">1, 0, 1, 0</column>
<column name="n_fu_46">31, 0, 31, 0</column>
<column name="pixel_cntr_1_reg_340">32, 0, 32, 0</column>
<column name="pixel_cntr_fu_50">32, 0, 32, 0</column>
<column name="z_buffer_addr_reg_311">16, 0, 16, 0</column>
<column name="z_buffer_load_reg_316">8, 0, 8, 0</column>
<column name="zext_ln212_reg_273">31, 0, 64, 33</column>
<column name="zext_ln216_reg_330">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rendering_Pipeline_ZCULLING, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rendering_Pipeline_ZCULLING, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rendering_Pipeline_ZCULLING, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rendering_Pipeline_ZCULLING, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rendering_Pipeline_ZCULLING, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rendering_Pipeline_ZCULLING, return value</column>
<column name="size_fragment">in, 32, ap_none, size_fragment, scalar</column>
<column name="fragment_z_address0">out, 9, ap_memory, fragment_z, array</column>
<column name="fragment_z_ce0">out, 1, ap_memory, fragment_z, array</column>
<column name="fragment_z_q0">in, 8, ap_memory, fragment_z, array</column>
<column name="fragment_y_address0">out, 9, ap_memory, fragment_y, array</column>
<column name="fragment_y_ce0">out, 1, ap_memory, fragment_y, array</column>
<column name="fragment_y_q0">in, 8, ap_memory, fragment_y, array</column>
<column name="fragment_x_address0">out, 9, ap_memory, fragment_x, array</column>
<column name="fragment_x_ce0">out, 1, ap_memory, fragment_x, array</column>
<column name="fragment_x_q0">in, 8, ap_memory, fragment_x, array</column>
<column name="pixels_x_address0">out, 9, ap_memory, pixels_x, array</column>
<column name="pixels_x_ce0">out, 1, ap_memory, pixels_x, array</column>
<column name="pixels_x_we0">out, 1, ap_memory, pixels_x, array</column>
<column name="pixels_x_d0">out, 8, ap_memory, pixels_x, array</column>
<column name="pixels_y_address0">out, 9, ap_memory, pixels_y, array</column>
<column name="pixels_y_ce0">out, 1, ap_memory, pixels_y, array</column>
<column name="pixels_y_we0">out, 1, ap_memory, pixels_y, array</column>
<column name="pixels_y_d0">out, 8, ap_memory, pixels_y, array</column>
<column name="fragment_color_address0">out, 9, ap_memory, fragment_color, array</column>
<column name="fragment_color_ce0">out, 1, ap_memory, fragment_color, array</column>
<column name="fragment_color_q0">in, 6, ap_memory, fragment_color, array</column>
<column name="pixels_color_address0">out, 9, ap_memory, pixels_color, array</column>
<column name="pixels_color_ce0">out, 1, ap_memory, pixels_color, array</column>
<column name="pixels_color_we0">out, 1, ap_memory, pixels_color, array</column>
<column name="pixels_color_d0">out, 6, ap_memory, pixels_color, array</column>
<column name="pixel_cntr_out">out, 32, ap_vld, pixel_cntr_out, pointer</column>
<column name="pixel_cntr_out_ap_vld">out, 1, ap_vld, pixel_cntr_out, pointer</column>
<column name="z_buffer_address0">out, 16, ap_memory, z_buffer, array</column>
<column name="z_buffer_ce0">out, 1, ap_memory, z_buffer, array</column>
<column name="z_buffer_we0">out, 1, ap_memory, z_buffer, array</column>
<column name="z_buffer_d0">out, 8, ap_memory, z_buffer, array</column>
<column name="z_buffer_q0">in, 8, ap_memory, z_buffer, array</column>
</table>
</item>
</section>
</profile>
