digraph "CFG for '_Z10prod_signsSt6vectorIiSaIiEE' function" {
	label="CFG for '_Z10prod_signsSt6vectorIiSaIiEE' function";

	Node0x5640268b10c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%1:\l  %2 = alloca i32, align 4\l  %3 = alloca i32, align 4\l  %4 = alloca i32, align 4\l  %5 = alloca i32, align 4\l  %6 = call i64 @_ZNKSt6vectorIiSaIiEE4sizeEv(%\"class.std::vector\"* nonnull\l... align 8 dereferenceable(24) %0) #2\l  %7 = icmp eq i64 %6, 0\l  br i1 %7, label %8, label %9\l|{<s0>T|<s1>F}}"];
	Node0x5640268b10c0:s0 -> Node0x5640268b1cc0;
	Node0x5640268b10c0:s1 -> Node0x5640268b1d10;
	Node0x5640268b1cc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%8:\l8:                                                \l  store i32 -32768, i32* %2, align 4\l  br label %46\l}"];
	Node0x5640268b1cc0 -> Node0x5640268b18e0;
	Node0x5640268b1d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%9:\l9:                                                \l  store i32 0, i32* %4, align 4\l  store i32 1, i32* %5, align 4\l  store i32 0, i32* %3, align 4\l  br label %10\l}"];
	Node0x5640268b1d10 -> Node0x5640268b21f0;
	Node0x5640268b21f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = load i32, i32* %3, align 4\l  %12 = sext i32 %11 to i64\l  %13 = call i64 @_ZNKSt6vectorIiSaIiEE4sizeEv(%\"class.std::vector\"* nonnull\l... align 8 dereferenceable(24) %0) #2\l  %14 = icmp ult i64 %12, %13\l  br i1 %14, label %15, label %42\l|{<s0>T|<s1>F}}"];
	Node0x5640268b21f0:s0 -> Node0x5640268b2590;
	Node0x5640268b21f0:s1 -> Node0x5640268b25e0;
	Node0x5640268b2590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%15:\l15:                                               \l  %16 = load i32, i32* %3, align 4\l  %17 = sext i32 %16 to i64\l  %18 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %17) #2\l  %19 = load i32, i32* %18, align 4\l  %20 = call i32 @abs(i32 %19) #3\l  %21 = load i32, i32* %4, align 4\l  %22 = add nsw i32 %21, %20\l  store i32 %22, i32* %4, align 4\l  %23 = load i32, i32* %3, align 4\l  %24 = sext i32 %23 to i64\l  %25 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %24) #2\l  %26 = load i32, i32* %25, align 4\l  %27 = icmp eq i32 %26, 0\l  br i1 %27, label %28, label %29\l|{<s0>T|<s1>F}}"];
	Node0x5640268b2590:s0 -> Node0x5640268b31a0;
	Node0x5640268b2590:s1 -> Node0x5640268b31f0;
	Node0x5640268b31a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%28:\l28:                                               \l  store i32 0, i32* %5, align 4\l  br label %29\l}"];
	Node0x5640268b31a0 -> Node0x5640268b31f0;
	Node0x5640268b31f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%29:\l29:                                               \l  %30 = load i32, i32* %3, align 4\l  %31 = sext i32 %30 to i64\l  %32 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %31) #2\l  %33 = load i32, i32* %32, align 4\l  %34 = icmp slt i32 %33, 0\l  br i1 %34, label %35, label %38\l|{<s0>T|<s1>F}}"];
	Node0x5640268b31f0:s0 -> Node0x5640268b3950;
	Node0x5640268b31f0:s1 -> Node0x5640268b39a0;
	Node0x5640268b3950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%35:\l35:                                               \l  %36 = load i32, i32* %5, align 4\l  %37 = sub nsw i32 0, %36\l  store i32 %37, i32* %5, align 4\l  br label %38\l}"];
	Node0x5640268b3950 -> Node0x5640268b39a0;
	Node0x5640268b39a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%38:\l38:                                               \l  br label %39\l}"];
	Node0x5640268b39a0 -> Node0x5640268b3ca0;
	Node0x5640268b3ca0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%39:\l39:                                               \l  %40 = load i32, i32* %3, align 4\l  %41 = add nsw i32 %40, 1\l  store i32 %41, i32* %3, align 4\l  br label %10, !llvm.loop !4\l}"];
	Node0x5640268b3ca0 -> Node0x5640268b21f0;
	Node0x5640268b25e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%42:\l42:                                               \l  %43 = load i32, i32* %4, align 4\l  %44 = load i32, i32* %5, align 4\l  %45 = mul nsw i32 %43, %44\l  store i32 %45, i32* %2, align 4\l  br label %46\l}"];
	Node0x5640268b25e0 -> Node0x5640268b18e0;
	Node0x5640268b18e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%46:\l46:                                               \l  %47 = load i32, i32* %2, align 4\l  ret i32 %47\l}"];
}
