From 958620709a2d1d500526e3963bbd682e5a189920 Mon Sep 17 00:00:00 2001
From: Patrick Yavitz <pyavitz@xxxxx.com>
Date: Sun, 9 Jun 2024 09:56:56 -0400
Subject: [PATCH] Realtek 8852B SDIO Wireless driver 4

Signed-off-by: Patrick Yavitz <pyavitz@xxxxx.com>
---
 .../rtl8852bs/phl/hal_g6/mac/chip_cfg.h       |   198 +
 .../rtl8852bs/phl/hal_g6/mac/chip_cfg_drv.h   |    79 +
 .../realtek/rtl8852bs/phl/hal_g6/mac/errors.h |   279 +
 .../rtl8852bs/phl/hal_g6/mac/feature_cfg.h    |   109 +
 .../phl/hal_g6/mac/feature_cfg_drv.h          |    53 +
 .../rtl8852bs/phl/hal_g6/mac/halmac_wpp.h     |    37 +
 .../rtl8852bs/phl/hal_g6/mac/hci_reg_ax.h     |  4518 ++++
 .../rtl8852bs/phl/hal_g6/mac/hci_reg_be.h     |  3028 +++
 .../rtl8852bs/phl/hal_g6/mac/hv_type.h        |  1120 +
 .../realtek/rtl8852bs/phl/hal_g6/mac/mac.mk   |   343 +
 .../rtl8852bs/phl/hal_g6/mac/mac2drv_def.h    |    14 +
 .../realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.c |   738 +
 .../realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.h |   143 +
 .../rtl8852bs/phl/hal_g6/mac/mac_def.h        | 17760 ++++++++++++++
 .../rtl8852bs/phl/hal_g6/mac/mac_exp_def.h    |   839 +
 .../rtl8852bs/phl/hal_g6/mac/mac_hw_info.h    |    75 +
 .../rtl8852bs/phl/hal_g6/mac/mac_outsrc_def.h |   181 +
 .../rtl8852bs/phl/hal_g6/mac/mac_reg.h        |     9 +
 .../rtl8852bs/phl/hal_g6/mac/mac_reg_ax.h     | 19556 ++++++++++++++++
 .../rtl8852bs/phl/hal_g6/mac/mac_reg_be.h     | 12110 ++++++++++
 .../rtl8852bs/phl/hal_g6/mac/pcie_reg.h       |   142 +
 .../rtl8852bs/phl/hal_g6/mac/plat_reg_ax.h    |  1988 ++
 .../rtl8852bs/phl/hal_g6/mac/plat_reg_be.h    |  2129 ++
 .../rtl8852bs/phl/hal_g6/mac/pltfm_cfg.h      |   175 +
 .../rtl8852bs/phl/hal_g6/mac/pltfm_cfg_drv.h  |    69 +
 .../realtek/rtl8852bs/phl/hal_g6/mac/rxdesc.h |   152 +
 .../realtek/rtl8852bs/phl/hal_g6/mac/txdesc.h |  1520 ++
 .../realtek/rtl8852bs/phl/hal_g6/mac/type.h   |  1840 ++
 28 files changed, 69204 insertions(+)
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/chip_cfg.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/chip_cfg_drv.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/errors.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/feature_cfg.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/feature_cfg_drv.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/halmac_wpp.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hci_reg_ax.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hci_reg_be.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hv_type.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac.mk
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac2drv_def.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.c
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_def.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_exp_def.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_hw_info.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_outsrc_def.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg_ax.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg_be.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pcie_reg.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/plat_reg_ax.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/plat_reg_be.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pltfm_cfg.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pltfm_cfg_drv.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/rxdesc.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/txdesc.h
 create mode 100644 drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/type.h

diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/chip_cfg.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/chip_cfg.h
new file mode 100644
index 000000000000..f0c4ca885cc5
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/chip_cfg.h
@@ -0,0 +1,198 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_CHIP_CFG_H_
+#define _MAC_AX_CHIP_CFG_H_
+
+#ifndef __cplusplus /* for win/linux driver */
+
+/* Modify MakeFile to reduce code size (chip & interface) */
+#ifdef CONFIG_RTL8852A
+#define MAC_AX_8852A_SUPPORT	1
+#define MAC_8852A_SUPPORT
+#else
+#define MAC_AX_8852A_SUPPORT	0
+#endif
+
+#if defined(CONFIG_RTL8852B) || defined(CONFIG_RTL8852BP)
+#define MAC_AX_8852B_SUPPORT	1
+#define MAC_8852B_SUPPORT
+#else
+#define MAC_AX_8852B_SUPPORT	0
+#endif
+
+#if defined(CONFIG_RTL8852C) || defined(CONFIG_RTL8832BRH)
+#define MAC_AX_8852C_SUPPORT	1
+#define MAC_8852C_SUPPORT
+#else
+#define MAC_AX_8852C_SUPPORT	0
+#endif
+
+#if defined(CONFIG_RTL8192XB) || defined(CONFIG_RTL8832BR)
+#ifndef CONFIG_RTL8192XB
+#define CONFIG_RTL8192XB
+#endif
+#endif
+
+#ifdef CONFIG_RTL8192XB
+#define MAC_AX_8192XB_SUPPORT	1
+#define MAC_AX_8832BR_SUPPORT	1
+#define MAC_8192XB_SUPPORT
+#else
+#define MAC_AX_8192XB_SUPPORT	0
+#define MAC_AX_8832BR_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8851B
+#define MAC_AX_8851B_SUPPORT	1
+#define MAC_8851B_SUPPORT
+#else
+#define MAC_AX_8851B_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8851E
+#define MAC_AX_8851E_SUPPORT	1
+#define MAC_8851E_SUPPORT
+#else
+#define MAC_AX_8851E_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8852D
+#define MAC_AX_8852D_SUPPORT	1
+#define MAC_8852D_SUPPORT
+#else
+#define MAC_AX_8852D_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL1115E
+#define MAC_AX_1115E_SUPPORT	1
+#define MAC_BE_1115E_SUPPORT	1
+#define MAC_BE_8922A_SUPPORT	1
+#define MAC_BE_8952A_SUPPORT	1
+
+#define MAC_1115E_SUPPORT
+#define MAC_8922A_SUPPORT
+#define MAC_8952A_SUPPORT
+#else
+#define MAC_AX_1115E_SUPPORT	0
+#define MAC_BE_1115E_SUPPORT	0
+#define MAC_BE_8922A_SUPPORT	0
+#define MAC_BE_8952A_SUPPORT	0
+#endif
+
+/* Interface support */
+#ifdef CONFIG_SDIO_HCI
+#define MAC_AX_SDIO_SUPPORT	1
+#else
+#define MAC_AX_SDIO_SUPPORT	0
+#endif
+#ifdef CONFIG_USB_HCI
+#define MAC_AX_USB_SUPPORT	1
+#else
+#define MAC_AX_USB_SUPPORT	0
+#endif
+#ifdef CONFIG_PCI_HCI
+#define MAC_AX_PCIE_SUPPORT	1
+#else
+#define MAC_AX_PCIE_SUPPORT	0
+#endif
+
+#else /* for WD1 test program */
+
+/* Modify MakeFile to reduce code size (chip & interface) */
+
+#if WIFI_HAL_G6
+#define MAC_AX_8852A_SUPPORT	1
+#define MAC_AX_8852B_SUPPORT	1
+#define MAC_AX_8852C_SUPPORT	1
+#define MAC_AX_8192XB_SUPPORT	1
+#define MAC_AX_8832BR_SUPPORT	1
+#define MAC_AX_8851B_SUPPORT	1
+#define MAC_AX_8851E_SUPPORT	1
+#define MAC_AX_8852D_SUPPORT	1
+//for FW_PUB
+#define MAC_8852A_SUPPORT
+#define MAC_8852B_SUPPORT
+#define MAC_8852C_SUPPORT
+#define MAC_8192XB_SUPPORT
+#define MAC_8851B_SUPPORT
+#define MAC_8851E_SUPPORT
+#define MAC_8852D_SUPPORT
+#else
+#define MAC_AX_8852A_SUPPORT	0
+#define MAC_AX_8852B_SUPPORT	0
+#define MAC_AX_8852C_SUPPORT	0
+#define MAC_AX_8192XB_SUPPORT	0
+#define MAC_AX_8832BR_SUPPORT	0
+#define MAC_AX_8851B_SUPPORT	0
+#define MAC_AX_8851E_SUPPORT	0
+#define MAC_AX_8852D_SUPPORT	0
+#endif
+
+#if WIFI_HAL_G7
+#define MAC_BE_1115E_SUPPORT	1
+#define MAC_BE_8922A_SUPPORT	1
+#define MAC_BE_8952A_SUPPORT	1
+//for FW_PUB
+#define MAC_1115E_SUPPORT
+#define MAC_8922A_SUPPORT
+#define MAC_8952A_SUPPORT
+#else
+#define MAC_BE_1115E_SUPPORT	0
+#define MAC_BE_8922A_SUPPORT	0
+#define MAC_BE_8952A_SUPPORT	0
+#endif
+
+#if MAC_AX_8852A_SUPPORT
+#define MAC_FW_8852A_U1		0
+#define MAC_FW_8852A_U2		1
+#define MAC_FW_8852A_U3		1
+#define MAC_FW_8852A_U4		0
+#endif
+
+#if MAC_AX_8852B_SUPPORT
+#define MAC_FW_8852B_U1		0
+#define MAC_FW_8852B_U2		1
+#endif
+
+#if MAC_AX_8852C_SUPPORT
+#define MAC_FW_8852C_U1		1
+#endif
+
+#if MAC_AX_8192XB_SUPPORT
+#define MAC_FW_8192XB_U1	1
+#endif
+
+#if MAC_AX_8851B_SUPPORT
+#define MAC_FW_8851B_U1		1
+#endif
+
+#if MAC_AX_8851E_SUPPORT
+#define MAC_FW_8851E_U1		1
+#endif
+
+#if MAC_AX_8852D_SUPPORT
+#define MAC_FW_8852D_U1		1
+#endif
+
+/* Interface support */
+#define MAC_AX_SDIO_SUPPORT	1
+#define MAC_AX_USB_SUPPORT	1
+#define MAC_AX_PCIE_SUPPORT	1
+
+#endif // #else /* for WD1 test program */
+#endif
+
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/chip_cfg_drv.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/chip_cfg_drv.h
new file mode 100644
index 000000000000..611140054397
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/chip_cfg_drv.h
@@ -0,0 +1,79 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_CHIP_CFG_H_
+#define _MAC_AX_CHIP_CFG_H_
+
+/* Modify MakeFile to reduce code size (chip & interface) */
+#ifdef CONFIG_RTL8852A
+#define MAC_AX_8852A_SUPPORT	1
+#else
+#define MAC_AX_8852A_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8852B
+#define MAC_AX_8852B_SUPPORT	1
+#else
+#define MAC_AX_8852B_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8852C
+#define MAC_AX_8852C_SUPPORT	1
+#else
+#define MAC_AX_8852C_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8192XB
+#define MAC_AX_8192XB_SUPPORT	1
+#else
+#define MAC_AX_8192XB_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8851B
+#define MAC_AX_8851B_SUPPORT	1
+#else
+#define MAC_AX_8851B_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8851E
+#define MAC_AX_8851E_SUPPORT	1
+#else
+#define MAC_AX_8851E_SUPPORT	0
+#endif
+
+#ifdef CONFIG_RTL8852D
+#define MAC_AX_8852D_SUPPORT	1
+#else
+#define MAC_AX_8852D_SUPPORT	0
+#endif
+/* Interface support */
+#ifdef CONFIG_SDIO_HCI
+#define MAC_AX_SDIO_SUPPORT	1
+#else
+#define MAC_AX_SDIO_SUPPORT	0
+#endif
+#ifdef CONFIG_USB_HCI
+#define MAC_AX_USB_SUPPORT	1
+#else
+#define MAC_AX_USB_SUPPORT	0
+#endif
+#ifdef CONFIG_PCI_HCI
+#define MAC_AX_PCIE_SUPPORT	1
+#else
+#define MAC_AX_PCIE_SUPPORT	0
+#endif
+#endif
+
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/errors.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/errors.h
new file mode 100644
index 000000000000..0ba12c81383a
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/errors.h
@@ -0,0 +1,279 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_ERR_H_
+#define _MAC_AX_ERR_H_
+
+#define MACSUCCESS	0  /* Success return value */
+#define MACPFCB		1  /* Callback of platform is null */
+#define MACPFED		2  /* Endian of platform error */
+#define MACBADDR	3  /* Invalid base address */
+#define MACLSUS		4  /* Leave suspend error */
+#define MACNPTR		5  /* Pointer is null */
+#define MACCHIPID	6  /* Chip ID is undefined */
+#define MACADAPTER	7  /* Can not get MAC adapter */
+#define MACSTCAL	8  /* Unexpected structure alignment */
+#define MACNOBUF	9  /* Buffer space is not enough */
+#define MACBUFSZ	10 /* Buffer size error */
+#define MACNOITEM	11 /* Invalid item */
+#define MACPOLLTO	12 /* Polling timeout */
+#define MACPWRSW	13 /* Power switch fail */
+#define MACBUFALLOC	14 /* Buffer allocation fail */
+#define MACWQBUSY	15 /* Work queue is busy */
+#define MACCMP		16 /* Failed compare result */
+#define MACINTF		17 /* Wrong interface */
+#define MACFWBIN	18 /* Incorrect FW bin file */
+#define MACFFCFG	19 /* Wrong FIFO configuration */
+#define MACSAMACID	20 /* Same MACID */
+#define MACMACIDFL	21 /* MACID full */
+#define MACNOFW		22 /* There is no FW */
+#define MACPROCBUSY	23 /* Process is busy */
+#define MACPROCERR	24 /* state machine error */
+#define MACEFUSEBANK	25 /* switch efuse bank fail */
+#define MACEFUSEREAD	26 /* read efuse fail */
+#define MACEFUSEWRITE	27 /* write efuse fail */
+#define MACEFUSESIZE	28 /* efuse size error */
+#define MACEFUSEPARSE	29 /* eeprom parsing fail */
+#define MACEFUSECMP	30 /* compare efuse fail */
+#define MACSECUREON	31 /* secure on, no host indirect access */
+#define MACTXCHDMA	32 /* invalid tx dma channel */
+#define MACADDRCAMUPDERR 33 /* address cam update error */
+#define MACPWRSTAT	34 /* Power state error */
+#define MACSDIOMIXMODE	35 /* SDIO Tx mix mode */
+#define MACSDIOSEQERR	36 /* SDIO Tx sequence error */
+#define MACHFCH2CQTA	37 /* HCI FC invalid H2C quota */
+#define MACHFCCH011QTA	38 /* HCI FC invalid CH0-11 quota */
+#define MACHFCCH011GRP	39 /* HCI FC invalid CH0-11 group */
+#define MACHFCPUBQTA	40 /* HCI FC invalid public quota */
+#define MACHFCPUBINFO	41 /* HCI FC public info error */
+#define MACRFPMCAM	42 /* RX forwarding PM CAM access fail */
+#define MACHFSWDENOTNUF	43 /* HCI FC WDE page not enough */
+#define MACHFSPLENOTNUF	44 /* HCI FC PLE page not enough */
+#define MACMEMRO	45 /* Address is not writable */
+#define MACFUNCINPUT	46 /* invalid function input */
+#define MACALRDYON	47 /* MAC has already powered on */
+#define MACADDRCAMFL	48 /* ADDRESS CAM full */
+#define MACBSSIDCAMFL	49 /* BSSID CAM full */
+#define MACGPIOUSED	50 /* GPIO is used */
+#define MACDLELINK	51 /* DLE link error */
+#define MACPOLLTXIDLE	52 /* polling Tx idle fail */
+#define MACPARSEERR	53 /* parse report err */
+#define MACROLEINITFL	54 /* Role API init fail or C2H notify role init fail */
+#define MACPORTCFGTYPE	55 /* Port cfg type error */
+#define MACPORTERR	56 /* Invalid Port number */
+#define MACWNGKEYTYPE	57 /* Sec cam wrong key type*/
+#define MACKEYNOTEXT	58 /* Delete key , key not exist*/
+#define MACSECCAMFL	59 /* SEC CAM full*/
+#define MACADDRCAMKEYFL	60 /* Addr CAM key full*/
+#define MACNOROLE	61 /* SEC no this role*/
+#define MACHWNOTEN	62 /* hw module not enable*/
+#define MACPTMTXFAIL	63 /* platform TX fail*/
+#define MACSSLINK	64 /* STA scheduler link error */
+#define MACDBGPORTSEL	65 /* Debug port sel error */
+#define MACDBGPORTDMP	66 /* Debug port dump error */
+#define MACCPWMSEQERR	67 /* CPWM sequence mismatch */
+#define MACCPWMSTATERR	68 /* CPWM state mismatch */
+#define MACCPUSTATE	69 /* Incorrect CPU state */
+#define MACPSSTATFAIL	70 /* protocol power state check tx pause fail */
+#define MACLV1STEPERR	71 /* lv1 rcvy step sel error */
+#define MACFWCHKSUM	72 /* FW checksum is incorrect */
+#define MACFWSECBOOT	73 /* FW security boot is failed */
+#define MACFWCUT	74 /* Mismatch chip and FW cut */
+#define MACSUBSPCERR	75 /* Beacon sub-space setting fail */
+#define MACLENCMP	76 /* Length is not match */
+#define MACCHKSUMEMPTY	77 /* Checksum report empty  */
+#define MACCHKSUMFAIL	78 /* Checksum report fail  */
+#define MACVERERR	79 /* Map and mask version mismatch */
+#define MACFWNONRDY	80 /* FW not ready h2c error*/
+#define MACGPIONUM	81 /* The gpio number is wrong */
+#define MACNOTSUP	82 /* The function is NOT supported */
+#define MACCSIBUFIDERR	83 /* CSI buffer index is NOT supported */
+#define MACSNDSTSIDERR	84 /* Sounding status ID is NOT supported */
+#define MACCCTLWRFAIL	85 /* control info wrrite fail */
+#define MACHWNOSUP	86 /* HW not support */
+#define MACUNDEFCH	87 /* Channel is undefined */
+#define MACHWERR	88 /* HW error */
+#define MACFWTESTFAIL	89 /* FW auto test fail */
+#define MACP2PSTFAIL	90 /* P2P state fail */
+#define MACFLASHFAIL	91 /* FW auto test fail */
+#define MACSETVALERR	92 /* Setting value error */
+#define MACIOERRPWR	93 /* IO not allow when power not on */
+#define MACIOERRSERL1	94 /* IO not allow when SER Lv1 */
+#define MACIOERRLPS	95 /* IO not allow when LPS */
+#define MACIOERRDMAC	96 /* IO not allow when dmac not en */
+#define MACIOERRCMAC0	97 /* IO not allow when cmac0 not en */
+#define MACIOERRCMAC1	98 /* IO not allow when cmac1 not en */
+#define MACIOERRBB0	99 /* IO not allow when bb0 not en */
+#define MACIOERRBB1	100 /* IO not allow when bb1 not en */
+#define MACIOERRRF	101 /* IO not allow when rf not en */
+#define MACIOERRIND	102 /* IO not allow when indirect access */
+#define MACIOERRRSVD	103 /* IO not allow if address is rsvd */
+#define MACC2HREGEMP	104 /* C2H reg empty */
+#define MACBADC2HREG	105 /* received unexpected c2hreg */
+#define MACFIOOFLD	106 /* IO offload fail */
+#define MACROLEALOCFL	107 /* C2H notify alloc role failed */
+#define MACROLEHWUPDFL	108 /* C2H notify addrcam upd failed*/
+#define MACSDIOTXMODE	109 /* SDIO Tx mode undefined*/
+#define MACSDIOOPNMODE	110 /* SDIO opn mode unknown*/
+#define MACFWSTATUSFAIL 111 /* fw status command fail */
+#define MACIOERRPLAT	112 /* IO not allow when platform not on */
+#define MACCPWMPWRSTATERR	113 /* CPWM power state mismatch */
+#define MACIOERRISH		114 /* IO not allow when io state hang */
+#define MACHWDMACERR	115 /* DMAC_ERR_ISR */
+#define MACHWCMAC0ERR	116 /* CMAC0_ERR_ISR */
+#define MACDRVRM	117 /* driver is removed unexpectedly */
+#define MACMCCGPFL	118 /* Get MCC Group index fail*/
+#define MACFWSTATEERR	119 /* fw state error */
+#define MACFWLOGINTERR 120 /*fw log parsing error*/
+#define MACSYSSTEERR	121 /* Whole System Power State error */
+#define MACHWCMAC1ERR	122 /* CMAC1_ERR_ISR */
+#define MACFWASSERT	123 /* FW Assertion error */
+#define MACFWEXCEP	124 /* FW Exception error */
+#define MACFWRXI300	125 /* FW RXI300 error */
+#define MACFWPCHANG	126 /* FW PC hang error */
+#define MACRXDMAHANG	127 /*USB RXDMA HANG */
+#define MACUSBRXHANG	128 /*USB RX HANG */
+#define MACCPWMINTFERR	129 /* CPWM interface error */
+#define MACUSBPAUSEERR	130 /* USB EP PAUSE error */
+#define MACARDYDONE	131 /* The flow is already done */
+#define MACPSSTATPWRBITFAIL	132 /* protocol power state check pwr bit fail */
+#define MACIOERRINSEC	133 /* Security ic not allow indirect access */
+
+/*MAC DBG Status Indication*/
+#define MACSCH_NONEMPTY	1 /* MAC Scheduler non empty */
+
+/* Debug Package Indication */
+/* STA Scheduler 0, indirect */
+#define SS_TX_LEN_BE		BIT(0)
+#define SS_TX_LEN_BK		BIT(1)
+#define SS_TX_LEN_VI		BIT(2)
+#define SS_TX_LEN_VO		BIT(3)
+#define SS_LINK_WMM0_BE		BIT(4)
+#define SS_LINK_WMM0_BK		(SS_LINK_WMM0_BE << 1)
+#define SS_LINK_WMM0_VI		(SS_LINK_WMM0_BE << 2)
+#define SS_LINK_WMM0_VO		(SS_LINK_WMM0_BE << 3)
+#define SS_LINK_WMM1_BE		(SS_LINK_WMM0_BE << 4)
+#define SS_LINK_WMM1_BK		(SS_LINK_WMM0_BE << 5)
+#define SS_LINK_WMM1_VI		(SS_LINK_WMM0_BE << 6)
+#define SS_LINK_WMM1_VO		(SS_LINK_WMM0_BE << 7)
+#define SS_LINK_WMM2_BE		(SS_LINK_WMM0_BE << 8)
+#define SS_LINK_WMM2_BK		(SS_LINK_WMM0_BE << 9)
+#define SS_LINK_WMM2_VI		(SS_LINK_WMM0_BE << 10)
+#define SS_LINK_WMM2_VO		(SS_LINK_WMM0_BE << 11)
+#define SS_LINK_WMM3_BE		(SS_LINK_WMM0_BE << 12)
+#define SS_LINK_WMM3_BK		(SS_LINK_WMM0_BE << 13)
+#define SS_LINK_WMM3_VI		(SS_LINK_WMM0_BE << 14)
+#define SS_LINK_WMM3_VO		(SS_LINK_WMM0_BE << 15)
+#define SS_LINK_UL		(SS_LINK_WMM0_BE << 16)
+#define SS_POLL_OWN_TX_LEN	BIT(24)
+#define SS_POLL_OWN_LINK	BIT(25)
+#define SS_POLL_STAT_TX_LEN	BIT(26)
+#define SS_POLL_STAT_LINK	BIT(27)
+/* STA Scheduler 1, direct */
+#define SS_TX_HW_LEN_UDN	BIT(0)
+#define SS_TX_SW_LEN_UDN	BIT(1)
+#define SS_TX_HW_LEN_OVF	BIT(2)
+#define SS_STAT_FWTX		BIT(8)
+#define SS_STAT_RPTA		BIT(9)
+#define SS_STAT_WDEA		BIT(10)
+#define SS_STAT_PLEA		BIT(11)
+#define SS_STAT_ULRU		BIT(12)
+#define SS_STAT_DLTX		BIT(13)
+
+#ifdef CONFIG_NEW_HALMAC_INTERFACE
+#define PLTFM_MSG_ALWAYS(...)                                                  \
+	_os_dbgdump("[MAC][ERR] " fmt, ##__VA_ARGS__)
+#else
+#define PLTFM_MSG_ALWAYS(...)                                                  \
+	adapter->pltfm_cb->msg_print(adapter->drv_adapter, _PHL_ALWAYS_,  __VA_ARGS__)
+#endif
+
+#if MAC_AX_DBG_MSG_EN
+
+#ifdef CONFIG_NEW_HALMAC_INTERFACE
+
+	#if (MAC_AX_MSG_LEVEL >= MAC_AX_MSG_LEVEL_ALWAYS)
+	#define PLTFM_MSG_ALWAYS(...)                                         \
+		_os_dbgdump("[MAC][LOG] " fmt, ##__VA_ARGS__)
+	#else
+	#define PLTFM_MSG_ALWAYS(...)	do {} while (0)
+	#endif
+
+	/* Enable debug msg depends on  HALMAC_MSG_LEVEL */
+	#if (MAC_AX_MSG_LEVEL >= MAC_AX_MSG_LEVEL_ERR)
+	#define PLTFM_MSG_ERR(...)                                           \
+		_os_dbgdump("[MAC][ERR] " fmt, ##__VA_ARGS__)
+	#else
+	#define PLTFM_MSG_ERR(...)	do {} while (0)
+	#endif
+
+	#if (MAC_AX_MSG_LEVEL >= MAC_AX_MSG_LEVEL_WARNING)
+	#define PLTFM_MSG_WARN(...)                                          \
+		_os_dbgdump("[MAC][WARN] " fmt, ##__VA_ARGS__)
+	#else
+	#define PLTFM_MSG_WARN(...)	do {} while (0)
+	#endif
+
+	#if (MAC_AX_MSG_LEVEL >= MAC_AX_MSG_LEVEL_TRACE)
+	#define PLTFM_MSG_TRACE(...)                                         \
+		_os_dbgdump("[MAC][TRACE] " fmt, ##__VA_ARGS__)
+	#else
+	#define PLTFM_MSG_TRACE(...)	do {} while (0)
+	#endif
+
+#else
+
+	#if (MAC_AX_MSG_LEVEL >= MAC_AX_MSG_LEVEL_ALWAYS)
+	#define PLTFM_MSG_ALWAYS(...)                                         \
+		adapter->pltfm_cb->msg_print(adapter->drv_adapter, _PHL_ALWAYS_, __VA_ARGS__)
+	#else
+	#define PLTFM_MSG_ALWAYS(...)	do {} while (0)
+	#endif
+
+	/* Enable debug msg depends on  HALMAC_MSG_LEVEL */
+	#if (MAC_AX_MSG_LEVEL >= MAC_AX_MSG_LEVEL_ERR)
+	#define PLTFM_MSG_ERR(...)                                           \
+		adapter->pltfm_cb->msg_print(adapter->drv_adapter, _PHL_ERR_, __VA_ARGS__)
+	#else
+	#define PLTFM_MSG_ERR(...)	do {} while (0)
+	#endif
+
+	#if (MAC_AX_MSG_LEVEL >= MAC_AX_MSG_LEVEL_WARNING)
+	#define PLTFM_MSG_WARN(...)                                          \
+		adapter->pltfm_cb->msg_print(adapter->drv_adapter, _PHL_WARNING_, __VA_ARGS__)
+	#else
+	#define PLTFM_MSG_WARN(...)	do {} while (0)
+	#endif
+
+	#if (MAC_AX_MSG_LEVEL >= MAC_AX_MSG_LEVEL_TRACE)
+	#define PLTFM_MSG_TRACE(...)                                         \
+		adapter->pltfm_cb->msg_print(adapter->drv_adapter, _PHL_DEBUG_, __VA_ARGS__)
+	#else
+	#define PLTFM_MSG_TRACE(...)	do {} while (0)
+	#endif
+#endif /*CONFIG_NEW_HALMAC_INTERFACE*/
+
+#else
+
+/* Disable debug msg  */
+#define PLTFM_MSG_ALWAYS(...)	do {} while (0)
+#define PLTFM_MSG_ERR(...)	do {} while (0)
+#define PLTFM_MSG_WARN(...)	do {} while (0)
+#define PLTFM_MSG_TRACE(...)	do {} while (0)
+
+#endif
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/feature_cfg.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/feature_cfg.h
new file mode 100644
index 000000000000..e671b02a6f32
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/feature_cfg.h
@@ -0,0 +1,109 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_FEATURE_CFG_H_
+#define _MAC_AX_FEATURE_CFG_H_
+
+#ifndef __cplusplus /* for win/linux driver */
+
+/* [Note] Modify MakeFile to reduce code size */
+
+/* Debug package for debugging */
+#define MAC_AX_FEATURE_DBGPKG	1
+
+/* Hadrware verification module */
+#define MAC_AX_FEATURE_HV	0
+
+/* FW offload reg read/write  */
+#define MAC_AX_FW_REG_OFLD	0
+
+/* Temp code for FPGA verification*/
+#define MAC_AX_FPGA_TEST	0
+
+/* Temp code for lack of BTC driver*/
+#define MAC_AX_ASIC_TEMP	1
+
+/* temp for h2c alloc move to phl layer*/
+#define MAC_AX_PHL_H2C		1
+
+/* Debug command */
+#define MAC_AX_FEATURE_DBGCMD		1
+
+/* Debug Log Decode */
+#define MAC_AX_FEATURE_DBGDEC		1
+
+/* For USB IO Offload Accelerate enable*/
+#if defined(CONFIG_FW_DBCC_OFLD_SUPPORT) || defined(CONFIG_FW_IO_OFLD_SUPPORT)
+#define MAC_USB_IO_ACC_ON	1
+#else
+#define MAC_USB_IO_ACC_ON	0
+#endif
+
+/* For workaround temp usage */
+#define MAC_AX_RTK_WARD		0
+#ifdef CONFIG_BTCOEX
+#define MAC_AX_COEX_INIT_EN	0
+#else
+#define MAC_AX_COEX_INIT_EN	1
+#endif
+
+/* For USB IO Offload Accelerate*/
+#define MAC_USB_IO_ACC 		0
+
+#else /* for WD1 test program */
+
+/* [Note] Modify MakeFile to reduce code size */
+
+/* Debug package for debugging */
+#define MAC_AX_FEATURE_DBGPKG	1
+
+/* Debug package for debugging */
+#define MAC_AX_FW_REG_OFLD	0
+
+/* Hadrware verification module */
+#define MAC_AX_FEATURE_HV	1
+
+#define MAC_AX_FPGA_TEST	1
+
+#define MAC_AX_ASIC_TEMP	1
+
+/* temp for h2c alloc move to phl layer */
+#define MAC_AX_PHL_H2C		0
+
+/* [HV] for SIC command generagor */
+#define MAC_AX_HV_SIC_GEN	0
+
+#define MAC_AX_COEX_INIT_EN	1
+
+/* Debug command */
+#define MAC_AX_FEATURE_DBGCMD	1
+
+/* Debug Log Decode */
+#define MAC_AX_FEATURE_DBGDEC	1
+
+/* For workaround temp usage */
+#define MAC_AX_RTK_WARD		0
+
+/* For USB IO Offload Accelerate*/
+#define MAC_USB_IO_ACC 		0
+
+/* For USB IO Offload Accelerate enable*/
+#define MAC_USB_IO_ACC_ON	1
+
+#endif // #else /* for WD1 test program */
+
+#endif
+
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/feature_cfg_drv.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/feature_cfg_drv.h
new file mode 100644
index 000000000000..63e97d3434d0
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/feature_cfg_drv.h
@@ -0,0 +1,53 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_FEATURE_CFG_H_
+#define _MAC_AX_FEATURE_CFG_H_
+
+/* [Note] Modify MakeFile to reduce code size */
+
+/* Debug package for debugging */
+#define MAC_AX_FEATURE_DBGPKG	1
+
+/* Hadrware verification module */
+#define MAC_AX_FEATURE_HV	0
+
+/* Debug package for debugging */
+#define MAC_AX_FW_REG_OFLD	0
+
+/* Temp code for FPGA verification*/
+#define MAC_AX_FPGA_TEST	0
+
+/* Temp code for lack of BTC driver*/
+#define MAC_AX_ASIC_TEMP	1
+
+/* temp for h2c alloc move to phl layer*/
+#define MAC_AX_PHL_H2C		1
+
+/* Debug command */
+#define MAC_AX_FEATURE_DBGCMD		1
+
+/* Debug Log Decode */
+#define MAC_AX_FEATURE_DBGDEC		1
+
+#ifdef CONFIG_BTCOEX
+#define MAC_AX_COEX_INIT_EN	0
+#else
+#define MAC_AX_COEX_INIT_EN	1
+#endif
+
+#endif
+
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/halmac_wpp.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/halmac_wpp.h
new file mode 100644
index 000000000000..b59240e40041
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/halmac_wpp.h
@@ -0,0 +1,37 @@
+/******************************************************************************
+ *
+ * Copyright(c) 2007 - 2021  Realtek Corporation.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * The full GNU General Public License is included in this distribution in the
+ * file called LICENSE.
+ *
+ * Contact Information:
+ * wlanfae <wlanfae@realtek.com>
+ * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
+ * Hsinchu 300, Taiwan.
+ *
+ * Larry Finger <Larry.Finger@lwfinger.net>
+ *
+ *****************************************************************************/
+#ifndef __HALMAC_WPP_H__
+#define __HALMAC_WPP_H__
+
+#define HALMAC_WPP_CONTROL_GUIDS \
+	WPP_DEFINE_CONTROL_GUID( \
+		halMacGuid, (9f9d9e5b, 3854, 4b87, 8bc6, 4ce1f284d34b), \
+		WPP_DEFINE_BIT(COMP_HALMAC_MSG_INIT) \
+		WPP_DEFINE_BIT(COMP_HALMAC_MSG_EFUSE) \
+		WPP_DEFINE_BIT(COMP_HALMAC_MSG_FW) \
+		WPP_DEFINE_BIT(COMP_HALMAC_MSG_H2C) \
+		WPP_DEFINE_BIT(COMP_HALMAC_MSG_PWR) \
+		)
+#endif /* __HALBB_TYPES_H__ */
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hci_reg_ax.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hci_reg_ax.h
new file mode 100644
index 000000000000..145ceb1db29e
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hci_reg_ax.h
@@ -0,0 +1,4518 @@
+#ifndef __HCI_REG_AX_H__
+#define __HCI_REG_AX_H__
+
+//
+// WL_AX_Reg_PCIE.xls
+//
+
+//
+// PCIE
+//
+
+#define R_AX_PCIE_INIT_CFG1 0x1000
+#define B_AX_PCIE_RXRST_KEEP_REG BIT(23)
+#define B_AX_PCIE_TXRST_KEEP_REG BIT(22)
+#define B_AX_PCIE_PERST_KEEP_REG BIT(21)
+#define B_AX_PCIE_FLR_KEEP_REG BIT(20)
+#define B_AX_PCIE_TRAIN_KEEP_REG BIT(19)
+#define B_AX_RXBD_MODE BIT(18)
+#define B_AX_PCIE_MAX_RXDMA_SH 14
+#define B_AX_PCIE_MAX_RXDMA_MSK 0x7
+#define B_AX_RXHCI_EN BIT(13)
+#define B_AX_LATENCY_CONTROL BIT(12)
+#define B_AX_TXHCI_EN BIT(11)
+#define B_AX_PCIE_MAX_TXDMA_SH 8
+#define B_AX_PCIE_MAX_TXDMA_MSK 0x7
+#define B_AX_TX_TRUNC_MODE BIT(5)
+#define B_AX_RX_TRUNC_MODE BIT(4)
+#define B_AX_RST_BDRAM BIT(3)
+#define B_AX_DIS_RXDMA_PRE BIT(2)
+
+#define R_AX_PCIE_INIT_CFG2 0x1004
+#define B_AX_WD_ITVL_IDLE_SH 24
+#define B_AX_WD_ITVL_IDLE_MSK 0xf
+#define B_AX_WD_ITVL_ACT_SH 16
+#define B_AX_WD_ITVL_ACT_MSK 0xf
+#define B_AX_PCIE_RX_APPLEN_SH 0
+#define B_AX_PCIE_RX_APPLEN_MSK 0x3fff
+
+#define R_AX_PCIE_PS_CTRL 0x1008
+#define B_AX_RSM_FROM_L0S_CNT_SH 24
+#define B_AX_RSM_FROM_L0S_CNT_MSK 0xff
+#define B_AX_RSM_L0S_EN BIT(8)
+#define B_AX_TXON_EXIT_L1_EN BIT(7)
+#define B_AX_WD_NO_EMP_EXIT_L1_EN BIT(6)
+#define B_AX_L1OFF_PWR_OFF_EN BIT(5)
+#define B_AX_PCIE_FORCE_L0 BIT(4)
+#define B_AX_TXFLAG_EXIT_L1_EN BIT(3)
+#define B_AX_EN_HWENTR_L1 BIT(2)
+#define B_AX_PCIE_EN_SWENT_L23 BIT(1)
+#define B_AX_PCIE_EN_HWEXT_L1 BIT(0)
+
+#define R_AX_PCIE_MIX_CFG 0x100C
+#define B_AX_PCIE_T3_TIME_SH 22
+#define B_AX_PCIE_T3_TIME_MSK 0x3
+#define B_AX_PCIE_T2_TIME_SH 20
+#define B_AX_PCIE_T2_TIME_MSK 0x3
+#define B_AX_HOTRST_EN BIT(19)
+#define B_AX_MDIO_MODE BIT(18)
+#define B_AX_CHANGE_PCIE_SPEED BIT(16)
+#define B_AX_GEN1_GEN2_SH 14
+#define B_AX_GEN1_GEN2_MSK 0x3
+#define B_AX_HPS_CLKR_PCIE_SH 12
+#define B_AX_HPS_CLKR_PCIE_MSK 0x3
+#define B_AX_PCIEIO_PERSTB_SEL BIT(10)
+#define B_AX_EPHY_RX50_EN BIT(8)
+#define B_AX_MSI_TIMEOUT_ID_V1_SH 5
+#define B_AX_MSI_TIMEOUT_ID_V1_MSK 0x7
+#define B_AX_RADDR_RD BIT(4)
+#define B_AX_ECRC_EN BIT(3)
+#define B_AX_EN_SLOW_MAC_TX BIT(2)
+#define B_AX_EN_SLOW_MAC_RX BIT(1)
+#define B_AX_EN_SLOW_MAC_HW BIT(0)
+
+#define R_AX_PCIE_DMA_STOP1 0x1010
+#define B_AX_STOP_PCIEIO BIT(20)
+#define B_AX_STOP_WPDMA BIT(19)
+#define B_AX_STOP_CH12 BIT(18)
+#define B_AX_STOP_CH9 BIT(17)
+#define B_AX_STOP_CH8 BIT(16)
+#define B_AX_STOP_ACH7 BIT(15)
+#define B_AX_STOP_ACH6 BIT(14)
+#define B_AX_STOP_ACH5 BIT(13)
+#define B_AX_STOP_ACH4 BIT(12)
+#define B_AX_STOP_ACH3 BIT(11)
+#define B_AX_STOP_ACH2 BIT(10)
+#define B_AX_STOP_ACH1 BIT(9)
+#define B_AX_STOP_ACH0 BIT(8)
+
+#define R_AX_TXBD_RWPTR_CLR1 0x1014
+#define B_AX_CLR_CH12_IDX BIT(10)
+#define B_AX_CLR_CH9_IDX BIT(9)
+#define B_AX_CLR_CH8_IDX BIT(8)
+#define B_AX_CLR_ACH7_IDX BIT(7)
+#define B_AX_CLR_ACH6_IDX BIT(6)
+#define B_AX_CLR_ACH5_IDX BIT(5)
+#define B_AX_CLR_ACH4_IDX BIT(4)
+#define B_AX_CLR_ACH3_IDX BIT(3)
+#define B_AX_CLR_ACH2_IDX BIT(2)
+#define B_AX_CLR_ACH1_IDX BIT(1)
+#define B_AX_CLR_ACH0_IDX BIT(0)
+
+#define R_AX_RXBD_RWPTR_CLR 0x1018
+#define B_AX_CLR_RPQ_IDX BIT(1)
+#define B_AX_CLR_RXQ_IDX BIT(0)
+
+#define R_AX_PCIE_DMA_BUSY1 0x101C
+#define B_AX_PCIEIO_RX_BUSY BIT(22)
+#define B_AX_PCIEIO_TX_BUSY BIT(21)
+#define B_AX_PCIEIO_BUSY BIT(20)
+#define B_AX_WPDMA_BUSY BIT(19)
+#define B_AX_CH12_BUSY BIT(18)
+#define B_AX_CH9_BUSY BIT(17)
+#define B_AX_CH8_BUSY BIT(16)
+#define B_AX_ACH7_BUSY BIT(15)
+#define B_AX_ACH6_BUSY BIT(14)
+#define B_AX_ACH5_BUSY BIT(13)
+#define B_AX_ACH4_BUSY BIT(12)
+#define B_AX_ACH3_BUSY BIT(11)
+#define B_AX_ACH2_BUSY BIT(10)
+#define B_AX_ACH1_BUSY BIT(9)
+#define B_AX_ACH0_BUSY BIT(8)
+#define B_AX_RPQ_BUSY BIT(1)
+#define B_AX_RXQ_BUSY BIT(0)
+
+#define R_AX_RXQ_RXBD_NUM 0x1020
+#define B_AX_RXQ_DESC_NUM_SH 0
+#define B_AX_RXQ_DESC_NUM_MSK 0x3ff
+
+#define R_AX_RPQ_RXBD_NUM 0x1022
+#define B_AX_RPQ_DESC_NUM_SH 0
+#define B_AX_RPQ_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH0_TXBD_NUM 0x1024
+#define B_AX_PCIE_ACH0_FLAG BIT(14)
+#define B_AX_ACH0_DESC_NUM_SH 0
+#define B_AX_ACH0_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH1_TXBD_NUM 0x1026
+#define B_AX_PCIE_ACH1_FLAG BIT(14)
+#define B_AX_ACH1_DESC_NUM_SH 0
+#define B_AX_ACH1_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH2_TXBD_NUM 0x1028
+#define B_AX_PCIE_ACH2_FLAG BIT(14)
+#define B_AX_ACH2_DESC_NUM_SH 0
+#define B_AX_ACH2_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH3_TXBD_NUM 0x102A
+#define B_AX_PCIE_ACH3_FLAG BIT(14)
+#define B_AX_ACH3_DESC_NUM_SH 0
+#define B_AX_ACH3_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH4_TXBD_NUM 0x102C
+#define B_AX_PCIE_ACH4_FLAG BIT(14)
+#define B_AX_ACH4_DESC_NUM_SH 0
+#define B_AX_ACH4_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH5_TXBD_NUM 0x102E
+#define B_AX_PCIE_ACH5_FLAG BIT(14)
+#define B_AX_ACH5_DESC_NUM_SH 0
+#define B_AX_ACH5_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH6_TXBD_NUM 0x1030
+#define B_AX_PCIE_ACH6_FLAG BIT(14)
+#define B_AX_ACH6_DESC_NUM_SH 0
+#define B_AX_ACH6_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH7_TXBD_NUM 0x1032
+#define B_AX_PCIE_ACH7_FLAG BIT(14)
+#define B_AX_ACH7_DESC_NUM_SH 0
+#define B_AX_ACH7_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH8_TXBD_NUM 0x1034
+#define B_AX_PCIE_CH8_FLAG BIT(14)
+#define B_AX_CH8_DESC_NUM_SH 0
+#define B_AX_CH8_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH9_TXBD_NUM 0x1036
+#define B_AX_PCIE_CH9_FLAG BIT(14)
+#define B_AX_CH9_DESC_NUM_SH 0
+#define B_AX_CH9_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH12_TXBD_NUM 0x1038
+#define B_AX_PCIE_CH12_FLAG BIT(14)
+#define B_AX_CH12_DESC_NUM_SH 0
+#define B_AX_CH12_DESC_NUM_MSK 0x3ff
+
+#define R_AX_RXQ_RXBD_IDX 0x1050
+#define B_AX_RXQ_HW_IDX_SH 16
+#define B_AX_RXQ_HW_IDX_MSK 0x3ff
+#define B_AX_RXQ_HOST_IDX_SH 0
+#define B_AX_RXQ_HOST_IDX_MSK 0x3ff
+
+#define R_AX_RPQ_RXBD_IDX 0x1054
+#define B_AX_RPQ_HW_IDX_SH 16
+#define B_AX_RPQ_HW_IDX_MSK 0x3ff
+#define B_AX_RPQ_HOST_IDX_SH 0
+#define B_AX_RPQ_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH0_TXBD_IDX 0x1058
+#define B_AX_ACH0_HW_IDX_SH 16
+#define B_AX_ACH0_HW_IDX_MSK 0x3ff
+#define B_AX_ACH0_HOST_IDX_SH 0
+#define B_AX_ACH0_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH1_TXBD_IDX 0x105C
+#define B_AX_ACH1_HW_IDX_SH 16
+#define B_AX_ACH1_HW_IDX_MSK 0x3ff
+#define B_AX_ACH1_HOST_IDX_SH 0
+#define B_AX_ACH1_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH2_TXBD_IDX 0x1060
+#define B_AX_ACH2_HW_IDX_SH 16
+#define B_AX_ACH2_HW_IDX_MSK 0x3ff
+#define B_AX_ACH2_HOST_IDX_SH 0
+#define B_AX_ACH2_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH3_TXBD_IDX 0x1064
+#define B_AX_ACH3_HW_IDX_SH 16
+#define B_AX_ACH3_HW_IDX_MSK 0x3ff
+#define B_AX_ACH3_HOST_IDX_SH 0
+#define B_AX_ACH3_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH4_TXBD_IDX 0x1068
+#define B_AX_ACH4_HW_IDX_SH 16
+#define B_AX_ACH4_HW_IDX_MSK 0x3ff
+#define B_AX_ACH4_HOST_IDX_SH 0
+#define B_AX_ACH4_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH5_TXBD_IDX 0x106C
+#define B_AX_ACH5_HW_IDX_SH 16
+#define B_AX_ACH5_HW_IDX_MSK 0x3ff
+#define B_AX_ACH5_HOST_IDX_SH 0
+#define B_AX_ACH5_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH6_TXBD_IDX 0x1070
+#define B_AX_ACH6_HW_IDX_SH 16
+#define B_AX_ACH6_HW_IDX_MSK 0x3ff
+#define B_AX_ACH6_HOST_IDX_SH 0
+#define B_AX_ACH6_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH7_TXBD_IDX 0x1074
+#define B_AX_ACH7_HW_IDX_SH 16
+#define B_AX_ACH7_HW_IDX_MSK 0x3ff
+#define B_AX_ACH7_HOST_IDX_SH 0
+#define B_AX_ACH7_HOST_IDX_MSK 0x3ff
+
+#define R_AX_CH8_TXBD_IDX 0x1078
+#define B_AX_CH8_HW_IDX_SH 16
+#define B_AX_CH8_HW_IDX_MSK 0x3ff
+#define B_AX_CH8_HOST_IDX_SH 0
+#define B_AX_CH8_HOST_IDX_MSK 0x3ff
+
+#define R_AX_CH9_TXBD_IDX 0x107C
+#define B_AX_CH9_HW_IDX_SH 16
+#define B_AX_CH9_HW_IDX_MSK 0x3ff
+#define B_AX_CH9_HOST_IDX_SH 0
+#define B_AX_CH9_HOST_IDX_MSK 0x3ff
+
+#define R_AX_CH12_TXBD_IDX 0x1080
+#define B_AX_CH12_HW_IDX_SH 16
+#define B_AX_CH12_HW_IDX_MSK 0x3ff
+#define B_AX_CH12_HOST_IDX_SH 0
+#define B_AX_CH12_HOST_IDX_MSK 0x3ff
+
+#define R_AX_DBI_FLAG 0x1090
+#define B_AX_DBI_RFLAG BIT(17)
+#define B_AX_DBI_WFLAG BIT(16)
+#define B_AX_DBI_WREN_SH 12
+#define B_AX_DBI_WREN_MSK 0xf
+#define B_AX_DBI_ADDR_SH 0
+#define B_AX_DBI_ADDR_MSK 0xfff
+
+#define R_AX_DBI_WDATA  0x1094
+#define B_AX_DBI_WDATA_SH 0
+#define B_AX_DBI_WDATA_MSK 0xffffffffL
+
+#define R_AX_DBI_RDATA 0x1098
+#define B_AX_DBI_RDATA_SH 0
+#define B_AX_DBI_RDATA_MSK 0xffffffffL
+
+#define R_AX_MDIO_CFG 0x10A0
+#define B_AX_MDIO_PHY_ADDR_SH 12
+#define B_AX_MDIO_PHY_ADDR_MSK 0x3
+#define B_AX_MDIO_RFLAG BIT(9)
+#define B_AX_MDIO_WFLAG BIT(8)
+#define B_AX_MDIO_ADDR_SH 0
+#define B_AX_MDIO_ADDR_MSK 0x1f
+
+#define R_AX_MDIO_WDATA 0x10A4
+#define B_AX_MDIO_WDATA_SH 0
+#define B_AX_MDIO_WDATA_MSK 0xffff
+
+#define R_AX_MDIO_RDATA 0x10A6
+#define B_AX_MDIO_RDATA_SH 0
+#define B_AX_MDIO_RDATA_MSK 0xffff
+
+#define R_AX_PCIE_HIMR00 0x10B0
+#define B_AX_L0S_FAIL_INT_EN BIT(28)
+#define B_AX_HC00ISR_IND_INT_EN BIT(27)
+#define B_AX_HD1ISR_IND_INT_EN BIT(26)
+#define B_AX_HD0ISR_IND_INT_EN BIT(25)
+#define B_AX_HS0ISR_IND_INT_EN BIT(24)
+#define B_AX_LINK_SPEED_INT_EN BIT(22)
+#define B_AX_RETRAIN_INT_EN BIT(21)
+#define B_AX_RPQBD_FULL_INT_EN BIT(20)
+#define B_AX_RDU_INT_EN BIT(19)
+#define B_AX_RXDMA_STUCK_INT_EN BIT(18)
+#define B_AX_TXDMA_STUCK_INT_EN BIT(17)
+#define B_AX_PCIE_HOTRST_INT_EN BIT(16)
+#define B_AX_PCIE_FLR_INT_EN BIT(15)
+#define B_AX_PCIE_PERST_INT_EN BIT(14)
+#define B_AX_TXDMA_CH12_INT_EN BIT(13)
+#define B_AX_TXDMA_CH9_INT_EN BIT(12)
+#define B_AX_TXDMA_CH8_INT_EN BIT(11)
+#define B_AX_TXDMA_ACH7_INT_EN BIT(10)
+#define B_AX_TXDMA_ACH6_INT_EN BIT(9)
+#define B_AX_TXDMA_ACH5_INT_EN BIT(8)
+#define B_AX_TXDMA_ACH4_INT_EN BIT(7)
+#define B_AX_TXDMA_ACH3_INT_EN BIT(6)
+#define B_AX_TXDMA_ACH2_INT_EN BIT(5)
+#define B_AX_TXDMA_ACH1_INT_EN BIT(4)
+#define B_AX_TXDMA_ACH0_INT_EN BIT(3)
+#define B_AX_RPQDMA_INT_EN BIT(2)
+#define B_AX_RXP1DMA_INT_EN BIT(1)
+#define B_AX_RXDMA_INT_EN BIT(0)
+
+#define R_AX_PCIE_HISR00 0x10B4
+#define B_AX_L0S_FAIL_INT BIT(28)
+#define B_AX_HC00ISR_IND_INT BIT(27)
+#define B_AX_HD1ISR_IND_INT BIT(26)
+#define B_AX_HD0ISR_IND_INT BIT(25)
+#define B_AX_HS0ISR_IND_INT BIT(24)
+#define B_AX_LINK_SPEED_INT BIT(22)
+#define B_AX_RETRAIN_INT BIT(21)
+#define B_AX_RPQBD_FULL_INT BIT(20)
+#define B_AX_RDU_INT BIT(19)
+#define B_AX_RXDMA_STUCK_INT BIT(18)
+#define B_AX_TXDMA_STUCK_INT BIT(17)
+#define B_AX_PCIE_HOTRST_INT BIT(16)
+#define B_AX_PCIE_FLR_INT BIT(15)
+#define B_AX_PCIE_PERST_INT BIT(14)
+#define B_AX_TXDMA_CH12_INT BIT(13)
+#define B_AX_TXDMA_CH9_INT BIT(12)
+#define B_AX_TXDMA_CH8_INT BIT(11)
+#define B_AX_TXDMA_ACH7_INT BIT(10)
+#define B_AX_TXDMA_ACH6_INT BIT(9)
+#define B_AX_TXDMA_ACH5_INT BIT(8)
+#define B_AX_TXDMA_ACH4_INT BIT(7)
+#define B_AX_TXDMA_ACH3_INT BIT(6)
+#define B_AX_TXDMA_ACH2_INT BIT(5)
+#define B_AX_TXDMA_ACH1_INT BIT(4)
+#define B_AX_TXDMA_ACH0_INT BIT(3)
+#define B_AX_RPQDMA_INT BIT(2)
+#define B_AX_RXP1DMA_INT BIT(1)
+#define B_AX_RXDMA_INT BIT(0)
+
+#define R_AX_PCIE_HRPWM 0x10C0
+#define B_AX_PCIE_HRPWM_SH 0
+#define B_AX_PCIE_HRPWM_MSK 0xffff
+
+#define R_AX_INT_MIT_TX 0x10D0
+#define B_AX_TXMIT_CH12_SEL BIT(31)
+#define B_AX_TXMIT_CH11_SEL BIT(30)
+#define B_AX_TXMIT_CH10_SEL BIT(29)
+#define B_AX_TXMIT_CH9_SEL BIT(28)
+#define B_AX_TXMIT_CH8_SEL BIT(27)
+#define B_AX_TXMIT_ACH7_SEL BIT(26)
+#define B_AX_TXMIT_ACH6_SEL BIT(25)
+#define B_AX_TXMIT_ACH5_SEL BIT(24)
+#define B_AX_TXMIT_ACH4_SEL BIT(23)
+#define B_AX_TXMIT_ACH3_SEL BIT(22)
+#define B_AX_TXMIT_ACH2_SEL BIT(21)
+#define B_AX_TXMIT_ACH1_SEL BIT(20)
+#define B_AX_TXMIT_ACH0_SEL BIT(19)
+#define B_AX_TXTIMER_UNIT_SH 16
+#define B_AX_TXTIMER_UNIT_MSK 0x3
+#define B_AX_TXCOUNTER_MATCH_SH 8
+#define B_AX_TXCOUNTER_MATCH_MSK 0xff
+#define B_AX_TXTIMER_MATCH_SH 0
+#define B_AX_TXTIMER_MATCH_MSK 0xff
+
+#define R_AX_INT_MIT_RX 0x10D4
+#define B_AX_RXMIT_RXP1_SEL BIT(19)
+#define B_AX_RXMIT_RXP2_SEL BIT(18)
+#define B_AX_RXTIMER_UNIT_SH 16
+#define B_AX_RXTIMER_UNIT_MSK 0x3
+#define B_AX_RXCOUNTER_MATCH_SH 8
+#define B_AX_RXCOUNTER_MATCH_MSK 0xff
+#define B_AX_RXTIMER_MATCH_SH 0
+#define B_AX_RXTIMER_MATCH_MSK 0xff
+
+#define R_AX_BD_ADDR_H 0x10E0
+#define B_AX_BD_ADDR_H_SH 8
+#define B_AX_BD_ADDR_H_MSK 0xffffff
+
+#define R_AX_WD_ADDR_H 0x10E4
+#define B_AX_WD_ADDR_H_SH 8
+#define B_AX_WD_ADDR_H_MSK 0xffffff
+
+#define R_AX_WP_ADDR_H 0x10E8
+#define B_AX_WP_ADDR_H_SH 8
+#define B_AX_WP_ADDR_H_MSK 0xffffff
+
+#define R_AX_RXP1_ADDR_H 0x10EC
+#define B_AX_RXP1_ADDR_H_SH 8
+#define B_AX_RXP1_ADDR_H_MSK 0xffffff
+
+#define R_AX_RX_ADDR_H 0x10F0
+#define B_AX_RX_ADDR_H_SH 8
+#define B_AX_RX_ADDR_H_MSK 0xffffff
+
+#define R_AX_PCIE_INFO 0x10F8
+#define B_AX_HOST_GEN2_SUPPORT BIT(4)
+#define B_AX_ACT_LINK_OFF BIT(2)
+#define B_AX_PCIERX_IDLE BIT(1)
+#define B_AX_PCIETX_IDLE BIT(0)
+
+#define R_AX_TSFTIMER_HCI 0x10FC
+#define B_AX_TSFT2_HCI_SH 16
+#define B_AX_TSFT2_HCI_MSK 0xffff
+#define B_AX_TSFT1_HCI_SH 0
+#define B_AX_TSFT1_HCI_MSK 0xffff
+
+#define R_AX_RXQ_RXBD_DESA_L 0x1100
+#define B_AX_RXQ_RXBD_DESA_L_SH 0
+#define B_AX_RXQ_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_RXQ_RXBD_DESA_H 0x1104
+#define B_AX_RXQ_RXBD_DESA_H_SH 0
+#define B_AX_RXQ_RXBD_DESA_H_MSK 0xff
+
+#define R_AX_RPQ_RXBD_DESA_L 0x1108
+#define B_AX_RPQ_RXBD_DESA_L_SH 0
+#define B_AX_RPQ_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_RPQ_RXBD_DESA_H 0x110C
+#define B_AX_RPQ_RXBD_DESA_H_SH 0
+#define B_AX_RPQ_RXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH0_TXBD_DESA_L 0x1110
+#define B_AX_ACH0_TXBD_DESA_L_SH 0
+#define B_AX_ACH0_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH0_TXBD_DESA_H 0x1114
+#define B_AX_ACH0_TXBD_DESA_H_SH 0
+#define B_AX_ACH0_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH1_TXBD_DESA_L 0x1118
+#define B_AX_ACH1_TXBD_DESA_L_SH 0
+#define B_AX_ACH1_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH1_TXBD_DESA_H 0x111C
+#define B_AX_ACH1_TXBD_DESA_H_SH 0
+#define B_AX_ACH1_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH2_TXBD_DESA_L 0x1120
+#define B_AX_ACH2_TXBD_DESA_L_SH 0
+#define B_AX_ACH2_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH2_TXBD_DESA_H 0x1124
+#define B_AX_ACH2_TXBD_DESA_H_SH 0
+#define B_AX_ACH2_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH3_TXBD_DESA_L 0x1128
+#define B_AX_ACH3_TXBD_DESA_L_SH 0
+#define B_AX_ACH3_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH3_TXBD_DESA_H 0x112C
+#define B_AX_ACH3_TXBD_DESA_H_SH 0
+#define B_AX_ACH3_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH4_TXBD_DESA_L 0x1130
+#define B_AX_ACH4_TXBD_DESA_L_SH 0
+#define B_AX_ACH4_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH4_TXBD_DESA_H 0x1134
+#define B_AX_ACH4_TXBD_DESA_H_SH 0
+#define B_AX_ACH4_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH5_TXBD_DESA_L 0x1138
+#define B_AX_ACH5_TXBD_DESA_L_SH 0
+#define B_AX_ACH5_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH5_TXBD_DESA_H 0x113C
+#define B_AX_ACH5_TXBD_DESA_H_SH 0
+#define B_AX_ACH5_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH6_TXBD_DESA_L 0x1140
+#define B_AX_ACH6_TXBD_DESA_L_SH 0
+#define B_AX_ACH6_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH6_TXBD_DESA_H 0x1144
+#define B_AX_ACH6_TXBD_DESA_H_SH 0
+#define B_AX_ACH6_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH7_TXBD_DESA_L 0x1148
+#define B_AX_ACH7_TXBD_DESA_L_SH 0
+#define B_AX_ACH7_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH7_TXBD_DESA_H 0x114C
+#define B_AX_ACH7_TXBD_DESA_H_SH 0
+#define B_AX_ACH7_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH8_TXBD_DESA_L 0x1150
+#define B_AX_CH8_TXBD_DESA_L_SH 0
+#define B_AX_CH8_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH8_TXBD_DESA_H 0x1154
+#define B_AX_CH8_TXBD_DESA_H_SH 0
+#define B_AX_CH8_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH9_TXBD_DESA_L 0x1158
+#define B_AX_CH9_TXBD_DESA_L_SH 0
+#define B_AX_CH9_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH9_TXBD_DESA_H 0x115C
+#define B_AX_CH9_TXBD_DESA_H_SH 0
+#define B_AX_CH9_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH12_TXBD_DESA_L 0x1160
+#define B_AX_CH12_TXBD_DESA_L_SH 0
+#define B_AX_CH12_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH12_TXBD_DESA_H 0x1164
+#define B_AX_CH12_TXBD_DESA_H_SH 0
+#define B_AX_CH12_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_PCIE_DBG_CTRL 0x11C0
+#define B_AX_PCIE_DBG_SEL_SH 13
+#define B_AX_PCIE_DBG_SEL_MSK 0x7
+#define B_AX_MRD_TIMEOUT_EN BIT(10)
+#define B_AX_ASFF_FULL_NO_STK BIT(1)
+#define B_AX_EN_STUCK_DBG BIT(0)
+
+#define R_AX_DBG_ERR_FLAG 0x11C4
+#define B_AX_PCIE_RPQ_FULL BIT(29)
+#define B_AX_PCIE_RXQ_FULL BIT(28)
+#define B_AX_CPL_STATUS_SH 25
+#define B_AX_CPL_STATUS_MSK 0x7
+#define B_AX_RX_STUCK BIT(22)
+#define B_AX_TX_STUCK BIT(21)
+#define B_AX_PCIEDBG_TXERR0 BIT(16)
+#define B_AX_PCIE_RXP1_ERR0 BIT(4)
+#define B_AX_PCIE_TXBD_LEN0 BIT(1)
+#define B_AX_PCIE_TXBD_4KBOUD_LENERR BIT(0)
+
+#define R_AX_PCIE_LPWR_DBG 0x11C8
+#define B_AX_PCIE_L1_COND_WP_EMPY BIT(12)
+#define B_AX_PCIE_L1_COND_PHY_TXON BIT(11)
+#define B_AX_PCIE_L1_COND_CFG_SPC BIT(10)
+#define B_AX_PCIE_L1_COND_MAC_REG BIT(9)
+#define B_AX_PCIE_L1_COND_HISR BIT(8)
+#define B_AX_PCIE_L1_COND_RX BIT(7)
+#define B_AX_PCIE_L1_COND_TX BIT(6)
+#define B_AX_PCIE_L1_COND_HDP_RX BIT(5)
+#define B_AX_PCIE_L1_COND_LTR BIT(4)
+#define B_AX_PCIE_L1_COND_FORC_L0 BIT(3)
+#define B_AX_PCIE_L1_COND_WD_EMPY BIT(2)
+#define B_AX_PCIE_L1_COND_TXFLAG1 BIT(1)
+#define B_AX_PCIE_L1_COND_TXFLAG0 BIT(0)
+
+#define R_AX_STC_INT_CS 0x11D0
+#define B_AX_STC_INT_EN BIT(31)
+#define B_AX_STC_INT_FLAG_SH 16
+#define B_AX_STC_INT_FLAG_MSK 0xff
+#define B_AX_STC_INT_IDX_SH 8
+#define B_AX_STC_INT_IDX_MSK 0x7
+#define B_AX_STC_INT_REALTIME_CS_SH 0
+#define B_AX_STC_INT_REALTIME_CS_MSK 0x3f
+
+#define R_AX_ST_INT_CFG 0x11D4
+#define B_AX_STC_INT_GRP_EN BIT(31)
+#define B_AX_STC_INT_EXPECT_LS_SH 8
+#define B_AX_STC_INT_EXPECT_LS_MSK 0x3f
+#define B_AX_STC_INT_EXPECT_CS_SH 0
+#define B_AX_STC_INT_EXPECT_CS_MSK 0x3f
+
+#define R_AX_LBC_WATCHDOG 0x11D8
+#define B_AX_LBC_ADDR_SH 10
+#define B_AX_LBC_ADDR_MSK 0x3ffff
+#define B_AX_LBC_TIMER_SH 4
+#define B_AX_LBC_TIMER_MSK 0xf
+#define B_AX_LBC_FLAG BIT(1)
+#define B_AX_LBC_EN BIT(0)
+
+#define R_AX_DEBUG_STATE1 0x11E0
+#define B_AX_DEBUG_STATE1_SH 0
+#define B_AX_DEBUG_STATE1_MSK 0xffffffffL
+
+#define R_AX_DEBUG_STATE2 0x11E4
+#define B_AX_DEBUG_STATE2_SH 0
+#define B_AX_DEBUG_STATE2_MSK 0xffffffffL
+
+#define R_AX_DEBUG_STATE3 0x11E8
+#define B_AX_DEBUG_STATE3_SH 0
+#define B_AX_DEBUG_STATE3_MSK 0xffffffffL
+
+#define R_AX_ACH0_BDRAM_CTRL 0x1200
+#define B_AX_ACH0_BDRAM_MIN_SH 16
+#define B_AX_ACH0_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH0_BDRAM_MAX_SH 8
+#define B_AX_ACH0_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH0_BDRAM_SIDX_SH 0
+#define B_AX_ACH0_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH1_BDRAM_CTRL 0x1204
+#define B_AX_ACH1_BDRAM_MIN_SH 16
+#define B_AX_ACH1_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH1_BDRAM_MAX_SH 8
+#define B_AX_ACH1_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH1_BDRAM_SIDX_SH 0
+#define B_AX_ACH1_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH2_BDRAM_CTRL 0x1208
+#define B_AX_ACH2_BDRAM_MIN_SH 16
+#define B_AX_ACH2_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH2_BDRAM_MAX_SH 8
+#define B_AX_ACH2_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH2_BDRAM_SIDX_SH 0
+#define B_AX_ACH2_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH3_BDRAM_CTRL 0x120C
+#define B_AX_ACH3_BDRAM_MIN_SH 16
+#define B_AX_ACH3_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH3_BDRAM_MAX_SH 8
+#define B_AX_ACH3_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH3_BDRAM_SIDX_SH 0
+#define B_AX_ACH3_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH4_BDRAM_CTRL 0x1210
+#define B_AX_ACH4_BDRAM_MIN_SH 16
+#define B_AX_ACH4_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH4_BDRAM_MAX_SH 8
+#define B_AX_ACH4_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH4_BDRAM_SIDX_SH 0
+#define B_AX_ACH4_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH5_BDRAM_CTRL 0x1214
+#define B_AX_ACH5_BDRAM_MIN_SH 16
+#define B_AX_ACH5_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH5_BDRAM_MAX_SH 8
+#define B_AX_ACH5_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH5_BDRAM_SIDX_SH 0
+#define B_AX_ACH5_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH6_BDRAM_CTRL 0x1218
+#define B_AX_ACH6_BDRAM_MIN_SH 16
+#define B_AX_ACH6_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH6_BDRAM_MAX_SH 8
+#define B_AX_ACH6_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH6_BDRAM_SIDX_SH 0
+#define B_AX_ACH6_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH7_BDRAM_CTRL 0x121C
+#define B_AX_ACH7_BDRAM_MIN_SH 16
+#define B_AX_ACH7_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH7_BDRAM_MAX_SH 8
+#define B_AX_ACH7_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH7_BDRAM_SIDX_SH 0
+#define B_AX_ACH7_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH8_BDRAM_CTRL 0x1220
+#define B_AX_CH8_BDRAM_MIN_SH 16
+#define B_AX_CH8_BDRAM_MIN_MSK 0x3f
+#define B_AX_CH8_BDRAM_MAX_SH 8
+#define B_AX_CH8_BDRAM_MAX_MSK 0x3f
+#define B_AX_CH8_BDRAM_SIDX_SH 0
+#define B_AX_CH8_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH9_BDRAM_CTRL 0x1224
+#define B_AX_CH9_BDRAM_MIN_SH 16
+#define B_AX_CH9_BDRAM_MIN_MSK 0x3f
+#define B_AX_CH9_BDRAM_MAX_SH 8
+#define B_AX_CH9_BDRAM_MAX_MSK 0x3f
+#define B_AX_CH9_BDRAM_SIDX_SH 0
+#define B_AX_CH9_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH12_BDRAM_CTRL 0x1228
+#define B_AX_CH12_BDRAM_MIN_SH 16
+#define B_AX_CH12_BDRAM_MIN_MSK 0x3f
+#define B_AX_CH12_BDRAM_MAX_SH 8
+#define B_AX_CH12_BDRAM_MAX_MSK 0x3f
+#define B_AX_CH12_BDRAM_SIDX_SH 0
+#define B_AX_CH12_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH0_BDRAM_RWPTR 0x1230
+#define B_AX_ACH0_BDRAM_WPTR_SH 8
+#define B_AX_ACH0_BDRAM_WPTR_MSK 0x3f
+#define B_AX_ACH0_BDRAM_RPTR_SH 0
+#define B_AX_ACH0_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_ACH1_BDRAM_RWPTR 0x1232
+#define B_AX_ACH1_BDRAM_WPTR_SH 8
+#define B_AX_ACH1_BDRAM_WPTR_MSK 0x3f
+#define B_AX_ACH1_BDRAM_RPTR_SH 0
+#define B_AX_ACH1_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_ACH2_BDRAM_RWPTR 0x1234
+#define B_AX_ACH2_BDRAM_WPTR_SH 8
+#define B_AX_ACH2_BDRAM_WPTR_MSK 0x3f
+#define B_AX_ACH2_BDRAM_RPTR_SH 0
+#define B_AX_ACH2_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_ACH3_BDRAM_RWPTR 0x1236
+#define B_AX_ACH3_BDRAM_WPTR_SH 8
+#define B_AX_ACH3_BDRAM_WPTR_MSK 0x3f
+#define B_AX_ACH3_BDRAM_RPTR_SH 0
+#define B_AX_ACH3_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_ACH4_BDRAM_RWPTR 0x1238
+#define B_AX_ACH4_BDRAM_WPTR_SH 8
+#define B_AX_ACH4_BDRAM_WPTR_MSK 0x3f
+#define B_AX_ACH4_BDRAM_RPTR_SH 0
+#define B_AX_ACH4_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_ACH5_BDRAM_RWPTR 0x123A
+#define B_AX_ACH5_BDRAM_WPTR_SH 8
+#define B_AX_ACH5_BDRAM_WPTR_MSK 0x3f
+#define B_AX_ACH5_BDRAM_RPTR_SH 0
+#define B_AX_ACH5_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_ACH6_BDRAM_RWPTR 0x123C
+#define B_AX_ACH6_BDRAM_WPTR_SH 8
+#define B_AX_ACH6_BDRAM_WPTR_MSK 0x3f
+#define B_AX_ACH6_BDRAM_RPTR_SH 0
+#define B_AX_ACH6_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_ACH7_BDRAM_RWPTR 0x123E
+#define B_AX_ACH7_BDRAM_WPTR_SH 8
+#define B_AX_ACH7_BDRAM_WPTR_MSK 0x3f
+#define B_AX_ACH7_BDRAM_RPTR_SH 0
+#define B_AX_ACH7_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_CH8_BDRAM_RWPTR 0x1240
+#define B_AX_CH8_BDRAM_WPTR_SH 8
+#define B_AX_CH8_BDRAM_WPTR_MSK 0x3f
+#define B_AX_CH8_BDRAM_RPTR_SH 0
+#define B_AX_CH8_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_CH9_BDRAM_RWPTR 0x1242
+#define B_AX_CH9_BDRAM_WPTR_SH 8
+#define B_AX_CH9_BDRAM_WPTR_MSK 0x3f
+#define B_AX_CH9_BDRAM_RPTR_SH 0
+#define B_AX_CH9_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_CH12_BDRAM_RWPTR 0x1244
+#define B_AX_CH12_BDRAM_WPTR_SH 8
+#define B_AX_CH12_BDRAM_WPTR_MSK 0x3f
+#define B_AX_CH12_BDRAM_RPTR_SH 0
+#define B_AX_CH12_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_PCIE_DMA_STOP2 0x1310
+#define B_AX_STOP_CH11 BIT(1)
+#define B_AX_STOP_CH10 BIT(0)
+
+#define R_AX_TXBD_RWPTR_CLR2 0x1314
+#define B_AX_CLR_CH11_IDX BIT(1)
+#define B_AX_CLR_CH10_IDX BIT(0)
+
+#define R_AX_PCIE_DMA_BUSY2 0x131C
+#define B_AX_CH11_BUSY BIT(1)
+#define B_AX_CH10_BUSY BIT(0)
+
+#define R_AX_CH10_BDRAM_CTRL 0x1320
+#define B_AX_ACH10_BDRAM_MIN_SH 16
+#define B_AX_ACH10_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH10_BDRAM_MAX_SH 8
+#define B_AX_ACH10_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH10_BDRAM_SIDX_SH 0
+#define B_AX_ACH10_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH11_BDRAM_CTRL 0x1324
+#define B_AX_ACH11_BDRAM_MIN_SH 16
+#define B_AX_ACH11_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH11_BDRAM_MAX_SH 8
+#define B_AX_ACH11_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH11_BDRAM_SIDX_SH 0
+#define B_AX_ACH11_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH10_TXBD_NUM 0x1338
+#define B_AX_PCIE_CH10_FLAG BIT(14)
+#define B_AX_CH10_DESC_NUM_SH 0
+#define B_AX_CH10_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH11_TXBD_NUM 0x133A
+#define B_AX_PCIE_CH11_FLAG BIT(14)
+#define B_AX_CH11_DESC_NUM_SH 0
+#define B_AX_CH11_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH10_BDRAM_RWPTR 0x1340
+#define B_AX_CH10_BDRAM_WPTR_SH 8
+#define B_AX_CH10_BDRAM_WPTR_MSK 0x3f
+#define B_AX_CH10_BDRAM_RPTR_SH 0
+#define B_AX_CH10_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_CH11_BDRAM_RWPTR 0x1342
+#define B_AX_CH11_BDRAM_WPTR_SH 8
+#define B_AX_CH11_BDRAM_WPTR_MSK 0x3f
+#define B_AX_CH11_BDRAM_RPTR_SH 0
+#define B_AX_CH11_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_CH10_TXBD_DESA_L 0x1358
+#define B_AX_CH10_TXBD_DESA_L_SH 0
+#define B_AX_CH10_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH10_TXBD_DESA_H 0x135C
+#define B_AX_CH10_TXBD_DESA_H_SH 0
+#define B_AX_CH10_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH11_TXBD_DESA_L 0x1360
+#define B_AX_CH11_TXBD_DESA_L_SH 0
+#define B_AX_CH11_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH11_TXBD_DESA_H 0x1364
+#define B_AX_CH11_TXBD_DESA_H_SH 0
+#define B_AX_CH11_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH10_TXBD_IDX 0x137C
+#define B_AX_CH10_HW_IDX_SH 16
+#define B_AX_CH10_HW_IDX_MSK 0x3ff
+#define B_AX_CH10_HOST_IDX_SH 0
+#define B_AX_CH10_HOST_IDX_MSK 0x3ff
+
+#define R_AX_CH11_TXBD_IDX 0x1380
+#define B_AX_CH11_HW_IDX_SH 16
+#define B_AX_CH11_HW_IDX_MSK 0x3ff
+#define B_AX_CH11_HOST_IDX_SH 0
+#define B_AX_CH11_HOST_IDX_MSK 0x3ff
+
+#define R_AX_PCIE_HIMR10 0x13B0
+#define B_AX_HC10ISR_IND_INT_EN BIT(28)
+#define B_AX_TXDMA_CH11_INT_EN BIT(12)
+#define B_AX_TXDMA_CH10_INT_EN BIT(11)
+
+#define R_AX_PCIE_HISR10 0x13B4
+#define B_AX_HC10ISR_IND_INT BIT(28)
+#define B_AX_TXDMA_CH11_INT BIT(12)
+#define B_AX_TXDMA_CH10_INT BIT(11)
+
+#define R_AX_PCIE_EXP_CTRL 0x13F0
+#define B_AX_EN_CHKDSC_NO_RX_STUCK BIT(20)
+#define B_AX_MAX_TAG_NUM_SH 16
+#define B_AX_MAX_TAG_NUM_MSK 0x7
+#define B_AX_RET_STICKY_RST_N_KEEP_REG_PERST BIT(14)
+#define B_AX_RET_NON_STICKY_RST_N_KEEP_REG_PERST BIT(13)
+#define B_AX_RET_NON_STICKY_RST_N_KEEP_REG_LINKRST BIT(12)
+#define B_AX_EN_LAT_PHYSTATUS BIT(11)
+#define B_AX_EN_OLD_WAKE_MODE BIT(10)
+#define B_AX_EN_TIMEOUT_T_PCLKACK BIT(9)
+#define B_AX_EN_DIS_IO_MEM_EN BIT(8)
+#define B_AX_FORCE_REG_CLK_EN BIT(5)
+#define B_AX_SIC_EN_FORCE_CLKREQ BIT(4)
+#define B_AX_DIS_L1_2_SUS BIT(3)
+#define B_AX_IB_EN_FORCE BIT(2)
+#define B_AX_PCIE_ACTIVE_FORCE BIT(1)
+
+#define R_AX_PCIE_RX_PREF_ADV 0x13F4
+#define B_AX_RXDMA_PREF_ADV_TH_SH 1
+#define B_AX_RXDMA_PREF_ADV_TH_MSK 0x3
+#define B_AX_RXDMA_PREF_ADV_EN BIT(0)
+
+//
+// WL_AX_Reg_PCIE.xls
+//
+
+//
+// PCIE
+//
+#define B_AX_EN_CHKDSC_NO_RX_STUCK_V1 BIT(2)
+
+#define R_AX_ACH0_BDRAM_CTRL_V2 0x1200
+#define B_AX_ACH0_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH0_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH0_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH0_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH0_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH0_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_ACH1_BDRAM_CTRL_V2 0x1204
+#define B_AX_ACH1_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH1_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH1_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH1_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH1_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH1_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_ACH2_BDRAM_CTRL_V2 0x1208
+#define B_AX_ACH2_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH2_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH2_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH2_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH2_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH2_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_ACH3_BDRAM_CTRL_V2 0x120C
+#define B_AX_ACH3_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH3_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH3_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH3_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH3_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH3_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_ACH4_BDRAM_CTRL_V2 0x1210
+#define B_AX_ACH4_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH4_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH4_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH4_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH4_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH4_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_ACH5_BDRAM_CTRL_V2 0x1214
+#define B_AX_ACH5_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH5_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH5_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH5_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH5_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH5_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_ACH6_BDRAM_CTRL_V2 0x1218
+#define B_AX_ACH6_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH6_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH6_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH6_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH6_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH6_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_ACH7_BDRAM_CTRL_V2 0x121C
+#define B_AX_ACH7_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH7_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH7_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH7_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH7_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH7_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_CH8_BDRAM_CTRL_V2 0x1220
+#define B_AX_CH8_BDRAM_MIN_V2_SH 16
+#define B_AX_CH8_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_CH8_BDRAM_MAX_V2_SH 8
+#define B_AX_CH8_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_CH8_BDRAM_SIDX_V2_SH 0
+#define B_AX_CH8_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_CH9_BDRAM_CTRL_V2 0x1224
+#define B_AX_CH9_BDRAM_MIN_V2_SH 16
+#define B_AX_CH9_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_CH9_BDRAM_MAX_V2_SH 8
+#define B_AX_CH9_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_CH9_BDRAM_SIDX_V2_SH 0
+#define B_AX_CH9_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_CH12_BDRAM_CTRL_V2 0x1228
+#define B_AX_CH12_BDRAM_MIN_V2_SH 16
+#define B_AX_CH12_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_CH12_BDRAM_MAX_V2_SH 8
+#define B_AX_CH12_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_CH12_BDRAM_SIDX_V2_SH 0
+#define B_AX_CH12_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_ACH0_BDRAM_RWPTR_V2 0x1230
+#define B_AX_ACH0_BDRAM_WPTR_V2_SH 8
+#define B_AX_ACH0_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_ACH0_BDRAM_RPTR_V2_SH 0
+#define B_AX_ACH0_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_ACH1_BDRAM_RWPTR_V2 0x1232
+#define B_AX_ACH1_BDRAM_WPTR_V2_SH 8
+#define B_AX_ACH1_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_ACH1_BDRAM_RPTR_V2_SH 0
+#define B_AX_ACH1_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_ACH2_BDRAM_RWPTR_V2 0x1234
+#define B_AX_ACH2_BDRAM_WPTR_V2_SH 8
+#define B_AX_ACH2_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_ACH2_BDRAM_RPTR_V2_SH 0
+#define B_AX_ACH2_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_ACH3_BDRAM_RWPTR_V2 0x1236
+#define B_AX_ACH3_BDRAM_WPTR_V2_SH 8
+#define B_AX_ACH3_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_ACH3_BDRAM_RPTR_V2_SH 0
+#define B_AX_ACH3_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_ACH4_BDRAM_RWPTR_V2 0x1238
+#define B_AX_ACH4_BDRAM_WPTR_V2_SH 8
+#define B_AX_ACH4_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_ACH4_BDRAM_RPTR_V2_SH 0
+#define B_AX_ACH4_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_ACH5_BDRAM_RWPTR_V2 0x123A
+#define B_AX_ACH5_BDRAM_WPTR_V2_SH 8
+#define B_AX_ACH5_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_ACH5_BDRAM_RPTR_V2_SH 0
+#define B_AX_ACH5_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_ACH6_BDRAM_RWPTR_V2 0x123C
+#define B_AX_ACH6_BDRAM_WPTR_V2_SH 8
+#define B_AX_ACH6_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_ACH6_BDRAM_RPTR_V2_SH 0
+#define B_AX_ACH6_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_ACH7_BDRAM_RWPTR_V2 0x123E
+#define B_AX_ACH7_BDRAM_WPTR_V2_SH 8
+#define B_AX_ACH7_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_ACH7_BDRAM_RPTR_V2_SH 0
+#define B_AX_ACH7_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_CH8_BDRAM_RWPTR_V2 0x1240
+#define B_AX_CH8_BDRAM_WPTR_V2_SH 8
+#define B_AX_CH8_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_CH8_BDRAM_RPTR_V2_SH 0
+#define B_AX_CH8_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_CH9_BDRAM_RWPTR_V2 0x1242
+#define B_AX_CH9_BDRAM_WPTR_V2_SH 8
+#define B_AX_CH9_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_CH9_BDRAM_RPTR_V2_SH 0
+#define B_AX_CH9_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_CH12_BDRAM_RWPTR_V2 0x1244
+#define B_AX_CH12_BDRAM_WPTR_V2_SH 8
+#define B_AX_CH12_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_CH12_BDRAM_RPTR_V2_SH 0
+#define B_AX_CH12_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_CH11_BDRAM_CTRL_V2 0x1324
+#define B_AX_ACH11_BDRAM_MIN_V2_SH 16
+#define B_AX_ACH11_BDRAM_MIN_V2_MSK 0x1f
+#define B_AX_ACH11_BDRAM_MAX_V2_SH 8
+#define B_AX_ACH11_BDRAM_MAX_V2_MSK 0x1f
+#define B_AX_ACH11_BDRAM_SIDX_V2_SH 0
+#define B_AX_ACH11_BDRAM_SIDX_V2_MSK 0x1f
+
+#define R_AX_CH10_BDRAM_RWPTR_V2 0x1340
+#define B_AX_CH10_BDRAM_WPTR_V2_SH 8
+#define B_AX_CH10_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_CH10_BDRAM_RPTR_V2_SH 0
+#define B_AX_CH10_BDRAM_RPTR_V2_MSK 0x1f
+
+#define R_AX_CH11_BDRAM_RWPTR_V2 0x1342
+#define B_AX_CH11_BDRAM_WPTR_V2_SH 8
+#define B_AX_CH11_BDRAM_WPTR_V2_MSK 0x1f
+#define B_AX_CH11_BDRAM_RPTR_V2_SH 0
+#define B_AX_CH11_BDRAM_RPTR_V2_MSK 0x1f
+
+//
+// WL_AX_Reg_PCIE.xls
+//
+
+//
+// PCIE
+//
+
+#define R_AX_PCIE_TOG_RST 0x3000
+#define B_AX_PCIE_INTX_EN BIT(29)
+#define B_AX_PCIE_TOG_ELBI_RST BIT(13)
+#define B_AX_PCIE_TOG_WLAN_FLR_RST BIT(12)
+#define B_AX_PCIE_TOG_REG_FLR_RST BIT(11)
+#define B_AX_PCIE_TOG_REG_RST BIT(10)
+#define B_AX_PCIE_TOG_ANA_RST BIT(9)
+#define B_AX_PCIE_TOG_WLAN_RST BIT(8)
+#define B_AX_PCIE_TOG_FLR_RST BIT(7)
+#define B_AX_PCIE_TOG_RET_NON_STKY_RST BIT(6)
+#define B_AX_PCIE_TOG_RET_STKY_RST BIT(5)
+#define B_AX_PCIE_TOG_NON_STKY_RST BIT(4)
+#define B_AX_PCIE_TOG_STKY_RST BIT(3)
+#define B_AX_PCIE_TOG_RET_CORE_RST BIT(2)
+#define B_AX_PCIE_TOG_PWR_RST BIT(1)
+#define B_AX_PCIE_TOG_PERST_RST BIT(0)
+
+#define R_AX_PCIE_FRZ_CLK 0x3004
+#define B_AX_PCIE_FRZ_ELBI_RST BIT(29)
+#define B_AX_PCIE_FRZ_WLAN_FLR_RST BIT(28)
+#define B_AX_PCIE_FRZ_REG_FLR_RST BIT(27)
+#define B_AX_PCIE_FRZ_REG_RST BIT(26)
+#define B_AX_PCIE_FRZ_ANA_RST BIT(25)
+#define B_AX_PCIE_FRZ_WLAN_RST BIT(24)
+#define B_AX_PCIE_FRZ_FLR_RST BIT(23)
+#define B_AX_PCIE_FRZ_RET_NON_STKY_RST BIT(22)
+#define B_AX_PCIE_FRZ_RET_STKY_RST BIT(21)
+#define B_AX_PCIE_FRZ_NON_STKY_RST BIT(20)
+#define B_AX_PCIE_FRZ_STKY_RST BIT(19)
+#define B_AX_PCIE_FRZ_RET_CORE_RST BIT(18)
+#define B_AX_PCIE_FRZ_PWR_RST BIT(17)
+#define B_AX_PCIE_FRZ_PERST_RST BIT(16)
+#define B_AX_PCIE_DBG_CLK BIT(4)
+#define B_AX_PCIE_EN_CLK BIT(3)
+#define B_AX_PCIE_DBI_ACLK_ACT BIT(2)
+#define B_AX_PCIE_S1_ACLK_ACT BIT(1)
+#define B_AX_PCIE_EN_AUX_CLK BIT(0)
+
+#define R_AX_PCIE_PS_CTRL_V1 0x3008
+#define B_AX_CMAC_EXIT_L1_EN BIT(7)
+#define B_AX_DMAC0_EXIT_L1_EN BIT(6)
+#define B_AX_SEL_XFER_PENDING BIT(3)
+#define B_AX_SEL_REQ_ENTR_L1 BIT(2)
+#define B_AX_SEL_REQ_EXIT_L1 BIT(0)
+
+#define R_AX_PCIE_MIX_CFG_V1 0x300C
+#define B_AX_ASPM_CTRL_SH 16
+#define B_AX_ASPM_CTRL_MSK 0x3
+#define B_AX_XFER_PENDING_FW BIT(11)
+#define B_AX_XFER_PENDING BIT(10)
+#define B_AX_REQ_EXIT_L1 BIT(9)
+#define B_AX_REQ_ENTR_L1 BIT(8)
+#define B_AX_L1SUB_DISABLE BIT(0)
+
+#define R_AX_L1_CLK_CTRL 0x3010
+#define B_AX_RAS_SD_HOLD_LTSSM BIT(12)
+#define B_AX_RAS_TBA_CTRL_SH 8
+#define B_AX_RAS_TBA_CTRL_MSK 0x3
+#define B_AX_CLK_REQ_N BIT(1)
+#define B_AX_CLK_PM_EN BIT(0)
+
+#define R_AX_PCIE_MAILBOX 0x3014
+#define B_AX_PCIE_MAILBOX_SH 0
+#define B_AX_PCIE_MAILBOX_MSK 0xffffffffL
+
+#define R_AX_AWMISC_INFO 0x3020
+#define B_AX_INFO_SILENT_DROP BIT(25)
+#define B_AX_INFO_EP BIT(24)
+#define B_AX_AWMISC_INFO_SH 0
+#define B_AX_AWMISC_INFO_MSK 0x3fffff
+
+#define R_AX_AWMISC_INFO_L 0x3024
+#define B_AX_AWMISIC_INFO_L_SH 0
+#define B_AX_AWMISIC_INFO_L_MSK 0xffffffffL
+
+#define R_AX_AWMISC_INFO_H 0x3028
+#define B_AX_AWMISC_INFO_H_SH 0
+#define B_AX_AWMISC_INFO_H_MSK 0xffffffffL
+
+#define R_AX_AWMISC_INFO_TAG 0x302C
+#define B_AX_AWMISC_INFO_TAG_SH 0
+#define B_AX_AWMISC_INFO_TAG_MSK 0xff
+
+#define R_AX_ARMISC_INFO 0x3030
+#define B_AX_ARMISC_INFO_SH 0
+#define B_AX_ARMISC_INFO_MSK 0x3fffff
+
+#define R_AX_PCIE_BG_CLR 0x303C
+#define B_AX_BG_CLR_APB_S0 BIT(15)
+#define B_AX_BG_CLR_ASYNC_APB_S0 BIT(14)
+#define B_AX_BG_CLR_APB_REG BIT(13)
+#define B_AX_BG_CLR_ASYNC_APB_REG BIT(12)
+#define B_AX_BG_CLR_M0 BIT(11)
+#define B_AX_BG_CLR_ASYNC_M0 BIT(10)
+#define B_AX_BG_CLR_M1 BIT(9)
+#define B_AX_BG_CLR_ASYNC_M1 BIT(8)
+#define B_AX_BG_CLR_M2 BIT(7)
+#define B_AX_BG_CLR_ASYNC_M2 BIT(6)
+#define B_AX_BG_CLR_M3 BIT(5)
+#define B_AX_BG_CLR_ASYNC_M3 BIT(4)
+#define B_AX_IO8_BG_CLR BIT(3)
+#define B_AX_IO8_BG_CLR_ASYNC BIT(2)
+
+#define R_AX_DBI_ADDR_SEL 0x3040
+#define B_AX_DBI_ADDR_SEL_SH 12
+#define B_AX_DBI_ADDR_SEL_MSK 0xfffff
+
+#define R_AX_PCIE_LAT_CTRL 0x3044
+#define B_AX_SYS_SUS_L12_EN BIT(17)
+#define B_AX_MDIO_S_EN BIT(16)
+#define B_AX_LDO_T3_LAT_SH 12
+#define B_AX_LDO_T3_LAT_MSK 0x7
+#define B_AX_VMAIN_LAT_SH 8
+#define B_AX_VMAIN_LAT_MSK 0x7
+#define B_AX_CLK_REQ_LAT_SH 4
+#define B_AX_CLK_REQ_LAT_MSK 0xf
+#define B_AX_CLK_REQ_SEL_OPT BIT(1)
+#define B_AX_CLK_REQ_SEL BIT(0)
+
+#define R_AX_PCIE_HIMR00_V1 0x30B0
+#define B_AX_HCI_AXIDMA_INT_EN BIT(29)
+#define B_AX_HC00ISR_IND_INT_EN_V1 BIT(28)
+#define B_AX_HD1ISR_IND_INT_EN_V1 BIT(27)
+#define B_AX_HD0ISR_IND_INT_EN_V1 BIT(26)
+#define B_AX_HS1ISR_IND_INT_EN BIT(25)
+#define B_AX_PCIE_DBG_STE_INT_EN BIT(13)
+
+#define R_AX_PCIE_HISR00_V1 0x30B4
+#define B_AX_HCI_AXIDMA_INT BIT(29)
+#define B_AX_HC00ISR_IND_INT_V1 BIT(28)
+#define B_AX_HD1ISR_IND_INT_V1 BIT(27)
+#define B_AX_HD0ISR_IND_INT_V1 BIT(26)
+#define B_AX_HS1ISR_IND_INT BIT(25)
+#define B_AX_PCIE_DBG_STE_INT BIT(13)
+
+#define R_AX_PCIE_HRPWM_V1 0x30C0
+
+#define R_AX_PCIE_CRPWM 0x30C4
+#define B_AX_PCIE_CRPWM_SH 0
+#define B_AX_PCIE_CRPWM_MSK 0xffff
+
+#define R_AX_LBC_WATCHDOG_V1 0x30D8
+#define B_AX_LBC_ADDR_V1_SH 10
+#define B_AX_LBC_ADDR_V1_MSK 0x3ffff
+#define B_AX_LBC_TIMER_V1_SH 4
+#define B_AX_LBC_TIMER_V1_MSK 0xf
+#define B_AX_LBC_FLAG_V1 BIT(1)
+#define B_AX_LBC_EN_V1 BIT(0)
+
+#define R_AX_PCIE_HIMR10_V1 0x30E0
+#define B_AX_HC10ISR_IND_INT_EN_V1 BIT(28)
+
+#define R_AX_PCIE_HISR10_V1 0x30E4
+#define B_AX_HC10ISR_IND_INT_V1 BIT(28)
+
+#define R_AX_PCIE_EXP_CTRL_V1 0x30F0
+#define B_AX_PCIE_ACTIVE_FORCE_V1 BIT(1)
+#define B_AX_PCIE_BIAS_FORCE_V1 BIT(0)
+
+#define R_AX_TSFTIMER_HCI_V1 0x30FC
+
+#define R_AX_PCIE_IO_RCY_M1 0x3100
+#define B_AX_PCIE_IO_RCY_P_M1 BIT(5)
+#define B_AX_PCIE_IO_RCY_WDT_P_M1 BIT(4)
+#define B_AX_PCIE_IO_RCY_WDT_MODE_M1 BIT(3)
+#define B_AX_PCIE_IO_RCY_TRIG_M1 BIT(0)
+
+#define R_AX_PCIE_WDT_TIMER_M1 0x3104
+#define B_AX_PCIE_WDT_TIMER_M1_SH 0
+#define B_AX_PCIE_WDT_TIMER_M1_MSK 0xffffffffL
+
+#define R_AX_PCIE_PADDR_M1 0x3108
+#define B_AX_PCIE_PADDR_M1_SH 0
+#define B_AX_PCIE_PADDR_M1_MSK 0xffffffffL
+
+#define R_AX_PCIE_IO_RCY_M2 0x310C
+#define B_AX_PCIE_IO_RCY_P_M2 BIT(5)
+#define B_AX_PCIE_IO_RCY_WDT_P_M2 BIT(4)
+#define B_AX_PCIE_IO_RCY_WDT_MODE_M2 BIT(3)
+#define B_AX_PCIE_IO_RCY_TRIG_M2 BIT(0)
+
+#define R_AX_PCIE_WDT_TIMER_M2 0x3110
+#define B_AX_PCIE_WDT_TIMER_M2_SH 0
+#define B_AX_PCIE_WDT_TIMER_M2_MSK 0xffffffffL
+
+#define R_AX_PCIE_PADDR_M2 0x3114
+#define B_AX_PCIE_PADDR_M2_SH 0
+#define B_AX_PCIE_PADDR_M2_MSK 0xffffffffL
+
+#define R_AX_PCIE_IO_RCY_E0 0x3118
+#define B_AX_PCIE_IO_RCY_P_E0 BIT(5)
+#define B_AX_PCIE_IO_RCY_WDT_P_E0 BIT(4)
+#define B_AX_PCIE_IO_RCY_WDT_MODE_E0 BIT(3)
+#define B_AX_PCIE_IO_RCY_TRIG_E0 BIT(0)
+
+#define R_AX_PCIE_WDT_TIMER_E0 0x311C
+#define B_AX_PCIE_WDT_TIMER_E0_SH 0
+#define B_AX_PCIE_WDT_TIMER_E0_MSK 0xffffffffL
+
+#define R_AX_PCIE_PADDR_E0 0x3120
+#define B_AX_PCIE_PADDR_E0_SH 0
+#define B_AX_PCIE_PADDR_E0_MSK 0xffffffffL
+
+#define R_AX_PCIE_IO_RCY_S1 0x3124
+#define B_AX_PCIE_IO_RCY_RP_S1 BIT(7)
+#define B_AX_PCIE_IO_RCY_WP_S1 BIT(6)
+#define B_AX_PCIE_IO_RCY_WDT_RP_S1 BIT(5)
+#define B_AX_PCIE_IO_RCY_WDT_WP_S1 BIT(4)
+#define B_AX_PCIE_IO_RCY_WDT_MODE_S1 BIT(3)
+#define B_AX_PCIE_IO_RCY_RTRIG_S1 BIT(1)
+#define B_AX_PCIE_IO_RCY_WTRIG_S1 BIT(0)
+
+#define R_AX_PCIE_WDT_TIMER_S1 0x3128
+#define B_AX_PCIE_WDT_TIMER_S1_SH 0
+#define B_AX_PCIE_WDT_TIMER_S1_MSK 0xffffffffL
+
+#define R_AX_PCIE_PADDR_W_S1 0x312C
+#define B_AX_PCIE_PADDR_W_S1_SH 0
+#define B_AX_PCIE_PADDR_W_S1_MSK 0xffffffffL
+
+#define R_AX_PCIE_PADDR_R_S1 0x3130
+#define B_AX_PCIE_PADDR_R_S1_SH 0
+#define B_AX_PCIE_PADDR_R_S1_MSK 0xffffffffL
+
+#define R_AX_PCIE_DBG_MODE 0x31C0
+#define B_AX_PCIE_DBG_MODE_SH 16
+#define B_AX_PCIE_DBG_MODE_MSK 0x3f
+
+#define R_AX_PCIE_DBG_GPO 0x31C4
+#define B_AX_PCIE_DBG_GPO_SH 0
+#define B_AX_PCIE_DBG_GPO_MSK 0xffffffffL
+
+#define R_AX_PCIE_DBG_INFO 0x31C8
+#define B_AX_PCIE_DBG_INFO_SH 0
+#define B_AX_PCIE_DBG_INFO_MSK 0xffffffffL
+
+#define R_AX_PCIE_DBG_STATE 0x31D0
+#define B_AX_PCIE_DBG_STATE_MODE_SH 8
+#define B_AX_PCIE_DBG_STATE_MODE_MSK 0x7
+#define B_AX_PCIE_DBG_STATE_GRP_SH 4
+#define B_AX_PCIE_DBG_STATE_GRP_MSK 0x7
+#define B_AX_PCIE_DBG_STATE_MSK BIT(2)
+#define B_AX_PCIE_DBG_STATE_CLR BIT(1)
+#define B_AX_PCIE_DBG_STATE_SET BIT(0)
+
+#define R_AX_PCIE_DBG_STATE_D 0x31D4
+#define B_AX_PCIE_DBG_STATE_D3_SH 16
+#define B_AX_PCIE_DBG_STATE_D3_MSK 0x7f
+#define B_AX_PCIE_DBG_STATE_D2_SH 8
+#define B_AX_PCIE_DBG_STATE_D2_MSK 0x7f
+#define B_AX_PCIE_DBG_STATE_D1_SH 0
+#define B_AX_PCIE_DBG_STATE_D1_MSK 0x7f
+
+#define R_AX_PCIE_DBG_INFO_D 0x31D8
+#define B_AX_PCIE_DBG_INFO_D3_SH 16
+#define B_AX_PCIE_DBG_INFO_D3_MSK 0x3f
+#define B_AX_PCIE_DBG_INFO_D2_SH 8
+#define B_AX_PCIE_DBG_INFO_D2_MSK 0x3f
+#define B_AX_PCIE_DBG_INFO_D1_SH 0
+#define B_AX_PCIE_DBG_INFO_D1_MSK 0x3f
+
+#define R_AX_PCIE_MIT_TMR 0x3330
+#define B_AX_PCIE_MIT_RX_TMR_SH 4
+#define B_AX_PCIE_MIT_RX_TMR_MSK 0x3
+#define B_AX_PCIE_MIT_TX_TMR_SH 0
+#define B_AX_PCIE_MIT_TX_TMR_MSK 0x3
+
+#define R_AX_PCIE_MIT_CNT 0x3334
+#define B_AX_PCIE_RX_MIT_CNT_SH 24
+#define B_AX_PCIE_RX_MIT_CNT_MSK 0xff
+#define B_AX_PCIE_TX_MIT_CNT_SH 16
+#define B_AX_PCIE_TX_MIT_CNT_MSK 0xff
+#define B_AX_PCIE_RX_MIT_TMR_CNT_SH 8
+#define B_AX_PCIE_RX_MIT_TMR_CNT_MSK 0xff
+#define B_AX_PCIE_TX_MIT_TMR_CNT_SH 0
+#define B_AX_PCIE_TX_MIT_TMR_CNT_MSK 0xff
+
+#define R_AX_PCIE_MIT_CH_EN 0x3338
+#define B_AX_PCIE_MIT_RXP2_EN BIT(17)
+#define B_AX_PCIE_MIT_RXP1_EN BIT(16)
+#define B_AX_PCIE_MIT_TXCH12_EN BIT(12)
+#define B_AX_PCIE_MIT_TXCH11_EN BIT(11)
+#define B_AX_PCIE_MIT_TXCH10_EN BIT(10)
+#define B_AX_PCIE_MIT_TXCH9_EN BIT(9)
+#define B_AX_PCIE_MIT_TXCH8_EN BIT(8)
+#define B_AX_PCIE_MIT_TXCH7_EN BIT(7)
+#define B_AX_PCIE_MIT_TXCH6_EN BIT(6)
+#define B_AX_PCIE_MIT_TXCH5_EN BIT(5)
+#define B_AX_PCIE_MIT_TXCH4_EN BIT(4)
+#define B_AX_PCIE_MIT_TXCH3_EN BIT(3)
+#define B_AX_PCIE_MIT_TXCH2_EN BIT(2)
+#define B_AX_PCIE_MIT_TXCH1_EN BIT(1)
+#define B_AX_PCIE_MIT_TXCH0_EN BIT(0)
+
+#define R_AX_PCIE_MIT_TX_ISR 0x3340
+#define B_AX_PCIE_TX_CH12_ISR BIT(12)
+#define B_AX_PCIE_TX_CH11_ISR BIT(11)
+#define B_AX_PCIE_TX_CH10_ISR BIT(10)
+#define B_AX_PCIE_TX_CH9_ISR BIT(9)
+#define B_AX_PCIE_TX_CH8_ISR BIT(8)
+#define B_AX_PCIE_TX_CH7_ISR BIT(7)
+#define B_AX_PCIE_TX_CH6_ISR BIT(6)
+#define B_AX_PCIE_TX_CH5_ISR BIT(5)
+#define B_AX_PCIE_TX_CH4_ISR BIT(4)
+#define B_AX_PCIE_TX_CH3_ISR BIT(3)
+#define B_AX_PCIE_TX_CH2_ISR BIT(2)
+#define B_AX_PCIE_TX_CH1_ISR BIT(1)
+#define B_AX_PCIE_TX_CH0_ISR BIT(0)
+
+#define R_AX_PCIE_MIT_RX_ISR 0x3344
+#define B_AX_PCIE_RX_RXP2_ISR BIT(1)
+#define B_AX_PCIE_RX_RXP1_ISR BIT(0)
+
+#define R_AX_PCIE_MIT_TX_IMR 0x3348
+#define B_AX_PCIE_TX_CH12_IMR BIT(12)
+#define B_AX_PCIE_TX_CH11_IMR BIT(11)
+#define B_AX_PCIE_TX_CH10_IMR BIT(10)
+#define B_AX_PCIE_TX_CH9_IMR BIT(9)
+#define B_AX_PCIE_TX_CH8_IMR BIT(8)
+#define B_AX_PCIE_TX_CH7_IMR BIT(7)
+#define B_AX_PCIE_TX_CH6_IMR BIT(6)
+#define B_AX_PCIE_TX_CH5_IMR BIT(5)
+#define B_AX_PCIE_TX_CH4_IMR BIT(4)
+#define B_AX_PCIE_TX_CH3_IMR BIT(3)
+#define B_AX_PCIE_TX_CH2_IMR BIT(2)
+#define B_AX_PCIE_TX_CH1_IMR BIT(1)
+#define B_AX_PCIE_TX_CH0_IMR BIT(0)
+
+#define R_AX_PCIE_MIT_RX_IMR 0x334C
+#define B_AX_PCIE_RX_RXP2_IMR BIT(1)
+#define B_AX_PCIE_RX_RXP1_IMR BIT(0)
+
+//
+// WL_AX_Reg_PCIE.xls
+//
+
+//
+// PCIE
+//
+
+#define R_AX_PCIE_TX_ISR 0x3340
+
+#define R_AX_PCIE_RX_ISR 0x3344
+
+//
+// WL_AX_Reg_Page_SDIO.xls
+//
+
+//
+// PCIE
+//
+#define B_AX_HS1ISR_IND_INT_EN_V1 BIT(24)
+#define B_AX_HS0ISR_IND_INT_EN_V1 BIT(23)
+#define B_AX_HS1ISR_IND_INT_V1 BIT(24)
+#define B_AX_HS0ISR_IND_INT_V1 BIT(23)
+
+//
+// WL_AX_Reg_PCIE.xls
+//
+
+//
+// SDIO_Local_Reg_Spec
+//
+
+#define R_AX_SDIO_TX_CTRL 0x1000
+#define B_AX_SDIO_INT_TIMEOUT_SH 16
+#define B_AX_SDIO_INT_TIMEOUT_MSK 0xffff
+#define B_AX_IO_ERR_STATUS BIT(15)
+#define B_AX_CMD53_W_MIX BIT(14)
+#define B_AX_CMD53_TX_FORMAT BIT(13)
+#define B_AX_CMD53_R_TIMEOUT_MASK BIT(12)
+#define B_AX_CMD53_R_TIMEOUT_UNIT_SH 10
+#define B_AX_CMD53_R_TIMEOUT_UNIT_MSK 0x3
+#define B_AX_REPLY_ERRCRC_IN_DATA BIT(9)
+#define B_AX_EN_CMD53_OVERLAP BIT(8)
+#define B_AX_REPLY_ERR_IN_R5 BIT(7)
+#define B_AX_R18A_EN BIT(6)
+#define B_AX_SDIO_CMD_FORCE_VLD BIT(5)
+#define B_AX_INIT_CMD_EN BIT(4)
+#define B_AX_RXINT_READ_MASK_DIS BIT(3)
+#define B_AX_EN_RXDMA_MASK_INT BIT(2)
+#define B_AX_EN_MASK_TIMER BIT(1)
+#define B_AX_CMD_ERR_STOP_INT_EN BIT(0)
+
+#define R_AX_SDIO_CTRL 0x1004
+#define B_AX_SDIO_DRV_TYPE_D_SH 28
+#define B_AX_SDIO_DRV_TYPE_D_MSK 0xf
+#define B_AX_SDIO_DRV_TYPE_C_SH 24
+#define B_AX_SDIO_DRV_TYPE_C_MSK 0xf
+#define B_AX_SDIO_DRV_TYPE_B_SH 20
+#define B_AX_SDIO_DRV_TYPE_B_MSK 0xf
+#define B_AX_SDIO_DRV_TYPE_A_SH 16
+#define B_AX_SDIO_DRV_TYPE_A_MSK 0xf
+#define B_AX_SIG_OUT_PH BIT(8)
+#define B_AX_CMD11_SEQ_END_DELAY_SH 4
+#define B_AX_CMD11_SEQ_END_DELAY_MSK 0xf
+#define B_AX_CMD11_SEQ_SAMPLE_INTERVAL_SH 1
+#define B_AX_CMD11_SEQ_SAMPLE_INTERVAL_MSK 0x7
+#define B_AX_CMD11_SEQ_EN BIT(0)
+
+#define R_AX_SDIO_MONITOR 0x1008
+#define B_AX_SDIO_INT_START_SH 0
+#define B_AX_SDIO_INT_START_MSK 0xffffffffL
+
+#define R_AX_SDIO_MONITOR_2 0x100C
+#define B_AX_CMD53_WT_EN BIT(23)
+#define B_AX_SDIO_CLK_MONITOR_SH 21
+#define B_AX_SDIO_CLK_MONITOR_MSK 0x3
+#define B_AX_SDIO_CLK_CNT_SH 0
+#define B_AX_SDIO_CLK_CNT_MSK 0x1fffff
+
+#define R_AX_SDIO_CTRL_2 0x1010
+#define B_AX_SDIO_CLK_SMT BIT(1)
+#define B_AX_SDIO_DATA_SMT BIT(0)
+
+#define R_AX_SDIO_MONITOR_3 0x1014
+#define B_AX_SDIO_USER_DEF_SH 0
+#define B_AX_SDIO_USER_DEF_MSK 0xffffffffL
+
+#define R_AX_SDIO_LOCAL_REG 0x1018
+
+#define R_AX_SDIO_HTSFR_INFO 0x1030
+#define B_AX_HTSFR0_SH 0
+#define B_AX_HTSFR0_MSK 0xffff
+
+#define R_AX_SDIO_INDIRECT_ADDR 0x1040
+#define B_AX_INDIRECT_RDY BIT(31)
+#define B_AX_INDIRECT_ADDR_SH 0
+#define B_AX_INDIRECT_ADDR_MSK 0x7fffffffL
+
+#define R_AX_SDIO_INDIRECT_DATA 0x1044
+#define B_AX_INDIRECT_DATA_SH 0
+#define B_AX_INDIRECT_DATA_MSK 0xffffffffL
+
+#define R_AX_SDIO_INDIRECT_CTRL 0x1048
+#define B_AX_INDIRECT_REG_R BIT(3)
+#define B_AX_INDIRECT_REG_W BIT(2)
+#define B_AX_INDIRECT_REG_SIZE_SH 0
+#define B_AX_INDIRECT_REG_SIZE_MSK 0x3
+
+#define R_AX_SDIO_TRX_STAT 0x1070
+#define B_AX_RX_DMA_WRAP_STAT_SH 12
+#define B_AX_RX_DMA_WRAP_STAT_MSK 0xf
+#define B_AX_RX_DATA_STAGE_STAT_SH 8
+#define B_AX_RX_DATA_STAGE_STAT_MSK 0xf
+#define B_AX_TX_DMA_WRAP_STAT_SH 4
+#define B_AX_TX_DMA_WRAP_STAT_MSK 0xf
+#define B_AX_TX_DATA_STAGE_STAT_SH 0
+#define B_AX_TX_DATA_STAGE_STAT_MSK 0xf
+
+#define R_AX_SDIO_HRPWM1 0x1080
+#define B_AX_HRPWM_SH 16
+#define B_AX_HRPWM_MSK 0xffff
+
+#define R_AX_SDIO_BUS_CTRL 0x1084
+#define B_AX_R_CCCR_EHS BIT(22)
+#define B_AX_SPI_PHASE BIT(21)
+#define B_AX_INTR_CTRL BIT(20)
+#define B_AX_SDIO_VOLTAGE BIT(19)
+#define B_AX_BYPASS_INIT BIT(18)
+#define B_AX_HCI_RESUME_RDY BIT(17)
+#define B_AX_HCI_SUS_REQ BIT(16)
+#define B_AX_CMD53_RDATA_EARLY BIT(14)
+#define B_AX_HISR_W_CLR_EN BIT(13)
+#define B_AX_INT_MASK_DIS BIT(12)
+#define B_AX_PAD_CLK_XHGE_EN BIT(11)
+#define B_AX_INTER_CLK_EN BIT(10)
+#define B_AX_EN_RPT_TXCRC BIT(9)
+#define B_AX_DIS_RXDMA_STS BIT(8)
+
+#define R_AX_SDIO_RESPONSE_TIMER 0x1088
+#define B_AX_SDIO_CMD_CRC_SH 16
+#define B_AX_SDIO_CMD_CRC_MSK 0xff
+#define B_AX_CMDIN_2RESP_TIMER_SH 0
+#define B_AX_CMDIN_2RESP_TIMER_MSK 0xffff
+
+#define R_AX_SDIO_HSISR 0x1090
+#define B_AX_HISR_MASK BIT(8)
+#define B_AX_DRV_WLAN_INT_CLR BIT(1)
+#define B_AX_DRV_WLAN_INT BIT(0)
+
+#define R_AX_SDIO_EXTEND_RBLOK_GAP 0x1094
+#define B_AX_EXTEND_RBLOCK_GAP_SH 0
+#define B_AX_EXTEND_RBLOCK_GAP_MSK 0x3f
+
+#define R_AX_SDIO_DIOERR_RPT 0x10C0
+#define B_AX_DATA_CRC_ERR_CNT_SH 24
+#define B_AX_DATA_CRC_ERR_CNT_MSK 0xff
+#define B_AX_CMD_CRC_ERR_CNT_SH 16
+#define B_AX_CMD_CRC_ERR_CNT_MSK 0xff
+#define B_AX_SDIO_PAGE_ERR BIT(0)
+
+#define R_AX_SDIO_CMD_ERR_CONTENT_L 0x10C4
+#define B_AX_SDIO_CMD_ERR_CONTENT_L_SH 0
+#define B_AX_SDIO_CMD_ERR_CONTENT_L_MSK 0xffffffffL
+
+#define R_AX_SDIO_CMD_ERR_CONTENT 0x10C8
+#define B_AX_SDIO_DATA_CRC_SH 16
+#define B_AX_SDIO_DATA_CRC_MSK 0xffff
+#define B_AX_FN1_WDATA_TO_FLG BIT(15)
+#define B_AX_FN1_WDATA_LEN_SHORT_FLG BIT(14)
+#define B_AX_D3_CRC_ERR BIT(12)
+#define B_AX_D2_CRC_ERR BIT(11)
+#define B_AX_D1_CRC_ERR BIT(10)
+#define B_AX_D0_CRC_ERR BIT(9)
+#define B_AX_CMD_CRC_ERR BIT(8)
+#define B_AX_SDIO_CMD_ERR_CONTENT_H_SH 0
+#define B_AX_SDIO_CMD_ERR_CONTENT_H_MSK 0xff
+
+#define R_AX_SDIO_TRANS_FIFO_STATUS 0x10CC
+#define B_AX_TRANS_FIFO_UNDERFLOW BIT(1)
+#define B_AX_TRANS_FIFO_OVERFLOW BIT(0)
+
+#define R_AX_SDIO_HIMR 0x1100
+#define B_AX_BT_INT_EN BIT(24)
+#define B_AX_HS0ISR_IND_EN BIT(16)
+#define B_AX_HC10ISR_IND_EN BIT(9)
+#define B_AX_HC00ISR_IND_EN BIT(8)
+#define B_AX_HD1ISR_IND_EN BIT(3)
+#define B_AX_HD0ISR_IND_EN BIT(2)
+#define B_AX_SDIO_AVAL_INT_EN BIT(1)
+#define B_AX_RX_REQUEST_INT_EN BIT(0)
+
+#define R_AX_SDIO_HISR 0x1104
+#define B_AX_BT_INT BIT(24)
+#define B_AX_HS0ISR_IND BIT(16)
+#define B_AX_HC10ISR_IND BIT(9)
+#define B_AX_HC00ISR_IND BIT(8)
+#define B_AX_HD1ISR_IND BIT(3)
+#define B_AX_HD0ISR_IND BIT(2)
+#define B_AX_SDIO_AVAL_INT BIT(1)
+#define B_AX_RX_REQUEST_INT BIT(0)
+
+#define R_AX_SDIO_RX_REQ_LEN 0x1108
+#define B_AX_RX_REQ_LEN_SH 0
+#define B_AX_RX_REQ_LEN_MSK 0x3ffff
+
+#define R_AX_SDIO_AVAL_INTRPT_STAT 0x110C
+#define B_AX_SDIO_ACH11_INTRPT_STAT BIT(11)
+#define B_AX_SDIO_ACH10_INTRPT_STAT BIT(10)
+#define B_AX_SDIO_ACH9_INTRPT_STAT BIT(9)
+#define B_AX_SDIO_ACH8_INTRPT_STAT BIT(8)
+#define B_AX_SDIO_ACH7_INTRPT_STAT BIT(7)
+#define B_AX_SDIO_ACH6_INTRPT_STAT BIT(6)
+#define B_AX_SDIO_ACH5_INTRPT_STAT BIT(5)
+#define B_AX_SDIO_ACH4_INTRPT_STAT BIT(4)
+#define B_AX_SDIO_ACH3_INTRPT_STAT BIT(3)
+#define B_AX_SDIO_ACH2_INTRPT_STAT BIT(2)
+#define B_AX_SDIO_ACH1_INTRPT_STAT BIT(1)
+#define B_AX_SDIO_ACH0_INTRPT_STAT BIT(0)
+
+#define R_AX_SDIO_TXPG_WP 0x1110
+#define B_AX_SDIO_ACH12_AVAL_PG_SH 16
+#define B_AX_SDIO_ACH12_AVAL_PG_MSK 0x1fff
+#define B_AX_SDIO_WP_AVAL_PG_SH 0
+#define B_AX_SDIO_WP_AVAL_PG_MSK 0x1fff
+
+#define R_AX_SDIO_TXPG_0 0x1114
+#define B_AX_SDIO_ACH1_USE_PG_SH 16
+#define B_AX_SDIO_ACH1_USE_PG_MSK 0x1fff
+#define B_AX_SDIO_ACH0_USE_PG_SH 0
+#define B_AX_SDIO_ACH0_USE_PG_MSK 0x1fff
+
+#define R_AX_SDIO_TXPG_1 0x1118
+#define B_AX_SDIO_ACH3_USE_PG_SH 16
+#define B_AX_SDIO_ACH3_USE_PG_MSK 0x1fff
+#define B_AX_SDIO_ACH2_USE_PG_SH 0
+#define B_AX_SDIO_ACH2_USE_PG_MSK 0x1fff
+
+#define R_AX_SDIO_TXPG_2 0x111C
+#define B_AX_SDIO_ACH5_USE_PG_SH 16
+#define B_AX_SDIO_ACH5_USE_PG_MSK 0x1fff
+#define B_AX_SDIO_ACH4_USE_PG_SH 0
+#define B_AX_SDIO_ACH4_USE_PG_MSK 0x1fff
+
+#define R_AX_SDIO_TXPG_3 0x1120
+#define B_AX_SDIO_ACH7_USE_PG_SH 16
+#define B_AX_SDIO_ACH7_USE_PG_MSK 0x1fff
+#define B_AX_SDIO_ACH6_USE_PG_SH 0
+#define B_AX_SDIO_ACH6_USE_PG_MSK 0x1fff
+
+#define R_AX_SDIO_TXPG_4 0x1124
+#define B_AX_SDIO_ACH9_USE_PG_SH 16
+#define B_AX_SDIO_ACH9_USE_PG_MSK 0x1fff
+#define B_AX_SDIO_ACH8_USE_PG_SH 0
+#define B_AX_SDIO_ACH8_USE_PG_MSK 0x1fff
+
+#define R_AX_SDIO_TXPG_5 0x1128
+#define B_AX_SDIO_ACH11_USE_PG_SH 16
+#define B_AX_SDIO_ACH11_USE_PG_MSK 0x1fff
+#define B_AX_SDIO_ACH10_USE_PG_SH 0
+#define B_AX_SDIO_ACH10_USE_PG_MSK 0x1fff
+
+//
+// WL_AX_Reg_Page_SDIO.xls
+//
+
+//
+// SDIO_Local_Reg_Spec
+//
+#define B_AX_TRANS_FIFO_UNDERFLOW_B BIT(1)
+#define B_AX_TRANS_FIFO_OVERFLOW_B BIT(0)
+
+//
+// WL_AX_Reg_Page_SDIO.xls
+//
+
+//
+// SDIO_Local_Reg_Spec
+//
+
+#define R_AX_SDIO_TX_CTRL_V1 0x4000
+
+#define R_AX_SDIO_CTRL_V1 0x4004
+
+#define R_AX_SDIO_MONITOR_V1 0x4008
+#define B_AX_TSF_FREERUN_CNT_REG_SH 0
+#define B_AX_TSF_FREERUN_CNT_REG_MSK 0xffffff
+
+#define R_AX_SDIO_MONITOR_2_V1 0x400C
+
+#define R_AX_SDIO_CTRL_2_V1 0x4010
+
+#define R_AX_SDIO_MONITOR_3_V1 0x4014
+#define B_AX_MAC_THR_SH 0
+#define B_AX_MAC_THR_MSK 0xffffffffL
+
+#define R_AX_SDIO_LOCAL_REG_V1 0x4018
+#define B_AX_RX_LEN_UP_MODE_SH 6
+#define B_AX_RX_LEN_UP_MODE_MSK 0x3
+#define B_AX_BYPASS_RX_INT BIT(5)
+#define B_AX__MAC_IS_ACTIVE BIT(4)
+#define B_AX_SDIO_IOREG_RST BIT(3)
+#define B_AX_DISABLE_0X800 BIT(2)
+#define B_AX_EN_CMD53_RX_MIX_MODE BIT(1)
+#define B_AX_EN_RX_LEN_CMD_OK BIT(0)
+#define B_AX_CMD11_TIMEOUT_THRESHOLD_SH 0
+#define B_AX_CMD11_TIMEOUT_THRESHOLD_MSK 0xffff
+
+#define R_AX_SDIO_HTSFR_INFO_V1 0x4030
+#define B_AX_HTSFT2_SH 16
+#define B_AX_HTSFT2_MSK 0xffff
+#define B_AX_HTSFT1_SH 0
+#define B_AX_HTSFT1_MSK 0xffff
+
+#define R_AX_SDIO_TX_IOREG_INFO 0x4034
+#define B_AX_IOREG_W_BUSY_EN BIT(2)
+#define B_AX_TX_TRIGGER_DELAY BIT(1)
+#define B_AX_HCPWM2_SDIO_SYNC_SH 0
+#define B_AX_HCPWM2_SDIO_SYNC_MSK 0xffff
+
+#define R_AX_SDIO_INDIRECT_ADDR_V1 0x4040
+
+#define R_AX_SDIO_INDIRECT_DATA_V1 0x4044
+
+#define R_AX_SDIO_INDIRECT_CTRL_V1 0x4048
+
+#define R_AX_SDIO_TRX_STAT_V1 0x4070
+#define B_AX_TX_DMA_WRAP_STAT_V1_SH 12
+#define B_AX_TX_DMA_WRAP_STAT_V1_MSK 0x7
+#define B_AX_TX_DATA_STAGE_STAT_V1_SH 8
+#define B_AX_TX_DATA_STAGE_STAT_V1_MSK 0xf
+#define B_AX_RX_DMA_WRAP_STAT_V1_SH 4
+#define B_AX_RX_DMA_WRAP_STAT_V1_MSK 0xf
+#define B_AX_RX_DATA_STAGE_STAT_V1_SH 0
+#define B_AX_RX_DATA_STAGE_STAT_V1_MSK 0xf
+
+#define R_AX_SDIO_HRPWM1_V1 0x4080
+
+#define R_AX_SDIO_BUS_CTRL_V1 0x4084
+#define B_AX_EE_SPI_CLK_OPTION BIT(21)
+#define B_AX_FN1_CRC16_SYNC_EN BIT(15)
+#define B_AX_HPS_CLKR_SH 0
+#define B_AX_HPS_CLKR_MSK 0xff
+
+#define R_AX_SDIO_RESPONSE_TIMER_V1 0x4088
+
+#define R_AX_SDIO_HSISR_V1 0x4090
+#define B_AX_SDIO_RESP_FLAG_EN_SH 24
+#define B_AX_SDIO_RESP_FLAG_EN_MSK 0xff
+#define B_AX_SDIO_RESP_FLAG_SH 16
+#define B_AX_SDIO_RESP_FLAG_MSK 0xff
+
+#define R_AX_SDIO_EXTEND_RBLOK_GAP_V1 0x4094
+
+#define R_AX_SDIO_DIOERR_RPT_V1 0x40C0
+
+#define R_AX_SDIO_CMD_ERR_CONTENT_L_V1 0x40C4
+
+#define R_AX_SDIO_CMD_ERR_CONTENT_V1 0x40C8
+
+#define R_AX_SDIO_TRANS_FIFO_STATUS_V1 0x40CC
+#define B_AX_SD_DBG_SEL_SH 8
+#define B_AX_SD_DBG_SEL_MSK 0xff
+#define B_AX_RXDMA_READ_PTR_CLR BIT(7)
+#define B_AX_RXDMA_WRITE_PTR_CLR BIT(6)
+#define B_AX_TXDMA_READ_PTR_CLR BIT(5)
+#define B_AX_TXDMA_WRITE_PTR_CLR BIT(4)
+#define B_AX__RXDMA_FIFO_UNDERFLOW BIT(3)
+#define B_AX_RXDMA_FIFO_OVERFLOW BIT(2)
+#define B_AX_TXDMA_FIFO_UNDERFLOW BIT(1)
+#define B_AX_TXDMA_FIFO_OVERFLOW BIT(0)
+
+#define R_AX_SDIO_HIMR_V1 0x4100
+#define B_AX_RXDMA_FIFO_UNDERFLOW_EN BIT(29)
+#define B_AX_TXDMA_FIFO_OVERFLOW_EN BIT(28)
+
+#define R_AX_SDIO_HISR_V1 0x4104
+#define B_AX_RXDMA_FIFO_UNDERFLOW_INT BIT(29)
+#define B_AX_TXDMA_FIFO_OVERFLOW_INT BIT(28)
+
+#define R_AX_SDIO_RX_REQ_LEN_V1 0x4108
+
+#define R_AX_SDIO_AVAL_INTRPT_STAT_V1 0x410C
+
+#define R_AX_SDIO_TXPG_WP_V1 0x4110
+
+#define R_AX_SDIO_TXPG_0_V1 0x4114
+
+#define R_AX_SDIO_TXPG_1_V1 0x4118
+
+#define R_AX_SDIO_TXPG_2_V1 0x411C
+
+#define R_AX_SDIO_TXPG_3_V1 0x4120
+
+#define R_AX_SDIO_TXPG_4_V1 0x4124
+
+#define R_AX_SDIO_TXPG_5_V1 0x4128
+
+#define R_AX_BT_IINT 0x4210
+#define B_AX_BT_INTRD_AND_ENINTRD BIT(24)
+
+#define R_AX_BT_ENINTRD 0x4214
+#define B_AX_BT_ENINTRD BIT(0)
+
+#define R_AX_BTSTATE_DBG_BT2SDIO 0x4230
+#define B_AX_BTSTATE_DBG_BT2SDIO_SH 0
+#define B_AX_BTSTATE_DBG_BT2SDIO_MSK 0xffffffffL
+
+#define R_AX_BT_SRAM 0x4240
+#define B_AX_RXPKT_REMAIN_CNT_SH 16
+#define B_AX_RXPKT_REMAIN_CNT_MSK 0xffff
+#define B_AX_SRAM_R_UNDERFLOW BIT(13)
+#define B_AX_SRAM_W_OVERERFLOW BIT(12)
+#define B_AX_RXFIFO_READY_SH 10
+#define B_AX_RXFIFO_READY_MSK 0x3
+#define B_AX_TXFIFO_EMPTY_SH 8
+#define B_AX_TXFIFO_EMPTY_MSK 0x3
+#define B_AX_BT_WAKEUP BIT(0)
+
+#define R_AX_BT_SDIO_HEADER 0x4244
+#define B_AX_SDIO_HEADER_SH 0
+#define B_AX_SDIO_HEADER_MSK 0xffffffffL
+
+#define R_AX_BT_ENINT_TXDROP 0x4248
+#define B_AX_BT_ENINT_TXDROP BIT(25)
+#define B_AX_BT_ENINT_TXDROP_LEISO BIT(24)
+#define B_AX_SDIO_FN2_SB_INT_POL BIT(16)
+#define B_AX_TXPKT_REMAIN_CNT_SH 0
+#define B_AX_TXPKT_REMAIN_CNT_MSK 0xffff
+
+#define R_AX_BT_EMIT_TXDROP 0x424C
+#define B_AX_SDIO_FN2_LEISO_EN BIT(8)
+#define B_AX_BT_ENINTANDINT_TXDROP BIT(1)
+#define B_AX_BT_ENINTANDINT_TXDROP_LEISO BIT(0)
+
+#define R_AX_BT_SDIO_FN2_CLK 0x4270
+#define B_AX_FN2_RXCRC_BAD_EVT_DIS BIT(16)
+#define B_AX_FN2_TXCRC_ERR_NO_DELAY BIT(10)
+#define B_AX_FN2_TXCRC_BAD_EVT_DIS BIT(9)
+#define B_AX_FN2_TXCRC_EN BIT(8)
+#define B_AX_NOT_FN2_GCLK_EN BIT(1)
+#define B_AX_SDIO_FN2_GCLK_EN BIT(0)
+
+#define R_AX_FN2_CRC_ERR 0x4274
+#define B_AX_FN2_LAT_CMD_REG_15_0_SH 16
+#define B_AX_FN2_LAT_CMD_REG_15_0_MSK 0xffff
+#define B_AX_FN2_DAT_CRC_ERR_CNT_SH 8
+#define B_AX_FN2_DAT_CRC_ERR_CNT_MSK 0xf
+#define B_AX_FN2_CMD_CRC_ERR_CNT_SH 0
+#define B_AX_FN2_CMD_CRC_ERR_CNT_MSK 0xf
+
+#define R_AX_FN2_LAT_CMD 0x4278
+#define B_AX_FN2_LESS_WDATA_FLG BIT(30)
+#define B_AX_FN2_WDATA_TO_FLG BIT(29)
+#define B_AX_FN2_LAT_CRC_ERROR_SH 24
+#define B_AX_FN2_LAT_CRC_ERROR_MSK 0x1f
+#define B_AX_FN2_LAT_CMD_REG_39_16_SH 0
+#define B_AX_FN2_LAT_CMD_REG_39_16_MSK 0xffffff
+
+#define R_AX_FN2_LAT_DATA_CRC 0x427C
+#define B_AX_FN2_LAT_DATA_CRC_SH 0
+#define B_AX_FN2_LAT_DATA_CRC_MSK 0xffff
+
+#define R_AX_SDIO_CCCR_000 0x4300
+#define B_AX_R_CCCR_IOR2 BIT(26)
+#define B_AX_R_CCCR_IOR1 BIT(25)
+#define B_AX_CCCR_IOE2 BIT(18)
+#define B_AX_CCCR_IOE1 BIT(17)
+#define B_AX_EE_SD_REV_SH 8
+#define B_AX_EE_SD_REV_MSK 0xf
+#define B_AX_EE_SDIO_REV_SH 4
+#define B_AX_EE_SDIO_REV_MSK 0xf
+#define B_AX_EE_CCCR_REV_SH 0
+#define B_AX_EE_CCCR_REV_MSK 0xf
+
+#define R_AX_SDIO_CCCR_004 0x4304
+#define B_AX_CCCR_CD_DIS BIT(31)
+#define B_AX_EE_CCCR_SCSI BIT(30)
+#define B_AX_CCCR_ECSI BIT(29)
+#define B_AX_CCCR_BUS_WIDTH_SH 24
+#define B_AX_CCCR_BUS_WIDTH_MSK 0x3
+#define B_AX_CCCR_RES BIT(19)
+#define B_AX_CCCR_AS_SH 16
+#define B_AX_CCCR_AS_MSK 0x7
+#define B_AX_R_CCCR_INT2 BIT(10)
+#define B_AX_R_CCCR_INT1 BIT(9)
+#define B_AX_CCCR_IEN2 BIT(2)
+#define B_AX_CCCR_IEN1 BIT(1)
+#define B_AX_CCCR_IENM BIT(0)
+
+#define R_AX_SDIO_CCCR_008 0x4308
+#define B_AX_FN0_CIS_PTR_RO_SH 8
+#define B_AX_FN0_CIS_PTR_RO_MSK 0xffffff
+#define B_AX_CCCR_E4MI BIT(5)
+
+#define R_AX_SDIO_CCCR_00C 0x430C
+
+#define R_AX_SDIO_CCCR_010 0x4310
+#define B_AX_CCCR_BSS_SH 25
+#define B_AX_CCCR_BSS_MSK 0x7
+#define B_AX_CCCR_EMPC BIT(17)
+#define B_AX_EE_CCCR_SMPC BIT(16)
+#define B_AX_CCCR_FN0_BLK_SIZE_SH 0
+#define B_AX_CCCR_FN0_BLK_SIZE_MSK 0xffff
+
+#define R_AX_SDIO_CCCR_014 0x4314
+#define B_AX_CCCR_EAI BIT(17)
+#define B_AX_EE_SAI BIT(16)
+#define B_AX_CCCR_DTS_SH 12
+#define B_AX_CCCR_DTS_MSK 0x3
+#define B_AX_EE_CCCR_SDTD BIT(10)
+#define B_AX_EE_CCCR_SDTC BIT(9)
+#define B_AX_EE_CCCR_SDTA BIT(8)
+#define B_AX_EE_SDDR50 BIT(2)
+#define B_AX_EE_SSDR104 BIT(1)
+#define B_AX_EE_SSDR50 BIT(0)
+
+#define R_AX_SDIO_FBR1_100 0x4400
+#define B_AX_EE_FN1_PS3_SH 20
+#define B_AX_EE_FN1_PS3_MSK 0xf
+#define B_AX_FN1_EPS BIT(17)
+#define B_AX_EE_FN1_SPS BIT(16)
+#define B_AX_SDIO_WIFI_RO_SH 0
+#define B_AX_SDIO_WIFI_RO_MSK 0xff
+
+#define R_AX_SDIO_FBR1_104 0x4404
+
+#define R_AX_SDIO_FBR1_108 0x4408
+#define B_AX_FN1_CIS_PTR_RO_SH 8
+#define B_AX_FN1_CIS_PTR_RO_MSK 0xffffff
+
+#define R_AX_SDIO_FBR1_110 0x4410
+#define B_AX_CCCR_FN1_BLK_SIZE_SH 0
+#define B_AX_CCCR_FN1_BLK_SIZE_MSK 0xffff
+
+#define R_AX_SDIO_FBR2_200 0x4500
+#define B_AX_EE_FN1_PS3_BT_SH 12
+#define B_AX_EE_FN1_PS3_BT_MSK 0xf
+#define B_AX_SDIO_BT_RO_SH 0
+#define B_AX_SDIO_BT_RO_MSK 0xff
+
+#define R_AX_SDIO_FBR1_204 0x4504
+
+#define R_AX_SDIO_FBR1_208 0x4508
+#define B_AX_FN2_CIS_PTR_RO_SH 8
+#define B_AX_FN2_CIS_PTR_RO_MSK 0xffffff
+
+#define R_AX_SDIO_FBR1_210 0x4510
+#define B_AX_CCCR_FN2_BLK_SIZE_SH 0
+#define B_AX_CCCR_FN2_BLK_SIZE_MSK 0xffff
+
+#define R_AX_SDIO_FN0_CIS_000 0x4600
+#define B_AX_FN0_CIS_3_SH 24
+#define B_AX_FN0_CIS_3_MSK 0xff
+#define B_AX_FN0_CIS_2_SH 16
+#define B_AX_FN0_CIS_2_MSK 0xff
+#define B_AX_FN0_CIS_1_SH 8
+#define B_AX_FN0_CIS_1_MSK 0xff
+#define B_AX_FN0_CIS_0_SH 0
+#define B_AX_FN0_CIS_0_MSK 0xff
+
+#define R_AX_SDIO_FN0_CIS_004 0x4604
+#define B_AX_FN0_CIS_7_SH 24
+#define B_AX_FN0_CIS_7_MSK 0xff
+#define B_AX_FN0_CIS_6_SH 16
+#define B_AX_FN0_CIS_6_MSK 0xff
+#define B_AX_FN0_CIS_5_SH 8
+#define B_AX_FN0_CIS_5_MSK 0xff
+#define B_AX_FN0_CIS_4_SH 0
+#define B_AX_FN0_CIS_4_MSK 0xff
+
+#define R_AX_SDIO_FN0_CIS_008 0x4608
+#define B_AX_FN0_CIS_11_SH 24
+#define B_AX_FN0_CIS_11_MSK 0xff
+#define B_AX_FN0_CIS_10_SH 16
+#define B_AX_FN0_CIS_10_MSK 0xff
+#define B_AX_FN0_CIS_9_SH 8
+#define B_AX_FN0_CIS_9_MSK 0xff
+#define B_AX_FN0_CIS_8_SH 0
+#define B_AX_FN0_CIS_8_MSK 0xff
+
+#define R_AX_SDIO_FN0_CIS_00C 0x460C
+#define B_AX_FN0_CIS_15_SH 24
+#define B_AX_FN0_CIS_15_MSK 0xff
+#define B_AX_FN0_CIS_14_SH 16
+#define B_AX_FN0_CIS_14_MSK 0xff
+#define B_AX_FN0_CIS_13_SH 8
+#define B_AX_FN0_CIS_13_MSK 0xff
+#define B_AX_FN0_CIS_12_SH 0
+#define B_AX_FN0_CIS_12_MSK 0xff
+
+#define R_AX_SDIO_FN0_CIS_010 0x4610
+#define B_AX_FN0_CIS_END_FLAG_SH 0
+#define B_AX_FN0_CIS_END_FLAG_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_100 0x4700
+#define B_AX_FN1_CIS_3_SH 24
+#define B_AX_FN1_CIS_3_MSK 0xff
+#define B_AX_FN1_CIS_2_SH 16
+#define B_AX_FN1_CIS_2_MSK 0xff
+#define B_AX_FN1_CIS_1_SH 8
+#define B_AX_FN1_CIS_1_MSK 0xff
+#define B_AX_FN1_CIS_0_SH 0
+#define B_AX_FN1_CIS_0_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_104 0x4704
+#define B_AX_FN1_CIS_7_SH 24
+#define B_AX_FN1_CIS_7_MSK 0xff
+#define B_AX_FN1_CIS_6_SH 16
+#define B_AX_FN1_CIS_6_MSK 0xff
+#define B_AX_FN1_CIS_5_SH 8
+#define B_AX_FN1_CIS_5_MSK 0xff
+#define B_AX_FN1_CIS_4_SH 0
+#define B_AX_FN1_CIS_4_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_108 0x4708
+#define B_AX_FN1_CIS_11_SH 24
+#define B_AX_FN1_CIS_11_MSK 0xff
+#define B_AX_FN1_CIS_10_SH 16
+#define B_AX_FN1_CIS_10_MSK 0xff
+#define B_AX_FN1_CIS_9_SH 8
+#define B_AX_FN1_CIS_9_MSK 0xff
+#define B_AX_FN1_CIS_8_SH 0
+#define B_AX_FN1_CIS_8_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_10C 0x470C
+#define B_AX_FN1_CIS_15_SH 24
+#define B_AX_FN1_CIS_15_MSK 0xff
+#define B_AX_FN1_CIS_14_SH 16
+#define B_AX_FN1_CIS_14_MSK 0xff
+#define B_AX_FN1_CIS_13_SH 8
+#define B_AX_FN1_CIS_13_MSK 0xff
+#define B_AX_FN1_CIS_12_SH 0
+#define B_AX_FN1_CIS_12_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_110 0x4710
+#define B_AX_FN1_CIS_19_SH 24
+#define B_AX_FN1_CIS_19_MSK 0xff
+#define B_AX_FN1_CIS_18_SH 16
+#define B_AX_FN1_CIS_18_MSK 0xff
+#define B_AX_FN1_CIS_17_SH 8
+#define B_AX_FN1_CIS_17_MSK 0xff
+#define B_AX_FN1_CIS_16_SH 0
+#define B_AX_FN1_CIS_16_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_114 0x4714
+#define B_AX_FN1_CIS_23_SH 24
+#define B_AX_FN1_CIS_23_MSK 0xff
+#define B_AX_FN1_CIS_22_SH 16
+#define B_AX_FN1_CIS_22_MSK 0xff
+#define B_AX_FN1_CIS_21_SH 8
+#define B_AX_FN1_CIS_21_MSK 0xff
+#define B_AX_FN1_CIS_20_SH 0
+#define B_AX_FN1_CIS_20_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_118 0x4718
+#define B_AX_FN1_CIS_27_SH 24
+#define B_AX_FN1_CIS_27_MSK 0xff
+#define B_AX_FN1_CIS_26_SH 16
+#define B_AX_FN1_CIS_26_MSK 0xff
+#define B_AX_FN1_CIS_25_SH 8
+#define B_AX_FN1_CIS_25_MSK 0xff
+#define B_AX_FN1_CIS_24_SH 0
+#define B_AX_FN1_CIS_24_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_11C 0x471C
+#define B_AX_FN1_CIS_31_SH 24
+#define B_AX_FN1_CIS_31_MSK 0xff
+#define B_AX_FN1_CIS_30_SH 16
+#define B_AX_FN1_CIS_30_MSK 0xff
+#define B_AX_FN1_CIS_29_SH 8
+#define B_AX_FN1_CIS_29_MSK 0xff
+#define B_AX_FN1_CIS_28_SH 0
+#define B_AX_FN1_CIS_28_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_120 0x4720
+#define B_AX_FN1_CIS_35_SH 24
+#define B_AX_FN1_CIS_35_MSK 0xff
+#define B_AX_FN1_CIS_34_SH 16
+#define B_AX_FN1_CIS_34_MSK 0xff
+#define B_AX_FN1_CIS_33_SH 8
+#define B_AX_FN1_CIS_33_MSK 0xff
+#define B_AX_FN1_CIS_32_SH 0
+#define B_AX_FN1_CIS_32_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_124 0x4724
+#define B_AX_FN1_CIS_39_SH 24
+#define B_AX_FN1_CIS_39_MSK 0xff
+#define B_AX_FN1_CIS_38_SH 16
+#define B_AX_FN1_CIS_38_MSK 0xff
+#define B_AX_FN1_CIS_37_SH 8
+#define B_AX_FN1_CIS_37_MSK 0xff
+#define B_AX_FN1_CIS_36_SH 0
+#define B_AX_FN1_CIS_36_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_128 0x4728
+#define B_AX_FN1_CIS_43_SH 24
+#define B_AX_FN1_CIS_43_MSK 0xff
+#define B_AX_FN1_CIS_42_SH 16
+#define B_AX_FN1_CIS_42_MSK 0xff
+#define B_AX_FN1_CIS_41_SH 8
+#define B_AX_FN1_CIS_41_MSK 0xff
+#define B_AX_FN1_CIS_40_SH 0
+#define B_AX_FN1_CIS_40_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_12C 0x472C
+#define B_AX_FN1_CIS_47_SH 24
+#define B_AX_FN1_CIS_47_MSK 0xff
+#define B_AX_FN1_CIS_46_SH 16
+#define B_AX_FN1_CIS_46_MSK 0xff
+#define B_AX_FN1_CIS_45_SH 8
+#define B_AX_FN1_CIS_45_MSK 0xff
+#define B_AX_FN1_CIS_44_SH 0
+#define B_AX_FN1_CIS_44_MSK 0xff
+
+#define R_AX_SDIO_FN1_CIS_130 0x4730
+#define B_AX_FN1_CIS_END_FLAG_SH 0
+#define B_AX_FN1_CIS_END_FLAG_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_200 0x4800
+#define B_AX_FN2_CIS_3_SH 24
+#define B_AX_FN2_CIS_3_MSK 0xff
+#define B_AX_FN2_CIS_2_SH 16
+#define B_AX_FN2_CIS_2_MSK 0xff
+#define B_AX_FN2_CIS_1_SH 8
+#define B_AX_FN2_CIS_1_MSK 0xff
+#define B_AX_FN2_CIS_0_SH 0
+#define B_AX_FN2_CIS_0_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_204 0x4804
+#define B_AX_FN2_CIS_7_SH 24
+#define B_AX_FN2_CIS_7_MSK 0xff
+#define B_AX_FN2_CIS_6_SH 16
+#define B_AX_FN2_CIS_6_MSK 0xff
+#define B_AX_FN2_CIS_5_SH 8
+#define B_AX_FN2_CIS_5_MSK 0xff
+#define B_AX_FN2_CIS_4_SH 0
+#define B_AX_FN2_CIS_4_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_208 0x4808
+#define B_AX_FN2_CIS_11_SH 24
+#define B_AX_FN2_CIS_11_MSK 0xff
+#define B_AX_FN2_CIS_10_SH 16
+#define B_AX_FN2_CIS_10_MSK 0xff
+#define B_AX_FN2_CIS_9_SH 8
+#define B_AX_FN2_CIS_9_MSK 0xff
+#define B_AX_FN2_CIS_8_SH 0
+#define B_AX_FN2_CIS_8_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_20C 0x480C
+#define B_AX_FN2_CIS_15_SH 24
+#define B_AX_FN2_CIS_15_MSK 0xff
+#define B_AX_FN2_CIS_14_SH 16
+#define B_AX_FN2_CIS_14_MSK 0xff
+#define B_AX_FN2_CIS_13_SH 8
+#define B_AX_FN2_CIS_13_MSK 0xff
+#define B_AX_FN2_CIS_12_SH 0
+#define B_AX_FN2_CIS_12_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_210 0x4810
+#define B_AX_FN2_CIS_19_SH 24
+#define B_AX_FN2_CIS_19_MSK 0xff
+#define B_AX_FN2_CIS_18_SH 16
+#define B_AX_FN2_CIS_18_MSK 0xff
+#define B_AX_FN2_CIS_17_SH 8
+#define B_AX_FN2_CIS_17_MSK 0xff
+#define B_AX_FN2_CIS_16_SH 0
+#define B_AX_FN2_CIS_16_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_214 0x4814
+#define B_AX_FN2_CIS_23_SH 24
+#define B_AX_FN2_CIS_23_MSK 0xff
+#define B_AX_FN2_CIS_22_SH 16
+#define B_AX_FN2_CIS_22_MSK 0xff
+#define B_AX_FN2_CIS_21_SH 8
+#define B_AX_FN2_CIS_21_MSK 0xff
+#define B_AX_FN2_CIS_20_SH 0
+#define B_AX_FN2_CIS_20_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_218 0x4818
+#define B_AX_FN2_CIS_27_SH 24
+#define B_AX_FN2_CIS_27_MSK 0xff
+#define B_AX_FN2_CIS_26_SH 16
+#define B_AX_FN2_CIS_26_MSK 0xff
+#define B_AX_FN2_CIS_25_SH 8
+#define B_AX_FN2_CIS_25_MSK 0xff
+#define B_AX_FN2_CIS_24_SH 0
+#define B_AX_FN2_CIS_24_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_21C 0x481C
+#define B_AX_FN2_CIS_31_SH 24
+#define B_AX_FN2_CIS_31_MSK 0xff
+#define B_AX_FN2_CIS_30_SH 16
+#define B_AX_FN2_CIS_30_MSK 0xff
+#define B_AX_FN2_CIS_29_SH 8
+#define B_AX_FN2_CIS_29_MSK 0xff
+#define B_AX_FN2_CIS_28_SH 0
+#define B_AX_FN2_CIS_28_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_220 0x4820
+#define B_AX_FN2_CIS_35_SH 24
+#define B_AX_FN2_CIS_35_MSK 0xff
+#define B_AX_FN2_CIS_34_SH 16
+#define B_AX_FN2_CIS_34_MSK 0xff
+#define B_AX_FN2_CIS_33_SH 8
+#define B_AX_FN2_CIS_33_MSK 0xff
+#define B_AX_FN2_CIS_32_SH 0
+#define B_AX_FN2_CIS_32_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_224 0x4824
+#define B_AX_FN2_CIS_39_SH 24
+#define B_AX_FN2_CIS_39_MSK 0xff
+#define B_AX_FN2_CIS_38_SH 16
+#define B_AX_FN2_CIS_38_MSK 0xff
+#define B_AX_FN2_CIS_37_SH 8
+#define B_AX_FN2_CIS_37_MSK 0xff
+#define B_AX_FN2_CIS_36_SH 0
+#define B_AX_FN2_CIS_36_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_228 0x4828
+#define B_AX_FN2_CIS_43_SH 24
+#define B_AX_FN2_CIS_43_MSK 0xff
+#define B_AX_FN2_CIS_42_SH 16
+#define B_AX_FN2_CIS_42_MSK 0xff
+#define B_AX_FN2_CIS_41_SH 8
+#define B_AX_FN2_CIS_41_MSK 0xff
+#define B_AX_FN2_CIS_40_SH 0
+#define B_AX_FN2_CIS_40_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_22C 0x482C
+#define B_AX_FN2_CIS_47_SH 24
+#define B_AX_FN2_CIS_47_MSK 0xff
+#define B_AX_FN2_CIS_46_SH 16
+#define B_AX_FN2_CIS_46_MSK 0xff
+#define B_AX_FN2_CIS_45_SH 8
+#define B_AX_FN2_CIS_45_MSK 0xff
+#define B_AX_FN2_CIS_44_SH 0
+#define B_AX_FN2_CIS_44_MSK 0xff
+
+#define R_AX_SDIO_FN2_CIS_230 0x4830
+#define B_AX_FN2_CIS_END_FLAG_SH 0
+#define B_AX_FN2_CIS_END_FLAG_MSK 0xff
+
+//
+// WL_AX_Reg_Page_SDIO.xls
+//
+
+//
+// SDIO_Local_Reg_Spec
+//
+
+//
+// WL_AX_Reg_USB.xls
+//
+
+//
+// USB_REG
+//
+
+#define R_AX_USB2_MAC_0 0x1000
+#define B_AX_TOUT_DELAY_FS_SH 24
+#define B_AX_TOUT_DELAY_FS_MSK 0xff
+#define B_AX_TOUT_DELAY_HS_SH 16
+#define B_AX_TOUT_DELAY_HS_MSK 0xff
+#define B_AX_TOUT_DIS BIT(15)
+#define B_AX_CRC_CHK_OPT BIT(14)
+#define B_AX_FORCE_PCERST BIT(13)
+#define B_AX_FORCE_TOGL BIT(12)
+#define B_AX_FORCE_TOGLSEL BIT(11)
+#define B_AX_FORCE_PIDSW BIT(10)
+#define B_AX_FORCE_PCE_IN BIT(9)
+#define B_AX_FORCE_PCE_OUT BIT(8)
+#define B_AX_PID_FORCE_SH 0
+#define B_AX_PID_FORCE_MSK 0xff
+
+#define R_AX_USB2_MAC_1 0x1004
+#define B_AX_FORCE_PCE_CMD BIT(31)
+
+#define R_AX_USB2_LINK_PORT 0x1008
+#define B_AX_R_HOST_PWR_CTRL BIT(23)
+#define B_AX_R_USB2_CLR_TXVLD BIT(22)
+#define B_AX_R_USB2_SE0 BIT(21)
+#define B_AX_HOST_RESUME_EDGE_EN BIT(20)
+#define B_AX_RESUME_SEL_SH 16
+#define B_AX_RESUME_SEL_MSK 0xf
+#define B_AX_DELAY_CHIRP_K_SH 14
+#define B_AX_DELAY_CHIRP_K_MSK 0x3
+#define B_AX_FORCE_TXVLD1 BIT(13)
+#define B_AX_FORCE_TXVLD0 BIT(12)
+#define B_AX_DORCE_DAT1 BIT(11)
+#define B_AX_FORCE_DAT0 BIT(10)
+#define B_AX_LS_TEST BIT(9)
+#define B_AX_LS_CHANGE BIT(8)
+#define B_AX_FORCE_HS_SW BIT(7)
+#define B_AX_FORCE_FS_SW BIT(6)
+#define B_AX_FORCE_HSXCVR BIT(5)
+#define B_AX_FORCE_FSXCVR BIT(4)
+#define B_AX_FORCE_HSTERM BIT(3)
+#define B_AX_FORCE_FSTERM BIT(2)
+#define B_AX_FORCE_NORM_SW BIT(1)
+#define B_AX_FORCE_DBSN BIT(0)
+
+#define R_AX_USB2_LPM_0 0x1010
+#define B_AX_USBPHY_PLL_ALIVE BIT(17)
+#define B_AX_USB_LPM_MAX_EN BIT(16)
+#define B_AX_USB_LPM_MIN_EN BIT(15)
+#define B_AX_BESL_EN BIT(14)
+#define B_AX_USB_LPM_NYET_EN BIT(13)
+#define B_AX_USB_LPM_MAX_ACK BIT(12)
+#define B_AX_USB_LPM_EN BIT(11)
+#define B_AX_USB2_SUSB BIT(10)
+#define B_AX_LPM_PLL_ALIVE BIT(9)
+#define B_AX_USB_LPS_OUT BIT(8)
+#define B_AX_USB_LPM_WAKEUP_EN BIT(6)
+#define B_AX_NEVER_SUSPEND BIT(5)
+#define B_AX_SUSPND_EN BIT(4)
+#define B_AX_WAKEUP_EN BIT(3)
+#define B_AX_USB_SUS_WAKEUP_EN BIT(2)
+#define B_AX_RESUME_SND BIT(1)
+#define B_AX_CONNECT_EN BIT(0)
+
+#define R_AX_USB2_LPM_1 0x1014
+#define B_AX_USB_LPM_MAX_SH 20
+#define B_AX_USB_LPM_MAX_MSK 0xf
+#define B_AX_USB_LPM_MIN_SH 16
+#define B_AX_USB_LPM_MIN_MSK 0xf
+#define B_AX_R_WAKE_HOST_WT_H_SH 8
+#define B_AX_R_WAKE_HOST_WT_H_MSK 0xff
+#define B_AX_R_WAKE_HOST_WT_L_SH 0
+#define B_AX_R_WAKE_HOST_WT_L_MSK 0xff
+
+#define R_AX_USB2_MACRO_TEST_MODE 0x1018
+#define B_AX_TXRDY_SLB_SEL BIT(14)
+#define B_AX_SLB_EN BIT(13)
+#define B_AX_SLB_RST BIT(12)
+#define B_AX_SLB_FAIL BIT(11)
+#define B_AX_SLB_DONE BIT(10)
+#define B_AX_SLB_PS1_SW_SH 8
+#define B_AX_SLB_PS1_SW_MSK 0x3
+#define B_AX_PHY_LOOP_TEST BIT(3)
+#define B_AX_USBTMOD_SH 0
+#define B_AX_USBTMOD_MSK 0x7
+
+#define R_AX_USB2_PHY_REG_0 0x1020
+#define B_AX_USB2PHY_REG_EN BIT(17)
+#define B_AX_VLPADM BIT(16)
+#define B_AX_VSTATUS_IN_SH 8
+#define B_AX_VSTATUS_IN_MSK 0xff
+#define B_AX_VCONTROL_SH 0
+#define B_AX_VCONTROL_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_1 0x1024
+#define B_AX_USB2PHY_DELAY_SH 8
+#define B_AX_USB2PHY_DELAY_MSK 0xff
+#define B_AX_VSTATUS_OUT_SH 0
+#define B_AX_VSTATUS_OUT_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_2 0x1028
+#define B_AX_USB2_PHY_P0_E3_SH 24
+#define B_AX_USB2_PHY_P0_E3_MSK 0xff
+#define B_AX_USB2_PHY_P0_E2_SH 16
+#define B_AX_USB2_PHY_P0_E2_MSK 0xff
+#define B_AX_USB2_PHY_P0_E1_SH 8
+#define B_AX_USB2_PHY_P0_E1_MSK 0xff
+#define B_AX_USB2_PHY_P0_E0_SH 0
+#define B_AX_USB2_PHY_P0_E0_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_3 0x102C
+#define B_AX_USB2_PHY_P0_E7_SH 24
+#define B_AX_USB2_PHY_P0_E7_MSK 0xff
+#define B_AX_USB2_PHY_P0_E6_SH 16
+#define B_AX_USB2_PHY_P0_E6_MSK 0xff
+#define B_AX_USB2_PHY_P0_E5_SH 8
+#define B_AX_USB2_PHY_P0_E5_MSK 0xff
+#define B_AX_USB2_PHY_P0_E4_SH 0
+#define B_AX_USB2_PHY_P0_E4_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_4 0x1030
+#define B_AX_USB2_PHY_P1_E3_SH 24
+#define B_AX_USB2_PHY_P1_E3_MSK 0xff
+#define B_AX_USB2_PHY_P1_E2_SH 16
+#define B_AX_USB2_PHY_P1_E2_MSK 0xff
+#define B_AX_USB2_PHY_P1_E1_SH 8
+#define B_AX_USB2_PHY_P1_E1_MSK 0xff
+#define B_AX_USB2_PHY_P1_E0_SH 0
+#define B_AX_USB2_PHY_P1_E0_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_5 0x1034
+#define B_AX_USB2_PHY_P1_E7_SH 24
+#define B_AX_USB2_PHY_P1_E7_MSK 0xff
+#define B_AX_USB2_PHY_P1_E6_SH 16
+#define B_AX_USB2_PHY_P1_E6_MSK 0xff
+#define B_AX_USB2_PHY_P1_E5_SH 8
+#define B_AX_USB2_PHY_P1_E5_MSK 0xff
+#define B_AX_USB2_PHY_P1_E4_SH 0
+#define B_AX_USB2_PHY_P1_E4_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_6 0x1038
+#define B_AX_USB2_PHY_F3_SH 24
+#define B_AX_USB2_PHY_F3_MSK 0xff
+#define B_AX_USB2_PHY_F2_SH 16
+#define B_AX_USB2_PHY_F2_MSK 0xff
+#define B_AX_USB2_PHY_F1_SH 8
+#define B_AX_USB2_PHY_F1_MSK 0xff
+#define B_AX_USB2_PHY_F0_SH 0
+#define B_AX_USB2_PHY_F0_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_7 0x103C
+#define B_AX_USB2_PHY_F7_SH 24
+#define B_AX_USB2_PHY_F7_MSK 0xff
+#define B_AX_USB2_PHY_F6_SH 16
+#define B_AX_USB2_PHY_F6_MSK 0xff
+#define B_AX_USB2_PHY_F5_SH 8
+#define B_AX_USB2_PHY_F5_MSK 0xff
+#define B_AX_USB2_PHY_F4_SH 0
+#define B_AX_USB2_PHY_F4_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_8 0x1040
+#define B_AX_USB2PHY_UPDATE_2_SH 16
+#define B_AX_USB2PHY_UPDATE_2_MSK 0xff
+#define B_AX_USB2PHY_UPDATE_1_SH 8
+#define B_AX_USB2PHY_UPDATE_1_MSK 0xff
+#define B_AX_USB2PHY_UPDATE_0_SH 0
+#define B_AX_USB2PHY_UPDATE_0_MSK 0xff
+
+#define R_AX_USB_ENDPOINT_0 0x1060
+#define B_AX_EP_MAXPKT_SH 16
+#define B_AX_EP_MAXPKT_MSK 0x3ff
+#define B_AX_EP_EN BIT(15)
+#define B_AX_EP_TYPE_SH 13
+#define B_AX_EP_TYPE_MSK 0x3
+#define B_AX_EP_ISTALL BIT(12)
+#define B_AX_EP_OSTALL BIT(11)
+#define B_AX_EP_STREAMEN BIT(10)
+#define B_AX_EP_OUT BIT(9)
+#define B_AX_EP_IN BIT(8)
+#define B_AX_BT_INTR_SEL BIT(5)
+#define B_AX_R_SIE_INIT_DONE BIT(4)
+#define B_AX_EP_IDX_SH 0
+#define B_AX_EP_IDX_MSK 0xf
+
+#define R_AX_USB_ENDPOINT_1 0x1064
+#define B_AX_EP_MAX_STREAM_SH 16
+#define B_AX_EP_MAX_STREAM_MSK 0xff
+#define B_AX_EP_MAX_BURST_SH 8
+#define B_AX_EP_MAX_BURST_MSK 0xff
+#define B_AX_EP_INT_INTERVAL_SH 0
+#define B_AX_EP_INT_INTERVAL_MSK 0xff
+
+#define R_AX_USB_ENDPOINT_2 0x1068
+#define B_AX_EP_BPI_SH 16
+#define B_AX_EP_BPI_MSK 0xffff
+#define B_AX_USB3_EP_IN_ST_SH 8
+#define B_AX_USB3_EP_IN_ST_MSK 0xff
+#define B_AX_USB3_EP_OUT_ST_SH 0
+#define B_AX_USB3_EP_OUT_ST_MSK 0xff
+
+#define R_AX_USB_ENDPOINT_3 0x106C
+#define B_AX_EP12_PAUSE_STATE BIT(31)
+#define B_AX_EP11_PAUSE_STATE BIT(30)
+#define B_AX_EP10_PAUSE_STATE BIT(29)
+#define B_AX_EP9_PAUSE_STATE BIT(28)
+#define B_AX_EP8_PAUSE_STATE BIT(27)
+#define B_AX_EP7_PAUSE_STATE BIT(26)
+#define B_AX_EP6_PAUSE_STATE BIT(25)
+#define B_AX_EP5_PAUSE_STATE BIT(24)
+#define B_AX_EP4_PAUSE_STATE BIT(23)
+#define B_AX_EP12_TX_PAUSE BIT(22)
+#define B_AX_EP11_TX_PAUSE BIT(21)
+#define B_AX_EP10_TX_PAUSE BIT(20)
+#define B_AX_EP9_TX_PAUSE BIT(19)
+#define B_AX_EP8_RX_PAUSE BIT(18)
+#define B_AX_EP7_TX_PAUSE BIT(17)
+#define B_AX_EP6_TX_PAUSE BIT(16)
+#define B_AX_EP5_TX_PAUSE BIT(15)
+#define B_AX_EP4_RX_PAUSE BIT(14)
+#define B_AX_INTERRUPT_BULK_IN BIT(12)
+#define B_AX_AC_BULKOUT_SH 10
+#define B_AX_AC_BULKOUT_MSK 0x3
+#define B_AX_BULKOUT1 BIT(9)
+#define B_AX_BULKOUT0 BIT(8)
+#define B_AX_INTERRUPT_INTERVAL_SH 0
+#define B_AX_INTERRUPT_INTERVAL_MSK 0xf
+
+#define R_AX_USB_HOST_REQUEST_0 0x1070
+#define B_AX_ERR_STR2_LEN_SH 24
+#define B_AX_ERR_STR2_LEN_MSK 0xff
+#define B_AX_ERR_STR1_LEN_SH 8
+#define B_AX_ERR_STR1_LEN_MSK 0xffff
+#define B_AX_DEVADDR_SH 0
+#define B_AX_DEVADDR_MSK 0x7f
+
+#define R_AX_USB_HOST_REQUEST_1 0x1074
+#define B_AX_USB_PID_SH 16
+#define B_AX_USB_PID_MSK 0xffff
+#define B_AX_USB_VID_SH 0
+#define B_AX_USB_VID_MSK 0xffff
+
+#define R_AX_USB_HOST_REQUEST_2 0x1078
+#define B_AX_MAC_ADDR_1_SH 24
+#define B_AX_MAC_ADDR_1_MSK 0xff
+#define B_AX_MAC_ADDR_0_SH 16
+#define B_AX_MAC_ADDR_0_MSK 0xff
+#define B_AX_FORCE_LPM_BCD201 BIT(15)
+#define B_AX_SELF_POWER_EN BIT(14)
+#define B_AX_R_FORCE_U3MAC_HS_MODE BIT(13)
+#define B_AX_LOAD_LTM_CAP BIT(12)
+#define B_AX_USB3_DEV_CAP_DESC_EN BIT(11)
+#define B_AX_AUTOLOAD_STRING_EN BIT(10)
+#define B_AX_REMOTE_WAKEUP BIT(9)
+#define B_AX_SQNUM_ROM BIT(8)
+#define B_AX_ERR_STR2_LEN_FLAG BIT(7)
+#define B_AX_ERR_STR1_LEN_FLAG BIT(6)
+#define B_AX_ERR_STR0_LEN_FLAG BIT(5)
+#define B_AX_R_USBIO_MODE BIT(4)
+#define B_AX_EXREG_TO_EN BIT(3)
+#define B_AX_EXREG_TO_SEL_SH 0
+#define B_AX_EXREG_TO_SEL_MSK 0x7
+
+#define R_AX_USB_HOST_REQUEST_3 0x107C
+#define B_AX_MAC_ADDR_5_SH 24
+#define B_AX_MAC_ADDR_5_MSK 0xff
+#define B_AX_MAC_ADDR_4_SH 16
+#define B_AX_MAC_ADDR_4_MSK 0xff
+#define B_AX_MAC_ADDR_3_SH 8
+#define B_AX_MAC_ADDR_3_MSK 0xff
+#define B_AX_MAC_ADDR_2_SH 0
+#define B_AX_MAC_ADDR_2_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_4 0x1080
+#define B_AX__MANUFACTURE_STRING_3_SH 24
+#define B_AX__MANUFACTURE_STRING_3_MSK 0xff
+#define B_AX__MANUFACTURE_STRING_2_SH 16
+#define B_AX__MANUFACTURE_STRING_2_MSK 0xff
+#define B_AX__MANUFACTURE_STRING_1_SH 8
+#define B_AX__MANUFACTURE_STRING_1_MSK 0xff
+#define B_AX__MANUFACTURE_STRING_0_SH 0
+#define B_AX__MANUFACTURE_STRING_0_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_5 0x1084
+#define B_AX_MANUFACTURE_STRING_7_SH 24
+#define B_AX_MANUFACTURE_STRING_7_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_6_SH 16
+#define B_AX_MANUFACTURE_STRING_6_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_5_SH 8
+#define B_AX_MANUFACTURE_STRING_5_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_4_SH 0
+#define B_AX_MANUFACTURE_STRING_4_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_6 0x1088
+#define B_AX_MANUFACTURE_STRING_B_SH 24
+#define B_AX_MANUFACTURE_STRING_B_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_A_SH 16
+#define B_AX_MANUFACTURE_STRING_A_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_9_SH 8
+#define B_AX_MANUFACTURE_STRING_9_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_8_SH 0
+#define B_AX_MANUFACTURE_STRING_8_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_7 0x108C
+#define B_AX_MANUFACTURE_STRING_F_SH 24
+#define B_AX_MANUFACTURE_STRING_F_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_E_SH 16
+#define B_AX_MANUFACTURE_STRING_E_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_D_SH 8
+#define B_AX_MANUFACTURE_STRING_D_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_C_SH 0
+#define B_AX_MANUFACTURE_STRING_C_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_8 0x1090
+#define B_AX_MANUFACTURE_STRING_13_SH 24
+#define B_AX_MANUFACTURE_STRING_13_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_12_SH 16
+#define B_AX_MANUFACTURE_STRING_12_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_11_SH 8
+#define B_AX_MANUFACTURE_STRING_11_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_10_SH 0
+#define B_AX_MANUFACTURE_STRING_10_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_9 0x1094
+#define B_AX_MANUFACTURE_STRING_17_SH 24
+#define B_AX_MANUFACTURE_STRING_17_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_16_SH 16
+#define B_AX_MANUFACTURE_STRING_16_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_15_SH 8
+#define B_AX_MANUFACTURE_STRING_15_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_14_SH 0
+#define B_AX_MANUFACTURE_STRING_14_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_A 0x1098
+#define B_AX_MANUFACTURE_STRING_1B_SH 24
+#define B_AX_MANUFACTURE_STRING_1B_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_1A_SH 16
+#define B_AX_MANUFACTURE_STRING_1A_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_19_SH 8
+#define B_AX_MANUFACTURE_STRING_19_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_18_SH 0
+#define B_AX_MANUFACTURE_STRING_18_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_B 0x109C
+#define B_AX_MANUFACTURE_STRING_1F_SH 24
+#define B_AX_MANUFACTURE_STRING_1F_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_1E_SH 16
+#define B_AX_MANUFACTURE_STRING_1E_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_1D_SH 8
+#define B_AX_MANUFACTURE_STRING_1D_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_1C_SH 0
+#define B_AX_MANUFACTURE_STRING_1C_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_C 0x10A0
+#define B_AX_PRODUCT_STRING_3_SH 24
+#define B_AX_PRODUCT_STRING_3_MSK 0xff
+#define B_AX_PRODUCT_STRING_2_SH 16
+#define B_AX_PRODUCT_STRING_2_MSK 0xff
+#define B_AX_PRODUCT_STRING_1_SH 8
+#define B_AX_PRODUCT_STRING_1_MSK 0xff
+#define B_AX_PRODUCT_STRING_0_SH 0
+#define B_AX_PRODUCT_STRING_0_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_D 0x10A4
+#define B_AX_PRODUCT_STRING_7_SH 24
+#define B_AX_PRODUCT_STRING_7_MSK 0xff
+#define B_AX_PRODUCT_STRING_6_SH 16
+#define B_AX_PRODUCT_STRING_6_MSK 0xff
+#define B_AX_PRODUCT_STRING_5_SH 8
+#define B_AX_PRODUCT_STRING_5_MSK 0xff
+#define B_AX_PRODUCT_STRING_4_SH 0
+#define B_AX_PRODUCT_STRING_4_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_E 0x10A8
+#define B_AX_PRODUCT_STRING_B_SH 24
+#define B_AX_PRODUCT_STRING_B_MSK 0xff
+#define B_AX_PRODUCT_STRING_A_SH 16
+#define B_AX_PRODUCT_STRING_A_MSK 0xff
+#define B_AX_PRODUCT_STRING_9_SH 8
+#define B_AX_PRODUCT_STRING_9_MSK 0xff
+#define B_AX_PRODUCT_STRING_8_SH 0
+#define B_AX_PRODUCT_STRING_8_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_F 0x10AC
+#define B_AX_PRODUCT_STRING_F_SH 24
+#define B_AX_PRODUCT_STRING_F_MSK 0xff
+#define B_AX_PRODUCT_STRING_E_SH 16
+#define B_AX_PRODUCT_STRING_E_MSK 0xff
+#define B_AX_PRODUCT_STRING_D_SH 8
+#define B_AX_PRODUCT_STRING_D_MSK 0xff
+#define B_AX_PRODUCT_STRING_C_SH 0
+#define B_AX_PRODUCT_STRING_C_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_10 0x10B0
+#define B_AX_PRODUCT_STRING_13_SH 24
+#define B_AX_PRODUCT_STRING_13_MSK 0xff
+#define B_AX_PRODUCT_STRING_12_SH 16
+#define B_AX_PRODUCT_STRING_12_MSK 0xff
+#define B_AX_PRODUCT_STRING_11_SH 8
+#define B_AX_PRODUCT_STRING_11_MSK 0xff
+#define B_AX_PRODUCT_STRING_10_SH 0
+#define B_AX_PRODUCT_STRING_10_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_11 0x10B4
+#define B_AX_PRODUCT_STRING_17_SH 24
+#define B_AX_PRODUCT_STRING_17_MSK 0xff
+#define B_AX_PRODUCT_STRING_16_SH 16
+#define B_AX_PRODUCT_STRING_16_MSK 0xff
+#define B_AX_PRODUCT_STRING_15_SH 8
+#define B_AX_PRODUCT_STRING_15_MSK 0xff
+#define B_AX_PRODUCT_STRING_14_SH 0
+#define B_AX_PRODUCT_STRING_14_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_12 0x10B8
+#define B_AX_PRODUCT_STRING_1B_SH 24
+#define B_AX_PRODUCT_STRING_1B_MSK 0xff
+#define B_AX_PRODUCT_STRING_1A_SH 16
+#define B_AX_PRODUCT_STRING_1A_MSK 0xff
+#define B_AX_PRODUCT_STRING_19_SH 8
+#define B_AX_PRODUCT_STRING_19_MSK 0xff
+#define B_AX_PRODUCT_STRING_18_SH 0
+#define B_AX_PRODUCT_STRING_18_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_13 0x10BC
+#define B_AX_PRODUCT_STRING_1F_SH 24
+#define B_AX_PRODUCT_STRING_1F_MSK 0xff
+#define B_AX_PRODUCT_STRING_1E_SH 16
+#define B_AX_PRODUCT_STRING_1E_MSK 0xff
+#define B_AX_PRODUCT_STRING_1D_SH 8
+#define B_AX_PRODUCT_STRING_1D_MSK 0xff
+#define B_AX_PRODUCT_STRING_1C_SH 0
+#define B_AX_PRODUCT_STRING_1C_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_14 0x10C0
+#define B_AX_PRODUCT_STRING_23_SH 24
+#define B_AX_PRODUCT_STRING_23_MSK 0xff
+#define B_AX_PRODUCT_STRING_22_SH 16
+#define B_AX_PRODUCT_STRING_22_MSK 0xff
+#define B_AX_PRODUCT_STRING_21_SH 8
+#define B_AX_PRODUCT_STRING_21_MSK 0xff
+#define B_AX_PRODUCT_STRING_20_SH 0
+#define B_AX_PRODUCT_STRING_20_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_15 0x10C4
+#define B_AX_PRODUCT_STRING_27_SH 24
+#define B_AX_PRODUCT_STRING_27_MSK 0xff
+#define B_AX_PRODUCT_STRING_26_SH 16
+#define B_AX_PRODUCT_STRING_26_MSK 0xff
+#define B_AX_PRODUCT_STRING_25_SH 8
+#define B_AX_PRODUCT_STRING_25_MSK 0xff
+#define B_AX_PRODUCT_STRING_24_SH 0
+#define B_AX_PRODUCT_STRING_24_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_16 0x10C8
+#define B_AX_PRODUCT_STRING_2B_SH 24
+#define B_AX_PRODUCT_STRING_2B_MSK 0xff
+#define B_AX_PRODUCT_STRING_2A_SH 16
+#define B_AX_PRODUCT_STRING_2A_MSK 0xff
+#define B_AX_PRODUCT_STRING_29_SH 8
+#define B_AX_PRODUCT_STRING_29_MSK 0xff
+#define B_AX_PRODUCT_STRING_28_SH 0
+#define B_AX_PRODUCT_STRING_28_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_17 0x10CC
+#define B_AX_PRODUCT_STRING_2F_SH 24
+#define B_AX_PRODUCT_STRING_2F_MSK 0xff
+#define B_AX_PRODUCT_STRING_2E_SH 16
+#define B_AX_PRODUCT_STRING_2E_MSK 0xff
+#define B_AX_PRODUCT_STRING_2D_SH 8
+#define B_AX_PRODUCT_STRING_2D_MSK 0xff
+#define B_AX_PRODUCT_STRING_2C_SH 0
+#define B_AX_PRODUCT_STRING_2C_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_18 0x10D0
+#define B_AX_SERIAL_NUMBER_STRING_3_SH 24
+#define B_AX_SERIAL_NUMBER_STRING_3_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_2_SH 16
+#define B_AX_SERIAL_NUMBER_STRING_2_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_1_SH 8
+#define B_AX_SERIAL_NUMBER_STRING_1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_0_SH 0
+#define B_AX_SERIAL_NUMBER_STRING_0_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_19 0x10D4
+#define B_AX_SERIAL_NUMBER_STRING_7_SH 24
+#define B_AX_SERIAL_NUMBER_STRING_7_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_6_SH 16
+#define B_AX_SERIAL_NUMBER_STRING_6_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_5_SH 8
+#define B_AX_SERIAL_NUMBER_STRING_5_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_4_SH 0
+#define B_AX_SERIAL_NUMBER_STRING_4_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_1A 0x10D8
+#define B_AX_SERIAL_NUMBER_STRING_B_SH 24
+#define B_AX_SERIAL_NUMBER_STRING_B_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_A_SH 16
+#define B_AX_SERIAL_NUMBER_STRING_A_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_9_SH 8
+#define B_AX_SERIAL_NUMBER_STRING_9_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_8_SH 0
+#define B_AX_SERIAL_NUMBER_STRING_8_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_1B 0x10DC
+#define B_AX_SERIAL_NUMBER_STRING_F_SH 24
+#define B_AX_SERIAL_NUMBER_STRING_F_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_E_SH 16
+#define B_AX_SERIAL_NUMBER_STRING_E_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_D_SH 8
+#define B_AX_SERIAL_NUMBER_STRING_D_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_C_SH 0
+#define B_AX_SERIAL_NUMBER_STRING_C_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_1C 0x10E0
+#define B_AX_USB3_U2SEL_SH 16
+#define B_AX_USB3_U2SEL_MSK 0xffff
+#define B_AX_USB3_U1PEL_SH 0
+#define B_AX_USB3_U1PEL_MSK 0xffff
+
+#define R_AX_USB_HOST_REQUEST_1D 0x10E4
+#define B_AX_HW_VENDOR_INDEX_SH 16
+#define B_AX_HW_VENDOR_INDEX_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_1E 0x10E8
+#define B_AX_DIS_STALL_FUNC_WAKE BIT(24)
+#define B_AX_USB3_U2_DEV_EXIT_LAT_SH 8
+#define B_AX_USB3_U2_DEV_EXIT_LAT_MSK 0xffff
+#define B_AX_USB3_U1_DEV_EXIT_LAT_SH 0
+#define B_AX_USB3_U1_DEV_EXIT_LAT_MSK 0xff
+
+#define R_AX_USB3_MAC_LINK_0 0x1100
+#define B_AX_INTS_USB3_HRESET_EN BIT(31)
+#define B_AX_INTS_USB3_RECOV_EN BIT(30)
+#define B_AX_INTS_USB3_LPBK_EN BIT(29)
+#define B_AX_INTS_USB3_RXDET_EN BIT(28)
+#define B_AX_INTS_USB3_POLL_EN BIT(27)
+#define B_AX_INTS_USB3_U3_EN BIT(26)
+#define B_AX_INTS_USB3_U1U2_EN BIT(25)
+#define B_AX_INTS_USB3_U0_EN BIT(24)
+#define B_AX_INTS_USB3_RECOV2U0_EN BIT(23)
+#define B_AX_INTS_USB3_SSINACT_EN BIT(22)
+#define B_AX_INTS_USB3_SSDIS_EN BIT(21)
+#define B_AX_INTS_USB3_CMPLY_EN BIT(20)
+#define B_AX_INTS_USB3_RECOV2U0 BIT(19)
+#define B_AX_INTS_USB3_SSINACT BIT(18)
+#define B_AX_INTS_USB3_SSDIS BIT(17)
+#define B_AX_INTS_USB3_CMPLY BIT(16)
+#define B_AX_INTS_USB3_HRESET BIT(15)
+#define B_AX_INTS_USB3_RECOV BIT(14)
+#define B_AX_INTS_USB3_LPBK BIT(13)
+#define B_AX_INTS_USB3_RXDET BIT(12)
+#define B_AX_INTS_USB3_POLL BIT(11)
+#define B_AX_INTS_USB3_U3 BIT(10)
+#define B_AX_INTS_USB3_U1U2 BIT(9)
+#define B_AX_INTS_USB3_U0 BIT(8)
+#define B_AX_EN_ROVIDLE_TIMEOUT BIT(6)
+#define B_AX_EN_UNFIN_RTY BIT(5)
+#define B_AX_SSPHY_U1_QUICK_LFPS BIT(4)
+#define B_AX_USB3_DIS_ISOC_TIME_GT BIT(3)
+#define B_AX_R_DIS_USB3_U2_EN BIT(2)
+#define B_AX_R_DIS_USB3_U1_EN BIT(1)
+#define B_AX_LINK_ST_DETECT_TERM BIT(0)
+
+#define R_AX_USB3_MAC_LINK_1 0x1104
+#define B_AX_WARM_RESET_TIME_SH 0
+#define B_AX_WARM_RESET_TIME_MSK 0x3
+
+#define R_AX_USB3_MAC_PIU 0x1108
+#define B_AX_SSPHY_CLR_TERM BIT(1)
+#define B_AX_SSPHY_SET_TERM BIT(0)
+
+#define R_AX_USB3_MAC_PTL 0x110C
+#define B_AX_BCDVALUE_SH 2
+#define B_AX_BCDVALUE_MSK 0x3
+#define B_AX_WLAN0_BUF_NUMP_EN BIT(1)
+#define B_AX_IGNORE_RETRY_BIT BIT(0)
+
+#define R_AX_USB3_MAC_PRTSM 0x1110
+#define B_AX_EN_IMMED_POP_CREDIT BIT(0)
+
+#define R_AX_USB3_MAC_NPI_CONFIG_INTF_0 0x1114
+#define B_AX_SSPHY_LFPS_FILTER BIT(31)
+#define B_AX_SSPHY_TX_SWING BIT(30)
+#define B_AX_SSPHY_TXMARGIN_SH 27
+#define B_AX_SSPHY_TXMARGIN_MSK 0x7
+#define B_AX_SSPHY_TXDEEMPHASIS_SH 25
+#define B_AX_SSPHY_TXDEEMPHASIS_MSK 0x3
+#define B_AX_SSPHY_ELASTIC_BUF BIT(24)
+#define B_AX_HIRD_THR_SH 19
+#define B_AX_HIRD_THR_MSK 0x1f
+#define B_AX_DEV_SPEED_SH 16
+#define B_AX_DEV_SPEED_MSK 0x7
+#define B_AX_U1_ACTIVE_TIMEOUT_SH 8
+#define B_AX_U1_ACTIVE_TIMEOUT_MSK 0xff
+#define B_AX_USB3_TARGET_LINK_STATE_SH 4
+#define B_AX_USB3_TARGET_LINK_STATE_MSK 0xf
+#define B_AX_APPL1RSP BIT(3)
+#define B_AX_LPM_CAPABLE BIT(2)
+#define B_AX_USB3_EOF_SH 0
+#define B_AX_USB3_EOF_MSK 0x3
+
+#define R_AX_USB3_MAC_NPI_CONFIG_INTF_1 0x1118
+#define B_AX_NPI_SCALEDOWN_MODE_SH 24
+#define B_AX_NPI_SCALEDOWN_MODE_MSK 0x3
+#define B_AX_SSPHY_POWERDOWN_SCALE_SH 8
+#define B_AX_SSPHY_POWERDOWN_SCALE_MSK 0x1fff
+#define B_AX_SSPHY_U1_FAST_OUT BIT(7)
+#define B_AX_SSPHY_P3_FOR_P2 BIT(6)
+#define B_AX_SSPHY_U1_RXVALID BIT(5)
+#define B_AX_SSPHY_DIS_SCAMBLE BIT(4)
+#define B_AX_SSPHY_SKIP_RXDETECT BIT(3)
+#define B_AX_SSPHY_LFPS_P0_ALIGN BIT(2)
+#define B_AX_SSPHY_P3P2_TRANS BIT(1)
+#define B_AX_SSPHY_P3_EXITIN_P2 BIT(0)
+
+#define R_AX_USB3_MAC_NPI_CONFIG_INTF_2 0x111C
+#define B_AX_SSPHY_U2EXIT_LPFS BIT(18)
+#define B_AX_SSPHY_PHYSOFTRST BIT(17)
+#define B_AX_SSPHY_HSTPRTCMPL BIT(16)
+#define B_AX_SSPHY_U2SSINACTP3OK BIT(15)
+#define B_AX_SSPHY_DISRXDETP3 BIT(14)
+#define B_AX_SSPHY_UX_EXIT_IN_PX BIT(13)
+#define B_AX_SSPHY_PING_ENH_EN BIT(12)
+#define B_AX_SSPHY_U1U2EXITFAIL_TO_RECOV BIT(11)
+#define B_AX_SSPHY_ALWAYS_REQ BIT(10)
+#define B_AX_SSPHY_START_RX_DET BIT(9)
+#define B_AX_SSPHY_DIS_RX_DET BIT(8)
+#define B_AX_SSPHY_DELAY_P1P2P3_SH 5
+#define B_AX_SSPHY_DELAY_P1P2P3_MSK 0x7
+#define B_AX_SSPHY_SUSPEND_EN BIT(4)
+#define B_AX_SSPHY_DATWIDTH_SH 2
+#define B_AX_SSPHY_DATWIDTH_MSK 0x3
+#define B_AX_SSPHY_ABORTRXDETLNU2 BIT(1)
+#define B_AX_SSPHY_RX_DETECT_LPFS BIT(0)
+
+#define R_AX_USB3_MAC_NPI_POWER_0 0x1120
+#define B_AX_U3_LTM_EN BIT(28)
+#define B_AX_LINK_STATE_REQ_SH 24
+#define B_AX_LINK_STATE_REQ_MSK 0xf
+#define B_AX_SUSCLK_RATIO_SH 8
+#define B_AX_SUSCLK_RATIO_MSK 0x1fff
+#define B_AX_TEST_CTRL_SH 4
+#define B_AX_TEST_CTRL_MSK 0xf
+#define B_AX_UFRAME_SCALE_SH 2
+#define B_AX_UFRAME_SCALE_MSK 0x3
+#define B_AX_LOCAL_LBK BIT(1)
+#define B_AX_EN_SLEEP_USB BIT(0)
+
+#define R_AX_USB3_MAC_NPI_POWER_1 0x1124
+#define B_AX_WAKE_WAIT_XTAL BIT(27)
+#define B_AX_WAKE_WAIT_CURRENT BIT(26)
+#define B_AX_WAKEUP_NEG_SEL BIT(25)
+#define B_AX_SSPHY_USB3_ATTEMPT BIT(24)
+#define B_AX_WAIT_IDLE_TIME_SH 20
+#define B_AX_WAIT_IDLE_TIME_MSK 0xf
+#define B_AX_U2_EN_MAC_IDLE BIT(18)
+#define B_AX_U1_EN_MAC_IDLE BIT(17)
+#define B_AX_SWITCH_CLK_EN BIT(16)
+#define B_AX_USB3_SAMPLE_RXELECIDLE_SH 8
+#define B_AX_USB3_SAMPLE_RXELECIDLE_MSK 0xff
+#define B_AX_U3_INIT_U2 BIT(7)
+#define B_AX_U3_INIT_U1 BIT(6)
+#define B_AX_SET_U3_WAKE BIT(5)
+#define B_AX_U3_U2_EN BIT(4)
+#define B_AX_U3_U1_EN BIT(3)
+#define B_AX_U3_INIT_U2_EN BIT(2)
+#define B_AX_U3_INIT_U1_EN BIT(1)
+#define B_AX_USB3_RUN BIT(0)
+
+#define R_AX_USB3_MAC_NPI_POWER_2 0x1128
+#define B_AX_NPI_LINK_STATE_LATCH_SH 16
+#define B_AX_NPI_LINK_STATE_LATCH_MSK 0xff
+#define B_AX_NPI_HOST_RESUME_DETECTED BIT(15)
+#define B_AX_NPI_DEV_CONNECT_SPEED_SH 12
+#define B_AX_NPI_DEV_CONNECT_SPEED_MSK 0x7
+#define B_AX_NPI_LINK_STATE_SH 8
+#define B_AX_NPI_LINK_STATE_MSK 0xf
+#define B_AX_POLL_EN BIT(7)
+#define B_AX_POLL_SAMPLE_ON BIT(6)
+#define B_AX_POLL_ACT_SH 4
+#define B_AX_POLL_ACT_MSK 0x3
+#define B_AX_POLL_NOACT_SH 0
+#define B_AX_POLL_NOACT_MSK 0xf
+
+#define R_AX_USB3_MAC_NPI_POWER_3 0x112C
+#define B_AX_R_CNT_SWITCH_USB32_PARA_SH 0
+#define B_AX_R_CNT_SWITCH_USB32_PARA_MSK 0xffff
+
+#define R_AX_USB3_MAC_NPI_STATUS 0x1130
+#define B_AX_NPI_DEV_CONNECTED BIT(0)
+
+#define R_AX_USB3_MAC_NPI_DEVICE_NOTIFICATION 0x1134
+#define B_AX_DEVNOTE_BIA_SH 16
+#define B_AX_DEVNOTE_BIA_MSK 0xffff
+#define B_AX_DEVNOTE_BELT_SH 0
+#define B_AX_DEVNOTE_BELT_MSK 0xfff
+
+#define R_AX_USB3_MAC_NPI_TRANSMIT 0x1138
+#define B_AX_NPI_TX_ACK_TP_DATA_WAIT_SH 0
+#define B_AX_NPI_TX_ACK_TP_DATA_WAIT_MSK 0xf
+
+#define R_AX_USB3_MAC_NPI_OTHERS 0x113C
+#define B_AX_EN_FIX_RX_ABORT BIT(8)
+#define B_AX_FLADJ_30MHZ_REG_SH 0
+#define B_AX_FLADJ_30MHZ_REG_MSK 0x3f
+
+#define R_AX_USB3_WRAP_0 0x1140
+#define B_AX_U1TOU2_TIMER_SH 24
+#define B_AX_U1TOU2_TIMER_MSK 0xff
+#define B_AX_WAKE_ST_DBG_SH 20
+#define B_AX_WAKE_ST_DBG_MSK 0xf
+#define B_AX_ARB_ST_DBG_SH 18
+#define B_AX_ARB_ST_DBG_MSK 0x3
+#define B_AX_BIA_REQ BIT(17)
+#define B_AX_BELT_REQ BIT(16)
+#define B_AX_USB3_VENDOR_LEN_TH_SH 0
+#define B_AX_USB3_VENDOR_LEN_TH_MSK 0xffff
+
+#define R_AX_USB3_WRAP_1 0x1144
+#define B_AX_DIS_PKT_FUNC_WAKE BIT(0)
+
+#define R_AX_USB3_PHY 0x1148
+#define B_AX_USB3_PHY_RWDATA_SH 16
+#define B_AX_USB3_PHY_RWDATA_MSK 0xffff
+#define B_AX_USB3_PHY_ADR_SH 8
+#define B_AX_USB3_PHY_ADR_MSK 0x1f
+#define B_AX_USB3_PHY_REG_WRFLAG BIT(7)
+#define B_AX_USB3_PHY_REG_RDFLAG BIT(6)
+#define B_AX_USB3_PHY_REG_ADR_SH 0
+#define B_AX_USB3_PHY_REG_ADR_MSK 0x1f
+
+#define R_AX_USB3_OTHERS 0x1150
+#define B_AX_R_REATTACH_TIMER_SH 28
+#define B_AX_R_REATTACH_TIMER_MSK 0xf
+#define B_AX_R_CNT_MS_SEL_SH 24
+#define B_AX_R_CNT_MS_SEL_MSK 0x7
+#define B_AX_VENDOR_LPM_TEST_SH 16
+#define B_AX_VENDOR_LPM_TEST_MSK 0xff
+#define B_AX_ISOC_DELAY_VALUE_SH 0
+#define B_AX_ISOC_DELAY_VALUE_MSK 0xffff
+
+#define R_AX_USB_APPLICATION_BT_0 0x1160
+#define B_AX_BTRX0_BUFFER_WADDR_SH 24
+#define B_AX_BTRX0_BUFFER_WADDR_MSK 0xff
+#define B_AX_USB_INTOKEN_TIMEOUT_SH 20
+#define B_AX_USB_INTOKEN_TIMEOUT_MSK 0x7
+#define B_AX_BRX_BUF_CHK_SH 16
+#define B_AX_BRX_BUF_CHK_MSK 0x7
+#define B_AX_BTRX0_RPKT_SIZE_SH 0
+#define B_AX_BTRX0_RPKT_SIZE_MSK 0xffff
+
+#define R_AX_USB_APPLICATION_BT_1 0x1164
+#define B_AX_USB2BT_PWR_INFO_REG_MASK_SH 20
+#define B_AX_USB2BT_PWR_INFO_REG_MASK_MSK 0xf
+#define B_AX_FUNCTION_SUSB_EN_BT BIT(19)
+#define B_AX_LOWPOWER_BT BIT(18)
+#define B_AX_FUNCTION_WAKE_EN_BT BIT(17)
+#define B_AX_FUNCTION_WAKE_CAPABLE_BT BIT(16)
+#define B_AX_BT_ISO_ZERO_EN BIT(14)
+#define B_AX_R_RXDMA_MODE_SH 12
+#define B_AX_R_RXDMA_MODE_MSK 0x3
+#define B_AX_GPS_USB_ACTIVE BIT(11)
+#define B_AX_BT_TXQ_STOP_SH 8
+#define B_AX_BT_TXQ_STOP_MSK 0x7
+
+#define R_AX_USB_APPLICATION_BT_2 0x1168
+#define B_AX_BT_TX BIT(17)
+#define B_AX_BT_RX BIT(16)
+#define B_AX_BTTX_FIFO_OVER_EP3 BIT(13)
+#define B_AX_BTTX_FIFO_OVER_EP2 BIT(12)
+#define B_AX_BTTX_FIFO_OVER_EP0 BIT(11)
+#define B_AX_BTRX_FIFO_OVER_EP3 BIT(10)
+#define B_AX_BTRX_FIFO_OVER_EP2 BIT(9)
+#define B_AX_BTRX_FIFO_OVER_EP1 BIT(8)
+#define B_AX_BTTX_FIFO_UNDR_EP3 BIT(5)
+#define B_AX_BTTX_FIFO_UNDR_EP2 BIT(4)
+#define B_AX_BTTX_FIFO_UNDR_EP0 BIT(3)
+#define B_AX_BTRX_FIFO_UNDR_EP3 BIT(2)
+#define B_AX_BTRX_FIFO_UNDR_EP2 BIT(1)
+#define B_AX_BTRX_FIFO_UNDR_EP1 BIT(0)
+
+#define R_AX_USB_APPLICATION_BT_3 0x116C
+#define B_AX_DBG_BTRX_WADDR_SH 16
+#define B_AX_DBG_BTRX_WADDR_MSK 0xfff
+#define B_AX_DBG_BTRX_RPKT_SH 0
+#define B_AX_DBG_BTRX_RPKT_MSK 0xffff
+
+#define R_AX_USB_WLAN0_0 0x1170
+#define B_AX_WLAN_INT_LEN_SH 16
+#define B_AX_WLAN_INT_LEN_MSK 0xffff
+#define B_AX_WLAN0_TXQ_STALL_DIS BIT(4)
+#define B_AX_FUNCTION_SUSB_EN_WLAN0 BIT(3)
+#define B_AX_LOWPOWER_WLAN0 BIT(2)
+#define B_AX_FUNCTION_WAKE_EN_WLAN0 BIT(1)
+#define B_AX_FUNCTION_WAKE_CAPABLE_WLAN0 BIT(0)
+
+#define R_AX_USB_WLAN0_1 0x1174
+#define B_AX_USBRX_RST BIT(9)
+#define B_AX_USBTX_RST BIT(8)
+#define B_AX_R_USBRX_SRAM_LS BIT(7)
+#define B_AX_R_USBRX_SRAM_DS BIT(6)
+#define B_AX_R_USBTX_SRAM_LS BIT(5)
+#define B_AX_R_USBTX_SRAM_DS BIT(4)
+#define B_AX_WLRX_FIFO_OVER_SH 2
+#define B_AX_WLRX_FIFO_OVER_MSK 0x3
+#define B_AX_WLRX_FIFO_UNDR_SH 0
+#define B_AX_WLRX_FIFO_UNDR_MSK 0x3
+
+#define R_AX_USB_AUTO_INSTALL_0 0x1180
+#define B_AX_AINST_POLL_1 BIT(28)
+#define B_AX_AINST_POLL_0 BIT(27)
+#define B_AX_AINST_TX1_CLR_BUF BIT(26)
+#define B_AX_AINST_TX0_CLR_BUF BIT(25)
+#define B_AX_WLAN_FW_RDY BIT(24)
+#define B_AX_RECONF_USBEP BIT(23)
+#define B_AX_RECONF_USBEP_EN BIT(22)
+#define B_AX_BULK_ONLY_MASS_STORAGE_RESET BIT(21)
+#define B_AX_BULK_ONLY_MASS_STORAGE_RESET_EN BIT(20)
+#define B_AX_AINST_RXLEN_SH 8
+#define B_AX_AINST_RXLEN_MSK 0xfff
+#define B_AX_AINST_RX1_INTR BIT(7)
+#define B_AX_AINST_RX0_INTR BIT(6)
+#define B_AX_AINXT_TX1_INTR BIT(5)
+#define B_AX_AINST_TX0_INTR BIT(4)
+#define B_AX_AUTO_INST_TXQ_STALL_DIS BIT(3)
+#define B_AX_LOWPOWER_AINST BIT(2)
+#define B_AX_FUNCTION_WANE_EN_AINST BIT(1)
+
+#define R_AX_USB_AUTO_INSTALL_1 0x1184
+#define B_AX_AINST_TX1LEN_SH 16
+#define B_AX_AINST_TX1LEN_MSK 0xfff
+#define B_AX_AINST_TX0LEN_SH 0
+#define B_AX_AINST_TX0LEN_MSK 0xfff
+
+#define R_AX_USB_AUTO_INSTALL_2 0x1188
+#define B_AX_AINST_PID_SH 16
+#define B_AX_AINST_PID_MSK 0xffff
+#define B_AX_AINST_VID_SH 0
+#define B_AX_AINST_VID_MSK 0xffff
+
+#define R_AX_USB_AUTO_INSTALL_3 0x118C
+#define B_AX_AINST_TXSTATUS_SH 8
+#define B_AX_AINST_TXSTATUS_MSK 0xff
+#define B_AX_AINST_RXSTATUS_SH 0
+#define B_AX_AINST_RXSTATUS_MSK 0xff
+
+#define R_AX_USB_BRIDGE_UART_0 0x1190
+#define B_AX_BRIDGE_XFACTOR_ADJ_USB2_SH 20
+#define B_AX_BRIDGE_XFACTOR_ADJ_USB2_MSK 0xfff
+#define B_AX_BRIDGE_XFACTOR_SH 16
+#define B_AX_BRIDGE_XFACTOR_MSK 0xf
+#define B_AX_BRIDGE_BAUD_USB2_SH 0
+#define B_AX_BRIDGE_BAUD_USB2_MSK 0xfff
+
+#define R_AX_USB_BRIDGE_UART_1 0x1194
+#define B_AX_BRIDGE_WAKEUP_EN_SH 30
+#define B_AX_BRIDGE_WAKEUP_EN_MSK 0x3
+#define B_AX_BRIDGE_LE_CON_HAN_VALUE_LOWERBOUND_SH 16
+#define B_AX_BRIDGE_LE_CON_HAN_VALUE_LOWERBOUND_MSK 0xfff
+#define B_AX_BRIDGE_LE_CON_HAN_VLD BIT(9)
+#define B_AX_BRIDGE_LE_ON BIT(8)
+#define B_AX_BRIDGE_DEBUG_PKTCNT_EN BIT(6)
+#define B_AX_BRIDGE_RESET_RCV_SEL BIT(5)
+#define B_AX_BRIDGE_WLS0 BIT(4)
+#define B_AX_BRIDGE_STB BIT(3)
+#define B_AX_BRIDGE_PEN BIT(2)
+#define B_AX_BRIDGE_EPS BIT(1)
+#define B_AX_BRIDGE_STKP BIT(0)
+
+#define R_AX_USB_BRIDGE_UART_2 0x1198
+#define B_AX_BRIDGE_DEBUG_SEL_SH 24
+#define B_AX_BRIDGE_DEBUG_SEL_MSK 0xff
+#define B_AX_R_BRIDGE_UARTEN BIT(23)
+#define B_AX_BRIDGE_LPM_EN BIT(22)
+#define B_AX_BRIDGE_TXSCO_TIME_INTERVAL_EN BIT(21)
+#define B_AX_BRIDGE_TXSCO_PKT_LEN_MAT_EN BIT(20)
+#define B_AX_BRIDGE_TXSCO_CON_HAN_MAT_EN BIT(19)
+#define B_AX_BRIDGE_USB_TX_HCICMDLEN_SEL BIT(18)
+#define B_AX_R_BRIDGE_JCIRXEN BIT(17)
+#define B_AX_R_BRIDGE_HCITXEN BIT(16)
+#define B_AX_BRIDGE_RXSCOBUF_FLOW_SEL_SH 12
+#define B_AX_BRIDGE_RXSCOBUF_FLOW_SEL_MSK 0xf
+#define B_AX_BRIDGE_LE_CON_HAN_VALUE_UPPERBOUND_SH 0
+#define B_AX_BRIDGE_LE_CON_HAN_VALUE_UPPERBOUND_MSK 0xfff
+
+#define R_AX_USB_BRIDGE_UART_3 0x119C
+#define B_AX_BRIDGE_URT_RXINDIC_ERR BIT(31)
+#define B_AX_BRIDGE_LE_SHORTPKTERR_CNT_SH 24
+#define B_AX_BRIDGE_LE_SHORTPKTERR_CNT_MSK 0x7f
+#define B_AX_BRIDGE_ACL_SHORTPKTERR_CNT_SH 16
+#define B_AX_BRIDGE_ACL_SHORTPKTERR_CNT_MSK 0xff
+#define B_AX_BRIDGE_LE_LONGPKTERR_CNT_SH 8
+#define B_AX_BRIDGE_LE_LONGPKTERR_CNT_MSK 0xff
+#define B_AX_BRIDGE_ACL_LONGPKTERR_CNT_SH 0
+#define B_AX_BRIDGE_ACL_LONGPKTERR_CNT_MSK 0xff
+
+#define R_AX_USB_BRIDGE_UART_4 0x11A0
+#define B_AX_BRIDGE_XFACTOR_ADJ_USB3_SH 20
+#define B_AX_BRIDGE_XFACTOR_ADJ_USB3_MSK 0xfff
+#define B_AX_BRIDGE_XFACTOR_USB3_SH 16
+#define B_AX_BRIDGE_XFACTOR_USB3_MSK 0xf
+#define B_AX_BRIDGE_BAUD_USB3_SH 0
+#define B_AX_BRIDGE_BAUD_USB3_MSK 0xfff
+
+#define R_AX_USB_BT_BRIDGE 0x11A8
+#define B_AX_R_DIS_BTBRI_SS_SYSON BIT(2)
+#define B_AX_R_DIS_BTBRI_SS_STS BIT(1)
+#define B_AX_R_DIS_BTBRI_L1U2_STS BIT(0)
+
+#define R_AX_USB_DMA_WRAPPER 0x11B0
+#define B_AX_PKT_BASE_EN BIT(11)
+#define B_AX_FUNCTION_SUSB_OPT BIT(8)
+#define B_AX_TX7LEN_MISMATCH BIT(7)
+#define B_AX_TX6LEN_MISMATCH BIT(6)
+#define B_AX_TX5LEN_MISMATCH BIT(5)
+#define B_AX_TX4LEN_MISMATCH BIT(4)
+#define B_AX_TX3LEN_MISMATCH BIT(3)
+#define B_AX_TX2LEN_MISMATCH BIT(2)
+#define B_AX_TX1LEN_MISMATCH BIT(1)
+#define B_AX_TX0LEN_MISMATCH BIT(0)
+
+#define R_AX_USB_WLAN1 0x11B8
+#define B_AX_WLAN_TX BIT(12)
+#define B_AX_WLAN_RX BIT(11)
+#define B_AX_WLAN1_TXQ_STALL_DIS BIT(10)
+#define B_AX_WLAN1_RXQ_STOP_SH 8
+#define B_AX_WLAN1_RXQ_STOP_MSK 0x3
+#define B_AX_WLAN1_TXQ_STOP_SH 4
+#define B_AX_WLAN1_TXQ_STOP_MSK 0xf
+#define B_AX_FUNCTION_SUSB_EN_WLAN1 BIT(3)
+#define B_AX_LOWPOWER_WLAN1 BIT(2)
+#define B_AX_FUNCTION_WAKE_EN_WLAN1 BIT(1)
+#define B_AX_FUNCTION_WAKE_CAPABLE_WLAN1 BIT(0)
+
+#define R_AX_USB_GPS 0x11C0
+#define B_AX_FUNCTION_SUSB_EN_GPS BIT(3)
+#define B_AX_LOWPOWER_GPS BIT(2)
+#define B_AX_FUNCTION_WAKE_EN_GPS BIT(1)
+#define B_AX_FUNCTION_WAKE_CAPABLE_GPS BIT(0)
+
+#define R_AX_USB_DEBUG_0 0x11D0
+#define B_AX_SLEEP_GNT_BT BIT(17)
+#define B_AX_SLEEP_REQ_BT BIT(16)
+#define B_AX_DEBUG_SIGNAL_001_SH 8
+#define B_AX_DEBUG_SIGNAL_001_MSK 0xff
+#define B_AX_USB_DBGO_SEL_SH 0
+#define B_AX_USB_DBGO_SEL_MSK 0xff
+
+#define R_AX_USB_DEBUG_1 0x11D4
+#define B_AX_RXDMA_ENDPOINT_COUNTER_SH 24
+#define B_AX_RXDMA_ENDPOINT_COUNTER_MSK 0xff
+#define B_AX_RXDMA_DMA_COUNTER_SH 16
+#define B_AX_RXDMA_DMA_COUNTER_MSK 0xff
+#define B_AX_TXDMA_ENDPOINT_COUNTER_SH 8
+#define B_AX_TXDMA_ENDPOINT_COUNTER_MSK 0xff
+#define B_AX_TXDMA_DMA_COUNTER_SH 0
+#define B_AX_TXDMA_DMA_COUNTER_MSK 0xff
+
+#define R_AX_USB_DEBUG_2 0x11D8
+#define B_AX_REG_READ_COUNTER_SH 8
+#define B_AX_REG_READ_COUNTER_MSK 0xff
+#define B_AX_REG_WRITE_COUNTER_SH 0
+#define B_AX_REG_WRITE_COUNTER_MSK 0xff
+
+#define R_AX_USB_DEBUG_3 0x11DC
+#define B_AX_RX_STATE_MACHINE_SH 24
+#define B_AX_RX_STATE_MACHINE_MSK 0xff
+#define B_AX_TX_STATE_MACHINE_SH 16
+#define B_AX_TX_STATE_MACHINE_MSK 0xff
+#define B_AX_IO_STATE_MACHINE_SH 8
+#define B_AX_IO_STATE_MACHINE_MSK 0xff
+#define B_AX_HW_TXVLD_TOGGLE_EN BIT(15)
+#define B_AX_HW_FORCE_TXRDY_EN BIT(14)
+#define B_AX_TXVLD_TOGGLE_VAL_SH 8
+#define B_AX_TXVLD_TOGGLE_VAL_MSK 0xf
+#define B_AX_TXVLD_TOUT_VAL_SH 0
+#define B_AX_TXVLD_TOUT_VAL_MSK 0xff
+
+#define R_AX_USB_STATUS 0x11F0
+#define B_AX_USB_EP_NUM_SH 4
+#define B_AX_USB_EP_NUM_MSK 0xf
+#define B_AX_R_SSIC_EN BIT(2)
+#define B_AX_R_USB2_SEL BIT(1)
+#define B_AX_MODE_HS BIT(0)
+
+#define R_AX_USB_D2F_F2D_INFO 0x1200
+#define B_AX_HRPWM2_SH 16
+#define B_AX_HRPWM2_MSK 0xffff
+#define B_AX_CPWM2_SH 0
+#define B_AX_CPWM2_MSK 0xffff
+
+#define R_AX_USB3 0x1220
+#define B_AX_U3_STATE_SH 12
+#define B_AX_U3_STATE_MSK 0xf
+#define B_AX_U3_SUB_STATE_SH 8
+#define B_AX_U3_SUB_STATE_MSK 0xf
+#define B_AX_HPS_CLKR_USB_SH 0
+#define B_AX_HPS_CLKR_USB_MSK 0xff
+
+#define R_AX_USB_OTHERS_0 0x1230
+#define B_AX_USBTX_EP3IF_OK_CNT_SH 24
+#define B_AX_USBTX_EP3IF_OK_CNT_MSK 0xff
+#define B_AX_USBTX_EP2IF_OK_CNT_SH 16
+#define B_AX_USBTX_EP2IF_OK_CNT_MSK 0xff
+#define B_AX_USBTX_EP1IF_OK_CNT_SH 8
+#define B_AX_USBTX_EP1IF_OK_CNT_MSK 0xff
+#define B_AX_USBTX_EP0IF_OK_CNT_SH 0
+#define B_AX_USBTX_EP0IF_OK_CNT_MSK 0xff
+
+#define R_AX_USB_OTHERS_1 0x1234
+#define B_AX_USBTX_EP7IF_OK_CNT_SH 24
+#define B_AX_USBTX_EP7IF_OK_CNT_MSK 0xff
+#define B_AX_USBTX_EP6IF_OK_CNT_SH 16
+#define B_AX_USBTX_EP6IF_OK_CNT_MSK 0xff
+#define B_AX_USBTX_EP5IF_OK_CNT_SH 8
+#define B_AX_USBTX_EP5IF_OK_CNT_MSK 0xff
+#define B_AX_USBTX_EP4IF_OK_CNT_SH 0
+#define B_AX_USBTX_EP4IF_OK_CNT_MSK 0xff
+
+#define R_AX_USB_OTHERS_2 0x1238
+#define B_AX_USBRX_DMAIF_OK_CNT_SH 24
+#define B_AX_USBRX_DMAIF_OK_CNT_MSK 0xff
+#define B_AX_USBRX_EPIF_OK_CNT_SH 16
+#define B_AX_USBRX_EPIF_OK_CNT_MSK 0xff
+#define B_AX_USBTX_EP9IF_OK_CNT_SH 8
+#define B_AX_USBTX_EP9IF_OK_CNT_MSK 0xff
+#define B_AX_USBTX_EP8IF_OK_CNT_SH 0
+#define B_AX_USBTX_EP8IF_OK_CNT_MSK 0xff
+
+#define R_AX_USB_OTHERS_3 0x123C
+#define B_AX_VENDOR_LMP_LATCH_DATA_L_SH 0
+#define B_AX_VENDOR_LMP_LATCH_DATA_L_MSK 0xffffffffL
+
+#define R_AX_USB_OTHERS_4 0x1240
+#define B_AX_VENDOR_LMP_LATCH_DATA_H_SH 0
+#define B_AX_VENDOR_LMP_LATCH_DATA_H_MSK 0xffffffffL
+
+#define R_AX_USB_OTHERS_5 0x1244
+#define B_AX_APPEND_ZERO_PKT_SH 24
+#define B_AX_APPEND_ZERO_PKT_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_EXTE_7_SH 21
+#define B_AX_USB_AUTO_LOAD_EXTE_7_MSK 0x3
+#define B_AX_USB_AUTO_LOAD_EXTE_0_SH 16
+#define B_AX_USB_AUTO_LOAD_EXTE_0_MSK 0x1f
+#define B_AX_USB_AUTO_LOAD_EXTE_2_SH 8
+#define B_AX_USB_AUTO_LOAD_EXTE_2_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_EXTE_1_SH 0
+#define B_AX_USB_AUTO_LOAD_EXTE_1_MSK 0xff
+
+#define R_AX_USB_OTHERS_6 0x1248
+#define B_AX_USB_AUTO_LOAD_STRING_3_SH 24
+#define B_AX_USB_AUTO_LOAD_STRING_3_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_STRING_2_SH 16
+#define B_AX_USB_AUTO_LOAD_STRING_2_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_STRING_1_SH 8
+#define B_AX_USB_AUTO_LOAD_STRING_1_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_STRING_0_SH 0
+#define B_AX_USB_AUTO_LOAD_STRING_0_MSK 0xff
+
+#define R_AX_USB_OTHERS_7 0x124C
+#define B_AX_USB_AUTO_LOAD_BRIDGE_FLAG_SH 22
+#define B_AX_USB_AUTO_LOAD_BRIDGE_FLAG_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_EXTE_FLAG_SH 14
+#define B_AX_USB_AUTO_LOAD_EXTE_FLAG_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_STRING_FLAG BIT(13)
+#define B_AX_USB_AUTO_LOAD_INIT2_FLAG_SH 7
+#define B_AX_USB_AUTO_LOAD_INIT2_FLAG_MSK 0x3f
+#define B_AX_USB_AUTO_LOAD_INIT1_FLAG_SH 0
+#define B_AX_USB_AUTO_LOAD_INIT1_FLAG_MSK 0x7f
+
+#define R_AX_USB_FW_IMR 0x1258
+#define B_AX_IO_OFFREG_TIMEOUT_INT_EN BIT(8)
+#define B_AX_IO_ONREG_TIMEOUT_INT_EN BIT(0)
+
+#define R_AX_HUSBIMR 0x1270
+#define B_AX_HD1ISR_B00_IND_INT_EN BIT(26)
+#define B_AX_USBRX_INT_EN BIT(7)
+#define B_AX_PUSBTX_CH12_INT_EN BIT(6)
+#define B_AX_USBTX_CH10_INT_EN BIT(5)
+#define B_AX_USBTX_CH8_INT_EN BIT(4)
+#define B_AX_USBTX_ACH6_INT_EN BIT(3)
+#define B_AX_USBTX_ACH4_INT_EN BIT(2)
+#define B_AX_USBTX_ACH2_INT_EN BIT(1)
+#define B_AX_USBTX_ACH0_INT_EN BIT(0)
+
+#define R_AX_HUSBISR 0x1274
+#define B_AX_HD1ISR_B00_IND_INT BIT(26)
+#define B_AX_USBRX_INT BIT(7)
+#define B_AX_PUSBTX_CH12_INT BIT(6)
+#define B_AX_USBTX_CH10_INT BIT(5)
+#define B_AX_USBTX_CH8_INT BIT(4)
+#define B_AX_USBTX_ACH6_INT BIT(3)
+#define B_AX_USBTX_ACH4_INT BIT(2)
+#define B_AX_USBTX_ACH2_INT BIT(1)
+#define B_AX_USBTX_ACH0_INT BIT(0)
+
+//
+// WL_AX_Reg_USB.xls
+//
+
+//
+// USB_REG
+//
+
+#define R_AX_USB_WATCHDOG 0x1260
+#define B_AX_USBIO_WD_FLAG BIT(31)
+#define B_AX_USBIO_WD_EN BIT(30)
+#define B_AX_USBIO_WD_TIMER_SH 24
+#define B_AX_USBIO_WD_TIMER_MSK 0xf
+#define B_AX_USBIO_WD_ADDR_SH 0
+#define B_AX_USBIO_WD_ADDR_MSK 0xffffff
+
+//
+// WL_AX_Reg_USB.xls
+//
+
+//
+// USB_REG
+//
+
+#define R_AX_USB2_MAC_0_V1 0x5000
+#define B_AX_TOUT_DELAY_FS_V1_SH 24
+#define B_AX_TOUT_DELAY_FS_V1_MSK 0xff
+#define B_AX_TOUT_DELAY_HS_V1_SH 16
+#define B_AX_TOUT_DELAY_HS_V1_MSK 0xff
+#define B_AX_TOUT_DIS_V1 BIT(15)
+#define B_AX_CRC_CHK_OPT_V1 BIT(14)
+#define B_AX_FORCE_PCERST_V1 BIT(13)
+#define B_AX_FORCE_TOGL_V1 BIT(12)
+#define B_AX_FORCE_TOGLSEL_V1 BIT(11)
+#define B_AX_FORCE_PIDSW_V1 BIT(10)
+#define B_AX_FORCE_PCE_IN_V1 BIT(9)
+#define B_AX_FORCE_PCE_OUT_V1 BIT(8)
+#define B_AX_PID_FORCE_V1_SH 0
+#define B_AX_PID_FORCE_V1_MSK 0xff
+
+#define R_AX_USB2_MAC_1_V1 0x5004
+#define B_AX_FORCE_PCE_CMD_V1 BIT(31)
+
+#define R_AX_USB2_LINK_PORT_V1 0x5008
+#define B_AX_R_HOST_PWR_CTRL_V1 BIT(23)
+#define B_AX_R_USB2_CLR_TXVLD_V1 BIT(22)
+#define B_AX_R_USB2_SE0_V1 BIT(21)
+#define B_AX_HOST_RESUME_EDGE_EN_V1 BIT(20)
+#define B_AX_RESUME_SEL_V1_SH 16
+#define B_AX_RESUME_SEL_V1_MSK 0xf
+#define B_AX_DELAY_CHIRP_K_V1_SH 14
+#define B_AX_DELAY_CHIRP_K_V1_MSK 0x3
+#define B_AX_FORCE_TXVLD1_V1 BIT(13)
+#define B_AX_FORCE_TXVLD0_V1 BIT(12)
+#define B_AX_DORCE_DAT1_V1 BIT(11)
+#define B_AX_FORCE_DAT0_V1 BIT(10)
+#define B_AX_LS_TEST_V1 BIT(9)
+#define B_AX_LS_CHANGE_V1 BIT(8)
+#define B_AX_FORCE_HS_SW_V1 BIT(7)
+#define B_AX_FORCE_FS_SW_V1 BIT(6)
+#define B_AX_FORCE_HSXCVR_V1 BIT(5)
+#define B_AX_FORCE_FSXCVR_V1 BIT(4)
+#define B_AX_FORCE_HSTERM_V1 BIT(3)
+#define B_AX_FORCE_FSTERM_V1 BIT(2)
+#define B_AX_FORCE_NORM_SW_V1 BIT(1)
+#define B_AX_FORCE_DBSN_V1 BIT(0)
+
+#define R_AX_USB2_LPM_0_V1 0x5010
+#define B_AX_USBPHY_PLL_ALIVE_V1 BIT(17)
+#define B_AX_USB_LPM_MAX_EN_V1 BIT(16)
+#define B_AX_USB_LPM_MIN_EN_V1 BIT(15)
+#define B_AX_BESL_EN_V1 BIT(14)
+#define B_AX_USB_LPM_NYET_EN_V1 BIT(13)
+#define B_AX_USB_LPM_MAX_ACK_V1 BIT(12)
+#define B_AX_USB_LPM_EN_V1 BIT(11)
+#define B_AX_USB2_SUSB_V1 BIT(10)
+#define B_AX_LPM_PLL_ALIVE_V1 BIT(9)
+#define B_AX_USB_LPS_OUT_V1 BIT(8)
+#define B_AX_USB_LPM_WAKEUP_EN_V1 BIT(6)
+#define B_AX_NEVER_SUSPEND_V1 BIT(5)
+#define B_AX_SUSPND_EN_V1 BIT(4)
+#define B_AX_WAKEUP_EN_V1 BIT(3)
+#define B_AX_USB_SUS_WAKEUP_EN_V1 BIT(2)
+#define B_AX_RESUME_SND_V1 BIT(1)
+#define B_AX_CONNECT_EN_V1 BIT(0)
+
+#define R_AX_USB2_LPM_1_V1 0x5014
+#define B_AX_USB_LPM_MAX_V1_SH 20
+#define B_AX_USB_LPM_MAX_V1_MSK 0xf
+#define B_AX_USB_LPM_MIN_V1_SH 16
+#define B_AX_USB_LPM_MIN_V1_MSK 0xf
+#define B_AX_R_WAKE_HOST_WT_H_V1_SH 8
+#define B_AX_R_WAKE_HOST_WT_H_V1_MSK 0xff
+#define B_AX_R_WAKE_HOST_WT_L_V1_SH 0
+#define B_AX_R_WAKE_HOST_WT_L_V1_MSK 0xff
+
+#define R_AX_USB2_MACRO_TEST_MODE_V1 0x5018
+#define B_AX_TXRDY_SLB_SEL_V1 BIT(14)
+#define B_AX_SLB_EN_V1 BIT(13)
+#define B_AX_SLB_RST_V1 BIT(12)
+#define B_AX_SLB_FAIL_V1 BIT(11)
+#define B_AX_SLB_DONE_V1 BIT(10)
+#define B_AX_SLB_PS1_SW_V1_SH 8
+#define B_AX_SLB_PS1_SW_V1_MSK 0x3
+#define B_AX_PHY_LOOP_TEST_V1 BIT(3)
+#define B_AX_USBTMOD_V1_SH 0
+#define B_AX_USBTMOD_V1_MSK 0x7
+
+#define R_AX_USB2_PHY_REG_0_V1 0x5020
+#define B_AX_USB2PHY_REG_EN_V1 BIT(17)
+#define B_AX_VLPADM_V1 BIT(16)
+#define B_AX_VSTATUS_IN_V1_SH 8
+#define B_AX_VSTATUS_IN_V1_MSK 0xff
+#define B_AX_VCONTROL_V1_SH 0
+#define B_AX_VCONTROL_V1_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_1_V1 0x5024
+#define B_AX_USB2PHY_DELAY_V1_SH 8
+#define B_AX_USB2PHY_DELAY_V1_MSK 0xff
+#define B_AX_VSTATUS_OUT_V1_SH 0
+#define B_AX_VSTATUS_OUT_V1_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_2_V1 0x5028
+#define B_AX_USB2_PHY_P0_E3_V1_SH 24
+#define B_AX_USB2_PHY_P0_E3_V1_MSK 0xff
+#define B_AX_USB2_PHY_P0_E2_V1_SH 16
+#define B_AX_USB2_PHY_P0_E2_V1_MSK 0xff
+#define B_AX_USB2_PHY_P0_E1_V1_SH 8
+#define B_AX_USB2_PHY_P0_E1_V1_MSK 0xff
+#define B_AX_USB2_PHY_P0_E0_V1_SH 0
+#define B_AX_USB2_PHY_P0_E0_V1_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_3_V1 0x502C
+#define B_AX_USB2_PHY_P0_E7_V1_SH 24
+#define B_AX_USB2_PHY_P0_E7_V1_MSK 0xff
+#define B_AX_USB2_PHY_P0_E6_V1_SH 16
+#define B_AX_USB2_PHY_P0_E6_V1_MSK 0xff
+#define B_AX_USB2_PHY_P0_E5_V1_SH 8
+#define B_AX_USB2_PHY_P0_E5_V1_MSK 0xff
+#define B_AX_USB2_PHY_P0_E4_V1_SH 0
+#define B_AX_USB2_PHY_P0_E4_V1_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_4_V1 0x5030
+#define B_AX_USB2_PHY_P1_E3_V1_SH 24
+#define B_AX_USB2_PHY_P1_E3_V1_MSK 0xff
+#define B_AX_USB2_PHY_P1_E2_V1_SH 16
+#define B_AX_USB2_PHY_P1_E2_V1_MSK 0xff
+#define B_AX_USB2_PHY_P1_E1_V1_SH 8
+#define B_AX_USB2_PHY_P1_E1_V1_MSK 0xff
+#define B_AX_USB2_PHY_P1_E0_V1_SH 0
+#define B_AX_USB2_PHY_P1_E0_V1_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_5_V1 0x5034
+#define B_AX_USB2_PHY_P1_E7_V1_SH 24
+#define B_AX_USB2_PHY_P1_E7_V1_MSK 0xff
+#define B_AX_USB2_PHY_P1_E6_V1_SH 16
+#define B_AX_USB2_PHY_P1_E6_V1_MSK 0xff
+#define B_AX_USB2_PHY_P1_E5_V1_SH 8
+#define B_AX_USB2_PHY_P1_E5_V1_MSK 0xff
+#define B_AX_USB2_PHY_P1_E4_V1_SH 0
+#define B_AX_USB2_PHY_P1_E4_V1_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_6_V1 0x5038
+#define B_AX_USB2_PHY_F3_V1_SH 24
+#define B_AX_USB2_PHY_F3_V1_MSK 0xff
+#define B_AX_USB2_PHY_F2_V1_SH 16
+#define B_AX_USB2_PHY_F2_V1_MSK 0xff
+#define B_AX_USB2_PHY_F1_V1_SH 8
+#define B_AX_USB2_PHY_F1_V1_MSK 0xff
+#define B_AX_USB2_PHY_F0_V1_SH 0
+#define B_AX_USB2_PHY_F0_V1_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_7_V1 0x503C
+#define B_AX_USB2_PHY_F7_V1_SH 24
+#define B_AX_USB2_PHY_F7_V1_MSK 0xff
+#define B_AX_USB2_PHY_F6_V1_SH 16
+#define B_AX_USB2_PHY_F6_V1_MSK 0xff
+#define B_AX_USB2_PHY_F5_V1_SH 8
+#define B_AX_USB2_PHY_F5_V1_MSK 0xff
+#define B_AX_USB2_PHY_F4_V1_SH 0
+#define B_AX_USB2_PHY_F4_V1_MSK 0xff
+
+#define R_AX_USB2_PHY_REG_8_V1 0x5040
+#define B_AX_USB2PHY_UPDATE_2_V1_SH 16
+#define B_AX_USB2PHY_UPDATE_2_V1_MSK 0xff
+#define B_AX_USB2PHY_UPDATE_1_V1_SH 8
+#define B_AX_USB2PHY_UPDATE_1_V1_MSK 0xff
+#define B_AX_USB2PHY_UPDATE_0_V1_SH 0
+#define B_AX_USB2PHY_UPDATE_0_V1_MSK 0xff
+#define B_AX_VENDOR_IDX_UPPER_BOND_SH 0
+#define B_AX_VENDOR_IDX_UPPER_BOND_MSK 0xff
+
+#define R_AX_USB_ENDPOINT_0_V1 0x5060
+#define B_AX_EP_MAXPKT_V1_SH 16
+#define B_AX_EP_MAXPKT_V1_MSK 0x3ff
+#define B_AX_EP_EN_V1 BIT(15)
+#define B_AX_EP_TYPE_V1_SH 13
+#define B_AX_EP_TYPE_V1_MSK 0x3
+#define B_AX_EP_ISTALL_V1 BIT(12)
+#define B_AX_EP_OSTALL_V1 BIT(11)
+#define B_AX_EP_STREAMEN_V1 BIT(10)
+#define B_AX_EP_OUT_V1 BIT(9)
+#define B_AX_EP_IN_V1 BIT(8)
+#define B_AX_BT_INTR_SEL_V1 BIT(5)
+#define B_AX_R_SIE_INIT_DONE_V1 BIT(4)
+#define B_AX_EP_IDX_V1_SH 0
+#define B_AX_EP_IDX_V1_MSK 0xf
+
+#define R_AX_USB_ENDPOINT_1_V1 0x5064
+#define B_AX_EP_MAX_STREAM_V1_SH 16
+#define B_AX_EP_MAX_STREAM_V1_MSK 0xff
+#define B_AX_EP_MAX_BURST_V1_SH 8
+#define B_AX_EP_MAX_BURST_V1_MSK 0xff
+#define B_AX_EP_INT_INTERVAL_V1_SH 0
+#define B_AX_EP_INT_INTERVAL_V1_MSK 0xff
+
+#define R_AX_USB_ENDPOINT_2_V1 0x5068
+#define B_AX_EP_BPI_V1_SH 16
+#define B_AX_EP_BPI_V1_MSK 0xffff
+#define B_AX_USB3_EP_IN_ST_V1_SH 8
+#define B_AX_USB3_EP_IN_ST_V1_MSK 0xff
+#define B_AX_USB3_EP_OUT_ST_V1_SH 0
+#define B_AX_USB3_EP_OUT_ST_V1_MSK 0xff
+
+#define R_AX_USB_ENDPOINT_3_V1 0x506C
+#define B_AX_EP12_PAUSE_STATE_V1 BIT(31)
+#define B_AX_EP11_PAUSE_STATE_V1 BIT(30)
+#define B_AX_EP10_PAUSE_STATE_V1 BIT(29)
+#define B_AX_EP9_PAUSE_STATE_V1 BIT(28)
+#define B_AX_EP8_PAUSE_STATE_V1 BIT(27)
+#define B_AX_EP7_PAUSE_STATE_V1 BIT(26)
+#define B_AX_EP6_PAUSE_STATE_V1 BIT(25)
+#define B_AX_EP5_PAUSE_STATE_V1 BIT(24)
+#define B_AX_EP4_PAUSE_STATE_V1 BIT(23)
+#define B_AX_EP12_TX_PAUSE_V1 BIT(22)
+#define B_AX_EP11_TX_PAUSE_V1 BIT(21)
+#define B_AX_EP10_TX_PAUSE_V1 BIT(20)
+#define B_AX_EP9_TX_PAUSE_V1 BIT(19)
+#define B_AX_EP8_RX_PAUSE_V1 BIT(18)
+#define B_AX_EP7_TX_PAUSE_V1 BIT(17)
+#define B_AX_EP6_TX_PAUSE_V1 BIT(16)
+#define B_AX_EP5_TX_PAUSE_V1 BIT(15)
+#define B_AX_EP4_RX_PAUSE_V1 BIT(14)
+#define B_AX_INTERRUPT_BULK_IN_V1 BIT(12)
+#define B_AX_AC_BULKOUT_V1_SH 10
+#define B_AX_AC_BULKOUT_V1_MSK 0x3
+#define B_AX_BULKOUT1_V1 BIT(9)
+#define B_AX_BULKOUT0_V1 BIT(8)
+#define B_AX_INTERRUPT_INTERVAL_V1_SH 0
+#define B_AX_INTERRUPT_INTERVAL_V1_MSK 0xf
+
+#define R_AX_USB_HOST_REQUEST_0_V1 0x5070
+#define B_AX_ERR_STR2_LEN_V1_SH 24
+#define B_AX_ERR_STR2_LEN_V1_MSK 0xff
+#define B_AX_ERR_STR1_LEN_V1_SH 8
+#define B_AX_ERR_STR1_LEN_V1_MSK 0xffff
+#define B_AX_DEVADDR_V1_SH 0
+#define B_AX_DEVADDR_V1_MSK 0x7f
+
+#define R_AX_USB_HOST_REQUEST_1_V1 0x5074
+#define B_AX_USB_PID_V1_SH 16
+#define B_AX_USB_PID_V1_MSK 0xffff
+#define B_AX_USB_VID_V1_SH 0
+#define B_AX_USB_VID_V1_MSK 0xffff
+
+#define R_AX_USB_HOST_REQUEST_2_V1 0x5078
+#define B_AX_MAC_ADDR_1_V1_SH 24
+#define B_AX_MAC_ADDR_1_V1_MSK 0xff
+#define B_AX_MAC_ADDR_0_V1_SH 16
+#define B_AX_MAC_ADDR_0_V1_MSK 0xff
+#define B_AX_FORCE_LPM_BCD201_V1 BIT(15)
+#define B_AX_SELF_POWER_EN_V1 BIT(14)
+#define B_AX_R_FORCE_U3MAC_HS_MODE_V1 BIT(13)
+#define B_AX_LOAD_LTM_CAP_V1 BIT(12)
+#define B_AX_USB3_DEV_CAP_DESC_EN_V1 BIT(11)
+#define B_AX_AUTOLOAD_STRING_EN_V1 BIT(10)
+#define B_AX_REMOTE_WAKEUP_V1 BIT(9)
+#define B_AX_SQNUM_ROM_V1 BIT(8)
+#define B_AX_ERR_STR2_LEN_FLAG_V1 BIT(7)
+#define B_AX_ERR_STR1_LEN_FLAG_V1 BIT(6)
+#define B_AX_ERR_STR0_LEN_FLAG_V1 BIT(5)
+#define B_AX_R_USBIO_MODE_V1 BIT(4)
+#define B_AX_EXREG_TO_EN_V1 BIT(3)
+#define B_AX_EXREG_TO_SEL_V1_SH 0
+#define B_AX_EXREG_TO_SEL_V1_MSK 0x7
+
+#define R_AX_USB_HOST_REQUEST_3_V1 0x507C
+#define B_AX_MAC_ADDR_5_V1_SH 24
+#define B_AX_MAC_ADDR_5_V1_MSK 0xff
+#define B_AX_MAC_ADDR_4_V1_SH 16
+#define B_AX_MAC_ADDR_4_V1_MSK 0xff
+#define B_AX_MAC_ADDR_3_V1_SH 8
+#define B_AX_MAC_ADDR_3_V1_MSK 0xff
+#define B_AX_MAC_ADDR_2_V1_SH 0
+#define B_AX_MAC_ADDR_2_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_4_V1 0x5080
+#define B_AX__MANUFACTURE_STRING_3_V1_SH 24
+#define B_AX__MANUFACTURE_STRING_3_V1_MSK 0xff
+#define B_AX__MANUFACTURE_STRING_2_V1_SH 16
+#define B_AX__MANUFACTURE_STRING_2_V1_MSK 0xff
+#define B_AX__MANUFACTURE_STRING_1_V1_SH 8
+#define B_AX__MANUFACTURE_STRING_1_V1_MSK 0xff
+#define B_AX__MANUFACTURE_STRING_0_V1_SH 0
+#define B_AX__MANUFACTURE_STRING_0_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_5_V1 0x5084
+#define B_AX_MANUFACTURE_STRING_7_V1_SH 24
+#define B_AX_MANUFACTURE_STRING_7_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_6_V1_SH 16
+#define B_AX_MANUFACTURE_STRING_6_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_5_V1_SH 8
+#define B_AX_MANUFACTURE_STRING_5_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_4_V1_SH 0
+#define B_AX_MANUFACTURE_STRING_4_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_6_V1 0x5088
+#define B_AX_MANUFACTURE_STRING_B_V1_SH 24
+#define B_AX_MANUFACTURE_STRING_B_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_A_V1_SH 16
+#define B_AX_MANUFACTURE_STRING_A_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_9_V1_SH 8
+#define B_AX_MANUFACTURE_STRING_9_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_8_V1_SH 0
+#define B_AX_MANUFACTURE_STRING_8_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_7_V1 0x508C
+#define B_AX_MANUFACTURE_STRING_F_V1_SH 24
+#define B_AX_MANUFACTURE_STRING_F_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_E_V1_SH 16
+#define B_AX_MANUFACTURE_STRING_E_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_D_V1_SH 8
+#define B_AX_MANUFACTURE_STRING_D_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_C_V1_SH 0
+#define B_AX_MANUFACTURE_STRING_C_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_8_V1 0x5090
+#define B_AX_MANUFACTURE_STRING_13_V1_SH 24
+#define B_AX_MANUFACTURE_STRING_13_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_12_V1_SH 16
+#define B_AX_MANUFACTURE_STRING_12_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_11_V1_SH 8
+#define B_AX_MANUFACTURE_STRING_11_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_10_V1_SH 0
+#define B_AX_MANUFACTURE_STRING_10_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_9_V1 0x5094
+#define B_AX_MANUFACTURE_STRING_17_V1_SH 24
+#define B_AX_MANUFACTURE_STRING_17_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_16_V1_SH 16
+#define B_AX_MANUFACTURE_STRING_16_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_15_V1_SH 8
+#define B_AX_MANUFACTURE_STRING_15_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_14_V1_SH 0
+#define B_AX_MANUFACTURE_STRING_14_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_A_V1 0x5098
+#define B_AX_MANUFACTURE_STRING_1B_V1_SH 24
+#define B_AX_MANUFACTURE_STRING_1B_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_1A_V1_SH 16
+#define B_AX_MANUFACTURE_STRING_1A_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_19_V1_SH 8
+#define B_AX_MANUFACTURE_STRING_19_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_18_V1_SH 0
+#define B_AX_MANUFACTURE_STRING_18_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_B_V1 0x509C
+#define B_AX_MANUFACTURE_STRING_1F_V1_SH 24
+#define B_AX_MANUFACTURE_STRING_1F_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_1E_V1_SH 16
+#define B_AX_MANUFACTURE_STRING_1E_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_1D_V1_SH 8
+#define B_AX_MANUFACTURE_STRING_1D_V1_MSK 0xff
+#define B_AX_MANUFACTURE_STRING_1C_V1_SH 0
+#define B_AX_MANUFACTURE_STRING_1C_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_C_V1 0x50A0
+#define B_AX_PRODUCT_STRING_3_V1_SH 24
+#define B_AX_PRODUCT_STRING_3_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_2_V1_SH 16
+#define B_AX_PRODUCT_STRING_2_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_1_V1_SH 8
+#define B_AX_PRODUCT_STRING_1_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_0_V1_SH 0
+#define B_AX_PRODUCT_STRING_0_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_D_V1 0x50A4
+#define B_AX_PRODUCT_STRING_7_V1_SH 24
+#define B_AX_PRODUCT_STRING_7_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_6_V1_SH 16
+#define B_AX_PRODUCT_STRING_6_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_5_V1_SH 8
+#define B_AX_PRODUCT_STRING_5_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_4_V1_SH 0
+#define B_AX_PRODUCT_STRING_4_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_E_V1 0x50A8
+#define B_AX_PRODUCT_STRING_B_V1_SH 24
+#define B_AX_PRODUCT_STRING_B_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_A_V1_SH 16
+#define B_AX_PRODUCT_STRING_A_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_9_V1_SH 8
+#define B_AX_PRODUCT_STRING_9_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_8_V1_SH 0
+#define B_AX_PRODUCT_STRING_8_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_F_V1 0x50AC
+#define B_AX_PRODUCT_STRING_F_V1_SH 24
+#define B_AX_PRODUCT_STRING_F_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_E_V1_SH 16
+#define B_AX_PRODUCT_STRING_E_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_D_V1_SH 8
+#define B_AX_PRODUCT_STRING_D_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_C_V1_SH 0
+#define B_AX_PRODUCT_STRING_C_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_10_V1 0x50B0
+#define B_AX_PRODUCT_STRING_13_V1_SH 24
+#define B_AX_PRODUCT_STRING_13_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_12_V1_SH 16
+#define B_AX_PRODUCT_STRING_12_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_11_V1_SH 8
+#define B_AX_PRODUCT_STRING_11_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_10_V1_SH 0
+#define B_AX_PRODUCT_STRING_10_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_11_V1 0x50B4
+#define B_AX_PRODUCT_STRING_17_V1_SH 24
+#define B_AX_PRODUCT_STRING_17_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_16_V1_SH 16
+#define B_AX_PRODUCT_STRING_16_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_15_V1_SH 8
+#define B_AX_PRODUCT_STRING_15_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_14_V1_SH 0
+#define B_AX_PRODUCT_STRING_14_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_12_V1 0x50B8
+#define B_AX_PRODUCT_STRING_1B_V1_SH 24
+#define B_AX_PRODUCT_STRING_1B_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_1A_V1_SH 16
+#define B_AX_PRODUCT_STRING_1A_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_19_V1_SH 8
+#define B_AX_PRODUCT_STRING_19_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_18_V1_SH 0
+#define B_AX_PRODUCT_STRING_18_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_13_V1 0x50BC
+#define B_AX_PRODUCT_STRING_1F_V1_SH 24
+#define B_AX_PRODUCT_STRING_1F_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_1E_V1_SH 16
+#define B_AX_PRODUCT_STRING_1E_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_1D_V1_SH 8
+#define B_AX_PRODUCT_STRING_1D_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_1C_V1_SH 0
+#define B_AX_PRODUCT_STRING_1C_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_14_V1 0x50C0
+#define B_AX_PRODUCT_STRING_23_V1_SH 24
+#define B_AX_PRODUCT_STRING_23_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_22_V1_SH 16
+#define B_AX_PRODUCT_STRING_22_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_21_V1_SH 8
+#define B_AX_PRODUCT_STRING_21_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_20_V1_SH 0
+#define B_AX_PRODUCT_STRING_20_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_15_V1 0x50C4
+#define B_AX_PRODUCT_STRING_27_V1_SH 24
+#define B_AX_PRODUCT_STRING_27_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_26_V1_SH 16
+#define B_AX_PRODUCT_STRING_26_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_25_V1_SH 8
+#define B_AX_PRODUCT_STRING_25_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_24_V1_SH 0
+#define B_AX_PRODUCT_STRING_24_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_16_V1 0x50C8
+#define B_AX_PRODUCT_STRING_2B_V1_SH 24
+#define B_AX_PRODUCT_STRING_2B_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_2A_V1_SH 16
+#define B_AX_PRODUCT_STRING_2A_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_29_V1_SH 8
+#define B_AX_PRODUCT_STRING_29_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_28_V1_SH 0
+#define B_AX_PRODUCT_STRING_28_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_17_V1 0x50CC
+#define B_AX_PRODUCT_STRING_2F_V1_SH 24
+#define B_AX_PRODUCT_STRING_2F_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_2E_V1_SH 16
+#define B_AX_PRODUCT_STRING_2E_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_2D_V1_SH 8
+#define B_AX_PRODUCT_STRING_2D_V1_MSK 0xff
+#define B_AX_PRODUCT_STRING_2C_V1_SH 0
+#define B_AX_PRODUCT_STRING_2C_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_18_V1 0x50D0
+#define B_AX_SERIAL_NUMBER_STRING_3_V1_SH 24
+#define B_AX_SERIAL_NUMBER_STRING_3_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_2_V1_SH 16
+#define B_AX_SERIAL_NUMBER_STRING_2_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_1_V1_SH 8
+#define B_AX_SERIAL_NUMBER_STRING_1_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_0_V1_SH 0
+#define B_AX_SERIAL_NUMBER_STRING_0_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_19_V1 0x50D4
+#define B_AX_SERIAL_NUMBER_STRING_7_V1_SH 24
+#define B_AX_SERIAL_NUMBER_STRING_7_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_6_V1_SH 16
+#define B_AX_SERIAL_NUMBER_STRING_6_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_5_V1_SH 8
+#define B_AX_SERIAL_NUMBER_STRING_5_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_4_V1_SH 0
+#define B_AX_SERIAL_NUMBER_STRING_4_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_1A_V1 0x50D8
+#define B_AX_SERIAL_NUMBER_STRING_B_V1_SH 24
+#define B_AX_SERIAL_NUMBER_STRING_B_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_A_V1_SH 16
+#define B_AX_SERIAL_NUMBER_STRING_A_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_9_V1_SH 8
+#define B_AX_SERIAL_NUMBER_STRING_9_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_8_V1_SH 0
+#define B_AX_SERIAL_NUMBER_STRING_8_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_1B_V1 0x50DC
+#define B_AX_SERIAL_NUMBER_STRING_F_V1_SH 24
+#define B_AX_SERIAL_NUMBER_STRING_F_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_E_V1_SH 16
+#define B_AX_SERIAL_NUMBER_STRING_E_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_D_V1_SH 8
+#define B_AX_SERIAL_NUMBER_STRING_D_V1_MSK 0xff
+#define B_AX_SERIAL_NUMBER_STRING_C_V1_SH 0
+#define B_AX_SERIAL_NUMBER_STRING_C_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_1C_V1 0x50E0
+#define B_AX_USB3_U2SEL_V1_SH 16
+#define B_AX_USB3_U2SEL_V1_MSK 0xffff
+#define B_AX_USB3_U1PEL_V1_SH 0
+#define B_AX_USB3_U1PEL_V1_MSK 0xffff
+
+#define R_AX_USB_HOST_REQUEST_1D_V1 0x50E4
+#define B_AX_HW_VENDOR_INDEX_V1_SH 16
+#define B_AX_HW_VENDOR_INDEX_V1_MSK 0xff
+
+#define R_AX_USB_HOST_REQUEST_1E_V1 0x50E8
+#define B_AX_DIS_STALL_FUNC_WAKE_V1 BIT(24)
+#define B_AX_USB3_U2_DEV_EXIT_LAT_V1_SH 8
+#define B_AX_USB3_U2_DEV_EXIT_LAT_V1_MSK 0xffff
+#define B_AX_USB3_U1_DEV_EXIT_LAT_V1_SH 0
+#define B_AX_USB3_U1_DEV_EXIT_LAT_V1_MSK 0xff
+
+#define R_AX_USB3_MAC_LINK_0_V1 0x5100
+#define B_AX_INTS_USB3_HRESET_EN_V1 BIT(31)
+#define B_AX_INTS_USB3_RECOV_EN_V1 BIT(30)
+#define B_AX_INTS_USB3_LPBK_EN_V1 BIT(29)
+#define B_AX_INTS_USB3_RXDET_EN_V1 BIT(28)
+#define B_AX_INTS_USB3_POLL_EN_V1 BIT(27)
+#define B_AX_INTS_USB3_U3_EN_V1 BIT(26)
+#define B_AX_INTS_USB3_U1U2_EN_V1 BIT(25)
+#define B_AX_INTS_USB3_U0_EN_V1 BIT(24)
+#define B_AX_INTS_USB3_RECOV2U0_EN_V1 BIT(23)
+#define B_AX_INTS_USB3_SSINACT_EN_V1 BIT(22)
+#define B_AX_INTS_USB3_SSDIS_EN_V1 BIT(21)
+#define B_AX_INTS_USB3_CMPLY_EN_V1 BIT(20)
+#define B_AX_INTS_USB3_RECOV2U0_V1 BIT(19)
+#define B_AX_INTS_USB3_SSINACT_V1 BIT(18)
+#define B_AX_INTS_USB3_SSDIS_V1 BIT(17)
+#define B_AX_INTS_USB3_CMPLY_V1 BIT(16)
+#define B_AX_INTS_USB3_HRESET_V1 BIT(15)
+#define B_AX_INTS_USB3_RECOV_V1 BIT(14)
+#define B_AX_INTS_USB3_LPBK_V1 BIT(13)
+#define B_AX_INTS_USB3_RXDET_V1 BIT(12)
+#define B_AX_INTS_USB3_POLL_V1 BIT(11)
+#define B_AX_INTS_USB3_U3_V1 BIT(10)
+#define B_AX_INTS_USB3_U1U2_V1 BIT(9)
+#define B_AX_INTS_USB3_U0_V1 BIT(8)
+#define B_AX_EN_ROVIDLE_TIMEOUT_V1 BIT(6)
+#define B_AX_EN_UNFIN_RTY_V1 BIT(5)
+#define B_AX_SSPHY_U1_QUICK_LFPS_V1 BIT(4)
+#define B_AX_USB3_DIS_ISOC_TIME_GT_V1 BIT(3)
+#define B_AX_R_DIS_USB3_U2_EN_V1 BIT(2)
+#define B_AX_R_DIS_USB3_U1_EN_V1 BIT(1)
+#define B_AX_LINK_ST_DETECT_TERM_V1 BIT(0)
+
+#define R_AX_USB3_MAC_LINK_1_V1 0x5104
+#define B_AX_WARM_RESET_TIME_V1_SH 0
+#define B_AX_WARM_RESET_TIME_V1_MSK 0x3
+
+#define R_AX_USB3_MAC_PIU_V1 0x5108
+#define B_AX_SSPHY_CLR_TERM_V1 BIT(1)
+#define B_AX_SSPHY_SET_TERM_V1 BIT(0)
+
+#define R_AX_USB3_MAC_PTL_V1 0x510C
+#define B_AX_BCDVALUE_V1_SH 2
+#define B_AX_BCDVALUE_V1_MSK 0x3
+#define B_AX_WLAN0_BUF_NUMP_EN_V1 BIT(1)
+#define B_AX_IGNORE_RETRY_BIT_V1 BIT(0)
+
+#define R_AX_USB3_MAC_PRTSM_V1 0x5110
+#define B_AX_EN_IMMED_POP_CREDIT_V1 BIT(0)
+
+#define R_AX_USB3_MAC_NPI_CONFIG_INTF_0_V1 0x5114
+#define B_AX_SSPHY_LFPS_FILTER_V1 BIT(31)
+#define B_AX_SSPHY_TX_SWING_V1 BIT(30)
+#define B_AX_SSPHY_TXMARGIN_V1_SH 27
+#define B_AX_SSPHY_TXMARGIN_V1_MSK 0x7
+#define B_AX_SSPHY_TXDEEMPHASIS_V1_SH 25
+#define B_AX_SSPHY_TXDEEMPHASIS_V1_MSK 0x3
+#define B_AX_SSPHY_ELASTIC_BUF_V1 BIT(24)
+#define B_AX_HIRD_THR_V1_SH 19
+#define B_AX_HIRD_THR_V1_MSK 0x1f
+#define B_AX_DEV_SPEED_V1_SH 16
+#define B_AX_DEV_SPEED_V1_MSK 0x7
+#define B_AX_U1_ACTIVE_TIMEOUT_V1_SH 8
+#define B_AX_U1_ACTIVE_TIMEOUT_V1_MSK 0xff
+#define B_AX_USB3_TARGET_LINK_STATE_V1_SH 4
+#define B_AX_USB3_TARGET_LINK_STATE_V1_MSK 0xf
+#define B_AX_APPL1RSP_V1 BIT(3)
+#define B_AX_LPM_CAPABLE_V1 BIT(2)
+#define B_AX_USB3_EOF_V1_SH 0
+#define B_AX_USB3_EOF_V1_MSK 0x3
+
+#define R_AX_USB3_MAC_NPI_CONFIG_INTF_1_V1 0x5118
+#define B_AX_NPI_SCALEDOWN_MODE_V1_SH 24
+#define B_AX_NPI_SCALEDOWN_MODE_V1_MSK 0x3
+#define B_AX_SSPHY_POWERDOWN_SCALE_V1_SH 8
+#define B_AX_SSPHY_POWERDOWN_SCALE_V1_MSK 0x1fff
+#define B_AX_SSPHY_U1_FAST_OUT_V1 BIT(7)
+#define B_AX_SSPHY_P3_FOR_P2_V1 BIT(6)
+#define B_AX_SSPHY_U1_RXVALID_V1 BIT(5)
+#define B_AX_SSPHY_DIS_SCAMBLE_V1 BIT(4)
+#define B_AX_SSPHY_SKIP_RXDETECT_V1 BIT(3)
+#define B_AX_SSPHY_LFPS_P0_ALIGN_V1 BIT(2)
+#define B_AX_SSPHY_P3P2_TRANS_V1 BIT(1)
+#define B_AX_SSPHY_P3_EXITIN_P2_V1 BIT(0)
+
+#define R_AX_USB3_MAC_NPI_CONFIG_INTF_2_V1 0x511C
+#define B_AX_SSPHY_U2EXIT_LPFS_V1 BIT(18)
+#define B_AX_SSPHY_PHYSOFTRST_V1 BIT(17)
+#define B_AX_SSPHY_HSTPRTCMPL_V1 BIT(16)
+#define B_AX_SSPHY_U2SSINACTP3OK_V1 BIT(15)
+#define B_AX_SSPHY_DISRXDETP3_V1 BIT(14)
+#define B_AX_SSPHY_UX_EXIT_IN_PX_V1 BIT(13)
+#define B_AX_SSPHY_PING_ENH_EN_V1 BIT(12)
+#define B_AX_SSPHY_U1U2EXITFAIL_TO_RECOV_V1 BIT(11)
+#define B_AX_SSPHY_ALWAYS_REQ_V1 BIT(10)
+#define B_AX_SSPHY_START_RX_DET_V1 BIT(9)
+#define B_AX_SSPHY_DIS_RX_DET_V1 BIT(8)
+#define B_AX_SSPHY_DELAY_P1P2P3_V1_SH 5
+#define B_AX_SSPHY_DELAY_P1P2P3_V1_MSK 0x7
+#define B_AX_SSPHY_SUSPEND_EN_V1 BIT(4)
+#define B_AX_SSPHY_DATWIDTH_V1_SH 2
+#define B_AX_SSPHY_DATWIDTH_V1_MSK 0x3
+#define B_AX_SSPHY_ABORTRXDETLNU2_V1 BIT(1)
+#define B_AX_SSPHY_RX_DETECT_LPFS_V1 BIT(0)
+
+#define R_AX_USB3_MAC_NPI_POWER_0_V1 0x5120
+#define B_AX_U3_LTM_EN_V1 BIT(28)
+#define B_AX_LINK_STATE_REQ_V1_SH 24
+#define B_AX_LINK_STATE_REQ_V1_MSK 0xf
+#define B_AX_SUSCLK_RATIO_V1_SH 8
+#define B_AX_SUSCLK_RATIO_V1_MSK 0x1fff
+#define B_AX_TEST_CTRL_V1_SH 4
+#define B_AX_TEST_CTRL_V1_MSK 0xf
+#define B_AX_UFRAME_SCALE_V1_SH 2
+#define B_AX_UFRAME_SCALE_V1_MSK 0x3
+#define B_AX_LOCAL_LBK_V1 BIT(1)
+#define B_AX_EN_SLEEP_USB_V1 BIT(0)
+
+#define R_AX_USB3_MAC_NPI_POWER_1_V1 0x5124
+#define B_AX_WAKE_WAIT_XTAL_V1 BIT(27)
+#define B_AX_WAKE_WAIT_CURRENT_V1 BIT(26)
+#define B_AX_WAKEUP_NEG_SEL_V1 BIT(25)
+#define B_AX_SSPHY_USB3_ATTEMPT_V1 BIT(24)
+#define B_AX_WAIT_IDLE_TIME_V1_SH 20
+#define B_AX_WAIT_IDLE_TIME_V1_MSK 0xf
+#define B_AX_U2_EN_MAC_IDLE_V1 BIT(18)
+#define B_AX_U1_EN_MAC_IDLE_V1 BIT(17)
+#define B_AX_SWITCH_CLK_EN_V1 BIT(16)
+#define B_AX_USB3_SAMPLE_RXELECIDLE_V1_SH 8
+#define B_AX_USB3_SAMPLE_RXELECIDLE_V1_MSK 0xff
+#define B_AX_U3_INIT_U2_V1 BIT(7)
+#define B_AX_U3_INIT_U1_V1 BIT(6)
+#define B_AX_SET_U3_WAKE_V1 BIT(5)
+#define B_AX_U3_U2_EN_V1 BIT(4)
+#define B_AX_U3_U1_EN_V1 BIT(3)
+#define B_AX_U3_INIT_U2_EN_V1 BIT(2)
+#define B_AX_U3_INIT_U1_EN_V1 BIT(1)
+#define B_AX_USB3_RUN_V1 BIT(0)
+
+#define R_AX_USB3_MAC_NPI_POWER_2_V1 0x5128
+#define B_AX_NPI_LINK_STATE_LATCH_V1_SH 16
+#define B_AX_NPI_LINK_STATE_LATCH_V1_MSK 0xff
+#define B_AX_NPI_HOST_RESUME_DETECTED_V1 BIT(15)
+#define B_AX_NPI_DEV_CONNECT_SPEED_V1_SH 12
+#define B_AX_NPI_DEV_CONNECT_SPEED_V1_MSK 0x7
+#define B_AX_NPI_LINK_STATE_V1_SH 8
+#define B_AX_NPI_LINK_STATE_V1_MSK 0xf
+#define B_AX_POLL_EN_V1 BIT(7)
+#define B_AX_POLL_SAMPLE_ON_V1 BIT(6)
+#define B_AX_POLL_ACT_V1_SH 4
+#define B_AX_POLL_ACT_V1_MSK 0x3
+#define B_AX_POLL_NOACT_V1_SH 0
+#define B_AX_POLL_NOACT_V1_MSK 0xf
+
+#define R_AX_USB3_MAC_NPI_POWER_3_V1 0x512C
+#define B_AX_R_CNT_SWITCH_USB32_PARA_V1_SH 0
+#define B_AX_R_CNT_SWITCH_USB32_PARA_V1_MSK 0xffff
+
+#define R_AX_USB3_MAC_NPI_STATUS_V1 0x5130
+#define B_AX_NPI_DEV_CONNECTED_V1 BIT(0)
+
+#define R_AX_USB3_MAC_NPI_DEVICE_NOTIFICATION_V1 0x5134
+#define B_AX_DEVNOTE_BIA_V1_SH 16
+#define B_AX_DEVNOTE_BIA_V1_MSK 0xffff
+#define B_AX_DEVNOTE_BELT_V1_SH 0
+#define B_AX_DEVNOTE_BELT_V1_MSK 0xfff
+
+#define R_AX_USB3_MAC_NPI_TRANSMIT_V1 0x5138
+#define B_AX_NPI_TX_ACK_TP_DATA_WAIT_V1_SH 0
+#define B_AX_NPI_TX_ACK_TP_DATA_WAIT_V1_MSK 0xf
+
+#define R_AX_USB3_MAC_NPI_OTHERS_V1 0x513C
+#define B_AX_EN_FIX_RX_ABORT_V1 BIT(8)
+#define B_AX_FLADJ_30MHZ_REG_V1_SH 0
+#define B_AX_FLADJ_30MHZ_REG_V1_MSK 0x3f
+
+#define R_AX_USB3_WRAP_0_V1 0x5140
+#define B_AX_U1TOU2_TIMER_V1_SH 24
+#define B_AX_U1TOU2_TIMER_V1_MSK 0xff
+#define B_AX_WAKE_ST_DBG_V1_SH 20
+#define B_AX_WAKE_ST_DBG_V1_MSK 0xf
+#define B_AX_ARB_ST_DBG_V1_SH 18
+#define B_AX_ARB_ST_DBG_V1_MSK 0x3
+#define B_AX_BIA_REQ_V1 BIT(17)
+#define B_AX_BELT_REQ_V1 BIT(16)
+#define B_AX_USB3_VENDOR_LEN_TH_V1_SH 0
+#define B_AX_USB3_VENDOR_LEN_TH_V1_MSK 0xffff
+
+#define R_AX_USB3_WRAP_1_V1 0x5144
+#define B_AX_DIS_PKT_FUNC_WAKE_V1 BIT(0)
+
+#define R_AX_USB3_PHY_V1 0x5148
+#define B_AX_USB3_PHY_RWDATA_V1_SH 16
+#define B_AX_USB3_PHY_RWDATA_V1_MSK 0xffff
+#define B_AX_USB3_PHY_ADR_V1_SH 8
+#define B_AX_USB3_PHY_ADR_V1_MSK 0x1f
+#define B_AX_USB3_PHY_REG_WRFLAG_V1 BIT(7)
+#define B_AX_USB3_PHY_REG_RDFLAG_V1 BIT(6)
+#define B_AX_USB3_PHY_REG_ADR_V1_SH 0
+#define B_AX_USB3_PHY_REG_ADR_V1_MSK 0x1f
+
+#define R_AX_USB3_OTHERS_V1 0x5150
+#define B_AX_R_REATTACH_TIMER_V1_SH 28
+#define B_AX_R_REATTACH_TIMER_V1_MSK 0xf
+#define B_AX_R_CNT_MS_SEL_V1_SH 24
+#define B_AX_R_CNT_MS_SEL_V1_MSK 0x7
+#define B_AX_VENDOR_LPM_TEST_V1_SH 16
+#define B_AX_VENDOR_LPM_TEST_V1_MSK 0xff
+#define B_AX_ISOC_DELAY_VALUE_V1_SH 0
+#define B_AX_ISOC_DELAY_VALUE_V1_MSK 0xffff
+
+#define R_AX_USB_APPLICATION_BT_0_V1 0x5160
+#define B_AX_BTRX0_BUFFER_WADDR_V1_SH 24
+#define B_AX_BTRX0_BUFFER_WADDR_V1_MSK 0xff
+#define B_AX_USB_INTOKEN_TIMEOUT_V1_SH 20
+#define B_AX_USB_INTOKEN_TIMEOUT_V1_MSK 0x7
+#define B_AX_BRX_BUF_CHK_V1_SH 16
+#define B_AX_BRX_BUF_CHK_V1_MSK 0x7
+#define B_AX_BTRX0_RPKT_SIZE_V1_SH 0
+#define B_AX_BTRX0_RPKT_SIZE_V1_MSK 0xffff
+
+#define R_AX_USB_APPLICATION_BT_1_V1 0x5164
+#define B_AX_USB2BT_PWR_INFO_REG_MASK_V1_SH 20
+#define B_AX_USB2BT_PWR_INFO_REG_MASK_V1_MSK 0xf
+#define B_AX_FUNCTION_SUSB_EN_BT_V1 BIT(19)
+#define B_AX_LOWPOWER_BT_V1 BIT(18)
+#define B_AX_FUNCTION_WAKE_EN_BT_V1 BIT(17)
+#define B_AX_FUNCTION_WAKE_CAPABLE_BT_V1 BIT(16)
+#define B_AX_BT_ISO_ZERO_EN_V1 BIT(14)
+#define B_AX_R_RXDMA_MODE_V1_SH 12
+#define B_AX_R_RXDMA_MODE_V1_MSK 0x3
+#define B_AX_GPS_USB_ACTIVE_V1 BIT(11)
+#define B_AX_BT_TXQ_STOP_V1_SH 8
+#define B_AX_BT_TXQ_STOP_V1_MSK 0x7
+
+#define R_AX_USB_APPLICATION_BT_2_V1 0x5168
+#define B_AX_BT_TX_V1 BIT(17)
+#define B_AX_BT_RX_V1 BIT(16)
+#define B_AX_BTTX_FIFO_OVER_EP3_V1 BIT(13)
+#define B_AX_BTTX_FIFO_OVER_EP2_V1 BIT(12)
+#define B_AX_BTTX_FIFO_OVER_EP0_V1 BIT(11)
+#define B_AX_BTRX_FIFO_OVER_EP3_V1 BIT(10)
+#define B_AX_BTRX_FIFO_OVER_EP2_V1 BIT(9)
+#define B_AX_BTRX_FIFO_OVER_EP1_V1 BIT(8)
+#define B_AX_BTTX_FIFO_UNDR_EP3_V1 BIT(5)
+#define B_AX_BTTX_FIFO_UNDR_EP2_V1 BIT(4)
+#define B_AX_BTTX_FIFO_UNDR_EP0_V1 BIT(3)
+#define B_AX_BTRX_FIFO_UNDR_EP3_V1 BIT(2)
+#define B_AX_BTRX_FIFO_UNDR_EP2_V1 BIT(1)
+#define B_AX_BTRX_FIFO_UNDR_EP1_V1 BIT(0)
+
+#define R_AX_USB_APPLICATION_BT_3_V1 0x516C
+#define B_AX_DBG_BTRX_WADDR_V1_SH 16
+#define B_AX_DBG_BTRX_WADDR_V1_MSK 0xfff
+#define B_AX_DBG_BTRX_RPKT_V1_SH 0
+#define B_AX_DBG_BTRX_RPKT_V1_MSK 0xffff
+
+#define R_AX_USB_WLAN0_0_V1 0x5170
+#define B_AX_WLAN_INT_LEN_V1_SH 16
+#define B_AX_WLAN_INT_LEN_V1_MSK 0xffff
+#define B_AX_WLAN0_TXQ_STALL_DIS_V1 BIT(4)
+#define B_AX_FUNCTION_SUSB_EN_WLAN0_V1 BIT(3)
+#define B_AX_LOWPOWER_WLAN0_V1 BIT(2)
+#define B_AX_FUNCTION_WAKE_EN_WLAN0_V1 BIT(1)
+#define B_AX_FUNCTION_WAKE_CAPABLE_WLAN0_V1 BIT(0)
+
+#define R_AX_USB_WLAN0_1_V1 0x5174
+#define B_AX_USBRX_RST_V1 BIT(9)
+#define B_AX_USBTX_RST_V1 BIT(8)
+#define B_AX_R_USBRX_SRAM_LS_V1 BIT(7)
+#define B_AX_R_USBRX_SRAM_DS_V1 BIT(6)
+#define B_AX_R_USBTX_SRAM_LS_V1 BIT(5)
+#define B_AX_R_USBTX_SRAM_DS_V1 BIT(4)
+#define B_AX_WLRX_FIFO_OVER_V1_SH 2
+#define B_AX_WLRX_FIFO_OVER_V1_MSK 0x3
+#define B_AX_WLRX_FIFO_UNDR_V1_SH 0
+#define B_AX_WLRX_FIFO_UNDR_V1_MSK 0x3
+
+#define R_AX_USB_AUTO_INSTALL_0_V1 0x5180
+#define B_AX_AINST_POLL_1_V1 BIT(28)
+#define B_AX_AINST_POLL_0_V1 BIT(27)
+#define B_AX_AINST_TX1_CLR_BUF_V1 BIT(26)
+#define B_AX_AINST_TX0_CLR_BUF_V1 BIT(25)
+#define B_AX_WLAN_FW_RDY_V1 BIT(24)
+#define B_AX_RECONF_USBEP_V1 BIT(23)
+#define B_AX_RECONF_USBEP_EN_V1 BIT(22)
+#define B_AX_BULK_ONLY_MASS_STORAGE_RESET_V1 BIT(21)
+#define B_AX_BULK_ONLY_MASS_STORAGE_RESET_EN_V1 BIT(20)
+#define B_AX_AINST_RXLEN_V1_SH 8
+#define B_AX_AINST_RXLEN_V1_MSK 0xfff
+#define B_AX_AINST_RX1_INTR_V1 BIT(7)
+#define B_AX_AINST_RX0_INTR_V1 BIT(6)
+#define B_AX_AINXT_TX1_INTR_V1 BIT(5)
+#define B_AX_AINST_TX0_INTR_V1 BIT(4)
+#define B_AX_AUTO_INST_TXQ_STALL_DIS_V1 BIT(3)
+#define B_AX_LOWPOWER_AINST_V1 BIT(2)
+#define B_AX_FUNCTION_WANE_EN_AINST_V1 BIT(1)
+
+#define R_AX_USB_AUTO_INSTALL_1_V1 0x5184
+#define B_AX_AINST_TX1LEN_V1_SH 16
+#define B_AX_AINST_TX1LEN_V1_MSK 0xfff
+#define B_AX_AINST_TX0LEN_V1_SH 0
+#define B_AX_AINST_TX0LEN_V1_MSK 0xfff
+
+#define R_AX_USB_AUTO_INSTALL_2_V1 0x5188
+#define B_AX_AINST_PID_V1_SH 16
+#define B_AX_AINST_PID_V1_MSK 0xffff
+#define B_AX_AINST_VID_V1_SH 0
+#define B_AX_AINST_VID_V1_MSK 0xffff
+
+#define R_AX_USB_AUTO_INSTALL_3_V1 0x518C
+#define B_AX_AINST_TXSTATUS_V1_SH 8
+#define B_AX_AINST_TXSTATUS_V1_MSK 0xff
+#define B_AX_AINST_RXSTATUS_V1_SH 0
+#define B_AX_AINST_RXSTATUS_V1_MSK 0xff
+
+#define R_AX_USB_BRIDGE_UART_0_V1 0x5190
+#define B_AX_BRIDGE_XFACTOR_ADJ_USB2_V1_SH 20
+#define B_AX_BRIDGE_XFACTOR_ADJ_USB2_V1_MSK 0xfff
+#define B_AX_BRIDGE_XFACTOR_V1_SH 16
+#define B_AX_BRIDGE_XFACTOR_V1_MSK 0xf
+#define B_AX_BRIDGE_BAUD_USB2_V1_SH 0
+#define B_AX_BRIDGE_BAUD_USB2_V1_MSK 0xfff
+
+#define R_AX_USB_BRIDGE_UART_1_V1 0x5194
+#define B_AX_BRIDGE_WAKEUP_EN_V1_SH 30
+#define B_AX_BRIDGE_WAKEUP_EN_V1_MSK 0x3
+#define B_AX_BRIDGE_LE_CON_HAN_VALUE_LOWERBOUND_V1_SH 16
+#define B_AX_BRIDGE_LE_CON_HAN_VALUE_LOWERBOUND_V1_MSK 0xfff
+#define B_AX_BRIDGE_LE_CON_HAN_VLD_V1 BIT(9)
+#define B_AX_BRIDGE_LE_ON_V1 BIT(8)
+#define B_AX_BRIDGE_DEBUG_PKTCNT_EN_V1 BIT(6)
+#define B_AX_BRIDGE_RESET_RCV_SEL_V1 BIT(5)
+#define B_AX_BRIDGE_WLS0_V1 BIT(4)
+#define B_AX_BRIDGE_STB_V1 BIT(3)
+#define B_AX_BRIDGE_PEN_V1 BIT(2)
+#define B_AX_BRIDGE_EPS_V1 BIT(1)
+#define B_AX_BRIDGE_STKP_V1 BIT(0)
+
+#define R_AX_USB_BRIDGE_UART_2_V1 0x5198
+#define B_AX_BRIDGE_DEBUG_SEL_V1_SH 24
+#define B_AX_BRIDGE_DEBUG_SEL_V1_MSK 0xff
+#define B_AX_R_BRIDGE_UARTEN_V1 BIT(23)
+#define B_AX_BRIDGE_LPM_EN_V1 BIT(22)
+#define B_AX_BRIDGE_TXSCO_TIME_INTERVAL_EN_V1 BIT(21)
+#define B_AX_BRIDGE_TXSCO_PKT_LEN_MAT_EN_V1 BIT(20)
+#define B_AX_BRIDGE_TXSCO_CON_HAN_MAT_EN_V1 BIT(19)
+#define B_AX_BRIDGE_USB_TX_HCICMDLEN_SEL_V1 BIT(18)
+#define B_AX_R_BRIDGE_JCIRXEN_V1 BIT(17)
+#define B_AX_R_BRIDGE_HCITXEN_V1 BIT(16)
+#define B_AX_BRIDGE_RXSCOBUF_FLOW_SEL_V1_SH 12
+#define B_AX_BRIDGE_RXSCOBUF_FLOW_SEL_V1_MSK 0xf
+#define B_AX_BRIDGE_LE_CON_HAN_VALUE_UPPERBOUND_V1_SH 0
+#define B_AX_BRIDGE_LE_CON_HAN_VALUE_UPPERBOUND_V1_MSK 0xfff
+
+#define R_AX_USB_BRIDGE_UART_3_V1 0x519C
+#define B_AX_BRIDGE_URT_RXINDIC_ERR_V1 BIT(31)
+#define B_AX_BRIDGE_LE_SHORTPKTERR_CNT_V1_SH 24
+#define B_AX_BRIDGE_LE_SHORTPKTERR_CNT_V1_MSK 0x7f
+#define B_AX_BRIDGE_ACL_SHORTPKTERR_CNT_V1_SH 16
+#define B_AX_BRIDGE_ACL_SHORTPKTERR_CNT_V1_MSK 0xff
+#define B_AX_BRIDGE_LE_LONGPKTERR_CNT_V1_SH 8
+#define B_AX_BRIDGE_LE_LONGPKTERR_CNT_V1_MSK 0xff
+#define B_AX_BRIDGE_ACL_LONGPKTERR_CNT_V1_SH 0
+#define B_AX_BRIDGE_ACL_LONGPKTERR_CNT_V1_MSK 0xff
+
+#define R_AX_USB_BRIDGE_UART_4_V1 0x51A0
+#define B_AX_BRIDGE_XFACTOR_ADJ_USB3_V1_SH 20
+#define B_AX_BRIDGE_XFACTOR_ADJ_USB3_V1_MSK 0xfff
+#define B_AX_BRIDGE_XFACTOR_USB3_V1_SH 16
+#define B_AX_BRIDGE_XFACTOR_USB3_V1_MSK 0xf
+#define B_AX_BRIDGE_BAUD_USB3_V1_SH 0
+#define B_AX_BRIDGE_BAUD_USB3_V1_MSK 0xfff
+
+#define R_AX_USB_BT_BRIDGE_V1 0x51A8
+#define B_AX_R_DIS_BTBRI_SS_SYSON_V1 BIT(2)
+#define B_AX_R_DIS_BTBRI_SS_STS_V1 BIT(1)
+#define B_AX_R_DIS_BTBRI_L1U2_STS_V1 BIT(0)
+
+#define R_AX_USB_DMA_WRAPPER_V1 0x51B0
+#define B_AX_PKT_BASE_EN_V1 BIT(11)
+#define B_AX_FUNCTION_SUSB_OPT_V1 BIT(8)
+#define B_AX_TX7LEN_MISMATCH_V1 BIT(7)
+#define B_AX_TX6LEN_MISMATCH_V1 BIT(6)
+#define B_AX_TX5LEN_MISMATCH_V1 BIT(5)
+#define B_AX_TX4LEN_MISMATCH_V1 BIT(4)
+#define B_AX_TX3LEN_MISMATCH_V1 BIT(3)
+#define B_AX_TX2LEN_MISMATCH_V1 BIT(2)
+#define B_AX_TX1LEN_MISMATCH_V1 BIT(1)
+#define B_AX_TX0LEN_MISMATCH_V1 BIT(0)
+
+#define R_AX_USB_WLAN1_V1 0x51B8
+#define B_AX_WLAN_TX_V1 BIT(12)
+#define B_AX_WLAN_RX_V1 BIT(11)
+#define B_AX_WLAN1_TXQ_STALL_DIS_V1 BIT(10)
+#define B_AX_WLAN1_RXQ_STOP_V1_SH 8
+#define B_AX_WLAN1_RXQ_STOP_V1_MSK 0x3
+#define B_AX_WLAN1_TXQ_STOP_V1_SH 4
+#define B_AX_WLAN1_TXQ_STOP_V1_MSK 0xf
+#define B_AX_FUNCTION_SUSB_EN_WLAN1_V1 BIT(3)
+#define B_AX_LOWPOWER_WLAN1_V1 BIT(2)
+#define B_AX_FUNCTION_WAKE_EN_WLAN1_V1 BIT(1)
+#define B_AX_FUNCTION_WAKE_CAPABLE_WLAN1_V1 BIT(0)
+
+#define R_AX_USB_GPS_V1 0x51C0
+#define B_AX_FUNCTION_SUSB_EN_GPS_V1 BIT(3)
+#define B_AX_LOWPOWER_GPS_V1 BIT(2)
+#define B_AX_FUNCTION_WAKE_EN_GPS_V1 BIT(1)
+#define B_AX_FUNCTION_WAKE_CAPABLE_GPS_V1 BIT(0)
+
+#define R_AX_USB_DBGSEL_0_V1 0x51CC
+#define B_AX_USB_DBGSEL_0_V1_SH 0
+#define B_AX_USB_DBGSEL_0_V1_MSK 0xff
+
+#define R_AX_USB_DEBUG_0_V1 0x51D0
+#define B_AX_SLEEP_GNT_BT_V1 BIT(17)
+#define B_AX_SLEEP_REQ_BT_V1 BIT(16)
+#define B_AX_DEBUG_SIGNAL_001_V1_SH 8
+#define B_AX_DEBUG_SIGNAL_001_V1_MSK 0xff
+#define B_AX_USB_DBGO_SEL_V1_SH 0
+#define B_AX_USB_DBGO_SEL_V1_MSK 0xff
+
+#define R_AX_USB_DEBUG_1_V1 0x51D4
+#define B_AX_RXDMA_ENDPOINT_COUNTER_V1_SH 24
+#define B_AX_RXDMA_ENDPOINT_COUNTER_V1_MSK 0xff
+#define B_AX_RXDMA_DMA_COUNTER_V1_SH 16
+#define B_AX_RXDMA_DMA_COUNTER_V1_MSK 0xff
+#define B_AX_TXDMA_ENDPOINT_COUNTER_V1_SH 8
+#define B_AX_TXDMA_ENDPOINT_COUNTER_V1_MSK 0xff
+#define B_AX_TXDMA_DMA_COUNTER_V1_SH 0
+#define B_AX_TXDMA_DMA_COUNTER_V1_MSK 0xff
+
+#define R_AX_USB_DEBUG_2_V1 0x51D8
+#define B_AX_REG_READ_COUNTER_V1_SH 8
+#define B_AX_REG_READ_COUNTER_V1_MSK 0xff
+#define B_AX_REG_WRITE_COUNTER_V1_SH 0
+#define B_AX_REG_WRITE_COUNTER_V1_MSK 0xff
+
+#define R_AX_USB_DEBUG_3_V1 0x51DC
+#define B_AX_RX_STATE_MACHINE_V1_SH 24
+#define B_AX_RX_STATE_MACHINE_V1_MSK 0xff
+#define B_AX_TX_STATE_MACHINE_V1_SH 16
+#define B_AX_TX_STATE_MACHINE_V1_MSK 0xff
+#define B_AX_IO_STATE_MACHINE_V1_SH 8
+#define B_AX_IO_STATE_MACHINE_V1_MSK 0xff
+#define B_AX_HW_TXVLD_TOGGLE_EN_V1 BIT(15)
+#define B_AX_HW_FORCE_TXRDY_EN_V1 BIT(14)
+#define B_AX_TXVLD_TOGGLE_VAL_V1_SH 8
+#define B_AX_TXVLD_TOGGLE_VAL_V1_MSK 0xf
+#define B_AX_TXVLD_TOUT_VAL_V1_SH 0
+#define B_AX_TXVLD_TOUT_VAL_V1_MSK 0xff
+
+#define R_AX_USB_IO_ONREG_WDT_V1 0x51E4
+#define B_AX_ON_IOH_ADDR_V1_SH 8
+#define B_AX_ON_IOH_ADDR_V1_MSK 0xffffff
+#define B_AX_ON_IOH_TIMER_V1_SH 4
+#define B_AX_ON_IOH_TIMER_V1_MSK 0xf
+#define B_AX_ON_IOH_HW_AUTO_RST_V1 BIT(3)
+#define B_AX_ON_IOH_EMPTY_V1 BIT(2)
+#define B_AX_ON_IOH_RST_STS_V1 BIT(0)
+
+#define R_AX_USB_IO_OFFREG_WDT_V1 0x51E8
+#define B_AX_OFF_IOH_ADDR_V1_SH 8
+#define B_AX_OFF_IOH_ADDR_V1_MSK 0xffffff
+#define B_AX_OFF_IOH_TIMER_V1_SH 4
+#define B_AX_OFF_IOH_TIMER_V1_MSK 0xf
+#define B_AX_OFF_IOH_HW_AUTO_RST_V1 BIT(3)
+#define B_AX_ON_IOH_SW_RST_V1 BIT(2)
+#define B_AX_OFF_IOH_RST_STS_V1 BIT(0)
+
+#define R_AX_USB_CPU_IO_RST_V1 0x51EC
+#define B_AX_CPU_IOH_ADDR_V1_SH 16
+#define B_AX_CPU_IOH_ADDR_V1_MSK 0xffff
+#define B_AX_CPU_IOH_TIMEOUT_TH_V1_SH 8
+#define B_AX_CPU_IOH_TIMEOUT_TH_V1_MSK 0x1f
+#define B_AX_CPU_IOH_DSC_SW_RST_V1 BIT(1)
+#define B_AX_CPU_IOH_SRC_SW_RST_V1 BIT(0)
+
+#define R_AX_USB_STATUS_V1 0x51F0
+#define B_AX_USB3_DIS_USB2PHY BIT(30)
+#define B_AX_USB2_DIS_USB3 BIT(29)
+#define B_AX_USB11_DIS_USB3 BIT(28)
+#define B_AX_DIS_CTRL BIT(27)
+#define B_AX_USB_EP_NUM_V1_SH 4
+#define B_AX_USB_EP_NUM_V1_MSK 0xf
+#define B_AX_R_SSIC_EN_V1 BIT(2)
+#define B_AX_R_USB2_SEL_V1 BIT(1)
+#define B_AX_MODE_HS_V1 BIT(0)
+
+#define R_AX_USB_D2F_F2D_INFO_V1 0x5200
+#define B_AX_HRPWM_V1_SH 16
+#define B_AX_HRPWM_V1_MSK 0xffff
+#define B_AX_CPWM_V1_SH 0
+#define B_AX_CPWM_V1_MSK 0xffff
+
+#define R_AX_USB_DBGSEL_1_V1 0x521C
+#define B_AX_USB_DBGSEL_1_V1_SH 0
+#define B_AX_USB_DBGSEL_1_V1_MSK 0xffffffffL
+
+#define R_AX_USB3_V1 0x5220
+#define B_AX_U3_STATE_V1_SH 12
+#define B_AX_U3_STATE_V1_MSK 0xf
+#define B_AX_U3_SUB_STATE_V1_SH 8
+#define B_AX_U3_SUB_STATE_V1_MSK 0xf
+#define B_AX_HPS_CLKR_USB_V1_SH 0
+#define B_AX_HPS_CLKR_USB_V1_MSK 0xff
+
+#define R_AX_USB_OTHERS_0_V1 0x5230
+#define B_AX_USBTX_EP3IF_OK_CNT_V1_SH 24
+#define B_AX_USBTX_EP3IF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBTX_EP2IF_OK_CNT_V1_SH 16
+#define B_AX_USBTX_EP2IF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBTX_EP1IF_OK_CNT_V1_SH 8
+#define B_AX_USBTX_EP1IF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBTX_EP0IF_OK_CNT_V1_SH 0
+#define B_AX_USBTX_EP0IF_OK_CNT_V1_MSK 0xff
+
+#define R_AX_USB_OTHERS_1_V1 0x5234
+#define B_AX_USBTX_EP7IF_OK_CNT_V1_SH 24
+#define B_AX_USBTX_EP7IF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBTX_EP6IF_OK_CNT_V1_SH 16
+#define B_AX_USBTX_EP6IF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBTX_EP5IF_OK_CNT_V1_SH 8
+#define B_AX_USBTX_EP5IF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBTX_EP4IF_OK_CNT_V1_SH 0
+#define B_AX_USBTX_EP4IF_OK_CNT_V1_MSK 0xff
+
+#define R_AX_USB_OTHERS_2_V1 0x5238
+#define B_AX_USBRX_DMAIF_OK_CNT_V1_SH 24
+#define B_AX_USBRX_DMAIF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBRX_EPIF_OK_CNT_V1_SH 16
+#define B_AX_USBRX_EPIF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBTX_EP9IF_OK_CNT_V1_SH 8
+#define B_AX_USBTX_EP9IF_OK_CNT_V1_MSK 0xff
+#define B_AX_USBTX_EP8IF_OK_CNT_V1_SH 0
+#define B_AX_USBTX_EP8IF_OK_CNT_V1_MSK 0xff
+
+#define R_AX_USB_OTHERS_3_V1 0x523C
+#define B_AX_VENDOR_LMP_LATCH_DATA_L_V1_SH 0
+#define B_AX_VENDOR_LMP_LATCH_DATA_L_V1_MSK 0xffffffffL
+
+#define R_AX_USB_OTHERS_4_V1 0x5240
+#define B_AX_VENDOR_LMP_LATCH_DATA_H_V1_SH 0
+#define B_AX_VENDOR_LMP_LATCH_DATA_H_V1_MSK 0xffffffffL
+
+#define R_AX_USB_OTHERS_5_V1 0x5244
+#define B_AX_APPEND_ZERO_PKT_V1_SH 24
+#define B_AX_APPEND_ZERO_PKT_V1_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_EXTE_7_V1_SH 21
+#define B_AX_USB_AUTO_LOAD_EXTE_7_V1_MSK 0x3
+#define B_AX_USB_AUTO_LOAD_EXTE_0_V1_SH 16
+#define B_AX_USB_AUTO_LOAD_EXTE_0_V1_MSK 0x1f
+#define B_AX_USB_AUTO_LOAD_EXTE_2_V1_SH 8
+#define B_AX_USB_AUTO_LOAD_EXTE_2_V1_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_EXTE_1_V1_SH 0
+#define B_AX_USB_AUTO_LOAD_EXTE_1_V1_MSK 0xff
+
+#define R_AX_USB_OTHERS_6_V1 0x5248
+#define B_AX_USB_AUTO_LOAD_STRING_3_V1_SH 24
+#define B_AX_USB_AUTO_LOAD_STRING_3_V1_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_STRING_2_V1_SH 16
+#define B_AX_USB_AUTO_LOAD_STRING_2_V1_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_STRING_1_V1_SH 8
+#define B_AX_USB_AUTO_LOAD_STRING_1_V1_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_STRING_0_V1_SH 0
+#define B_AX_USB_AUTO_LOAD_STRING_0_V1_MSK 0xff
+
+#define R_AX_USB_OTHERS_7_V1 0x524C
+#define B_AX_USB_AUTO_LOAD_BRIDGE_FLAG_V1_SH 22
+#define B_AX_USB_AUTO_LOAD_BRIDGE_FLAG_V1_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_EXTE_FLAG_V1_SH 14
+#define B_AX_USB_AUTO_LOAD_EXTE_FLAG_V1_MSK 0xff
+#define B_AX_USB_AUTO_LOAD_STRING_FLAG_V1 BIT(13)
+#define B_AX_USB_AUTO_LOAD_INIT2_FLAG_V1_SH 7
+#define B_AX_USB_AUTO_LOAD_INIT2_FLAG_V1_MSK 0x3f
+#define B_AX_USB_AUTO_LOAD_INIT1_FLAG_V1_SH 0
+#define B_AX_USB_AUTO_LOAD_INIT1_FLAG_V1_MSK 0x7f
+
+#define R_AX_USB_FW_ISR_V1 0x5254
+#define B_AX_IO_OFFREG_TIMEOUT_INT_V1 BIT(8)
+#define B_AX_IO_ONREG_TIMEOUT_INT_V1 BIT(0)
+
+#define R_AX_USB_FW_IMR_V1 0x5258
+#define B_AX_IO_OFFREG_TIMEOUT_INT_EN_V1 BIT(8)
+#define B_AX_IO_ONREG_TIMEOUT_INT_EN_V1 BIT(0)
+
+#define R_AX_HUSBIMR_V1 0x5270
+#define B_AX_USB_CPUIO_TIMEOUT_INT_EN_V1 BIT(29)
+#define B_AX_USB_HC1ISR_IDCT_INT_EN_V1 BIT(28)
+#define B_AX_USB_HC0ISR_IDCT_INT_EN_V1 BIT(27)
+#define B_AX_USB_HD1ISR_IDCT_INT_EN_V1 BIT(26)
+#define B_AX_USB_HD0ISR_IDCT_INT_EN_V1 BIT(25)
+#define B_AX_USB_HS1ISR_IDCT_INT_EN_V1 BIT(24)
+#define B_AX_USB_HS0ISR_IDCT_INT_EN_V1 BIT(23)
+#define B_AX_USB_TX_CH12_INT_EN_V1 BIT(7)
+#define B_AX_USB_TX_CH10_INT_EN_V1 BIT(6)
+#define B_AX_USB_TX_CH8_INT_EN_V1 BIT(5)
+#define B_AX_USB_TX_CH6_INT_EN_V1 BIT(4)
+#define B_AX_USB_TX_CH4_INT_EN_V1 BIT(3)
+#define B_AX_USB_TX_CH2_INT_EN_V1 BIT(2)
+#define B_AX_USB_TX_CH0_INT_EN_V1 BIT(1)
+#define B_AX_USB_RX_INT_EN_V1 BIT(0)
+
+#define R_AX_HUSBISR_V1 0x5274
+#define B_AX_USB_CPUIO_TIMEOUT_INT_V1 BIT(29)
+#define B_AX_USB_HC1ISR_IDCT_INT_V1 BIT(28)
+#define B_AX_USB_HC0ISR_IDCT_INT_V1 BIT(27)
+#define B_AX_USB_HD1ISR_IDCT_INT_V1 BIT(26)
+#define B_AX_USB_HD0ISR_IDCT_INT_V1 BIT(25)
+#define B_AX_USB_HS1ISR_IDCT_INT_V1 BIT(24)
+#define B_AX_USB_HS0ISR_IDCT_INT_V1 BIT(23)
+#define B_AX_USB_TX_CH12_INT_V1 BIT(7)
+#define B_AX_USB_TX_CH10_INT_V1 BIT(6)
+#define B_AX_USB_TX_CH8_INT_V1 BIT(5)
+#define B_AX_USB_TX_CH6_INT_V1 BIT(4)
+#define B_AX_USB_TX_CH4_INT_V1 BIT(3)
+#define B_AX_USB_TX_CH2_INT_V1 BIT(2)
+#define B_AX_USB_TX_CH0_INT_V1 BIT(1)
+#define B_AX_USB_RX_INT_V1 BIT(0)
+
+//
+// WL_AX_Reg_USB.xls
+//
+
+//
+// USB_REG
+//
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hci_reg_be.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hci_reg_be.h
new file mode 100644
index 000000000000..d35c6cf8cbb1
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hci_reg_be.h
@@ -0,0 +1,3028 @@
+#ifndef __HCI_REG_BE_H__
+#define __HCI_REG_BE_H__
+
+//
+// WL_BE_Reg_GMAC.xls
+//
+
+//
+// GMAC
+//
+
+#define R_BE_GMAC_IDR0 0x4800
+#define B_BE_GMAC_IDR0_SH 24
+#define B_BE_GMAC_IDR0_MSK 0xff
+#define B_BE_GMAC_IDR1_SH 16
+#define B_BE_GMAC_IDR1_MSK 0xff
+#define B_BE_GMAC_IDR2_SH 8
+#define B_BE_GMAC_IDR2_MSK 0xff
+#define B_BE_GMAC_IDR3_SH 0
+#define B_BE_GMAC_IDR3_MSK 0xff
+
+#define R_BE_GMAC_IDR1 0x4804
+#define B_BE_GMAC_IDR4_SH 24
+#define B_BE_GMAC_IDR4_MSK 0xff
+#define B_BE_GMAC_IDR5_SH 16
+#define B_BE_GMAC_IDR5_MSK 0xff
+
+#define R_BE_GMAC_MAR0 0x4808
+#define B_BE_GMAC_MAR0_SH 24
+#define B_BE_GMAC_MAR0_MSK 0xff
+#define B_BE_GMAC_MAR1_SH 16
+#define B_BE_GMAC_MAR1_MSK 0xff
+#define B_BE_GMAC_MAR2_SH 8
+#define B_BE_GMAC_MAR2_MSK 0xff
+#define B_BE_GMAC_MAR3_SH 0
+#define B_BE_GMAC_MAR3_MSK 0xff
+
+#define R_BE_GMAC_MAR1 0x480C
+#define B_BE_GMAC_MAR4_SH 24
+#define B_BE_GMAC_MAR4_MSK 0xff
+#define B_BE_GMAC_MAR5_SH 16
+#define B_BE_GMAC_MAR5_MSK 0xff
+#define B_BE_GMAC_MAR6_SH 8
+#define B_BE_GMAC_MAR6_MSK 0xff
+#define B_BE_GMAC_MAR7_SH 0
+#define B_BE_GMAC_MAR7_MSK 0xff
+
+#define R_BE_GMAC_TXOKCNT 0x4810
+#define B_BE_GMAC_TXOK_SH 16
+#define B_BE_GMAC_TXOK_MSK 0xffff
+#define B_BE_GMAC_RXOK_SH 0
+#define B_BE_GMAC_RXOK_MSK 0xffff
+
+#define R_BE_GMAC_TXERRCNT 0x4814
+#define B_BE_GMAC_TXERR_SH 16
+#define B_BE_GMAC_TXERR_MSK 0xffff
+#define B_BE_GMAC_RXERR_SH 0
+#define B_BE_GMAC_RXERR_MSK 0xffff
+
+#define R_BE_GMAC_MISSPKTCNT 0x4818
+#define B_BE_GMAC_MISSPKT_SH 16
+#define B_BE_GMAC_MISSPKT_MSK 0xffff
+#define B_BE_GMAC_FAE_SH 0
+#define B_BE_GMAC_FAE_MSK 0xffff
+
+#define R_BE_GMAC_TX1COLCNT 0x481C
+#define B_BE_GMAC_TX1COL_SH 16
+#define B_BE_GMAC_TX1COL_MSK 0xffff
+#define B_BE_GMAC_TXMCOL_SH 0
+#define B_BE_GMAC_TXMCOL_MSK 0xffff
+
+#define R_BE_GMAC_RXOKCNT 0x4820
+#define B_BE_GMAC_RXOKPHY_SH 16
+#define B_BE_GMAC_RXOKPHY_MSK 0xffff
+#define B_BE_GMAC_RXOKBRD_SH 0
+#define B_BE_GMAC_RXOKBRD_MSK 0xffff
+
+#define R_BE_GMAC_RXOKMULCNT 0x4824
+#define B_BE_GMAC_RXOKMUL_SH 16
+#define B_BE_GMAC_RXOKMUL_MSK 0xffff
+#define B_BE_GMAC_RXOKABT_SH 0
+#define B_BE_GMAC_RXOKABT_MSK 0xffff
+
+#define R_BE_GMAC_TXUNDERCNT 0x4828
+#define B_BE_GMAC_TXUNDERC_SH 16
+#define B_BE_GMAC_TXUNDERC_MSK 0xffff
+#define B_BE_GMAC_RDU_MISSPKTC_SH 0
+#define B_BE_GMAC_RDU_MISSPKTC_MSK 0xffff
+
+#define R_BE_GMAC_TRXR 0x4834
+#define B_BE_GMAC_TXUNDER BIT(2)
+
+#define R_BE_GMAC_COM 0x4838
+#define B_BE_GMAC_COUNTER_RST BIT(6)
+#define B_BE_GMAC_R_TDSC_DEBUG BIT(5)
+#define B_BE_GMAC_R_DISABLE_LSO_ERR BIT(4)
+#define B_BE_GMAC_RXJUMBO BIT(3)
+#define B_BE_GMAC_RXVLAN BIT(2)
+#define B_BE_GMAC_RXCHKSUM BIT(1)
+#define B_BE_GMAC_RST BIT(0)
+
+#define R_BE_GMAC_IMSR 0x483C
+#define B_BE_GMAC_RDU6_EN BIT(31)
+#define B_BE_GMAC_RDU5_EN BIT(30)
+#define B_BE_GMAC_RDU4_EN BIT(29)
+#define B_BE_GMAC_RDU3_EN BIT(28)
+#define B_BE_GMAC_RDU2_EN BIT(27)
+#define B_BE_GMAC_SWINT_EN BIT(26)
+#define B_BE_GMAC_TDU_EN BIT(25)
+#define B_BE_GMAC_LINKCHG_EN BIT(24)
+#define B_BE_GMAC_TER_EN BIT(23)
+#define B_BE_GMAC_TOK_TI_EN BIT(22)
+#define B_BE_GMAC_RDU_EN BIT(21)
+#define B_BE_GMAC_PER_OVF_EN BIT(20)
+#define B_BE_GMAC_HW_TXU1_ERR_EN BIT(19)
+#define B_BE_GMAC_PER_RUNT_EN BIT(18)
+#define B_BE_GMAC_CNT_WRAP_EN BIT(17)
+#define B_BE_GMAC_ROK_EN BIT(16)
+#define B_BE_GMAC_RDU6 BIT(15)
+#define B_BE_GMAC_RDU5 BIT(14)
+#define B_BE_GMAC_RDU4 BIT(13)
+#define B_BE_GMAC_RDU3 BIT(12)
+#define B_BE_GMAC_RDU2 BIT(11)
+#define B_BE_GMAC_SWINT BIT(10)
+#define B_BE_GMAC_TDU BIT(9)
+#define B_BE_GMAC_LINKCHG BIT(8)
+#define B_BE_GMAC_TER BIT(7)
+#define B_BE_GMAC_TOK_TI BIT(6)
+#define B_BE_GMAC_RDU BIT(5)
+#define B_BE_GMAC_PER_OVF BIT(4)
+#define B_BE_GMAC_HW_TXU1_ERR BIT(3)
+#define B_BE_GMAC_PER_RUNT BIT(2)
+#define B_BE_GMAC_CNT_WRAP BIT(1)
+#define B_BE_GMAC_ROK BIT(0)
+
+#define R_BE_GMAC_TCR 0x4840
+#define B_BE_GMAC_PREAMBLE_SEL_SH 16
+#define B_BE_GMAC_PREAMBLE_SEL_MSK 0xf
+#define B_BE_GMAC_R_TX_JUMBO BIT(15)
+#define B_BE_GMAC_R_TXCS_IPLEN BIT(14)
+#define B_BE_GMAC_IFG_SEL_SH 10
+#define B_BE_GMAC_IFG_SEL_MSK 0x7
+#define B_BE_GMAC_LBK_SH 8
+#define B_BE_GMAC_LBK_MSK 0x3
+#define B_BE_GMAC_R_TX_MULTIPKT_CNT_PAUSE BIT(1)
+#define B_BE_GMAC_R_TX_NOPADDING BIT(0)
+
+#define R_BE_GMAC_RCR 0x4844
+#define B_BE_GMAC_FRAG_TIMEOUT_SH 11
+#define B_BE_GMAC_FRAG_TIMEOUT_MSK 0xf
+#define B_BE_GMAC_ACCEPT_TCPCSERR BIT(10)
+#define B_BE_GMAC_ACCEPT_UDPCSERR BIT(9)
+#define B_BE_GMAC_ACCEPT_IPCSERR BIT(8)
+#define B_BE_GMAC_HOMEPNA BIT(7)
+#define B_BE_GMAC_AFLOW BIT(6)
+#define B_BE_GMAC_ACCEPT_CERERR BIT(5)
+#define B_BE_GMAC_ACCEPT_RUNT BIT(4)
+#define B_BE_GMAC_ACCEPT_BROADCAST BIT(3)
+#define B_BE_GMAC_ACCEPT_MULTICAST BIT(2)
+#define B_BE_GMAC_APM BIT(1)
+#define B_BE_GMAC_AAP BIT(0)
+
+#define R_BE_GMAC_CPUTAG0 0x4848
+#define B_BE_GMAC_CTEN_RX BIT(31)
+#define B_BE_GMAC_CT_TSIZE_SH 27
+#define B_BE_GMAC_CT_TSIZE_MSK 0xf
+#define B_BE_GMAC_CT_RSIZE_H_SH 25
+#define B_BE_GMAC_CT_RSIZE_H_MSK 0x3
+#define B_BE_GMAC_CT_DSLRN BIT(24)
+#define B_BE_GMAC_CT_NORMK BIT(23)
+#define B_BE_GMAC_CT_ASPRI BIT(22)
+#define B_BE_GMAC_CT_SWITCH_SH 18
+#define B_BE_GMAC_CT_SWITCH_MSK 0xf
+#define B_BE_GMAC_CT_RSIZE_L_SH 16
+#define B_BE_GMAC_CT_RSIZE_L_MSK 0x3
+#define B_BE_GMAC_CTPM_SH 8
+#define B_BE_GMAC_CTPM_MSK 0xff
+#define B_BE_GMAC_CTPV_SH 0
+#define B_BE_GMAC_CTPV_MSK 0xff
+
+#define R_BE_GMAC_CONFIG 0x484C
+#define B_BE_GMAC_R_LXM64 BIT(31)
+#define B_BE_GMAC_RFF_SIZE_SEL_SH 28
+#define B_BE_GMAC_RFF_SIZE_SEL_MSK 0x3
+#define B_BE_GMAC_TSO_ID_SEL BIT(27)
+#define B_BE_GMAC_EN_INT_ROUTE BIT(25)
+#define B_BE_GMAC_EN_INT_SPLIT BIT(24)
+#define B_BE_GMAC_R_EN_RFF_AFULL BIT(23)
+#define B_BE_GMAC_R_RXDV_EXTRA BIT(22)
+#define B_BE_GMAC_R_HW_FLOWCTRL BIT(21)
+#define B_BE_GMAC_R_EN_TX_EXTRA BIT(16)
+
+#define R_BE_GMAC_CPUTAG1 0x4850
+#define B_BE_GMAC_R_REASON_FB_SH 16
+#define B_BE_GMAC_R_REASON_FB_MSK 0xff
+#define B_BE_GMAC_R_STREAMID_SH 8
+#define B_BE_GMAC_R_STREAMID_MSK 0x7f
+
+#define R_BE_GMAC_MICR 0x4854
+#define B_BE_GMAC_DIS_DLY_MODE BIT(6)
+#define B_BE_GMAC_SET_D_TXC BIT(5)
+#define B_BE_GMAC_RXC_DLY_SEL_SH 0
+#define B_BE_GMAC_RXC_DLY_SEL_MSK 0x1f
+
+#define R_BE_GMAC_MSR 0x4858
+#define B_BE_GMAC_FORCE_TRXFCE BIT(31)
+#define B_BE_GMAC_RXFCE BIT(30)
+#define B_BE_GMAC_TXFCE BIT(29)
+#define B_BE_GMAC_SPEED_1000 BIT(28)
+#define B_BE_GMAC_SPEED_10 BIT(27)
+#define B_BE_GMAC_LINKB BIT(26)
+#define B_BE_GMAC_TXPF BIT(25)
+#define B_BE_GMAC_RXPF BIT(24)
+#define B_BE_GMAC_SEL_RGMII BIT(23)
+#define B_BE_GMAC_FULLDUPREG BIT(22)
+#define B_BE_GMAC_NWCOMPLETE BIT(21)
+#define B_BE_GMAC_SEL_MII BIT(20)
+#define B_BE_GMAC_FORCEDFULLDUP BIT(19)
+#define B_BE_GMAC_FORCELINK BIT(18)
+#define B_BE_GMAC_FORCE_SPD_SH 16
+#define B_BE_GMAC_FORCE_SPD_MSK 0x3
+#define B_BE_GMAC_GMAC_SEL_PHYIF_0 BIT(15)
+#define B_BE_GMAC_GMAC_PHY_MODE BIT(13)
+#define B_BE_GMAC_RGMII_RX_DECODE_STS BIT(12)
+#define B_BE_GMAC_RGMII_TX_ENCODE_STS BIT(11)
+#define B_BE_GMAC_FORCE_SPD_MODE BIT(10)
+#define B_BE_GMAC_EEE_ABY_SH 8
+#define B_BE_GMAC_EEE_ABY_MSK 0x3
+
+#define R_BE_GMAC_MIIAR 0x485C
+#define B_BE_GMAC_FLAG BIT(31)
+#define B_BE_GMAC_PHYADDRESS_SH 26
+#define B_BE_GMAC_PHYADDRESS_MSK 0x1f
+#define B_BE_GMAC_EN_EEEP_AUTO_WRITE BIT(23)
+#define B_BE_GMAC_DISABLE_AUTO_POLLING BIT(22)
+#define B_BE_GMAC_POLLING_EEE_REG BIT(21)
+#define B_BE_GMAC_REGADDR_SH 16
+#define B_BE_GMAC_REGADDR_MSK 0x1f
+#define B_BE_GMAC_DATA_SH 0
+#define B_BE_GMAC_DATA_MSK 0xffff
+
+#define R_BE_GMAC_SWINT 0x4860
+#define B_BE_GMAC_SWINT_TRIGGER BIT(24)
+
+#define R_BE_GMAC_VLAN_REG 0x4864
+#define B_BE_GMAC_STAG_PID_SH 16
+#define B_BE_GMAC_STAG_PID_MSK 0xffff
+#define B_BE_GMAC_R_EN_RSTAG BIT(15)
+#define B_BE_GMAC_R_EN_TSTAG BIT(14)
+
+#define R_BE_GMAC_VLAN_REG1 0x4868
+#define B_BE_GMAC_R_EN_RSTAG1 BIT(15)
+#define B_BE_GMAC_R_EN_TSTAG1 BIT(14)
+
+#define R_BE_GMAC_LED_CTRL 0x4870
+#define B_BE_GMAC_EEE_EN_LED BIT(19)
+#define B_BE_GMAC_CUSTOM_LED BIT(18)
+#define B_BE_GMAC_LEDSEL_SH 16
+#define B_BE_GMAC_LEDSEL_MSK 0x3
+#define B_BE_GMAC_LEDSE3_SH 12
+#define B_BE_GMAC_LEDSE3_MSK 0xf
+#define B_BE_GMAC_LEDSE2_SH 8
+#define B_BE_GMAC_LEDSE2_MSK 0xf
+#define B_BE_GMAC_LEDSE1_SH 4
+#define B_BE_GMAC_LEDSE1_MSK 0xf
+#define B_BE_GMAC_LEDSE0_SH 0
+#define B_BE_GMAC_LEDSE0_MSK 0xf
+
+#define R_BE_GMAC_ETHP_CTRL 0x4874
+#define B_BE_GMAC_TX_EN BIT(31)
+#define B_BE_GMAC_RX_EN BIT(30)
+#define B_BE_GMAC_TX_IDLE BIT(29)
+#define B_BE_GMAC_RX_IDLE BIT(28)
+#define B_BE_GMAC_ETHP1_EN BIT(7)
+#define B_BE_GMAC_ETHP1_PROTO_EN BIT(6)
+#define B_BE_GMAC_ETHP1_DESC_EN BIT(5)
+#define B_BE_GMAC_ETHP0_EN BIT(3)
+#define B_BE_GMAC_ETHP0_PROTO_EN BIT(2)
+#define B_BE_GMAC_ETHP0_DESC_EN BIT(1)
+
+#define R_BE_GMAC_IO_CTRL 0x4878
+#define B_BE_GMAC_HOST_MRU_SH 16
+#define B_BE_GMAC_HOST_MRU_MSK 0x7fff
+#define B_BE_GMAC_INTERRUPT_MODE BIT(9)
+#define B_BE_GMAC_FRAG_EN BIT(5)
+#define B_BE_GMAC_RXFTH_SH 2
+#define B_BE_GMAC_RXFTH_MSK 0x3
+#define B_BE_GMAC_TXFTH_SH 0
+#define B_BE_GMAC_TXFTH_MSK 0x3
+
+#define R_BE_GMAC_MEM_BIST 0x4880
+#define B_BE_GMAC_DRF_BIST_DONE BIT(31)
+#define B_BE_GMAC_BIST_DONE BIT(30)
+#define B_BE_GMAC_DRF_RFF_FAIL BIT(29)
+#define B_BE_GMAC_DRF_TFF_FAIL BIT(28)
+#define B_BE_GMAC_RFF_FAIL BIT(27)
+#define B_BE_GMAC_TFF_FAIL BIT(26)
+#define B_BE_GMAC_CSR_RFF_DVSE BIT(11)
+#define B_BE_GMAC_CSR_RFF_DVS_SH 8
+#define B_BE_GMAC_CSR_RFF_DVS_MSK 0x7
+#define B_BE_GMAC_CSR_TFF_DVSE BIT(3)
+#define B_BE_GMAC_CSR_TFF_DVS_SH 0
+#define B_BE_GMAC_CSR_TFF_DVS_MSK 0x7
+
+#define R_BE_GMAC_PKTGEN 0x4884
+#define B_BE_GMAC_EN_PGLBK BIT(15)
+#define B_BE_GMAC_PGLBK_DATA_PAT_SEL BIT(14)
+#define B_BE_GMAC_PGLBK_DONE BIT(13)
+#define B_BE_GMAC_PGLBK_FAIL BIT(12)
+#define B_BE_GMAC_PBLBK_PKT_LENGTH_SEL BIT(11)
+#define B_BE_GMAC_PGLBK_PKT_NUM_SEL_SH 9
+#define B_BE_GMAC_PGLBK_PKT_NUM_SEL_MSK 0x3
+#define B_BE_GMAC_R_DISABLE_TXCRC BIT(8)
+#define B_BE_GMAC_PGLBK_DATA_PAT_SH 0
+#define B_BE_GMAC_PGLBK_DATA_PAT_MSK 0xff
+
+#define R_BE_GMAC_EEE_CR1 0x4888
+#define B_BE_GMAC_EN_FRC_EEE BIT(31)
+#define B_BE_GMAC_FRC_EEE_GIGA BIT(30)
+#define B_BE_GMAC_FRC_EEE_100M BIT(29)
+#define B_BE_GMAC_EN_EEE_10M BIT(28)
+#define B_BE_GMAC_EN_EEE_TX BIT(27)
+#define B_BE_GMAC_EN_EEE_RX BIT(26)
+#define B_BE_GMAC_EEE_OUTQ_LOWQ_OVER BIT(23)
+#define B_BE_GMAC_EEE_STS BIT(19)
+#define B_BE_GMAC_EEE_TX_STS BIT(18)
+#define B_BE_GMAC_EEE_RX_STS BIT(17)
+#define B_BE_GMAC_EEE_PAUSEFLAG BIT(16)
+#define B_BE_GMAC_EEE_WAKE_SET1 BIT(14)
+#define B_BE_GMAC_EEE_WAKE_SET0 BIT(13)
+#define B_BE_GMAC_EEE_REQ_SET2 BIT(12)
+#define B_BE_GMAC_EEE_REQ_SET1 BIT(11)
+#define B_BE_GMAC_EEE_REQ_SET0 BIT(10)
+#define B_BE_GMAC_EEE_RXTIMER_EN BIT(9)
+#define B_BE_GMAC_EEE_TXTIMER_EN BIT(8)
+#define B_BE_GMAC_EEE_TIMER_UNIT_GIGA_1_SH 6
+#define B_BE_GMAC_EEE_TIMER_UNIT_GIGA_1_MSK 0x3
+#define B_BE_GMAC_EEE_TIMER_UNIT_GIGA_2_SH 4
+#define B_BE_GMAC_EEE_TIMER_UNIT_GIGA_2_MSK 0x3
+#define B_BE_GMAC_EEE_TIMER_UNIT_100_1_SH 2
+#define B_BE_GMAC_EEE_TIMER_UNIT_100_1_MSK 0x3
+#define B_BE_GMAC_EEE_TIMER_UNIT_100_2_SH 0
+#define B_BE_GMAC_EEE_TIMER_UNIT_100_2_MSK 0x3
+
+#define R_BE_GMAC_EEE_CR2 0x488C
+#define B_BE_GMAC_EEE_TIMER_TW_GIGA_SH 24
+#define B_BE_GMAC_EEE_TIMER_TW_GIGA_MSK 0xff
+#define B_BE_GMAC_EEE_TIMER_TR_GIGA_SH 16
+#define B_BE_GMAC_EEE_TIMER_TR_GIGA_MSK 0xff
+#define B_BE_GMAC_EEE_TIMER_TD_GIGA_SH 8
+#define B_BE_GMAC_EEE_TIMER_TD_GIGA_MSK 0xff
+#define B_BE_GMAC_EEE_TIMER_TP_GIGA_SH 0
+#define B_BE_GMAC_EEE_TIMER_TP_GIGA_MSK 0xff
+
+#define R_BE_GMAC_EEE_CR3 0x4890
+#define B_BE_GMAC_EEE_TIMER_TW_100_SH 24
+#define B_BE_GMAC_EEE_TIMER_TW_100_MSK 0xff
+#define B_BE_GMAC_EEE_TIMER_TR_100_SH 16
+#define B_BE_GMAC_EEE_TIMER_TR_100_MSK 0xff
+#define B_BE_GMAC_EEE_TIMER_TD_100_SH 8
+#define B_BE_GMAC_EEE_TIMER_TD_100_MSK 0xff
+#define B_BE_GMAC_EEE_TIMER_TP_100_SH 0
+#define B_BE_GMAC_EEE_TIMER_TP_100_MSK 0xff
+
+#define R_BE_GMAC_EEE_CR4 0x4894
+#define B_BE_GMAC_EEE_TX_THR_GIGA_SH 16
+#define B_BE_GMAC_EEE_TX_THR_GIGA_MSK 0xffff
+#define B_BE_GMAC_EEE_TX_THR_100_SH 0
+#define B_BE_GMAC_EEE_TX_THR_100_MSK 0xffff
+
+#define R_BE_GMAC_EEE_LPI_TM0 0x4898
+#define B_BE_GMAC_EEE_RXLPI_TIME_SH 0
+#define B_BE_GMAC_EEE_RXLPI_TIME_MSK 0x3fffff
+
+#define R_BE_GMAC_EEE_LPI_TM1 0x489C
+#define B_BE_GMAC_EEE_STOP_TXC BIT(23)
+#define B_BE_GMAC_EEE_TRXCTL_LEVEL BIT(22)
+#define B_BE_GMAC_EEE_TXLPI_TIME_SH 0
+#define B_BE_GMAC_EEE_TXLPI_TIME_MSK 0x3fffff
+
+#define R_BE_GMAC_IMR0 0x48D0
+#define B_BE_GMAC_IMR0_TDU5 BIT(28)
+#define B_BE_GMAC_IMR0_TDU4 BIT(27)
+#define B_BE_GMAC_IMR0_TDU3 BIT(26)
+#define B_BE_GMAC_IMR0_TDU2 BIT(25)
+#define B_BE_GMAC_IMR0_TDU1 BIT(24)
+#define B_BE_GMAC_IMR0_TOK5 BIT(20)
+#define B_BE_GMAC_IMR0_TOK4 BIT(19)
+#define B_BE_GMAC_IMR0_TOK3 BIT(18)
+#define B_BE_GMAC_IMR0_TOK2 BIT(17)
+#define B_BE_GMAC_IMR0_TOK1 BIT(16)
+#define B_BE_GMAC_IMR0_ROK6 BIT(5)
+#define B_BE_GMAC_IMR0_ROK5 BIT(4)
+#define B_BE_GMAC_IMR0_ROK4 BIT(3)
+#define B_BE_GMAC_IMR0_ROK3 BIT(2)
+#define B_BE_GMAC_IMR0_ROK2 BIT(1)
+#define B_BE_GMAC_IMR0_ROK1 BIT(0)
+
+#define R_BE_GMAC_IMR1 0x48D4
+#define B_BE_GMAC_IMR1_TDU5 BIT(28)
+#define B_BE_GMAC_IMR1_TDU4 BIT(27)
+#define B_BE_GMAC_IMR1_TDU3 BIT(26)
+#define B_BE_GMAC_IMR1_TDU2 BIT(25)
+#define B_BE_GMAC_IMR1_TDU1 BIT(24)
+#define B_BE_GMAC_IMR1_TOK5 BIT(20)
+#define B_BE_GMAC_IMR1_TOK4 BIT(19)
+#define B_BE_GMAC_IMR1_TOK3 BIT(18)
+#define B_BE_GMAC_IMR1_TOK2 BIT(17)
+#define B_BE_GMAC_IMR1_TOK1 BIT(16)
+#define B_BE_GMAC_IMR1_RDU6 BIT(13)
+#define B_BE_GMAC_IMR1_RDU5 BIT(12)
+#define B_BE_GMAC_IMR1_RDU4 BIT(11)
+#define B_BE_GMAC_IMR1_RDU3 BIT(10)
+#define B_BE_GMAC_IMR1_RDU2 BIT(9)
+#define B_BE_GMAC_IMR1_RDU1 BIT(8)
+#define B_BE_GMAC_IMR1_ROK6 BIT(5)
+#define B_BE_GMAC_IMR1_ROK5 BIT(4)
+#define B_BE_GMAC_IMR1_ROK4 BIT(3)
+#define B_BE_GMAC_IMR1_ROK3 BIT(2)
+#define B_BE_GMAC_IMR1_ROK2 BIT(1)
+#define B_BE_GMAC_IMR1_ROK1 BIT(0)
+
+#define R_BE_GMAC_ISR1 0x48D8
+#define B_BE_GMAC_ISR_TDU5 BIT(28)
+#define B_BE_GMAC_ISR_TDU4 BIT(27)
+#define B_BE_GMAC_ISR_TDU3 BIT(26)
+#define B_BE_GMAC_ISR_TDU2 BIT(25)
+#define B_BE_GMAC_ISR_TDU1 BIT(24)
+#define B_BE_GMAC_ISR_TOK5 BIT(20)
+#define B_BE_GMAC_ISR_TOK4 BIT(19)
+#define B_BE_GMAC_ISR_TOK3 BIT(18)
+#define B_BE_GMAC_ISR_TOK2 BIT(17)
+#define B_BE_GMAC_ISR_TOK1 BIT(16)
+#define B_BE_GMAC_ISR_ROK6 BIT(5)
+#define B_BE_GMAC_ISR_ROK5 BIT(4)
+#define B_BE_GMAC_ISR_ROK4 BIT(3)
+#define B_BE_GMAC_ISR_ROK3 BIT(2)
+#define B_BE_GMAC_ISR_ROK2 BIT(1)
+#define B_BE_GMAC_ISR_ROK1 BIT(0)
+
+#define R_BE_GMAC_INTR 0x48DC
+#define B_BE_GMAC_TR5_INT_ROUTING BIT(24)
+#define B_BE_GMAC_TR4_INT_ROUTING BIT(22)
+#define B_BE_GMAC_TR3_INT_ROUTING BIT(20)
+#define B_BE_GMAC_TR2_INT_ROUTING BIT(18)
+#define B_BE_GMAC_TR1_INT_ROUTING BIT(16)
+#define B_BE_GMAC_RR6_INT_ROUTING BIT(10)
+#define B_BE_GMAC_RR5_INT_ROUTING BIT(8)
+#define B_BE_GMAC_RR4_INT_ROUTING BIT(6)
+#define B_BE_GMAC_RR3_INT_ROUTING BIT(4)
+#define B_BE_GMAC_RR2_INT_ROUTING BIT(2)
+#define B_BE_GMAC_RR1_INT_ROUTING BIT(0)
+
+#define R_BE_GMAC_INTAGDROPPKT 0x48E8
+#define B_BE_GMAC_INTAGDROPPKT_SH 0
+#define B_BE_GMAC_INTAGDROPPKT_MSK 0xffffffffL
+
+#define R_BE_GMAC_INRUNTDROPPKT 0x48EC
+#define B_BE_GMAC_INRUNTDROPPKT_SH 0
+#define B_BE_GMAC_INRUNTDROPPKT_MSK 0xffffffffL
+
+#define R_BE_GMAC_INCRCERRPKT 0x48F0
+#define B_BE_GMAC_INCRCERRPKT_SH 0
+#define B_BE_GMAC_INCRCERRPKT_MSK 0xffffffffL
+
+#define R_BE_GMAC_INIPCSERRPKT 0x48F4
+#define B_BE_GMAC_INIPCSERRPKT_SH 0
+#define B_BE_GMAC_INIPCSERRPKT_MSK 0xffffffffL
+
+#define R_BE_GMAC_INUDPCSERRPKT 0x48F8
+#define B_BE_GMAC_INUDPCSERRPKT_SH 0
+#define B_BE_GMAC_INUDPCSERRPKT_MSK 0xffffffffL
+
+#define R_BE_GMAC_INTCPCSERRPKT 0x48FC
+#define B_BE_GMAC_INTCPCSERRPKT_SH 0
+#define B_BE_GMAC_INTCPCSERRPKT_MSK 0xffffffffL
+
+#define R_BE_GMAC_RXERRCNT 0x4900
+#define B_BE_GMAC_RXERRCNT_SH 0
+#define B_BE_GMAC_RXERRCNT_MSK 0xffffffffL
+
+#define R_BE_GMAC_INETHPDROPPKT 0x4904
+#define B_BE_GMAC_INETHPDROPPKT_SH 0
+#define B_BE_GMAC_INETHPDROPPKT_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFINOCTETS_H 0x4908
+#define B_BE_GMAC_IFINOCTETS_H_SH 0
+#define B_BE_GMAC_IFINOCTETS_H_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFINOCTETS_L 0x490C
+#define B_BE_GMAC_IFINOCTETS_L_SH 0
+#define B_BE_GMAC_IFINOCTETS_L_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFINUCPKT_H 0x4910
+#define B_BE_GMAC_IFINUCPKT_H_SH 0
+#define B_BE_GMAC_IFINUCPKT_H_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFINUCPKT_L 0x4914
+#define B_BE_GMAC_IFINUCPKT_L_SH 0
+#define B_BE_GMAC_IFINUCPKT_L_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFINMCPKT_H 0x4918
+#define B_BE_GMAC_IFINMCPKT_H_SH 0
+#define B_BE_GMAC_IFINMCPKT_H_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFINMCPKT_L 0x491C
+#define B_BE_GMAC_IFINMCPKT_L_SH 0
+#define B_BE_GMAC_IFINMCPKT_L_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFINBCPKT_H 0x4920
+#define B_BE_GMAC_IFINBCPKT_H_SH 0
+#define B_BE_GMAC_IFINBCPKT_H_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFINBCPKT_L 0x4924
+#define B_BE_GMAC_IFINBCPKT_L_SH 0
+#define B_BE_GMAC_IFINBCPKT_L_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTOCTETS_H 0x4928
+#define B_BE_GMAC_IFOUTOCTETS_H_SH 0
+#define B_BE_GMAC_IFOUTOCTETS_H_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTOCTETS_L 0x492C
+#define B_BE_GMAC_IFOUTOCTETS_L_SH 0
+#define B_BE_GMAC_IFOUTOCTETS_L_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTUCPKT_H 0x4930
+#define B_BE_GMAC_IFOUTUCPKT_H_SH 0
+#define B_BE_GMAC_IFOUTUCPKT_H_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTUCPKT_L 0x4934
+#define B_BE_GMAC_IFOUTUCPKT_L_SH 0
+#define B_BE_GMAC_IFOUTUCPKT_L_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTMCPKT_H 0x4938
+#define B_BE_GMAC_IFOUTMCPKT_H_SH 0
+#define B_BE_GMAC_IFOUTMCPKT_H_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTMCPKT_L 0x493C
+#define B_BE_GMAC_IFOUTMCPKT_L_SH 0
+#define B_BE_GMAC_IFOUTMCPKT_L_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTBCPKT_H 0x4940
+#define B_BE_GMAC_IFOUTBCPKT_H_SH 0
+#define B_BE_GMAC_IFOUTBCPKT_H_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTBCPKT_L 0x4944
+#define B_BE_GMAC_IFOUTBCPKT_L_SH 0
+#define B_BE_GMAC_IFOUTBCPKT_L_MSK 0xffffffffL
+
+#define R_BE_GMAC_IFOUTDISCARDS 0x4948
+#define B_BE_GMAC_IFOUTDISCARDS_SH 0
+#define B_BE_GMAC_IFOUTDISCARDS_MSK 0xffffffffL
+
+#define R_BE_GMAC_INDECAPPKTS 0x494C
+#define B_BE_GMAC_INDECAPPKTS_SH 0
+#define B_BE_GMAC_INDECAPPKTS_MSK 0xffffffffL
+
+#define R_BE_GMAC_OUTENCAPPKTS 0x4950
+#define B_BE_GMAC_OUTENCAPPKTS_SH 0
+#define B_BE_GMAC_OUTENCAPPKTS_MSK 0xffffffffL
+
+#define R_BE_GMAC_INFRAGERRPKT 0x4954
+#define B_BE_GMAC_INFRAGERRPKT_SH 0
+#define B_BE_GMAC_INFRAGERRPKT_MSK 0xffffffffL
+
+#define R_BE_GMAC_INTXBDABORTCNT 0x4958
+#define B_BE_GMAC_INTXBDABORTCNT_SH 0
+#define B_BE_GMAC_INTXBDABORTCNT_MSK 0xffffffffL
+
+#define R_BE_GMAC_SDS_CFG1 0x4964
+#define B_BE_GMAC_LOAD_SYS_PAR BIT(31)
+#define B_BE_GMAC_SDS_REG_RDY BIT(30)
+#define B_BE_GMAC_SDS_CD_OUT BIT(19)
+#define B_BE_GMAC_SDS_CMD BIT(18)
+#define B_BE_GMAC_SDS_CEN_IN BIT(17)
+#define B_BE_GMAC_SDS_WE_IN BIT(16)
+
+#define R_BE_GMAC_SDS_CFG2 0x4968
+#define B_BE_GMAC_SDS_A_IN_SH 16
+#define B_BE_GMAC_SDS_A_IN_MSK 0xffff
+#define B_BE_GMAC_SDS_DIO_SH 0
+#define B_BE_GMAC_SDS_DIO_MSK 0xffff
+
+#define R_BE_GMAC_ETHP0_0 0x4970
+#define B_BE_GMAC_ETHP0_DA5_SH 24
+#define B_BE_GMAC_ETHP0_DA5_MSK 0xff
+#define B_BE_GMAC_ETHP0_DA4_SH 16
+#define B_BE_GMAC_ETHP0_DA4_MSK 0xff
+#define B_BE_GMAC_ETHP0_DA3_SH 8
+#define B_BE_GMAC_ETHP0_DA3_MSK 0xff
+#define B_BE_GMAC_ETHP0_DA2_SH 0
+#define B_BE_GMAC_ETHP0_DA2_MSK 0xff
+
+#define R_BE_GMAC_ETHP0_1 0x4974
+#define B_BE_GMAC_ETHP0_DA1_SH 24
+#define B_BE_GMAC_ETHP0_DA1_MSK 0xff
+#define B_BE_GMAC_ETHP0_DA0_SH 16
+#define B_BE_GMAC_ETHP0_DA0_MSK 0xff
+#define B_BE_GMAC_ETHP0_SA5_SH 8
+#define B_BE_GMAC_ETHP0_SA5_MSK 0xff
+#define B_BE_GMAC_ETHP0_SA4_SH 0
+#define B_BE_GMAC_ETHP0_SA4_MSK 0xff
+
+#define R_BE_GMAC_ETHP0_2 0x4978
+#define B_BE_GMAC_ETHP0_SA3_SH 24
+#define B_BE_GMAC_ETHP0_SA3_MSK 0xff
+#define B_BE_GMAC_ETHP0_SA2_SH 16
+#define B_BE_GMAC_ETHP0_SA2_MSK 0xff
+#define B_BE_GMAC_ETHP0_SA1_SH 8
+#define B_BE_GMAC_ETHP0_SA1_MSK 0xff
+#define B_BE_GMAC_ETHP0_SA0_SH 0
+#define B_BE_GMAC_ETHP0_SA0_MSK 0xff
+
+#define R_BE_GMAC_ETHP0_3 0x497C
+#define B_BE_GMAC_ETHP0_TYPE1_SH 24
+#define B_BE_GMAC_ETHP0_TYPE1_MSK 0xff
+#define B_BE_GMAC_ETHP0_TYPE0_SH 16
+#define B_BE_GMAC_ETHP0_TYPE0_MSK 0xff
+#define B_BE_GMAC_ETHP0_PROTO_SH 8
+#define B_BE_GMAC_ETHP0_PROTO_MSK 0xff
+#define B_BE_GMAC_ETHP0_LS BIT(7)
+#define B_BE_GMAC_ETHP0_INT BIT(5)
+#define B_BE_GMAC_ETHP0_FRAGID_SH 0
+#define B_BE_GMAC_ETHP0_FRAGID_MSK 0xf
+
+#define R_BE_GMAC_ETHP0_M0 0x4980
+#define B_BE_GMAC_ETHP_DA_MASK2_SH 16
+#define B_BE_GMAC_ETHP_DA_MASK2_MSK 0xffff
+#define B_BE_GMAC_ETHP_DA_MASK1_SH 0
+#define B_BE_GMAC_ETHP_DA_MASK1_MSK 0xffff
+
+#define R_BE_GMAC_ETHP0_M1 0x4984
+#define B_BE_GMAC_ETHP_DA_MASK0_SH 16
+#define B_BE_GMAC_ETHP_DA_MASK0_MSK 0xffff
+#define B_BE_GMAC_ETHP_SA_MASK2_SH 0
+#define B_BE_GMAC_ETHP_SA_MASK2_MSK 0xffff
+
+#define R_BE_GMAC_ETHP0_M2 0x4988
+#define B_BE_GMAC_ETHP_SA_MASK1_SH 16
+#define B_BE_GMAC_ETHP_SA_MASK1_MSK 0xffff
+#define B_BE_GMAC_ETHP_SA_MASK0_SH 0
+#define B_BE_GMAC_ETHP_SA_MASK0_MSK 0xffff
+
+#define R_BE_GMAC_ETHP0_M3 0x498C
+#define B_BE_GMAC_ETHP_TYPE_MASK_SH 16
+#define B_BE_GMAC_ETHP_TYPE_MASK_MSK 0xffff
+#define B_BE_GMAC_ETHP_PROTO_MASK_SH 8
+#define B_BE_GMAC_ETHP_PROTO_MASK_MSK 0xff
+#define B_BE_GMAC_ETHP_DESC_MASK_SH 0
+#define B_BE_GMAC_ETHP_DESC_MASK_MSK 0xff
+
+#define R_BE_GMAC_ETHP1_0 0x4990
+#define B_BE_GMAC_ETHP1_DA5_SH 24
+#define B_BE_GMAC_ETHP1_DA5_MSK 0xff
+#define B_BE_GMAC_ETHP1_DA4_SH 16
+#define B_BE_GMAC_ETHP1_DA4_MSK 0xff
+#define B_BE_GMAC_ETHP1_DA3_SH 8
+#define B_BE_GMAC_ETHP1_DA3_MSK 0xff
+#define B_BE_GMAC_ETHP1_DA2_SH 0
+#define B_BE_GMAC_ETHP1_DA2_MSK 0xff
+
+#define R_BE_GMAC_ETHP1_1 0x4994
+#define B_BE_GMAC_ETHP1_DA1_SH 24
+#define B_BE_GMAC_ETHP1_DA1_MSK 0xff
+#define B_BE_GMAC_ETHP1_DA0_SH 16
+#define B_BE_GMAC_ETHP1_DA0_MSK 0xff
+#define B_BE_GMAC_ETHP1_SA5_SH 8
+#define B_BE_GMAC_ETHP1_SA5_MSK 0xff
+#define B_BE_GMAC_ETHP1_SA4_SH 0
+#define B_BE_GMAC_ETHP1_SA4_MSK 0xff
+
+#define R_BE_GMAC_ETHP1_2 0x4998
+#define B_BE_GMAC_ETHP1_SA3_SH 24
+#define B_BE_GMAC_ETHP1_SA3_MSK 0xff
+#define B_BE_GMAC_ETHP1_SA2_SH 16
+#define B_BE_GMAC_ETHP1_SA2_MSK 0xff
+#define B_BE_GMAC_ETHP1_SA1_SH 8
+#define B_BE_GMAC_ETHP1_SA1_MSK 0xff
+#define B_BE_GMAC_ETHP1_SA0_SH 0
+#define B_BE_GMAC_ETHP1_SA0_MSK 0xff
+
+#define R_BE_GMAC_ETHP1_3 0x499C
+#define B_BE_GMAC_ETHP1_TYPE1_SH 24
+#define B_BE_GMAC_ETHP1_TYPE1_MSK 0xff
+#define B_BE_GMAC_ETHP1_TYPE0_SH 16
+#define B_BE_GMAC_ETHP1_TYPE0_MSK 0xff
+#define B_BE_GMAC_ETHP1_PROTO_SH 8
+#define B_BE_GMAC_ETHP1_PROTO_MSK 0xff
+#define B_BE_GMAC_ETHP1_LS BIT(7)
+#define B_BE_GMAC_ETHP1_INT BIT(5)
+#define B_BE_GMAC_ETHP1_FRAGID_SH 0
+#define B_BE_GMAC_ETHP1_FRAGID_MSK 0xf
+
+#define R_BE_GMAC_ETHP1_M0 0x49A0
+
+#define R_BE_GMAC_ETHP1_M1 0x49A4
+
+#define R_BE_GMAC_ETHP1_M2 0x49A8
+
+#define R_BE_GMAC_ETHP1_M3 0x49AC
+
+#define R_BE_GMAC_TXBD_LAT 0x49B0
+#define B_BE_GMAC_BULK_END BIT(31)
+#define B_BE_GMAC_LS BIT(30)
+#define B_BE_GMAC_ABORT BIT(29)
+#define B_BE_GMAC_QSEL_SH 25
+#define B_BE_GMAC_QSEL_MSK 0xf
+#define B_BE_GMAC_MEMORY_ADDRESS_SH 10
+#define B_BE_GMAC_MEMORY_ADDRESS_MSK 0x1fff
+#define B_BE_GMAC_LENGTH_SH 0
+#define B_BE_GMAC_LENGTH_MSK 0x3ff
+
+#define R_BE_GMAC_PFC_MAP0 0x49B4
+#define B_BE_GMAC_CHANNEL7_SH 28
+#define B_BE_GMAC_CHANNEL7_MSK 0x7
+#define B_BE_GMAC_CHANNEL6_SH 24
+#define B_BE_GMAC_CHANNEL6_MSK 0x7
+#define B_BE_GMAC_CHANNEL5_SH 20
+#define B_BE_GMAC_CHANNEL5_MSK 0x7
+#define B_BE_GMAC_CHANNEL4_SH 16
+#define B_BE_GMAC_CHANNEL4_MSK 0x7
+#define B_BE_GMAC_CHANNEL3_SH 12
+#define B_BE_GMAC_CHANNEL3_MSK 0x7
+#define B_BE_GMAC_CHANNEL2_SH 8
+#define B_BE_GMAC_CHANNEL2_MSK 0x7
+#define B_BE_GMAC_CHANNEL1_SH 4
+#define B_BE_GMAC_CHANNEL1_MSK 0x7
+#define B_BE_GMAC_CHANNEL0_SH 0
+#define B_BE_GMAC_CHANNEL0_MSK 0x7
+
+#define R_BE_GMAC_PFC_MAP1 0x49B8
+#define B_BE_GMAC_CHANNEL13_SH 20
+#define B_BE_GMAC_CHANNEL13_MSK 0x7
+#define B_BE_GMAC_CHANNEL12_SH 16
+#define B_BE_GMAC_CHANNEL12_MSK 0x7
+#define B_BE_GMAC_CHANNEL11_SH 12
+#define B_BE_GMAC_CHANNEL11_MSK 0x7
+#define B_BE_GMAC_CHANNEL10_SH 8
+#define B_BE_GMAC_CHANNEL10_MSK 0x7
+#define B_BE_GMAC_CHANNEL9_SH 4
+#define B_BE_GMAC_CHANNEL9_MSK 0x7
+#define B_BE_GMAC_CHANNEL8_SH 0
+#define B_BE_GMAC_CHANNEL8_MSK 0x7
+
+//
+// WL_BE_Reg_PCIE.xls
+//
+
+//
+// PCIE
+//
+
+#define R_BE_PCIE_TOG_RST 0x3000
+#define B_BE_PCIE_INTX_EN BIT(29)
+#define B_BE_PCIE_TOG_ELBI_RST BIT(13)
+#define B_BE_PCIE_TOG_WLAN_FLR_RST BIT(12)
+#define B_BE_PCIE_TOG_REG_FLR_RST BIT(11)
+#define B_BE_PCIE_TOG_REG_RST BIT(10)
+#define B_BE_PCIE_TOG_ANA_RST BIT(9)
+#define B_BE_PCIE_TOG_WLAN_RST BIT(8)
+#define B_BE_PCIE_TOG_FLR_RST BIT(7)
+#define B_BE_PCIE_TOG_RET_NON_STKY_RST BIT(6)
+#define B_BE_PCIE_TOG_RET_STKY_RST BIT(5)
+#define B_BE_PCIE_TOG_NON_STKY_RST BIT(4)
+#define B_BE_PCIE_TOG_STKY_RST BIT(3)
+#define B_BE_PCIE_TOG_RET_CORE_RST BIT(2)
+#define B_BE_PCIE_TOG_PWR_RST BIT(1)
+#define B_BE_PCIE_TOG_PERST_RST BIT(0)
+
+#define R_BE_PCIE_FRZ_CLK 0x3004
+#define B_BE_PCIE_FRZ_ELBI_RST BIT(29)
+#define B_BE_PCIE_FRZ_WLAN_FLR_RST BIT(28)
+#define B_BE_PCIE_FRZ_REG_FLR_RST BIT(27)
+#define B_BE_PCIE_FRZ_REG_RST BIT(26)
+#define B_BE_PCIE_FRZ_ANA_RST BIT(25)
+#define B_BE_PCIE_FRZ_WLAN_RST BIT(24)
+#define B_BE_PCIE_FRZ_FLR_RST BIT(23)
+#define B_BE_PCIE_FRZ_RET_NON_STKY_RST BIT(22)
+#define B_BE_PCIE_FRZ_RET_STKY_RST BIT(21)
+#define B_BE_PCIE_FRZ_NON_STKY_RST BIT(20)
+#define B_BE_PCIE_FRZ_STKY_RST BIT(19)
+#define B_BE_PCIE_FRZ_RET_CORE_RST BIT(18)
+#define B_BE_PCIE_FRZ_PWR_RST BIT(17)
+#define B_BE_PCIE_FRZ_PERST_RST BIT(16)
+#define B_BE_PCIE_DBG_CLK BIT(4)
+#define B_BE_PCIE_EN_CLK BIT(3)
+#define B_BE_PCIE_DBI_ACLK_ACT BIT(2)
+#define B_BE_PCIE_S1_ACLK_ACT BIT(1)
+#define B_BE_PCIE_EN_AUX_CLK BIT(0)
+
+#define R_BE_PCIE_PS_CTRL_V1 0x3008
+#define B_BE_RSM_FROM_L0S_CNT_SH 24
+#define B_BE_RSM_FROM_L0S_CNT_MSK 0xff
+#define B_BE_RSM_L0S_EN BIT(8)
+#define B_BE_CMAC_EXIT_L1_EN BIT(7)
+#define B_BE_DMAC0_EXIT_L1_EN BIT(6)
+#define B_BE_L1OFF_PWR_OFF_EN BIT(5)
+#define B_BE_SEL_XFER_PENDING BIT(3)
+#define B_BE_SEL_REQ_ENTR_L1 BIT(2)
+#define B_BE_PCIE_EN_SWENT_L23 BIT(1)
+#define B_BE_SEL_REQ_EXIT_L1 BIT(0)
+
+#define R_BE_PCIE_MIX_CFG_V1 0x300C
+#define B_BE_ASPM_CTRL_SH 16
+#define B_BE_ASPM_CTRL_MSK 0x3
+#define B_BE_HPS_CLKR_PCIE_SH 12
+#define B_BE_HPS_CLKR_PCIE_MSK 0x3
+#define B_BE_XFER_PENDING_FW BIT(11)
+#define B_BE_XFER_PENDING BIT(10)
+#define B_BE_REQ_EXIT_L1 BIT(9)
+#define B_BE_REQ_ENTR_L1 BIT(8)
+#define B_BE_MSI_TIMEOUT_ID_V1_SH 5
+#define B_BE_MSI_TIMEOUT_ID_V1_MSK 0x7
+#define B_BE_L1SUB_DISABLE BIT(0)
+
+#define R_BE_L1_CLK_CTRL 0x3010
+#define B_BE_RAS_SD_HOLD_LTSSM BIT(12)
+#define B_BE_RAS_TBA_CTRL_SH 8
+#define B_BE_RAS_TBA_CTRL_MSK 0x3
+#define B_BE_CLK_REQ_N BIT(1)
+#define B_BE_CLK_PM_EN BIT(0)
+
+#define R_BE_PCIE_MAILBOX 0x3014
+#define B_BE_PCIE_MAILBOX_SH 0
+#define B_BE_PCIE_MAILBOX_MSK 0xffffffffL
+
+#define R_BE_AWMISC_INFO 0x3020
+#define B_BE_INFO_SILENT_DROP BIT(25)
+#define B_BE_INFO_EP BIT(24)
+#define B_BE_AWMISC_INFO_SH 0
+#define B_BE_AWMISC_INFO_MSK 0x3fffff
+
+#define R_BE_AWMISC_INFO_L 0x3024
+#define B_BE_AWMISIC_INFO_L_SH 0
+#define B_BE_AWMISIC_INFO_L_MSK 0xffffffffL
+
+#define R_BE_AWMISC_INFO_H 0x3028
+#define B_BE_AWMISC_INFO_H_SH 0
+#define B_BE_AWMISC_INFO_H_MSK 0xffffffffL
+
+#define R_BE_AWMISC_INFO_TAG 0x302C
+#define B_BE_AWMISC_INFO_TAG_SH 0
+#define B_BE_AWMISC_INFO_TAG_MSK 0xff
+
+#define R_BE_ARMISC_INFO 0x3030
+#define B_BE_ARMISC_INFO_SH 0
+#define B_BE_ARMISC_INFO_MSK 0x3fffff
+
+#define R_BE_PCIE_BG_CLR 0x303C
+#define B_BE_BG_CLR_APB_S0 BIT(15)
+#define B_BE_BG_CLR_ASYNC_APB_S0 BIT(14)
+#define B_BE_BG_CLR_APB_REG BIT(13)
+#define B_BE_BG_CLR_ASYNC_APB_REG BIT(12)
+#define B_BE_BG_CLR_M0 BIT(11)
+#define B_BE_BG_CLR_ASYNC_M0 BIT(10)
+#define B_BE_BG_CLR_M1 BIT(9)
+#define B_BE_BG_CLR_ASYNC_M1 BIT(8)
+#define B_BE_BG_CLR_M2 BIT(7)
+#define B_BE_BG_CLR_ASYNC_M2 BIT(6)
+#define B_BE_BG_CLR_M3 BIT(5)
+#define B_BE_BG_CLR_ASYNC_M3 BIT(4)
+#define B_BE_IO8_BG_CLR BIT(3)
+#define B_BE_IO8_BG_CLR_ASYNC BIT(2)
+
+#define R_BE_DBI_ADDR_SEL 0x3040
+#define B_BE_DBI_ADDR_SEL_SH 12
+#define B_BE_DBI_ADDR_SEL_MSK 0xfffff
+
+#define R_BE_PCIE_LAT_CTRL 0x3044
+#define B_BE_SYS_SUS_L12_EN BIT(17)
+#define B_BE_MDIO_S_EN BIT(16)
+#define B_BE_LDO_T3_LAT_SH 12
+#define B_BE_LDO_T3_LAT_MSK 0x7
+#define B_BE_VMAIN_LAT_SH 8
+#define B_BE_VMAIN_LAT_MSK 0x7
+#define B_BE_CLK_REQ_LAT_SH 4
+#define B_BE_CLK_REQ_LAT_MSK 0xf
+#define B_BE_CLK_REQ_SEL BIT(0)
+
+#define R_BE_PCIE_HIMR00_V1 0x30B0
+#define B_BE_HCI_AXIDMA_INT_EN BIT(29)
+#define B_BE_HC00ISR_IND_INT_EN_V1 BIT(28)
+#define B_BE_HD1ISR_IND_INT_EN_V1 BIT(27)
+#define B_BE_HD0ISR_IND_INT_EN_V1 BIT(26)
+#define B_BE_HS1ISR_IND_INT_EN BIT(25)
+#define B_BE_HS0ISR_IND_INT_EN BIT(24)
+#define B_BE_PCIE_HOTRST_INT_EN BIT(16)
+#define B_BE_PCIE_FLR_INT_EN BIT(15)
+#define B_BE_PCIE_PERST_INT_EN BIT(14)
+#define B_BE_PCIE_DBG_STE_INT_EN BIT(13)
+
+#define R_BE_PCIE_HISR00_V1 0x30B4
+#define B_BE_HCI_AXIDMA_INT BIT(29)
+#define B_BE_HC00ISR_IND_INT_V1 BIT(28)
+#define B_BE_HD1ISR_IND_INT_V1 BIT(27)
+#define B_BE_HD0ISR_IND_INT_V1 BIT(26)
+#define B_BE_HS1ISR_IND_INT BIT(25)
+#define B_BE_HS0ISR_IND_INT BIT(24)
+#define B_BE_PCIE_HOTRST_INT BIT(16)
+#define B_BE_PCIE_FLR_INT BIT(15)
+#define B_BE_PCIE_PERST_INT BIT(14)
+#define B_BE_PCIE_DBG_STE_INT BIT(13)
+
+#define R_BE_PCIE_HRPWM_V1 0x30C0
+#define B_BE_PCIE_HRPWM_SH 0
+#define B_BE_PCIE_HRPWM_MSK 0xffff
+
+#define R_BE_PCIE_CRPWM 0x30C4
+#define B_BE_PCIE_CRPWM_SH 0
+#define B_BE_PCIE_CRPWM_MSK 0xffff
+
+#define R_BE_LBC_WATCHDOG_V1 0x30D8
+#define B_BE_LBC_ADDR_V1_SH 10
+#define B_BE_LBC_ADDR_V1_MSK 0x3ffff
+#define B_BE_LBC_TIMER_V1_SH 4
+#define B_BE_LBC_TIMER_V1_MSK 0xf
+#define B_BE_LBC_FLAG_V1 BIT(1)
+#define B_BE_LBC_EN_V1 BIT(0)
+
+#define R_BE_PCIE_HIMR10_V1 0x30E0
+#define B_BE_HC10ISR_IND_INT_EN_V1 BIT(28)
+
+#define R_BE_PCIE_HISR10_V1 0x30E4
+#define B_BE_HC10ISR_IND_INT_V1 BIT(28)
+
+#define R_BE_PCIE_EXP_CTRL_V1 0x30F0
+#define B_BE_PCIE_ACTIVE_FORCE_V1 BIT(1)
+#define B_BE_PCIE_BIAS_FORCE_V1 BIT(0)
+
+#define R_BE_TSFTIMER_HCI_V1 0x30FC
+#define B_BE_TSFT2_HCI_SH 16
+#define B_BE_TSFT2_HCI_MSK 0xffff
+#define B_BE_TSFT1_HCI_SH 0
+#define B_BE_TSFT1_HCI_MSK 0xffff
+
+#define R_BE_PCIE_IO_RCY_M1 0x3100
+#define B_BE_PCIE_IO_RCY_P_M1 BIT(5)
+#define B_BE_PCIE_IO_RCY_WDT_P_M1 BIT(4)
+#define B_BE_PCIE_IO_RCY_WDT_MODE_M1 BIT(3)
+#define B_BE_PCIE_IO_RCY_TRIG_M1 BIT(0)
+
+#define R_BE_PCIE_WDT_TIMER_M1 0x3104
+#define B_BE_PCIE_WDT_TIMER_M1_SH 0
+#define B_BE_PCIE_WDT_TIMER_M1_MSK 0xffffffffL
+
+#define R_BE_PCIE_PADDR_M1 0x3108
+#define B_BE_PCIE_PADDR_M1_SH 0
+#define B_BE_PCIE_PADDR_M1_MSK 0xffffffffL
+
+#define R_BE_PCIE_IO_RCY_M2 0x310C
+#define B_BE_PCIE_IO_RCY_P_M2 BIT(5)
+#define B_BE_PCIE_IO_RCY_WDT_P_M2 BIT(4)
+#define B_BE_PCIE_IO_RCY_WDT_MODE_M2 BIT(3)
+#define B_BE_PCIE_IO_RCY_TRIG_M2 BIT(0)
+
+#define R_BE_PCIE_WDT_TIMER_M2 0x3110
+#define B_BE_PCIE_WDT_TIMER_M2_SH 0
+#define B_BE_PCIE_WDT_TIMER_M2_MSK 0xffffffffL
+
+#define R_BE_PCIE_PADDR_M2 0x3114
+#define B_BE_PCIE_PADDR_M2_SH 0
+#define B_BE_PCIE_PADDR_M2_MSK 0xffffffffL
+
+#define R_BE_PCIE_IO_RCY_E0 0x3118
+#define B_BE_PCIE_IO_RCY_P_E0 BIT(5)
+#define B_BE_PCIE_IO_RCY_WDT_P_E0 BIT(4)
+#define B_BE_PCIE_IO_RCY_WDT_MODE_E0 BIT(3)
+#define B_BE_PCIE_IO_RCY_TRIG_E0 BIT(0)
+
+#define R_BE_PCIE_WDT_TIMER_E0 0x311C
+#define B_BE_PCIE_WDT_TIMER_E0_SH 0
+#define B_BE_PCIE_WDT_TIMER_E0_MSK 0xffffffffL
+
+#define R_BE_PCIE_PADDR_E0 0x3120
+#define B_BE_PCIE_PADDR_E0_SH 0
+#define B_BE_PCIE_PADDR_E0_MSK 0xffffffffL
+
+#define R_BE_PCIE_IO_RCY_S1 0x3124
+#define B_BE_PCIE_IO_RCY_RP_S1 BIT(7)
+#define B_BE_PCIE_IO_RCY_WP_S1 BIT(6)
+#define B_BE_PCIE_IO_RCY_WDT_RP_S1 BIT(5)
+#define B_BE_PCIE_IO_RCY_WDT_WP_S1 BIT(4)
+#define B_BE_PCIE_IO_RCY_WDT_MODE_S1 BIT(3)
+#define B_BE_PCIE_IO_RCY_RTRIG_S1 BIT(1)
+#define B_BE_PCIE_IO_RCY_WTRIG_S1 BIT(0)
+
+#define R_BE_PCIE_WDT_TIMER_S1 0x3128
+#define B_BE_PCIE_WDT_TIMER_S1_SH 0
+#define B_BE_PCIE_WDT_TIMER_S1_MSK 0xffffffffL
+
+#define R_BE_PCIE_PADDR_W_S1 0x312C
+#define B_BE_PCIE_PADDR_W_S1_SH 0
+#define B_BE_PCIE_PADDR_W_S1_MSK 0xffffffffL
+
+#define R_BE_PCIE_PADDR_R_S1 0x3130
+#define B_BE_PCIE_PADDR_R_S1_SH 0
+#define B_BE_PCIE_PADDR_R_S1_MSK 0xffffffffL
+
+#define R_BE_PCIE_DBG_MODE 0x31C0
+#define B_BE_PCIE_DBG_MODE_SH 16
+#define B_BE_PCIE_DBG_MODE_MSK 0x3f
+
+#define R_BE_PCIE_DBG_GPO 0x31C4
+#define B_BE_PCIE_DBG_GPO_SH 0
+#define B_BE_PCIE_DBG_GPO_MSK 0xffffffffL
+
+#define R_BE_PCIE_DBG_INFO 0x31C8
+#define B_BE_PCIE_DBG_INFO_SH 0
+#define B_BE_PCIE_DBG_INFO_MSK 0xffffffffL
+
+#define R_BE_PCIE_DBG_STATE 0x31D0
+#define B_BE_PCIE_DBG_STATE_MODE_SH 8
+#define B_BE_PCIE_DBG_STATE_MODE_MSK 0x7
+#define B_BE_PCIE_DBG_STATE_GRP_SH 4
+#define B_BE_PCIE_DBG_STATE_GRP_MSK 0x7
+#define B_BE_PCIE_DBG_STATE_MSK BIT(2)
+#define B_BE_PCIE_DBG_STATE_CLR BIT(1)
+#define B_BE_PCIE_DBG_STATE_SET BIT(0)
+
+#define R_BE_PCIE_DBG_STATE_D 0x31D4
+#define B_BE_PCIE_DBG_STATE_D3_SH 16
+#define B_BE_PCIE_DBG_STATE_D3_MSK 0x7f
+#define B_BE_PCIE_DBG_STATE_D2_SH 8
+#define B_BE_PCIE_DBG_STATE_D2_MSK 0x7f
+#define B_BE_PCIE_DBG_STATE_D1_SH 0
+#define B_BE_PCIE_DBG_STATE_D1_MSK 0x7f
+
+#define R_BE_PCIE_DBG_INFO_D 0x31D8
+#define B_BE_PCIE_DBG_INFO_D3_SH 16
+#define B_BE_PCIE_DBG_INFO_D3_MSK 0x3f
+#define B_BE_PCIE_DBG_INFO_D2_SH 8
+#define B_BE_PCIE_DBG_INFO_D2_MSK 0x3f
+#define B_BE_PCIE_DBG_INFO_D1_SH 0
+#define B_BE_PCIE_DBG_INFO_D1_MSK 0x3f
+
+#define R_BE_PCIE_MIT_TMR 0x3330
+#define B_BE_PCIE_MIT_RX_TMR_SH 4
+#define B_BE_PCIE_MIT_RX_TMR_MSK 0x3
+#define B_BE_PCIE_MIT_TX_TMR_SH 0
+#define B_BE_PCIE_MIT_TX_TMR_MSK 0x3
+
+#define R_BE_PCIE_MIT_CNT 0x3334
+#define B_BE_PCIE_RX_MIT_CNT_SH 24
+#define B_BE_PCIE_RX_MIT_CNT_MSK 0xff
+#define B_BE_PCIE_TX_MIT_CNT_SH 16
+#define B_BE_PCIE_TX_MIT_CNT_MSK 0xff
+#define B_BE_PCIE_RX_MIT_TMR_CNT_SH 8
+#define B_BE_PCIE_RX_MIT_TMR_CNT_MSK 0xff
+#define B_BE_PCIE_TX_MIT_TMR_CNT_SH 0
+#define B_BE_PCIE_TX_MIT_TMR_CNT_MSK 0xff
+
+#define R_BE_PCIE_MIT_CH_EN 0x3338
+#define B_BE_PCIE_MIT_RXP2_EN BIT(17)
+#define B_BE_PCIE_MIT_RXP1_EN BIT(16)
+#define B_BE_PCIE_MIT_TXCH12_EN BIT(12)
+#define B_BE_PCIE_MIT_TXCH11_EN BIT(11)
+#define B_BE_PCIE_MIT_TXCH10_EN BIT(10)
+#define B_BE_PCIE_MIT_TXCH9_EN BIT(9)
+#define B_BE_PCIE_MIT_TXCH8_EN BIT(8)
+#define B_BE_PCIE_MIT_TXCH7_EN BIT(7)
+#define B_BE_PCIE_MIT_TXCH6_EN BIT(6)
+#define B_BE_PCIE_MIT_TXCH5_EN BIT(5)
+#define B_BE_PCIE_MIT_TXCH4_EN BIT(4)
+#define B_BE_PCIE_MIT_TXCH3_EN BIT(3)
+#define B_BE_PCIE_MIT_TXCH2_EN BIT(2)
+#define B_BE_PCIE_MIT_TXCH1_EN BIT(1)
+#define B_BE_PCIE_MIT_TXCH0_EN BIT(0)
+
+#define R_BE_PCIE_MIT_TX_ISR 0x3340
+#define B_BE_PCIE_TX_CH12_ISR BIT(12)
+#define B_BE_PCIE_TX_CH11_ISR BIT(11)
+#define B_BE_PCIE_TX_CH10_ISR BIT(10)
+#define B_BE_PCIE_TX_CH9_ISR BIT(9)
+#define B_BE_PCIE_TX_CH8_ISR BIT(8)
+#define B_BE_PCIE_TX_CH7_ISR BIT(7)
+#define B_BE_PCIE_TX_CH6_ISR BIT(6)
+#define B_BE_PCIE_TX_CH5_ISR BIT(5)
+#define B_BE_PCIE_TX_CH4_ISR BIT(4)
+#define B_BE_PCIE_TX_CH3_ISR BIT(3)
+#define B_BE_PCIE_TX_CH2_ISR BIT(2)
+#define B_BE_PCIE_TX_CH1_ISR BIT(1)
+#define B_BE_PCIE_TX_CH0_ISR BIT(0)
+
+#define R_BE_PCIE_MIT_RX_ISR 0x3344
+#define B_BE_PCIE_RX_RXP2_ISR BIT(1)
+#define B_BE_PCIE_RX_RXP1_ISR BIT(0)
+
+#define R_BE_PCIE_MIT_TX_IMR 0x3348
+#define B_BE_PCIE_TX_CH12_IMR BIT(12)
+#define B_BE_PCIE_TX_CH11_IMR BIT(11)
+#define B_BE_PCIE_TX_CH10_IMR BIT(10)
+#define B_BE_PCIE_TX_CH9_IMR BIT(9)
+#define B_BE_PCIE_TX_CH8_IMR BIT(8)
+#define B_BE_PCIE_TX_CH7_IMR BIT(7)
+#define B_BE_PCIE_TX_CH6_IMR BIT(6)
+#define B_BE_PCIE_TX_CH5_IMR BIT(5)
+#define B_BE_PCIE_TX_CH4_IMR BIT(4)
+#define B_BE_PCIE_TX_CH3_IMR BIT(3)
+#define B_BE_PCIE_TX_CH2_IMR BIT(2)
+#define B_BE_PCIE_TX_CH1_IMR BIT(1)
+#define B_BE_PCIE_TX_CH0_IMR BIT(0)
+
+#define R_BE_PCIE_MIT_RX_IMR 0x334C
+#define B_BE_PCIE_RX_RXP2_IMR BIT(1)
+#define B_BE_PCIE_RX_RXP1_IMR BIT(0)
+
+//
+// WL_BE_Reg_Page_SDIO.xls
+//
+
+//
+// SDIO_Local_Reg_Spec
+//
+
+#define R_BE_SDIO_TX_CTRL 0x3000
+#define B_BE_SDIO_INT_TIMEOUT_SH 16
+#define B_BE_SDIO_INT_TIMEOUT_MSK 0xffff
+#define B_BE_IO_ERR_STATUS BIT(15)
+#define B_BE_CMD53_W_MIX BIT(14)
+#define B_BE_CMD53_TX_FORMAT BIT(13)
+#define B_BE_CMD53_R_TIMEOUT_MASK BIT(12)
+#define B_BE_CMD53_R_TIMEOUT_UNIT_SH 10
+#define B_BE_CMD53_R_TIMEOUT_UNIT_MSK 0x3
+#define B_BE_REPLY_ERRCRC_IN_DATA BIT(9)
+#define B_BE_EN_CMD53_OVERLAP BIT(8)
+#define B_BE_REPLY_ERR_IN_R5 BIT(7)
+#define B_BE_R18A_EN BIT(6)
+#define B_BE_SDIO_CMD_FORCE_VLD BIT(5)
+#define B_BE_INIT_CMD_EN BIT(4)
+#define B_BE_RXINT_READ_MASK_DIS BIT(3)
+#define B_BE_EN_RXDMA_MASK_INT BIT(2)
+#define B_BE_EN_MASK_TIMER BIT(1)
+#define B_BE_CMD_ERR_STOP_INT_EN BIT(0)
+
+#define R_BE_SDIO_CTRL 0x3004
+#define B_BE_SDIO_DRV_TYPE_D_SH 28
+#define B_BE_SDIO_DRV_TYPE_D_MSK 0xf
+#define B_BE_SDIO_DRV_TYPE_C_SH 24
+#define B_BE_SDIO_DRV_TYPE_C_MSK 0xf
+#define B_BE_SDIO_DRV_TYPE_B_SH 20
+#define B_BE_SDIO_DRV_TYPE_B_MSK 0xf
+#define B_BE_SDIO_DRV_TYPE_A_SH 16
+#define B_BE_SDIO_DRV_TYPE_A_MSK 0xf
+#define B_BE_SIG_OUT_PH BIT(8)
+#define B_BE_CMD11_SEQ_END_DELAY_SH 4
+#define B_BE_CMD11_SEQ_END_DELAY_MSK 0xf
+#define B_BE_CMD11_SEQ_SAMPLE_INTERVAL_SH 1
+#define B_BE_CMD11_SEQ_SAMPLE_INTERVAL_MSK 0x7
+#define B_BE_CMD11_SEQ_EN BIT(0)
+
+#define R_BE_SDIO_MONITOR 0x3008
+#define B_BE_TSF_FREERUN_CNT_REG_SH 0
+#define B_BE_TSF_FREERUN_CNT_REG_MSK 0xffffff
+
+#define R_BE_SDIO_MONITOR_2 0x300C
+#define B_BE_CMD53_WT_EN BIT(23)
+#define B_BE_SDIO_CLK_MONITOR_SH 21
+#define B_BE_SDIO_CLK_MONITOR_MSK 0x3
+#define B_BE_SDIO_CLK_CNT_SH 0
+#define B_BE_SDIO_CLK_CNT_MSK 0x1fffff
+
+#define R_BE_SDIO_CTRL_2 0x3010
+#define B_BE_SDIO_CLK_SMT BIT(1)
+#define B_BE_SDIO_DATA_SMT BIT(0)
+
+#define R_BE_SDIO_MONITOR_3 0x3014
+#define B_BE_MAC_THR_SH 0
+#define B_BE_MAC_THR_MSK 0xffffffffL
+
+#define R_BE_SDIO_LOCAL_REG 0x3018
+#define B_BE_IOREG2APB_TIMEOUT_TH_SH 14
+#define B_BE_IOREG2APB_TIMEOUT_TH_MSK 0xff
+#define B_BE__TUNIT_SEL_SH 12
+#define B_BE__TUNIT_SEL_MSK 0x3
+#define B_BE_FEN_TUNIT BIT(11)
+#define B_BE_IOREG2APB_CLR_MODE_SH 9
+#define B_BE_IOREG2APB_CLR_MODE_MSK 0x3
+#define B_BE_CMD_IOREG_HW_CLR_EN BIT(8)
+#define B_BE_RX_LEN_UP_MODE_SH 6
+#define B_BE_RX_LEN_UP_MODE_MSK 0x3
+#define B_BE__MAC_IS_ACTIVE BIT(4)
+#define B_BE_SDIO_IOREG_RST BIT(3)
+#define B_BE_DISABLE_0X800 BIT(2)
+#define B_BE_EN_CMD53_RX_MIX_MODE BIT(1)
+#define B_BE_EN_RX_LEN_CMD_OK BIT(0)
+#define B_BE_CMD11_TIMEOUT_THRESHOLD_SH 0
+#define B_BE_CMD11_TIMEOUT_THRESHOLD_MSK 0xffff
+
+#define R_BE_SDIO_HTSFR_INFO_V1 0x3030
+#define B_BE_HTSFT2_SH 16
+#define B_BE_HTSFT2_MSK 0xffff
+#define B_BE_HTSFT1_SH 0
+#define B_BE_HTSFT1_MSK 0xffff
+
+#define R_BE_SDIO_TX_IOREG_INFO 0x3034
+#define B_BE_IOREG_W_BUSY_EN BIT(2)
+#define B_BE_TX_TRIGGER_DELAY BIT(1)
+#define B_BE_HCPWM2_SDIO_SYNC_SH 0
+#define B_BE_HCPWM2_SDIO_SYNC_MSK 0xffff
+
+#define R_BE_SDIO_INDIRECT_ADDR_V1 0x3040
+#define B_BE_INDIRECT_RDY BIT(31)
+#define B_BE_INDIRECT_ADDR_SH 0
+#define B_BE_INDIRECT_ADDR_MSK 0x7fffffffL
+
+#define R_BE_SDIO_INDIRECT_DATA 0x3044
+#define B_BE_INDIRECT_DATA_SH 0
+#define B_BE_INDIRECT_DATA_MSK 0xffffffffL
+
+#define R_BE_SDIO_INDIRECT_CTRL 0x3048
+#define B_BE_INDIRECT_REG_R BIT(3)
+#define B_BE_INDIRECT_REG_W BIT(2)
+#define B_BE_INDIRECT_REG_SIZE_SH 0
+#define B_BE_INDIRECT_REG_SIZE_MSK 0x3
+
+#define R_BE_SDIO_TRX_STAT 0x3070
+#define B_BE_R_TXDMA_CS_SH 12
+#define B_BE_R_TXDMA_CS_MSK 0x7
+#define B_BE_R_TXDATA_CS_SH 8
+#define B_BE_R_TXDATA_CS_MSK 0xf
+#define B_BE_R_RXDMA_CS_SH 4
+#define B_BE_R_RXDMA_CS_MSK 0xf
+#define B_BE_R_RXDATA_CS_SH 0
+#define B_BE_R_RXDATA_CS_MSK 0xf
+
+#define R_BE_SDIO_HRPWM1_V1 0x3080
+#define B_BE_HRPWM_SH 16
+#define B_BE_HRPWM_MSK 0xffff
+
+#define R_BE_SDIO_BUS_CTRL 0x3084
+#define B_BE_R_CCCR_EHS BIT(22)
+#define B_BE_EE_SPI_CLK_OPTION BIT(21)
+#define B_BE_INTR_CTRL BIT(20)
+#define B_BE_SDIO_VOLTAGE BIT(19)
+#define B_BE_BYPASS_INIT BIT(18)
+#define B_BE_HCI_RESUME_RDY BIT(17)
+#define B_BE_HCI_SUS_REQ BIT(16)
+#define B_BE_FN1_CRC16_SYNC_EN BIT(15)
+#define B_BE_CMD53_RDATA_EARLY BIT(14)
+#define B_BE_HISR_W_CLR_EN BIT(13)
+#define B_BE_INT_MASK_DIS BIT(12)
+#define B_BE_PAD_CLK_XHGE_EN BIT(11)
+#define B_BE_INTER_CLK_EN BIT(10)
+#define B_BE_EN_RPT_TXCRC BIT(9)
+#define B_BE_DIS_RXDMA_STS BIT(8)
+#define B_BE_HPS_CLKR_SH 0
+#define B_BE_HPS_CLKR_MSK 0xff
+
+#define R_BE_SDIO_RESPONSE_TIMER 0x3088
+#define B_BE_SDIO_CMD_CRC_SH 16
+#define B_BE_SDIO_CMD_CRC_MSK 0xff
+#define B_BE_CMDIN_2RESP_TIMER_SH 0
+#define B_BE_CMDIN_2RESP_TIMER_MSK 0xffff
+
+#define R_BE_SDIO_HSISR 0x3090
+#define B_BE_SDIO_RESP_FLAG_EN_SH 24
+#define B_BE_SDIO_RESP_FLAG_EN_MSK 0xff
+#define B_BE_SDIO_RESP_FLAG_SH 16
+#define B_BE_SDIO_RESP_FLAG_MSK 0xff
+#define B_BE_HISR_MASK BIT(8)
+#define B_BE_DRV_WLAN_INT_CLR BIT(1)
+#define B_BE_DRV_WLAN_INT BIT(0)
+
+#define R_BE_SDIO_EXTEND_RBLOK_GAP_V1 0x3094
+#define B_BE_EXTEND_RBLOCK_GAP_SH 0
+#define B_BE_EXTEND_RBLOCK_GAP_MSK 0x3f
+
+#define R_BE_SDIO_DIOERR_RPT_V1 0x30C0
+#define B_BE_DATA_CRC_ERR_CNT_SH 24
+#define B_BE_DATA_CRC_ERR_CNT_MSK 0xff
+#define B_BE_CMD_CRC_ERR_CNT_SH 16
+#define B_BE_CMD_CRC_ERR_CNT_MSK 0xff
+
+#define R_BE_SDIO_CMD_ERR_CONTENT_L_V1 0x30C4
+#define B_BE_SDIO_CMD_ERR_CONTENT_L_SH 0
+#define B_BE_SDIO_CMD_ERR_CONTENT_L_MSK 0xffffffffL
+
+#define R_BE_SDIO_CMD_ERR_CONTENT 0x30C8
+#define B_BE_SDIO_DATA_CRC_SH 16
+#define B_BE_SDIO_DATA_CRC_MSK 0xffff
+#define B_BE_FN1_WDATA_TO_FLG BIT(15)
+#define B_BE_FN1_WDATA_LEN_SHORT_FLG BIT(14)
+#define B_BE_D3_CRC_ERR BIT(12)
+#define B_BE_D2_CRC_ERR BIT(11)
+#define B_BE_D1_CRC_ERR BIT(10)
+#define B_BE_D0_CRC_ERR BIT(9)
+#define B_BE_CMD_CRC_ERR BIT(8)
+#define B_BE_SDIO_CMD_ERR_CONTENT_H_SH 0
+#define B_BE_SDIO_CMD_ERR_CONTENT_H_MSK 0xff
+
+#define R_BE_SDIO_TRANS_FIFO_STATUS 0x30CC
+#define B_BE_SD_DBG_SEL_SH 8
+#define B_BE_SD_DBG_SEL_MSK 0xff
+#define B_BE_RXDMA_READ_PTR_CLR BIT(7)
+#define B_BE_RXDMA_WRITE_PTR_CLR BIT(6)
+#define B_BE_TXDMA_READ_PTR_CLR BIT(5)
+#define B_BE_TXDMA_WRITE_PTR_CLR BIT(4)
+#define B_BE__RXDMA_FIFO_UNDERFLOW BIT(3)
+#define B_BE_RXDMA_FIFO_OVERFLOW BIT(2)
+#define B_BE_TXDMA_FIFO_UNDERFLOW BIT(1)
+#define B_BE_TXDMA_FIFO_OVERFLOW BIT(0)
+
+#define R_BE_SDIO_HIMR 0x3100
+#define B_BE_RXDMA_FIFO_UNDERFLOW_EN BIT(29)
+#define B_BE_TXDMA_FIFO_OVERFLOW_EN BIT(28)
+#define B_BE_BT_INT_EN BIT(24)
+#define B_BE_HS0ISR_IND_EN BIT(16)
+#define B_BE_HC10ISR_IND_EN BIT(9)
+#define B_BE_HC00ISR_IND_EN BIT(8)
+#define B_BE_HD1ISR_IND_EN BIT(3)
+#define B_BE_HD0ISR_IND_EN BIT(2)
+#define B_BE_SDIO_AVAL_INT_EN BIT(1)
+#define B_BE_RX_REQUEST_INT_EN BIT(0)
+
+#define R_BE_SDIO_HISR 0x3104
+#define B_BE_RXDMA_FIFO_UNDERFLOW_INT BIT(29)
+#define B_BE_TXDMA_FIFO_OVERFLOW_INT BIT(28)
+#define B_BE_BT_INT BIT(24)
+#define B_BE_HS0ISR_IND BIT(16)
+#define B_BE_HC10ISR_IND BIT(9)
+#define B_BE_HC00ISR_IND BIT(8)
+#define B_BE_HD1ISR_IND BIT(3)
+#define B_BE_HD0ISR_IND BIT(2)
+#define B_BE_SDIO_AVAL_INT BIT(1)
+#define B_BE_RX_REQUEST_INT BIT(0)
+
+#define R_BE_SDIO_RX_REQ_LEN 0x3108
+#define B_BE_RX_REQ_LEN_SH 0
+#define B_BE_RX_REQ_LEN_MSK 0x3ffff
+
+#define R_BE_SDIO_AVAL_INTRPT_STAT 0x310C
+#define B_BE_SDIO_ACH11_INTRPT_STAT BIT(11)
+#define B_BE_SDIO_ACH10_INTRPT_STAT BIT(10)
+#define B_BE_SDIO_ACH9_INTRPT_STAT BIT(9)
+#define B_BE_SDIO_ACH8_INTRPT_STAT BIT(8)
+#define B_BE_SDIO_ACH7_INTRPT_STAT BIT(7)
+#define B_BE_SDIO_ACH6_INTRPT_STAT BIT(6)
+#define B_BE_SDIO_ACH5_INTRPT_STAT BIT(5)
+#define B_BE_SDIO_ACH4_INTRPT_STAT BIT(4)
+#define B_BE_SDIO_ACH3_INTRPT_STAT BIT(3)
+#define B_BE_SDIO_ACH2_INTRPT_STAT BIT(2)
+#define B_BE_SDIO_ACH1_INTRPT_STAT BIT(1)
+#define B_BE_SDIO_ACH0_INTRPT_STAT BIT(0)
+
+#define R_BE_SDIO_TXPG_WP 0x3110
+#define B_BE_SDIO_ACH12_AVAL_PG_SH 16
+#define B_BE_SDIO_ACH12_AVAL_PG_MSK 0x1fff
+#define B_BE_SDIO_WP_AVAL_PG_SH 0
+#define B_BE_SDIO_WP_AVAL_PG_MSK 0x1fff
+
+#define R_BE_SDIO_TXPG_0 0x3114
+#define B_BE_SDIO_ACH1_USE_PG_SH 16
+#define B_BE_SDIO_ACH1_USE_PG_MSK 0x1fff
+#define B_BE_SDIO_ACH0_USE_PG_SH 0
+#define B_BE_SDIO_ACH0_USE_PG_MSK 0x1fff
+
+#define R_BE_SDIO_TXPG_1 0x3118
+#define B_BE_SDIO_ACH3_USE_PG_SH 16
+#define B_BE_SDIO_ACH3_USE_PG_MSK 0x1fff
+#define B_BE_SDIO_ACH2_USE_PG_SH 0
+#define B_BE_SDIO_ACH2_USE_PG_MSK 0x1fff
+
+#define R_BE_SDIO_TXPG_2 0x311C
+#define B_BE_SDIO_ACH5_USE_PG_SH 16
+#define B_BE_SDIO_ACH5_USE_PG_MSK 0x1fff
+#define B_BE_SDIO_ACH4_USE_PG_SH 0
+#define B_BE_SDIO_ACH4_USE_PG_MSK 0x1fff
+
+#define R_BE_SDIO_TXPG_3_V1 0x3120
+#define B_BE_SDIO_ACH7_USE_PG_SH 16
+#define B_BE_SDIO_ACH7_USE_PG_MSK 0x1fff
+#define B_BE_SDIO_ACH6_USE_PG_SH 0
+#define B_BE_SDIO_ACH6_USE_PG_MSK 0x1fff
+
+#define R_BE_SDIO_TXPG_4 0x3124
+#define B_BE_SDIO_ACH9_USE_PG_SH 16
+#define B_BE_SDIO_ACH9_USE_PG_MSK 0x1fff
+#define B_BE_SDIO_ACH8_USE_PG_SH 0
+#define B_BE_SDIO_ACH8_USE_PG_MSK 0x1fff
+
+#define R_BE_SDIO_TXPG_5 0x3128
+#define B_BE_SDIO_ACH11_USE_PG_SH 16
+#define B_BE_SDIO_ACH11_USE_PG_MSK 0x1fff
+#define B_BE_SDIO_ACH10_USE_PG_SH 0
+#define B_BE_SDIO_ACH10_USE_PG_MSK 0x1fff
+
+#define R_BE_BT_IINT 0x3210
+#define B_BE_BT_INTRD_AND_ENINTRD BIT(24)
+
+#define R_BE_BT_ENINTRD 0x3214
+#define B_BE_BT_ENINTRD BIT(0)
+
+#define R_BE_BTSTATE_DBG_BT2SDIO 0x3230
+#define B_BE_BTSTATE_DBG_BT2SDIO_SH 0
+#define B_BE_BTSTATE_DBG_BT2SDIO_MSK 0xffffffffL
+
+#define R_BE_BT_SRAM 0x3240
+#define B_BE_RXPKT_REMAIN_CNT_SH 16
+#define B_BE_RXPKT_REMAIN_CNT_MSK 0xffff
+#define B_BE_SRAM_R_UNDERFLOW BIT(13)
+#define B_BE_SRAM_W_OVERERFLOW BIT(12)
+#define B_BE_RXFIFO_READY_SH 10
+#define B_BE_RXFIFO_READY_MSK 0x3
+#define B_BE_TXFIFO_EMPTY_SH 8
+#define B_BE_TXFIFO_EMPTY_MSK 0x3
+#define B_BE_BT_WAKEUP BIT(0)
+
+#define R_BE_BT_SDIO_HEADER 0x3244
+#define B_BE_SDIO_HEADER_SH 0
+#define B_BE_SDIO_HEADER_MSK 0xffffffffL
+
+#define R_BE_BT_ENINT_TXDROP 0x3248
+#define B_BE_BT_ENINT_TXDROP BIT(25)
+#define B_BE_BT_ENINT_TXDROP_LEISO BIT(24)
+#define B_BE_SDIO_FN2_SB_INT_POL BIT(16)
+#define B_BE_TXPKT_REMAIN_CNT_SH 0
+#define B_BE_TXPKT_REMAIN_CNT_MSK 0xffff
+
+#define R_BE_BT_EMIT_TXDROP 0x324C
+#define B_BE_SDIO_FN2_LEISO_EN BIT(8)
+#define B_BE_BT_ENINTANDINT_TXDROP BIT(1)
+#define B_BE_BT_ENINTANDINT_TXDROP_LEISO BIT(0)
+
+#define R_BE_BT_SDIO_FN2_CLK 0x3270
+#define B_BE_FN2_RXCRC_BAD_EVT_DIS BIT(16)
+#define B_BE_FN2_TXCRC_ERR_NO_DELAY BIT(10)
+#define B_BE_FN2_TXCRC_BAD_EVT_DIS BIT(9)
+#define B_BE_FN2_TXCRC_EN BIT(8)
+#define B_BE_NOT_FN2_GCLK_EN BIT(1)
+#define B_BE_SDIO_FN2_GCLK_EN BIT(0)
+
+#define R_BE_FN2_CRC_ERR 0x3274
+#define B_BE_FN2_LAT_CMD_REG_15_0_SH 16
+#define B_BE_FN2_LAT_CMD_REG_15_0_MSK 0xffff
+#define B_BE_FN2_DAT_CRC_ERR_CNT_SH 8
+#define B_BE_FN2_DAT_CRC_ERR_CNT_MSK 0xf
+#define B_BE_FN2_CMD_CRC_ERR_CNT_SH 0
+#define B_BE_FN2_CMD_CRC_ERR_CNT_MSK 0xf
+
+#define R_BE_FN2_LAT_CMD 0x3278
+#define B_BE_FN2_LESS_WDATA_FLG BIT(30)
+#define B_BE_FN2_WDATA_TO_FLG BIT(29)
+#define B_BE_FN2_LAT_CRC_ERROR_SH 24
+#define B_BE_FN2_LAT_CRC_ERROR_MSK 0x1f
+#define B_BE_FN2_LAT_CMD_REG_39_16_SH 0
+#define B_BE_FN2_LAT_CMD_REG_39_16_MSK 0xffffff
+
+#define R_BE_FN2_LAT_DATA_CRC 0x327C
+#define B_BE_FN2_LAT_DATA_CRC_SH 0
+#define B_BE_FN2_LAT_DATA_CRC_MSK 0xffff
+
+#define R_BE_SDIO_CCCR_000 0x3300
+#define B_BE_R_CCCR_IOR2 BIT(26)
+#define B_BE_R_CCCR_IOR1 BIT(25)
+#define B_BE_CCCR_IOE2 BIT(18)
+#define B_BE_CCCR_IOE1 BIT(17)
+#define B_BE_EE_SD_REV_SH 8
+#define B_BE_EE_SD_REV_MSK 0xf
+#define B_BE_EE_SDIO_REV_SH 4
+#define B_BE_EE_SDIO_REV_MSK 0xf
+#define B_BE_EE_CCCR_REV_SH 0
+#define B_BE_EE_CCCR_REV_MSK 0xf
+
+#define R_BE_SDIO_CCCR_004 0x3304
+#define B_BE_CCCR_CD_DIS BIT(31)
+#define B_BE_EE_CCCR_SCSI BIT(30)
+#define B_BE_CCCR_ECSI BIT(29)
+#define B_BE_CCCR_BUS_WIDTH_SH 24
+#define B_BE_CCCR_BUS_WIDTH_MSK 0x3
+#define B_BE_CCCR_RES BIT(19)
+#define B_BE_CCCR_AS_SH 16
+#define B_BE_CCCR_AS_MSK 0x7
+#define B_BE_R_CCCR_INT2 BIT(10)
+#define B_BE_R_CCCR_INT1 BIT(9)
+#define B_BE_CCCR_IEN2 BIT(2)
+#define B_BE_CCCR_IEN1 BIT(1)
+#define B_BE_CCCR_IENM BIT(0)
+
+#define R_BE_SDIO_CCCR_008 0x3308
+#define B_BE_FN0_CIS_PTR_RO_SH 8
+#define B_BE_FN0_CIS_PTR_RO_MSK 0xffffff
+#define B_BE_CCCR_E4MI BIT(5)
+#define B_BE_CCCR_S4MI BIT(4)
+#define B_BE_CCCR_SBS BIT(3)
+#define B_BE_CCCR_SRW BIT(2)
+#define B_BE_CCCR_SMB BIT(1)
+#define B_BE_CCCR_SDC BIT(0)
+
+#define R_BE_SDIO_CCCR_00C 0x330C
+
+#define R_BE_SDIO_CCCR_010 0x3310
+#define B_BE_CCCR_BSS_SH 25
+#define B_BE_CCCR_BSS_MSK 0x7
+#define B_BE_CCCR_EMPC BIT(17)
+#define B_BE_EE_CCCR_SMPC BIT(16)
+#define B_BE_CCCR_FN0_BLK_SIZE_SH 0
+#define B_BE_CCCR_FN0_BLK_SIZE_MSK 0xffff
+
+#define R_BE_SDIO_CCCR_014 0x3314
+#define B_BE_CCCR_EAI BIT(17)
+#define B_BE_EE_SAI BIT(16)
+#define B_BE_CCCR_DTS_SH 12
+#define B_BE_CCCR_DTS_MSK 0x3
+#define B_BE_EE_CCCR_SDTD BIT(10)
+#define B_BE_EE_CCCR_SDTC BIT(9)
+#define B_BE_EE_CCCR_SDTA BIT(8)
+#define B_BE_EE_SDDR50 BIT(2)
+#define B_BE_EE_SSDR104 BIT(1)
+#define B_BE_EE_SSDR50 BIT(0)
+
+#define R_BE_SDIO_FBR1_100 0x3400
+#define B_BE_EE_FN1_PS3_SH 20
+#define B_BE_EE_FN1_PS3_MSK 0xf
+#define B_BE_FN1_EPS BIT(17)
+#define B_BE_EE_FN1_SPS BIT(16)
+#define B_BE_SDIO_WIFI_RO_SH 0
+#define B_BE_SDIO_WIFI_RO_MSK 0xff
+
+#define R_BE_SDIO_FBR1_104 0x3404
+
+#define R_BE_SDIO_FBR1_108 0x3408
+#define B_BE_FN1_CIS_PTR_RO_SH 8
+#define B_BE_FN1_CIS_PTR_RO_MSK 0xffffff
+
+#define R_BE_SDIO_FBR1_110 0x3410
+#define B_BE_CCCR_FN1_BLK_SIZE_SH 0
+#define B_BE_CCCR_FN1_BLK_SIZE_MSK 0xffff
+
+#define R_BE_SDIO_FBR2_200 0x3500
+#define B_BE_EE_FN1_PS3_BT_SH 12
+#define B_BE_EE_FN1_PS3_BT_MSK 0xf
+#define B_BE_SDIO_BT_RO_SH 0
+#define B_BE_SDIO_BT_RO_MSK 0xff
+
+#define R_BE_SDIO_FBR1_204 0x3504
+
+#define R_BE_SDIO_FBR1_208 0x3508
+#define B_BE_FN2_CIS_PTR_RO_SH 8
+#define B_BE_FN2_CIS_PTR_RO_MSK 0xffffff
+
+#define R_BE_SDIO_FBR1_210 0x3510
+#define B_BE_CCCR_FN2_BLK_SIZE_SH 0
+#define B_BE_CCCR_FN2_BLK_SIZE_MSK 0xffff
+
+#define R_BE_SDIO_FN0_CIS_000 0x3600
+#define B_BE_FN0_CIS_3_SH 24
+#define B_BE_FN0_CIS_3_MSK 0xff
+#define B_BE_FN0_CIS_2_SH 16
+#define B_BE_FN0_CIS_2_MSK 0xff
+#define B_BE_FN0_CIS_1_SH 8
+#define B_BE_FN0_CIS_1_MSK 0xff
+#define B_BE_FN0_CIS_0_SH 0
+#define B_BE_FN0_CIS_0_MSK 0xff
+
+#define R_BE_SDIO_FN0_CIS_004 0x3604
+#define B_BE_FN0_CIS_7_SH 24
+#define B_BE_FN0_CIS_7_MSK 0xff
+#define B_BE_FN0_CIS_6_SH 16
+#define B_BE_FN0_CIS_6_MSK 0xff
+#define B_BE_FN0_CIS_5_SH 8
+#define B_BE_FN0_CIS_5_MSK 0xff
+#define B_BE_FN0_CIS_4_SH 0
+#define B_BE_FN0_CIS_4_MSK 0xff
+
+#define R_BE_SDIO_FN0_CIS_008 0x3608
+#define B_BE_FN0_CIS_11_SH 24
+#define B_BE_FN0_CIS_11_MSK 0xff
+#define B_BE_FN0_CIS_10_SH 16
+#define B_BE_FN0_CIS_10_MSK 0xff
+#define B_BE_FN0_CIS_9_SH 8
+#define B_BE_FN0_CIS_9_MSK 0xff
+#define B_BE_FN0_CIS_8_SH 0
+#define B_BE_FN0_CIS_8_MSK 0xff
+
+#define R_BE_SDIO_FN0_CIS_00C 0x360C
+#define B_BE_FN0_CIS_15_SH 24
+#define B_BE_FN0_CIS_15_MSK 0xff
+#define B_BE_FN0_CIS_14_SH 16
+#define B_BE_FN0_CIS_14_MSK 0xff
+#define B_BE_FN0_CIS_13_SH 8
+#define B_BE_FN0_CIS_13_MSK 0xff
+#define B_BE_FN0_CIS_12_SH 0
+#define B_BE_FN0_CIS_12_MSK 0xff
+
+#define R_BE_SDIO_FN0_CIS_010 0x3610
+#define B_BE_FN0_CIS_END_FLAG_SH 0
+#define B_BE_FN0_CIS_END_FLAG_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_100 0x3700
+#define B_BE_FN1_CIS_3_SH 24
+#define B_BE_FN1_CIS_3_MSK 0xff
+#define B_BE_FN1_CIS_2_SH 16
+#define B_BE_FN1_CIS_2_MSK 0xff
+#define B_BE_FN1_CIS_1_SH 8
+#define B_BE_FN1_CIS_1_MSK 0xff
+#define B_BE_FN1_CIS_0_SH 0
+#define B_BE_FN1_CIS_0_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_104 0x3704
+#define B_BE_FN1_CIS_7_SH 24
+#define B_BE_FN1_CIS_7_MSK 0xff
+#define B_BE_FN1_CIS_6_SH 16
+#define B_BE_FN1_CIS_6_MSK 0xff
+#define B_BE_FN1_CIS_5_SH 8
+#define B_BE_FN1_CIS_5_MSK 0xff
+#define B_BE_FN1_CIS_4_SH 0
+#define B_BE_FN1_CIS_4_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_108 0x3708
+#define B_BE_FN1_CIS_11_SH 24
+#define B_BE_FN1_CIS_11_MSK 0xff
+#define B_BE_FN1_CIS_10_SH 16
+#define B_BE_FN1_CIS_10_MSK 0xff
+#define B_BE_FN1_CIS_9_SH 8
+#define B_BE_FN1_CIS_9_MSK 0xff
+#define B_BE_FN1_CIS_8_SH 0
+#define B_BE_FN1_CIS_8_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_10C 0x370C
+#define B_BE_FN1_CIS_15_SH 24
+#define B_BE_FN1_CIS_15_MSK 0xff
+#define B_BE_FN1_CIS_14_SH 16
+#define B_BE_FN1_CIS_14_MSK 0xff
+#define B_BE_FN1_CIS_13_SH 8
+#define B_BE_FN1_CIS_13_MSK 0xff
+#define B_BE_FN1_CIS_12_SH 0
+#define B_BE_FN1_CIS_12_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_110 0x3710
+#define B_BE_FN1_CIS_19_SH 24
+#define B_BE_FN1_CIS_19_MSK 0xff
+#define B_BE_FN1_CIS_18_SH 16
+#define B_BE_FN1_CIS_18_MSK 0xff
+#define B_BE_FN1_CIS_17_SH 8
+#define B_BE_FN1_CIS_17_MSK 0xff
+#define B_BE_FN1_CIS_16_SH 0
+#define B_BE_FN1_CIS_16_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_114 0x3714
+#define B_BE_FN1_CIS_23_SH 24
+#define B_BE_FN1_CIS_23_MSK 0xff
+#define B_BE_FN1_CIS_22_SH 16
+#define B_BE_FN1_CIS_22_MSK 0xff
+#define B_BE_FN1_CIS_21_SH 8
+#define B_BE_FN1_CIS_21_MSK 0xff
+#define B_BE_FN1_CIS_20_SH 0
+#define B_BE_FN1_CIS_20_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_118 0x3718
+#define B_BE_FN1_CIS_27_SH 24
+#define B_BE_FN1_CIS_27_MSK 0xff
+#define B_BE_FN1_CIS_26_SH 16
+#define B_BE_FN1_CIS_26_MSK 0xff
+#define B_BE_FN1_CIS_25_SH 8
+#define B_BE_FN1_CIS_25_MSK 0xff
+#define B_BE_FN1_CIS_24_SH 0
+#define B_BE_FN1_CIS_24_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_11C 0x371C
+#define B_BE_FN1_CIS_31_SH 24
+#define B_BE_FN1_CIS_31_MSK 0xff
+#define B_BE_FN1_CIS_30_SH 16
+#define B_BE_FN1_CIS_30_MSK 0xff
+#define B_BE_FN1_CIS_29_SH 8
+#define B_BE_FN1_CIS_29_MSK 0xff
+#define B_BE_FN1_CIS_28_SH 0
+#define B_BE_FN1_CIS_28_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_120 0x3720
+#define B_BE_FN1_CIS_35_SH 24
+#define B_BE_FN1_CIS_35_MSK 0xff
+#define B_BE_FN1_CIS_34_SH 16
+#define B_BE_FN1_CIS_34_MSK 0xff
+#define B_BE_FN1_CIS_33_SH 8
+#define B_BE_FN1_CIS_33_MSK 0xff
+#define B_BE_FN1_CIS_32_SH 0
+#define B_BE_FN1_CIS_32_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_124 0x3724
+#define B_BE_FN1_CIS_39_SH 24
+#define B_BE_FN1_CIS_39_MSK 0xff
+#define B_BE_FN1_CIS_38_SH 16
+#define B_BE_FN1_CIS_38_MSK 0xff
+#define B_BE_FN1_CIS_37_SH 8
+#define B_BE_FN1_CIS_37_MSK 0xff
+#define B_BE_FN1_CIS_36_SH 0
+#define B_BE_FN1_CIS_36_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_128 0x3728
+#define B_BE_FN1_CIS_43_SH 24
+#define B_BE_FN1_CIS_43_MSK 0xff
+#define B_BE_FN1_CIS_42_SH 16
+#define B_BE_FN1_CIS_42_MSK 0xff
+#define B_BE_FN1_CIS_41_SH 8
+#define B_BE_FN1_CIS_41_MSK 0xff
+#define B_BE_FN1_CIS_40_SH 0
+#define B_BE_FN1_CIS_40_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_12C 0x372C
+#define B_BE_FN1_CIS_47_SH 24
+#define B_BE_FN1_CIS_47_MSK 0xff
+#define B_BE_FN1_CIS_46_SH 16
+#define B_BE_FN1_CIS_46_MSK 0xff
+#define B_BE_FN1_CIS_45_SH 8
+#define B_BE_FN1_CIS_45_MSK 0xff
+#define B_BE_FN1_CIS_44_SH 0
+#define B_BE_FN1_CIS_44_MSK 0xff
+
+#define R_BE_SDIO_FN1_CIS_130 0x3730
+#define B_BE_FN1_CIS_END_FLAG_SH 0
+#define B_BE_FN1_CIS_END_FLAG_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_200 0x3800
+#define B_BE_FN2_CIS_3_SH 24
+#define B_BE_FN2_CIS_3_MSK 0xff
+#define B_BE_FN2_CIS_2_SH 16
+#define B_BE_FN2_CIS_2_MSK 0xff
+#define B_BE_FN2_CIS_1_SH 8
+#define B_BE_FN2_CIS_1_MSK 0xff
+#define B_BE_FN2_CIS_0_SH 0
+#define B_BE_FN2_CIS_0_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_204 0x3804
+#define B_BE_FN2_CIS_7_SH 24
+#define B_BE_FN2_CIS_7_MSK 0xff
+#define B_BE_FN2_CIS_6_SH 16
+#define B_BE_FN2_CIS_6_MSK 0xff
+#define B_BE_FN2_CIS_5_SH 8
+#define B_BE_FN2_CIS_5_MSK 0xff
+#define B_BE_FN2_CIS_4_SH 0
+#define B_BE_FN2_CIS_4_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_208 0x3808
+#define B_BE_FN2_CIS_11_SH 24
+#define B_BE_FN2_CIS_11_MSK 0xff
+#define B_BE_FN2_CIS_10_SH 16
+#define B_BE_FN2_CIS_10_MSK 0xff
+#define B_BE_FN2_CIS_9_SH 8
+#define B_BE_FN2_CIS_9_MSK 0xff
+#define B_BE_FN2_CIS_8_SH 0
+#define B_BE_FN2_CIS_8_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_20C 0x380C
+#define B_BE_FN2_CIS_15_SH 24
+#define B_BE_FN2_CIS_15_MSK 0xff
+#define B_BE_FN2_CIS_14_SH 16
+#define B_BE_FN2_CIS_14_MSK 0xff
+#define B_BE_FN2_CIS_13_SH 8
+#define B_BE_FN2_CIS_13_MSK 0xff
+#define B_BE_FN2_CIS_12_SH 0
+#define B_BE_FN2_CIS_12_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_210 0x3810
+#define B_BE_FN2_CIS_19_SH 24
+#define B_BE_FN2_CIS_19_MSK 0xff
+#define B_BE_FN2_CIS_18_SH 16
+#define B_BE_FN2_CIS_18_MSK 0xff
+#define B_BE_FN2_CIS_17_SH 8
+#define B_BE_FN2_CIS_17_MSK 0xff
+#define B_BE_FN2_CIS_16_SH 0
+#define B_BE_FN2_CIS_16_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_214 0x3814
+#define B_BE_FN2_CIS_23_SH 24
+#define B_BE_FN2_CIS_23_MSK 0xff
+#define B_BE_FN2_CIS_22_SH 16
+#define B_BE_FN2_CIS_22_MSK 0xff
+#define B_BE_FN2_CIS_21_SH 8
+#define B_BE_FN2_CIS_21_MSK 0xff
+#define B_BE_FN2_CIS_20_SH 0
+#define B_BE_FN2_CIS_20_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_218 0x3818
+#define B_BE_FN2_CIS_27_SH 24
+#define B_BE_FN2_CIS_27_MSK 0xff
+#define B_BE_FN2_CIS_26_SH 16
+#define B_BE_FN2_CIS_26_MSK 0xff
+#define B_BE_FN2_CIS_25_SH 8
+#define B_BE_FN2_CIS_25_MSK 0xff
+#define B_BE_FN2_CIS_24_SH 0
+#define B_BE_FN2_CIS_24_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_21C 0x381C
+#define B_BE_FN2_CIS_31_SH 24
+#define B_BE_FN2_CIS_31_MSK 0xff
+#define B_BE_FN2_CIS_30_SH 16
+#define B_BE_FN2_CIS_30_MSK 0xff
+#define B_BE_FN2_CIS_29_SH 8
+#define B_BE_FN2_CIS_29_MSK 0xff
+#define B_BE_FN2_CIS_28_SH 0
+#define B_BE_FN2_CIS_28_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_220 0x3820
+#define B_BE_FN2_CIS_35_SH 24
+#define B_BE_FN2_CIS_35_MSK 0xff
+#define B_BE_FN2_CIS_34_SH 16
+#define B_BE_FN2_CIS_34_MSK 0xff
+#define B_BE_FN2_CIS_33_SH 8
+#define B_BE_FN2_CIS_33_MSK 0xff
+#define B_BE_FN2_CIS_32_SH 0
+#define B_BE_FN2_CIS_32_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_224 0x3824
+#define B_BE_FN2_CIS_39_SH 24
+#define B_BE_FN2_CIS_39_MSK 0xff
+#define B_BE_FN2_CIS_38_SH 16
+#define B_BE_FN2_CIS_38_MSK 0xff
+#define B_BE_FN2_CIS_37_SH 8
+#define B_BE_FN2_CIS_37_MSK 0xff
+#define B_BE_FN2_CIS_36_SH 0
+#define B_BE_FN2_CIS_36_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_228 0x3828
+#define B_BE_FN2_CIS_43_SH 24
+#define B_BE_FN2_CIS_43_MSK 0xff
+#define B_BE_FN2_CIS_42_SH 16
+#define B_BE_FN2_CIS_42_MSK 0xff
+#define B_BE_FN2_CIS_41_SH 8
+#define B_BE_FN2_CIS_41_MSK 0xff
+#define B_BE_FN2_CIS_40_SH 0
+#define B_BE_FN2_CIS_40_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_22C 0x382C
+#define B_BE_FN2_CIS_47_SH 24
+#define B_BE_FN2_CIS_47_MSK 0xff
+#define B_BE_FN2_CIS_46_SH 16
+#define B_BE_FN2_CIS_46_MSK 0xff
+#define B_BE_FN2_CIS_45_SH 8
+#define B_BE_FN2_CIS_45_MSK 0xff
+#define B_BE_FN2_CIS_44_SH 0
+#define B_BE_FN2_CIS_44_MSK 0xff
+
+#define R_BE_SDIO_FN2_CIS_230 0x3830
+#define B_BE_FN2_CIS_END_FLAG_SH 0
+#define B_BE_FN2_CIS_END_FLAG_MSK 0xff
+
+//
+// WL_BE_Reg_USB.xls
+//
+
+//
+// USB_REG
+//
+
+#define R_BE_USB2_MAC_0_V1 0x0000
+#define B_BE_TOUT_DELAY_FS_V1_SH 24
+#define B_BE_TOUT_DELAY_FS_V1_MSK 0xff
+#define B_BE_TOUT_DELAY_HS_V1_SH 16
+#define B_BE_TOUT_DELAY_HS_V1_MSK 0xff
+#define B_BE_TOUT_DIS_V1 BIT(15)
+#define B_BE_CRC_CHK_OPT_V1 BIT(14)
+#define B_BE_FORCE_PCERST_V1 BIT(13)
+#define B_BE_FORCE_TOGL_V1 BIT(12)
+#define B_BE_FORCE_TOGLSEL_V1 BIT(11)
+#define B_BE_FORCE_PIDSW_V1 BIT(10)
+#define B_BE_FORCE_PCE_IN_V1 BIT(9)
+#define B_BE_FORCE_PCE_OUT_V1 BIT(8)
+#define B_BE_PID_FORCE_V1_SH 0
+#define B_BE_PID_FORCE_V1_MSK 0xff
+
+#define R_BE_USB2_MAC_1_V1 0x0004
+#define B_BE_FORCE_PCE_CMD_V1 BIT(31)
+
+#define R_BE_USB2_LINK_PORT_V1 0x0008
+#define B_BE_R_HOST_PWR_CTRL_V1 BIT(23)
+#define B_BE_R_USB2_CLR_TXVLD_V1 BIT(22)
+#define B_BE_R_USB2_SE0_V1 BIT(21)
+#define B_BE_HOST_RESUME_EDGE_EN_V1 BIT(20)
+#define B_BE_RESUME_SEL_V1_SH 16
+#define B_BE_RESUME_SEL_V1_MSK 0xf
+#define B_BE_DELAY_CHIRP_K_V1_SH 14
+#define B_BE_DELAY_CHIRP_K_V1_MSK 0x3
+#define B_BE_FORCE_TXVLD1_V1 BIT(13)
+#define B_BE_FORCE_TXVLD0_V1 BIT(12)
+#define B_BE_DORCE_DAT1_V1 BIT(11)
+#define B_BE_FORCE_DAT0_V1 BIT(10)
+#define B_BE_LS_TEST_V1 BIT(9)
+#define B_BE_LS_CHANGE_V1 BIT(8)
+#define B_BE_FORCE_HS_SW_V1 BIT(7)
+#define B_BE_FORCE_FS_SW_V1 BIT(6)
+#define B_BE_FORCE_HSXCVR_V1 BIT(5)
+#define B_BE_FORCE_FSXCVR_V1 BIT(4)
+#define B_BE_FORCE_HSTERM_V1 BIT(3)
+#define B_BE_FORCE_FSTERM_V1 BIT(2)
+#define B_BE_FORCE_NORM_SW_V1 BIT(1)
+#define B_BE_FORCE_DBSN_V1 BIT(0)
+
+#define R_BE_USB2_LPM_0_V1 0x0010
+#define B_BE_USBPHY_PLL_ALIVE_V1 BIT(17)
+#define B_BE_USB_LPM_MAX_EN_V1 BIT(16)
+#define B_BE_USB_LPM_MIN_EN_V1 BIT(15)
+#define B_BE_BESL_EN_V1 BIT(14)
+#define B_BE_USB_LPM_NYET_EN_V1 BIT(13)
+#define B_BE_USB_LPM_MAX_ACK_V1 BIT(12)
+#define B_BE_USB_LPM_EN_V1 BIT(11)
+#define B_BE_USB2_SUSB_V1 BIT(10)
+#define B_BE_LPM_PLL_ALIVE_V1 BIT(9)
+#define B_BE_USB_LPS_OUT_V1 BIT(8)
+#define B_BE_USB_LPM_WAKEUP_EN_V1 BIT(6)
+#define B_BE_NEVER_SUSPEND_V1 BIT(5)
+#define B_BE_SUSPND_EN_V1 BIT(4)
+#define B_BE_WAKEUP_EN_V1 BIT(3)
+#define B_BE_USB_SUS_WAKEUP_EN_V1 BIT(2)
+#define B_BE_RESUME_SND_V1 BIT(1)
+#define B_BE_CONNECT_EN_V1 BIT(0)
+
+#define R_BE_USB2_LPM_1_V1 0x0014
+#define B_BE_USB_LPM_MAX_V1_SH 20
+#define B_BE_USB_LPM_MAX_V1_MSK 0xf
+#define B_BE_USB_LPM_MIN_V1_SH 16
+#define B_BE_USB_LPM_MIN_V1_MSK 0xf
+#define B_BE_R_WAKE_HOST_WT_H_V1_SH 8
+#define B_BE_R_WAKE_HOST_WT_H_V1_MSK 0xff
+#define B_BE_R_WAKE_HOST_WT_L_V1_SH 0
+#define B_BE_R_WAKE_HOST_WT_L_V1_MSK 0xff
+
+#define R_BE_USB2_MACRO_TEST_MODE_V1 0x0018
+#define B_BE_TXRDY_SLB_SEL_V1 BIT(14)
+#define B_BE_SLB_EN_V1 BIT(13)
+#define B_BE_SLB_RST_V1 BIT(12)
+#define B_BE_SLB_FAIL_V1 BIT(11)
+#define B_BE_SLB_DONE_V1 BIT(10)
+#define B_BE_SLB_PS1_SW_V1_SH 8
+#define B_BE_SLB_PS1_SW_V1_MSK 0x3
+#define B_BE_PHY_LOOP_TEST_V1 BIT(3)
+#define B_BE_USBTMOD_V1_SH 0
+#define B_BE_USBTMOD_V1_MSK 0x7
+
+#define R_BE_USB2_PHY_REG_0_V1 0x0020
+#define B_BE_USB2PHY_REG_EN_V1 BIT(17)
+#define B_BE_VLPADM_V1 BIT(16)
+#define B_BE_VSTATUS_IN_V1_SH 8
+#define B_BE_VSTATUS_IN_V1_MSK 0xff
+#define B_BE_VCONTROL_V1_SH 0
+#define B_BE_VCONTROL_V1_MSK 0xff
+
+#define R_BE_USB2_PHY_REG_1_V1 0x0024
+#define B_BE_USB2PHY_DELAY_V1_SH 8
+#define B_BE_USB2PHY_DELAY_V1_MSK 0xff
+#define B_BE_VSTATUS_OUT_V1_SH 0
+#define B_BE_VSTATUS_OUT_V1_MSK 0xff
+
+#define R_BE_USB2_PHY_REG_2_V1 0x0028
+#define B_BE_USB2_PHY_P0_E3_V1_SH 24
+#define B_BE_USB2_PHY_P0_E3_V1_MSK 0xff
+#define B_BE_USB2_PHY_P0_E2_V1_SH 16
+#define B_BE_USB2_PHY_P0_E2_V1_MSK 0xff
+#define B_BE_USB2_PHY_P0_E1_V1_SH 8
+#define B_BE_USB2_PHY_P0_E1_V1_MSK 0xff
+#define B_BE_USB2_PHY_P0_E0_V1_SH 0
+#define B_BE_USB2_PHY_P0_E0_V1_MSK 0xff
+
+#define R_BE_USB2_PHY_REG_3_V1 0x002C
+#define B_BE_USB2_PHY_P0_E7_V1_SH 24
+#define B_BE_USB2_PHY_P0_E7_V1_MSK 0xff
+#define B_BE_USB2_PHY_P0_E6_V1_SH 16
+#define B_BE_USB2_PHY_P0_E6_V1_MSK 0xff
+#define B_BE_USB2_PHY_P0_E5_V1_SH 8
+#define B_BE_USB2_PHY_P0_E5_V1_MSK 0xff
+#define B_BE_USB2_PHY_P0_E4_V1_SH 0
+#define B_BE_USB2_PHY_P0_E4_V1_MSK 0xff
+
+#define R_BE_USB2_PHY_REG_4_V1 0x0030
+#define B_BE_USB2_PHY_P1_E3_V1_SH 24
+#define B_BE_USB2_PHY_P1_E3_V1_MSK 0xff
+#define B_BE_USB2_PHY_P1_E2_V1_SH 16
+#define B_BE_USB2_PHY_P1_E2_V1_MSK 0xff
+#define B_BE_USB2_PHY_P1_E1_V1_SH 8
+#define B_BE_USB2_PHY_P1_E1_V1_MSK 0xff
+#define B_BE_USB2_PHY_P1_E0_V1_SH 0
+#define B_BE_USB2_PHY_P1_E0_V1_MSK 0xff
+
+#define R_BE_USB2_PHY_REG_5_V1 0x0034
+#define B_BE_USB2_PHY_P1_E7_V1_SH 24
+#define B_BE_USB2_PHY_P1_E7_V1_MSK 0xff
+#define B_BE_USB2_PHY_P1_E6_V1_SH 16
+#define B_BE_USB2_PHY_P1_E6_V1_MSK 0xff
+#define B_BE_USB2_PHY_P1_E5_V1_SH 8
+#define B_BE_USB2_PHY_P1_E5_V1_MSK 0xff
+#define B_BE_USB2_PHY_P1_E4_V1_SH 0
+#define B_BE_USB2_PHY_P1_E4_V1_MSK 0xff
+
+#define R_BE_USB2_PHY_REG_6_V1 0x0038
+#define B_BE_USB2_PHY_F3_V1_SH 24
+#define B_BE_USB2_PHY_F3_V1_MSK 0xff
+#define B_BE_USB2_PHY_F2_V1_SH 16
+#define B_BE_USB2_PHY_F2_V1_MSK 0xff
+#define B_BE_USB2_PHY_F1_V1_SH 8
+#define B_BE_USB2_PHY_F1_V1_MSK 0xff
+#define B_BE_USB2_PHY_F0_V1_SH 0
+#define B_BE_USB2_PHY_F0_V1_MSK 0xff
+
+#define R_BE_USB2_PHY_REG_7_V1 0x003C
+#define B_BE_USB2_PHY_F7_V1_SH 24
+#define B_BE_USB2_PHY_F7_V1_MSK 0xff
+#define B_BE_USB2_PHY_F6_V1_SH 16
+#define B_BE_USB2_PHY_F6_V1_MSK 0xff
+#define B_BE_USB2_PHY_F5_V1_SH 8
+#define B_BE_USB2_PHY_F5_V1_MSK 0xff
+#define B_BE_USB2_PHY_F4_V1_SH 0
+#define B_BE_USB2_PHY_F4_V1_MSK 0xff
+
+#define R_BE_USB2_PHY_REG_8_V1 0x0040
+#define B_BE_USB2PHY_UPDATE_2_V1_SH 16
+#define B_BE_USB2PHY_UPDATE_2_V1_MSK 0xff
+#define B_BE_USB2PHY_UPDATE_1_V1_SH 8
+#define B_BE_USB2PHY_UPDATE_1_V1_MSK 0xff
+#define B_BE_USB2PHY_UPDATE_0_V1_SH 0
+#define B_BE_USB2PHY_UPDATE_0_V1_MSK 0xff
+#define B_BE_VENDOR_IDX_UPPER_BOND_SH 0
+#define B_BE_VENDOR_IDX_UPPER_BOND_MSK 0xff
+
+#define R_BE_USB_ENDPOINT_0_V1 0x0060
+#define B_BE_EP_MAXPKT_V1_SH 16
+#define B_BE_EP_MAXPKT_V1_MSK 0x3ff
+#define B_BE_EP_EN_V1 BIT(15)
+#define B_BE_EP_TYPE_V1_SH 13
+#define B_BE_EP_TYPE_V1_MSK 0x3
+#define B_BE_EP_ISTALL_V1 BIT(12)
+#define B_BE_EP_OSTALL_V1 BIT(11)
+#define B_BE_EP_STREAMEN_V1 BIT(10)
+#define B_BE_EP_OUT_V1 BIT(9)
+#define B_BE_EP_IN_V1 BIT(8)
+#define B_BE_BT_INTR_SEL_V1 BIT(5)
+#define B_BE_R_SIE_INIT_DONE_V1 BIT(4)
+#define B_BE_EP_IDX_V1_SH 0
+#define B_BE_EP_IDX_V1_MSK 0xf
+
+#define R_BE_USB_ENDPOINT_1_V1 0x0064
+#define B_BE_EP_MAX_STREAM_V1_SH 16
+#define B_BE_EP_MAX_STREAM_V1_MSK 0xff
+#define B_BE_EP_MAX_BURST_V1_SH 8
+#define B_BE_EP_MAX_BURST_V1_MSK 0xff
+#define B_BE_EP_INT_INTERVAL_V1_SH 0
+#define B_BE_EP_INT_INTERVAL_V1_MSK 0xff
+
+#define R_BE_USB_ENDPOINT_2_V1 0x0068
+#define B_BE_EP_BPI_V1_SH 16
+#define B_BE_EP_BPI_V1_MSK 0xffff
+#define B_BE_USB3_EP_IN_ST_V1_SH 8
+#define B_BE_USB3_EP_IN_ST_V1_MSK 0xff
+#define B_BE_USB3_EP_OUT_ST_V1_SH 0
+#define B_BE_USB3_EP_OUT_ST_V1_MSK 0xff
+
+#define R_BE_USB_ENDPOINT_3_V1 0x006C
+#define B_BE_EP12_PAUSE_STATE_V1 BIT(31)
+#define B_BE_EP11_PAUSE_STATE_V1 BIT(30)
+#define B_BE_EP10_PAUSE_STATE_V1 BIT(29)
+#define B_BE_EP9_PAUSE_STATE_V1 BIT(28)
+#define B_BE_EP8_PAUSE_STATE_V1 BIT(27)
+#define B_BE_EP7_PAUSE_STATE_V1 BIT(26)
+#define B_BE_EP6_PAUSE_STATE_V1 BIT(25)
+#define B_BE_EP5_PAUSE_STATE_V1 BIT(24)
+#define B_BE_EP4_PAUSE_STATE_V1 BIT(23)
+#define B_BE_EP12_TX_PAUSE_V1 BIT(22)
+#define B_BE_EP11_TX_PAUSE_V1 BIT(21)
+#define B_BE_EP10_TX_PAUSE_V1 BIT(20)
+#define B_BE_EP9_TX_PAUSE_V1 BIT(19)
+#define B_BE_EP8_RX_PAUSE_V1 BIT(18)
+#define B_BE_EP7_TX_PAUSE_V1 BIT(17)
+#define B_BE_EP6_TX_PAUSE_V1 BIT(16)
+#define B_BE_EP5_TX_PAUSE_V1 BIT(15)
+#define B_BE_EP4_RX_PAUSE_V1 BIT(14)
+#define B_BE_INTERRUPT_BULK_IN_V1 BIT(12)
+#define B_BE_AC_BULKOUT_V1_SH 10
+#define B_BE_AC_BULKOUT_V1_MSK 0x3
+#define B_BE_BULKOUT1_V1 BIT(9)
+#define B_BE_BULKOUT0_V1 BIT(8)
+#define B_BE_INTERRUPT_INTERVAL_V1_SH 0
+#define B_BE_INTERRUPT_INTERVAL_V1_MSK 0xf
+
+#define R_BE_USB_HOST_REQUEST_0_V1 0x0070
+#define B_BE_ERR_STR2_LEN_V1_SH 24
+#define B_BE_ERR_STR2_LEN_V1_MSK 0xff
+#define B_BE_ERR_STR1_LEN_V1_SH 8
+#define B_BE_ERR_STR1_LEN_V1_MSK 0xffff
+#define B_BE_DEVADDR_V1_SH 0
+#define B_BE_DEVADDR_V1_MSK 0x7f
+
+#define R_BE_USB_HOST_REQUEST_1_V1 0x0074
+#define B_BE_USB_PID_V1_SH 16
+#define B_BE_USB_PID_V1_MSK 0xffff
+#define B_BE_USB_VID_V1_SH 0
+#define B_BE_USB_VID_V1_MSK 0xffff
+
+#define R_BE_USB_HOST_REQUEST_2_V1 0x0078
+#define B_BE_MAC_ADDR_1_V1_SH 24
+#define B_BE_MAC_ADDR_1_V1_MSK 0xff
+#define B_BE_MAC_ADDR_0_V1_SH 16
+#define B_BE_MAC_ADDR_0_V1_MSK 0xff
+#define B_BE_FORCE_LPM_BCD201_V1 BIT(15)
+#define B_BE_SELF_POWER_EN_V1 BIT(14)
+#define B_BE_R_FORCE_U3MAC_HS_MODE_V1 BIT(13)
+#define B_BE_LOAD_LTM_CAP_V1 BIT(12)
+#define B_BE_USB3_DEV_CAP_DESC_EN_V1 BIT(11)
+#define B_BE_AUTOLOAD_STRING_EN_V1 BIT(10)
+#define B_BE_REMOTE_WAKEUP_V1 BIT(9)
+#define B_BE_SQNUM_ROM_V1 BIT(8)
+#define B_BE_ERR_STR2_LEN_FLAG_V1 BIT(7)
+#define B_BE_ERR_STR1_LEN_FLAG_V1 BIT(6)
+#define B_BE_ERR_STR0_LEN_FLAG_V1 BIT(5)
+#define B_BE_R_USBIO_MODE_V1 BIT(4)
+#define B_BE_EXREG_TO_EN_V1 BIT(3)
+#define B_BE_EXREG_TO_SEL_V1_SH 0
+#define B_BE_EXREG_TO_SEL_V1_MSK 0x7
+
+#define R_BE_USB_HOST_REQUEST_3_V1 0x007C
+#define B_BE_MAC_ADDR_5_V1_SH 24
+#define B_BE_MAC_ADDR_5_V1_MSK 0xff
+#define B_BE_MAC_ADDR_4_V1_SH 16
+#define B_BE_MAC_ADDR_4_V1_MSK 0xff
+#define B_BE_MAC_ADDR_3_V1_SH 8
+#define B_BE_MAC_ADDR_3_V1_MSK 0xff
+#define B_BE_MAC_ADDR_2_V1_SH 0
+#define B_BE_MAC_ADDR_2_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_4_V1 0x0080
+#define B_BE__MANUFACTURE_STRING_3_V1_SH 24
+#define B_BE__MANUFACTURE_STRING_3_V1_MSK 0xff
+#define B_BE__MANUFACTURE_STRING_2_V1_SH 16
+#define B_BE__MANUFACTURE_STRING_2_V1_MSK 0xff
+#define B_BE__MANUFACTURE_STRING_1_V1_SH 8
+#define B_BE__MANUFACTURE_STRING_1_V1_MSK 0xff
+#define B_BE__MANUFACTURE_STRING_0_V1_SH 0
+#define B_BE__MANUFACTURE_STRING_0_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_5_V1 0x0084
+#define B_BE_MANUFACTURE_STRING_7_V1_SH 24
+#define B_BE_MANUFACTURE_STRING_7_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_6_V1_SH 16
+#define B_BE_MANUFACTURE_STRING_6_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_5_V1_SH 8
+#define B_BE_MANUFACTURE_STRING_5_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_4_V1_SH 0
+#define B_BE_MANUFACTURE_STRING_4_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_6_V1 0x0088
+#define B_BE_MANUFACTURE_STRING_B_V1_SH 24
+#define B_BE_MANUFACTURE_STRING_B_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_A_V1_SH 16
+#define B_BE_MANUFACTURE_STRING_A_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_9_V1_SH 8
+#define B_BE_MANUFACTURE_STRING_9_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_8_V1_SH 0
+#define B_BE_MANUFACTURE_STRING_8_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_7_V1 0x008C
+#define B_BE_MANUFACTURE_STRING_F_V1_SH 24
+#define B_BE_MANUFACTURE_STRING_F_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_E_V1_SH 16
+#define B_BE_MANUFACTURE_STRING_E_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_D_V1_SH 8
+#define B_BE_MANUFACTURE_STRING_D_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_C_V1_SH 0
+#define B_BE_MANUFACTURE_STRING_C_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_8_V1 0x0090
+#define B_BE_MANUFACTURE_STRING_13_V1_SH 24
+#define B_BE_MANUFACTURE_STRING_13_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_12_V1_SH 16
+#define B_BE_MANUFACTURE_STRING_12_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_11_V1_SH 8
+#define B_BE_MANUFACTURE_STRING_11_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_10_V1_SH 0
+#define B_BE_MANUFACTURE_STRING_10_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_9_V1 0x0094
+#define B_BE_MANUFACTURE_STRING_17_V1_SH 24
+#define B_BE_MANUFACTURE_STRING_17_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_16_V1_SH 16
+#define B_BE_MANUFACTURE_STRING_16_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_15_V1_SH 8
+#define B_BE_MANUFACTURE_STRING_15_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_14_V1_SH 0
+#define B_BE_MANUFACTURE_STRING_14_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_A_V1 0x0098
+#define B_BE_MANUFACTURE_STRING_1B_V1_SH 24
+#define B_BE_MANUFACTURE_STRING_1B_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_1A_V1_SH 16
+#define B_BE_MANUFACTURE_STRING_1A_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_19_V1_SH 8
+#define B_BE_MANUFACTURE_STRING_19_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_18_V1_SH 0
+#define B_BE_MANUFACTURE_STRING_18_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_B_V1 0x009C
+#define B_BE_MANUFACTURE_STRING_1F_V1_SH 24
+#define B_BE_MANUFACTURE_STRING_1F_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_1E_V1_SH 16
+#define B_BE_MANUFACTURE_STRING_1E_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_1D_V1_SH 8
+#define B_BE_MANUFACTURE_STRING_1D_V1_MSK 0xff
+#define B_BE_MANUFACTURE_STRING_1C_V1_SH 0
+#define B_BE_MANUFACTURE_STRING_1C_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_C_V1 0x00A0
+#define B_BE_PRODUCT_STRING_3_V1_SH 24
+#define B_BE_PRODUCT_STRING_3_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_2_V1_SH 16
+#define B_BE_PRODUCT_STRING_2_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_1_V1_SH 8
+#define B_BE_PRODUCT_STRING_1_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_0_V1_SH 0
+#define B_BE_PRODUCT_STRING_0_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_D_V1 0x00A4
+#define B_BE_PRODUCT_STRING_7_V1_SH 24
+#define B_BE_PRODUCT_STRING_7_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_6_V1_SH 16
+#define B_BE_PRODUCT_STRING_6_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_5_V1_SH 8
+#define B_BE_PRODUCT_STRING_5_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_4_V1_SH 0
+#define B_BE_PRODUCT_STRING_4_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_E_V1 0x00A8
+#define B_BE_PRODUCT_STRING_B_V1_SH 24
+#define B_BE_PRODUCT_STRING_B_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_A_V1_SH 16
+#define B_BE_PRODUCT_STRING_A_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_9_V1_SH 8
+#define B_BE_PRODUCT_STRING_9_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_8_V1_SH 0
+#define B_BE_PRODUCT_STRING_8_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_F_V1 0x00AC
+#define B_BE_PRODUCT_STRING_F_V1_SH 24
+#define B_BE_PRODUCT_STRING_F_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_E_V1_SH 16
+#define B_BE_PRODUCT_STRING_E_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_D_V1_SH 8
+#define B_BE_PRODUCT_STRING_D_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_C_V1_SH 0
+#define B_BE_PRODUCT_STRING_C_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_10_V1 0x00B0
+#define B_BE_PRODUCT_STRING_13_V1_SH 24
+#define B_BE_PRODUCT_STRING_13_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_12_V1_SH 16
+#define B_BE_PRODUCT_STRING_12_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_11_V1_SH 8
+#define B_BE_PRODUCT_STRING_11_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_10_V1_SH 0
+#define B_BE_PRODUCT_STRING_10_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_11_V1 0x00B4
+#define B_BE_PRODUCT_STRING_17_V1_SH 24
+#define B_BE_PRODUCT_STRING_17_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_16_V1_SH 16
+#define B_BE_PRODUCT_STRING_16_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_15_V1_SH 8
+#define B_BE_PRODUCT_STRING_15_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_14_V1_SH 0
+#define B_BE_PRODUCT_STRING_14_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_12_V1 0x00B8
+#define B_BE_PRODUCT_STRING_1B_V1_SH 24
+#define B_BE_PRODUCT_STRING_1B_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_1A_V1_SH 16
+#define B_BE_PRODUCT_STRING_1A_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_19_V1_SH 8
+#define B_BE_PRODUCT_STRING_19_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_18_V1_SH 0
+#define B_BE_PRODUCT_STRING_18_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_13_V1 0x00BC
+#define B_BE_PRODUCT_STRING_1F_V1_SH 24
+#define B_BE_PRODUCT_STRING_1F_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_1E_V1_SH 16
+#define B_BE_PRODUCT_STRING_1E_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_1D_V1_SH 8
+#define B_BE_PRODUCT_STRING_1D_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_1C_V1_SH 0
+#define B_BE_PRODUCT_STRING_1C_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_14_V1 0x00C0
+#define B_BE_PRODUCT_STRING_23_V1_SH 24
+#define B_BE_PRODUCT_STRING_23_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_22_V1_SH 16
+#define B_BE_PRODUCT_STRING_22_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_21_V1_SH 8
+#define B_BE_PRODUCT_STRING_21_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_20_V1_SH 0
+#define B_BE_PRODUCT_STRING_20_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_15_V1 0x00C4
+#define B_BE_PRODUCT_STRING_27_V1_SH 24
+#define B_BE_PRODUCT_STRING_27_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_26_V1_SH 16
+#define B_BE_PRODUCT_STRING_26_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_25_V1_SH 8
+#define B_BE_PRODUCT_STRING_25_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_24_V1_SH 0
+#define B_BE_PRODUCT_STRING_24_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_16_V1 0x00C8
+#define B_BE_PRODUCT_STRING_2B_V1_SH 24
+#define B_BE_PRODUCT_STRING_2B_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_2A_V1_SH 16
+#define B_BE_PRODUCT_STRING_2A_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_29_V1_SH 8
+#define B_BE_PRODUCT_STRING_29_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_28_V1_SH 0
+#define B_BE_PRODUCT_STRING_28_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_17_V1 0x00CC
+#define B_BE_PRODUCT_STRING_2F_V1_SH 24
+#define B_BE_PRODUCT_STRING_2F_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_2E_V1_SH 16
+#define B_BE_PRODUCT_STRING_2E_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_2D_V1_SH 8
+#define B_BE_PRODUCT_STRING_2D_V1_MSK 0xff
+#define B_BE_PRODUCT_STRING_2C_V1_SH 0
+#define B_BE_PRODUCT_STRING_2C_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_18_V1 0x00D0
+#define B_BE_SERIAL_NUMBER_STRING_3_V1_SH 24
+#define B_BE_SERIAL_NUMBER_STRING_3_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_2_V1_SH 16
+#define B_BE_SERIAL_NUMBER_STRING_2_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_1_V1_SH 8
+#define B_BE_SERIAL_NUMBER_STRING_1_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_0_V1_SH 0
+#define B_BE_SERIAL_NUMBER_STRING_0_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_19_V1 0x00D4
+#define B_BE_SERIAL_NUMBER_STRING_7_V1_SH 24
+#define B_BE_SERIAL_NUMBER_STRING_7_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_6_V1_SH 16
+#define B_BE_SERIAL_NUMBER_STRING_6_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_5_V1_SH 8
+#define B_BE_SERIAL_NUMBER_STRING_5_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_4_V1_SH 0
+#define B_BE_SERIAL_NUMBER_STRING_4_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_1A_V1 0x00D8
+#define B_BE_SERIAL_NUMBER_STRING_B_V1_SH 24
+#define B_BE_SERIAL_NUMBER_STRING_B_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_A_V1_SH 16
+#define B_BE_SERIAL_NUMBER_STRING_A_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_9_V1_SH 8
+#define B_BE_SERIAL_NUMBER_STRING_9_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_8_V1_SH 0
+#define B_BE_SERIAL_NUMBER_STRING_8_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_1B_V1 0x00DC
+#define B_BE_SERIAL_NUMBER_STRING_F_V1_SH 24
+#define B_BE_SERIAL_NUMBER_STRING_F_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_E_V1_SH 16
+#define B_BE_SERIAL_NUMBER_STRING_E_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_D_V1_SH 8
+#define B_BE_SERIAL_NUMBER_STRING_D_V1_MSK 0xff
+#define B_BE_SERIAL_NUMBER_STRING_C_V1_SH 0
+#define B_BE_SERIAL_NUMBER_STRING_C_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_1C_V1 0x00E0
+#define B_BE_USB3_U2SEL_V1_SH 16
+#define B_BE_USB3_U2SEL_V1_MSK 0xffff
+#define B_BE_USB3_U1PEL_V1_SH 0
+#define B_BE_USB3_U1PEL_V1_MSK 0xffff
+
+#define R_BE_USB_HOST_REQUEST_1D_V1 0x00E4
+#define B_BE_HW_VENDOR_INDEX_V1_SH 16
+#define B_BE_HW_VENDOR_INDEX_V1_MSK 0xff
+
+#define R_BE_USB_HOST_REQUEST_1E_V1 0x00E8
+#define B_BE_DIS_STALL_FUNC_WAKE_V1 BIT(24)
+#define B_BE_USB3_U2_DEV_EXIT_LAT_V1_SH 8
+#define B_BE_USB3_U2_DEV_EXIT_LAT_V1_MSK 0xffff
+#define B_BE_USB3_U1_DEV_EXIT_LAT_V1_SH 0
+#define B_BE_USB3_U1_DEV_EXIT_LAT_V1_MSK 0xff
+
+#define R_BE_USB3_MAC_LINK_0_V1 0x0100
+#define B_BE_INTS_USB3_HRESET_EN_V1 BIT(31)
+#define B_BE_INTS_USB3_RECOV_EN_V1 BIT(30)
+#define B_BE_INTS_USB3_LPBK_EN_V1 BIT(29)
+#define B_BE_INTS_USB3_RXDET_EN_V1 BIT(28)
+#define B_BE_INTS_USB3_POLL_EN_V1 BIT(27)
+#define B_BE_INTS_USB3_U3_EN_V1 BIT(26)
+#define B_BE_INTS_USB3_U1U2_EN_V1 BIT(25)
+#define B_BE_INTS_USB3_U0_EN_V1 BIT(24)
+#define B_BE_INTS_USB3_RECOV2U0_EN_V1 BIT(23)
+#define B_BE_INTS_USB3_SSINACT_EN_V1 BIT(22)
+#define B_BE_INTS_USB3_SSDIS_EN_V1 BIT(21)
+#define B_BE_INTS_USB3_CMPLY_EN_V1 BIT(20)
+#define B_BE_INTS_USB3_RECOV2U0_V1 BIT(19)
+#define B_BE_INTS_USB3_SSINACT_V1 BIT(18)
+#define B_BE_INTS_USB3_SSDIS_V1 BIT(17)
+#define B_BE_INTS_USB3_CMPLY_V1 BIT(16)
+#define B_BE_INTS_USB3_HRESET_V1 BIT(15)
+#define B_BE_INTS_USB3_RECOV_V1 BIT(14)
+#define B_BE_INTS_USB3_LPBK_V1 BIT(13)
+#define B_BE_INTS_USB3_RXDET_V1 BIT(12)
+#define B_BE_INTS_USB3_POLL_V1 BIT(11)
+#define B_BE_INTS_USB3_U3_V1 BIT(10)
+#define B_BE_INTS_USB3_U1U2_V1 BIT(9)
+#define B_BE_INTS_USB3_U0_V1 BIT(8)
+#define B_BE_EN_ROVIDLE_TIMEOUT_V1 BIT(6)
+#define B_BE_EN_UNFIN_RTY_V1 BIT(5)
+#define B_BE_SSPHY_U1_QUICK_LFPS_V1 BIT(4)
+#define B_BE_USB3_DIS_ISOC_TIME_GT_V1 BIT(3)
+#define B_BE_R_DIS_USB3_U2_EN_V1 BIT(2)
+#define B_BE_R_DIS_USB3_U1_EN_V1 BIT(1)
+#define B_BE_LINK_ST_DETECT_TERM_V1 BIT(0)
+
+#define R_BE_USB3_MAC_LINK_1_V1 0x0104
+#define B_BE_WARM_RESET_TIME_V1_SH 0
+#define B_BE_WARM_RESET_TIME_V1_MSK 0x3
+
+#define R_BE_USB3_MAC_PIU_V1 0x0108
+#define B_BE_SSPHY_CLR_TERM_V1 BIT(1)
+#define B_BE_SSPHY_SET_TERM_V1 BIT(0)
+
+#define R_BE_USB3_MAC_PTL_V1 0x010C
+#define B_BE_BCDVALUE_V1_SH 2
+#define B_BE_BCDVALUE_V1_MSK 0x3
+#define B_BE_WLAN0_BUF_NUMP_EN_V1 BIT(1)
+#define B_BE_IGNORE_RETRY_BIT_V1 BIT(0)
+
+#define R_BE_USB3_MAC_PRTSM_V1 0x0110
+#define B_BE_EN_IMMED_POP_CREDIT_V1 BIT(0)
+
+#define R_BE_USB3_MAC_NPI_CONFIG_INTF_0_V1 0x0114
+#define B_BE_SSPHY_LFPS_FILTER_V1 BIT(31)
+#define B_BE_SSPHY_TX_SWING_V1 BIT(30)
+#define B_BE_SSPHY_TXMARGIN_V1_SH 27
+#define B_BE_SSPHY_TXMARGIN_V1_MSK 0x7
+#define B_BE_SSPHY_TXDEEMPHASIS_V1_SH 25
+#define B_BE_SSPHY_TXDEEMPHASIS_V1_MSK 0x3
+#define B_BE_SSPHY_ELASTIC_BUF_V1 BIT(24)
+#define B_BE_HIRD_THR_V1_SH 19
+#define B_BE_HIRD_THR_V1_MSK 0x1f
+#define B_BE_DEV_SPEED_V1_SH 16
+#define B_BE_DEV_SPEED_V1_MSK 0x7
+#define B_BE_U1_ACTIVE_TIMEOUT_V1_SH 8
+#define B_BE_U1_ACTIVE_TIMEOUT_V1_MSK 0xff
+#define B_BE_USB3_TARGET_LINK_STATE_V1_SH 4
+#define B_BE_USB3_TARGET_LINK_STATE_V1_MSK 0xf
+#define B_BE_APPL1RSP_V1 BIT(3)
+#define B_BE_LPM_CAPABLE_V1 BIT(2)
+#define B_BE_USB3_EOF_V1_SH 0
+#define B_BE_USB3_EOF_V1_MSK 0x3
+
+#define R_BE_USB3_MAC_NPI_CONFIG_INTF_1_V1 0x0118
+#define B_BE_NPI_SCALEDOWN_MODE_V1_SH 24
+#define B_BE_NPI_SCALEDOWN_MODE_V1_MSK 0x3
+#define B_BE_SSPHY_POWERDOWN_SCALE_V1_SH 8
+#define B_BE_SSPHY_POWERDOWN_SCALE_V1_MSK 0x1fff
+#define B_BE_SSPHY_U1_FAST_OUT_V1 BIT(7)
+#define B_BE_SSPHY_P3_FOR_P2_V1 BIT(6)
+#define B_BE_SSPHY_U1_RXVALID_V1 BIT(5)
+#define B_BE_SSPHY_DIS_SCAMBLE_V1 BIT(4)
+#define B_BE_SSPHY_SKIP_RXDETECT_V1 BIT(3)
+#define B_BE_SSPHY_LFPS_P0_ALIGN_V1 BIT(2)
+#define B_BE_SSPHY_P3P2_TRANS_V1 BIT(1)
+#define B_BE_SSPHY_P3_EXITIN_P2_V1 BIT(0)
+
+#define R_BE_USB3_MAC_NPI_CONFIG_INTF_2_V1 0x011C
+#define B_BE_SSPHY_U2EXIT_LPFS_V1 BIT(18)
+#define B_BE_SSPHY_PHYSOFTRST_V1 BIT(17)
+#define B_BE_SSPHY_HSTPRTCMPL_V1 BIT(16)
+#define B_BE_SSPHY_U2SSINACTP3OK_V1 BIT(15)
+#define B_BE_SSPHY_DISRXDETP3_V1 BIT(14)
+#define B_BE_SSPHY_UX_EXIT_IN_PX_V1 BIT(13)
+#define B_BE_SSPHY_PING_ENH_EN_V1 BIT(12)
+#define B_BE_SSPHY_U1U2EXITFAIL_TO_RECOV_V1 BIT(11)
+#define B_BE_SSPHY_ALWAYS_REQ_V1 BIT(10)
+#define B_BE_SSPHY_START_RX_DET_V1 BIT(9)
+#define B_BE_SSPHY_DIS_RX_DET_V1 BIT(8)
+#define B_BE_SSPHY_DELAY_P1P2P3_V1_SH 5
+#define B_BE_SSPHY_DELAY_P1P2P3_V1_MSK 0x7
+#define B_BE_SSPHY_SUSPEND_EN_V1 BIT(4)
+#define B_BE_SSPHY_DATWIDTH_V1_SH 2
+#define B_BE_SSPHY_DATWIDTH_V1_MSK 0x3
+#define B_BE_SSPHY_ABORTRXDETLNU2_V1 BIT(1)
+#define B_BE_SSPHY_RX_DETECT_LPFS_V1 BIT(0)
+
+#define R_BE_USB3_MAC_NPI_POWER_0_V1 0x0120
+#define B_BE_U3_LTM_EN_V1 BIT(28)
+#define B_BE_LINK_STATE_REQ_V1_SH 24
+#define B_BE_LINK_STATE_REQ_V1_MSK 0xf
+#define B_BE_SUSCLK_RATIO_V1_SH 8
+#define B_BE_SUSCLK_RATIO_V1_MSK 0x1fff
+#define B_BE_TEST_CTRL_V1_SH 4
+#define B_BE_TEST_CTRL_V1_MSK 0xf
+#define B_BE_UFRAME_SCALE_V1_SH 2
+#define B_BE_UFRAME_SCALE_V1_MSK 0x3
+#define B_BE_LOCAL_LBK_V1 BIT(1)
+#define B_BE_EN_SLEEP_USB_V1 BIT(0)
+
+#define R_BE_USB3_MAC_NPI_POWER_1_V1 0x0124
+#define B_BE_WAKE_WAIT_XTAL_V1 BIT(27)
+#define B_BE_WAKE_WAIT_CURRENT_V1 BIT(26)
+#define B_BE_WAKEUP_NEG_SEL_V1 BIT(25)
+#define B_BE_SSPHY_USB3_ATTEMPT_V1 BIT(24)
+#define B_BE_WAIT_IDLE_TIME_V1_SH 20
+#define B_BE_WAIT_IDLE_TIME_V1_MSK 0xf
+#define B_BE_U2_EN_MAC_IDLE_V1 BIT(18)
+#define B_BE_U1_EN_MAC_IDLE_V1 BIT(17)
+#define B_BE_SWITCH_CLK_EN_V1 BIT(16)
+#define B_BE_USB3_SAMPLE_RXELECIDLE_V1_SH 8
+#define B_BE_USB3_SAMPLE_RXELECIDLE_V1_MSK 0xff
+#define B_BE_U3_INIT_U2_V1 BIT(7)
+#define B_BE_U3_INIT_U1_V1 BIT(6)
+#define B_BE_SET_U3_WAKE_V1 BIT(5)
+#define B_BE_U3_U2_EN_V1 BIT(4)
+#define B_BE_U3_U1_EN_V1 BIT(3)
+#define B_BE_U3_INIT_U2_EN_V1 BIT(2)
+#define B_BE_U3_INIT_U1_EN_V1 BIT(1)
+#define B_BE_USB3_RUN_V1 BIT(0)
+
+#define R_BE_USB3_MAC_NPI_POWER_2_V1 0x0128
+#define B_BE_NPI_LINK_STATE_LATCH_V1_SH 16
+#define B_BE_NPI_LINK_STATE_LATCH_V1_MSK 0xff
+#define B_BE_NPI_HOST_RESUME_DETECTED_V1 BIT(15)
+#define B_BE_NPI_DEV_CONNECT_SPEED_V1_SH 12
+#define B_BE_NPI_DEV_CONNECT_SPEED_V1_MSK 0x7
+#define B_BE_NPI_LINK_STATE_V1_SH 8
+#define B_BE_NPI_LINK_STATE_V1_MSK 0xf
+#define B_BE_POLL_EN_V1 BIT(7)
+#define B_BE_POLL_SAMPLE_ON_V1 BIT(6)
+#define B_BE_POLL_ACT_V1_SH 4
+#define B_BE_POLL_ACT_V1_MSK 0x3
+#define B_BE_POLL_NOACT_V1_SH 0
+#define B_BE_POLL_NOACT_V1_MSK 0xf
+
+#define R_BE_USB3_MAC_NPI_POWER_3_V1 0x012C
+#define B_BE_R_CNT_SWITCH_USB32_PARA_V1_SH 0
+#define B_BE_R_CNT_SWITCH_USB32_PARA_V1_MSK 0xffff
+
+#define R_BE_USB3_MAC_NPI_STATUS_V1 0x0130
+#define B_BE_NPI_DEV_CONNECTED_V1 BIT(0)
+
+#define R_BE_USB3_MAC_NPI_DEVICE_NOTIFICATION_V1 0x0134
+#define B_BE_DEVNOTE_BIA_V1_SH 16
+#define B_BE_DEVNOTE_BIA_V1_MSK 0xffff
+#define B_BE_DEVNOTE_BELT_V1_SH 0
+#define B_BE_DEVNOTE_BELT_V1_MSK 0xfff
+
+#define R_BE_USB3_MAC_NPI_TRANSMIT_V1 0x0138
+#define B_BE_NPI_TX_ACK_TP_DATA_WAIT_V1_SH 0
+#define B_BE_NPI_TX_ACK_TP_DATA_WAIT_V1_MSK 0xf
+
+#define R_BE_USB3_MAC_NPI_OTHERS_V1 0x013C
+#define B_BE_EN_FIX_RX_ABORT_V1 BIT(8)
+#define B_BE_FLADJ_30MHZ_REG_V1_SH 0
+#define B_BE_FLADJ_30MHZ_REG_V1_MSK 0x3f
+
+#define R_BE_USB3_WRAP_0_V1 0x0140
+#define B_BE_U1TOU2_TIMER_V1_SH 24
+#define B_BE_U1TOU2_TIMER_V1_MSK 0xff
+#define B_BE_WAKE_ST_DBG_V1_SH 20
+#define B_BE_WAKE_ST_DBG_V1_MSK 0xf
+#define B_BE_ARB_ST_DBG_V1_SH 18
+#define B_BE_ARB_ST_DBG_V1_MSK 0x3
+#define B_BE_BIA_REQ_V1 BIT(17)
+#define B_BE_BELT_REQ_V1 BIT(16)
+#define B_BE_USB3_VENDOR_LEN_TH_V1_SH 0
+#define B_BE_USB3_VENDOR_LEN_TH_V1_MSK 0xffff
+
+#define R_BE_USB3_WRAP_1_V1 0x0144
+#define B_BE_DIS_PKT_FUNC_WAKE_V1 BIT(0)
+
+#define R_BE_USB3_PHY_V1 0x0148
+#define B_BE_USB3_PHY_RWDATA_V1_SH 16
+#define B_BE_USB3_PHY_RWDATA_V1_MSK 0xffff
+#define B_BE_USB3_PHY_ADR_V1_SH 8
+#define B_BE_USB3_PHY_ADR_V1_MSK 0x1f
+#define B_BE_USB3_PHY_REG_WRFLAG_V1 BIT(7)
+#define B_BE_USB3_PHY_REG_RDFLAG_V1 BIT(6)
+#define B_BE_USB3_PHY_REG_ADR_V1_SH 0
+#define B_BE_USB3_PHY_REG_ADR_V1_MSK 0x1f
+
+#define R_BE_USB3_OTHERS_V1 0x0150
+#define B_BE_R_REATTACH_TIMER_V1_SH 28
+#define B_BE_R_REATTACH_TIMER_V1_MSK 0xf
+#define B_BE_R_CNT_MS_SEL_V1_SH 24
+#define B_BE_R_CNT_MS_SEL_V1_MSK 0x7
+#define B_BE_VENDOR_LPM_TEST_V1_SH 16
+#define B_BE_VENDOR_LPM_TEST_V1_MSK 0xff
+#define B_BE_ISOC_DELAY_VALUE_V1_SH 0
+#define B_BE_ISOC_DELAY_VALUE_V1_MSK 0xffff
+
+#define R_BE_USB_APPLICATION_BT_0_V1 0x0160
+#define B_BE_BTRX0_BUFFER_WADDR_V1_SH 24
+#define B_BE_BTRX0_BUFFER_WADDR_V1_MSK 0xff
+#define B_BE_USB_INTOKEN_TIMEOUT_V1_SH 20
+#define B_BE_USB_INTOKEN_TIMEOUT_V1_MSK 0x7
+#define B_BE_BRX_BUF_CHK_V1_SH 16
+#define B_BE_BRX_BUF_CHK_V1_MSK 0x7
+#define B_BE_BTRX0_RPKT_SIZE_V1_SH 0
+#define B_BE_BTRX0_RPKT_SIZE_V1_MSK 0xffff
+
+#define R_BE_USB_APPLICATION_BT_1_V1 0x0164
+#define B_BE_USB2BT_PWR_INFO_REG_MASK_V1_SH 20
+#define B_BE_USB2BT_PWR_INFO_REG_MASK_V1_MSK 0xf
+#define B_BE_FUNCTION_SUSB_EN_BT_V1 BIT(19)
+#define B_BE_LOWPOWER_BT_V1 BIT(18)
+#define B_BE_FUNCTION_WAKE_EN_BT_V1 BIT(17)
+#define B_BE_FUNCTION_WAKE_CAPABLE_BT_V1 BIT(16)
+#define B_BE_BT_ISO_ZERO_EN_V1 BIT(14)
+#define B_BE_R_RXDMA_MODE_V1_SH 12
+#define B_BE_R_RXDMA_MODE_V1_MSK 0x3
+#define B_BE_GPS_USB_ACTIVE_V1 BIT(11)
+#define B_BE_BT_TXQ_STOP_V1_SH 8
+#define B_BE_BT_TXQ_STOP_V1_MSK 0x7
+
+#define R_BE_USB_APPLICATION_BT_2_V1 0x0168
+#define B_BE_BT_TX_V1 BIT(17)
+#define B_BE_BT_RX_V1 BIT(16)
+#define B_BE_BTTX_FIFO_OVER_EP3_V1 BIT(13)
+#define B_BE_BTTX_FIFO_OVER_EP2_V1 BIT(12)
+#define B_BE_BTTX_FIFO_OVER_EP0_V1 BIT(11)
+#define B_BE_BTRX_FIFO_OVER_EP3_V1 BIT(10)
+#define B_BE_BTRX_FIFO_OVER_EP2_V1 BIT(9)
+#define B_BE_BTRX_FIFO_OVER_EP1_V1 BIT(8)
+#define B_BE_BTTX_FIFO_UNDR_EP3_V1 BIT(5)
+#define B_BE_BTTX_FIFO_UNDR_EP2_V1 BIT(4)
+#define B_BE_BTTX_FIFO_UNDR_EP0_V1 BIT(3)
+#define B_BE_BTRX_FIFO_UNDR_EP3_V1 BIT(2)
+#define B_BE_BTRX_FIFO_UNDR_EP2_V1 BIT(1)
+#define B_BE_BTRX_FIFO_UNDR_EP1_V1 BIT(0)
+
+#define R_BE_USB_APPLICATION_BT_3_V1 0x016C
+#define B_BE_DBG_BTRX_WADDR_V1_SH 16
+#define B_BE_DBG_BTRX_WADDR_V1_MSK 0xfff
+#define B_BE_DBG_BTRX_RPKT_V1_SH 0
+#define B_BE_DBG_BTRX_RPKT_V1_MSK 0xffff
+
+#define R_BE_USB_WLAN0_0_V1 0x0170
+#define B_BE_WLAN_INT_LEN_V1_SH 16
+#define B_BE_WLAN_INT_LEN_V1_MSK 0xffff
+#define B_BE_WLAN0_TXQ_STALL_DIS_V1 BIT(4)
+#define B_BE_FUNCTION_SUSB_EN_WLAN0_V1 BIT(3)
+#define B_BE_LOWPOWER_WLAN0_V1 BIT(2)
+#define B_BE_FUNCTION_WAKE_EN_WLAN0_V1 BIT(1)
+#define B_BE_FUNCTION_WAKE_CAPABLE_WLAN0_V1 BIT(0)
+
+#define R_BE_USB_WLAN0_1_V1 0x0174
+#define B_BE_USBRX_RST_V1 BIT(9)
+#define B_BE_USBTX_RST_V1 BIT(8)
+#define B_BE_R_USBRX_SRAM_LS_V1 BIT(7)
+#define B_BE_R_USBRX_SRAM_DS_V1 BIT(6)
+#define B_BE_R_USBTX_SRAM_LS_V1 BIT(5)
+#define B_BE_R_USBTX_SRAM_DS_V1 BIT(4)
+#define B_BE_WLRX_FIFO_OVER_V1_SH 2
+#define B_BE_WLRX_FIFO_OVER_V1_MSK 0x3
+#define B_BE_WLRX_FIFO_UNDR_V1_SH 0
+#define B_BE_WLRX_FIFO_UNDR_V1_MSK 0x3
+
+#define R_BE_USB_AUTO_INSTALL_0_V1 0x0180
+#define B_BE_AINST_POLL_1_V1 BIT(28)
+#define B_BE_AINST_POLL_0_V1 BIT(27)
+#define B_BE_AINST_TX1_CLR_BUF_V1 BIT(26)
+#define B_BE_AINST_TX0_CLR_BUF_V1 BIT(25)
+#define B_BE_WLAN_FW_RDY_V1 BIT(24)
+#define B_BE_RECONF_USBEP_V1 BIT(23)
+#define B_BE_RECONF_USBEP_EN_V1 BIT(22)
+#define B_BE_BULK_ONLY_MASS_STORAGE_RESET_V1 BIT(21)
+#define B_BE_BULK_ONLY_MASS_STORAGE_RESET_EN_V1 BIT(20)
+#define B_BE_AINST_RXLEN_V1_SH 8
+#define B_BE_AINST_RXLEN_V1_MSK 0xfff
+#define B_BE_AINST_RX1_INTR_V1 BIT(7)
+#define B_BE_AINST_RX0_INTR_V1 BIT(6)
+#define B_BE_AINXT_TX1_INTR_V1 BIT(5)
+#define B_BE_AINST_TX0_INTR_V1 BIT(4)
+#define B_BE_AUTO_INST_TXQ_STALL_DIS_V1 BIT(3)
+#define B_BE_LOWPOWER_AINST_V1 BIT(2)
+#define B_BE_FUNCTION_WANE_EN_AINST_V1 BIT(1)
+
+#define R_BE_USB_AUTO_INSTALL_1_V1 0x0184
+#define B_BE_AINST_TX1LEN_V1_SH 16
+#define B_BE_AINST_TX1LEN_V1_MSK 0xfff
+#define B_BE_AINST_TX0LEN_V1_SH 0
+#define B_BE_AINST_TX0LEN_V1_MSK 0xfff
+
+#define R_BE_USB_AUTO_INSTALL_2_V1 0x0188
+#define B_BE_AINST_PID_V1_SH 16
+#define B_BE_AINST_PID_V1_MSK 0xffff
+#define B_BE_AINST_VID_V1_SH 0
+#define B_BE_AINST_VID_V1_MSK 0xffff
+
+#define R_BE_USB_AUTO_INSTALL_3_V1 0x018C
+#define B_BE_AINST_TXSTATUS_V1_SH 8
+#define B_BE_AINST_TXSTATUS_V1_MSK 0xff
+#define B_BE_AINST_RXSTATUS_V1_SH 0
+#define B_BE_AINST_RXSTATUS_V1_MSK 0xff
+
+#define R_BE_USB_BRIDGE_UART_0_V1 0x0190
+#define B_BE_BRIDGE_XFACTOR_ADJ_USB2_V1_SH 20
+#define B_BE_BRIDGE_XFACTOR_ADJ_USB2_V1_MSK 0xfff
+#define B_BE_BRIDGE_XFACTOR_V1_SH 16
+#define B_BE_BRIDGE_XFACTOR_V1_MSK 0xf
+#define B_BE_BRIDGE_BAUD_USB2_V1_SH 0
+#define B_BE_BRIDGE_BAUD_USB2_V1_MSK 0xfff
+
+#define R_BE_USB_BRIDGE_UART_1_V1 0x0194
+#define B_BE_BRIDGE_WAKEUP_EN_V1_SH 30
+#define B_BE_BRIDGE_WAKEUP_EN_V1_MSK 0x3
+#define B_BE_BRIDGE_LE_CON_HAN_VALUE_LOWERBOUND_V1_SH 16
+#define B_BE_BRIDGE_LE_CON_HAN_VALUE_LOWERBOUND_V1_MSK 0xfff
+#define B_BE_BRIDGE_LE_CON_HAN_VLD_V1 BIT(9)
+#define B_BE_BRIDGE_LE_ON_V1 BIT(8)
+#define B_BE_BRIDGE_DEBUG_PKTCNT_EN_V1 BIT(6)
+#define B_BE_BRIDGE_RESET_RCV_SEL_V1 BIT(5)
+#define B_BE_BRIDGE_WLS0_V1 BIT(4)
+#define B_BE_BRIDGE_STB_V1 BIT(3)
+#define B_BE_BRIDGE_PEN_V1 BIT(2)
+#define B_BE_BRIDGE_EPS_V1 BIT(1)
+#define B_BE_BRIDGE_STKP_V1 BIT(0)
+
+#define R_BE_USB_BRIDGE_UART_2_V1 0x0198
+#define B_BE_BRIDGE_DEBUG_SEL_V1_SH 24
+#define B_BE_BRIDGE_DEBUG_SEL_V1_MSK 0xff
+#define B_BE_R_BRIDGE_UARTEN_V1 BIT(23)
+#define B_BE_BRIDGE_LPM_EN_V1 BIT(22)
+#define B_BE_BRIDGE_TXSCO_TIME_INTERVAL_EN_V1 BIT(21)
+#define B_BE_BRIDGE_TXSCO_PKT_LEN_MAT_EN_V1 BIT(20)
+#define B_BE_BRIDGE_TXSCO_CON_HAN_MAT_EN_V1 BIT(19)
+#define B_BE_BRIDGE_USB_TX_HCICMDLEN_SEL_V1 BIT(18)
+#define B_BE_R_BRIDGE_JCIRXEN_V1 BIT(17)
+#define B_BE_R_BRIDGE_HCITXEN_V1 BIT(16)
+#define B_BE_BRIDGE_RXSCOBUF_FLOW_SEL_V1_SH 12
+#define B_BE_BRIDGE_RXSCOBUF_FLOW_SEL_V1_MSK 0xf
+#define B_BE_BRIDGE_LE_CON_HAN_VALUE_UPPERBOUND_V1_SH 0
+#define B_BE_BRIDGE_LE_CON_HAN_VALUE_UPPERBOUND_V1_MSK 0xfff
+
+#define R_BE_USB_BRIDGE_UART_3_V1 0x019C
+#define B_BE_BRIDGE_URT_RXINDIC_ERR_V1 BIT(31)
+#define B_BE_BRIDGE_LE_SHORTPKTERR_CNT_V1_SH 24
+#define B_BE_BRIDGE_LE_SHORTPKTERR_CNT_V1_MSK 0x7f
+#define B_BE_BRIDGE_ACL_SHORTPKTERR_CNT_V1_SH 16
+#define B_BE_BRIDGE_ACL_SHORTPKTERR_CNT_V1_MSK 0xff
+#define B_BE_BRIDGE_LE_LONGPKTERR_CNT_V1_SH 8
+#define B_BE_BRIDGE_LE_LONGPKTERR_CNT_V1_MSK 0xff
+#define B_BE_BRIDGE_ACL_LONGPKTERR_CNT_V1_SH 0
+#define B_BE_BRIDGE_ACL_LONGPKTERR_CNT_V1_MSK 0xff
+
+#define R_BE_USB_BRIDGE_UART_4_V1 0x01A0
+#define B_BE_BRIDGE_XFACTOR_ADJ_USB3_V1_SH 20
+#define B_BE_BRIDGE_XFACTOR_ADJ_USB3_V1_MSK 0xfff
+#define B_BE_BRIDGE_XFACTOR_USB3_V1_SH 16
+#define B_BE_BRIDGE_XFACTOR_USB3_V1_MSK 0xf
+#define B_BE_BRIDGE_BAUD_USB3_V1_SH 0
+#define B_BE_BRIDGE_BAUD_USB3_V1_MSK 0xfff
+
+#define R_BE_USB_BT_BRIDGE_V1 0x01A8
+#define B_BE_R_DIS_BTBRI_SS_SYSON_V1 BIT(2)
+#define B_BE_R_DIS_BTBRI_SS_STS_V1 BIT(1)
+#define B_BE_R_DIS_BTBRI_L1U2_STS_V1 BIT(0)
+
+#define R_BE_USB_DMA_WRAPPER_V1 0x01B0
+#define B_BE_PKT_BASE_EN_V1 BIT(11)
+#define B_BE_FUNCTION_SUSB_OPT_V1 BIT(8)
+#define B_BE_TX7LEN_MISMATCH_V1 BIT(7)
+#define B_BE_TX6LEN_MISMATCH_V1 BIT(6)
+#define B_BE_TX5LEN_MISMATCH_V1 BIT(5)
+#define B_BE_TX4LEN_MISMATCH_V1 BIT(4)
+#define B_BE_TX3LEN_MISMATCH_V1 BIT(3)
+#define B_BE_TX2LEN_MISMATCH_V1 BIT(2)
+#define B_BE_TX1LEN_MISMATCH_V1 BIT(1)
+#define B_BE_TX0LEN_MISMATCH_V1 BIT(0)
+
+#define R_BE_USB_WLAN1_V1 0x01B8
+#define B_BE_WLAN_TX_V1 BIT(12)
+#define B_BE_WLAN_RX_V1 BIT(11)
+#define B_BE_WLAN1_TXQ_STALL_DIS_V1 BIT(10)
+#define B_BE_WLAN1_RXQ_STOP_V1_SH 8
+#define B_BE_WLAN1_RXQ_STOP_V1_MSK 0x3
+#define B_BE_WLAN1_TXQ_STOP_V1_SH 4
+#define B_BE_WLAN1_TXQ_STOP_V1_MSK 0xf
+#define B_BE_FUNCTION_SUSB_EN_WLAN1_V1 BIT(3)
+#define B_BE_LOWPOWER_WLAN1_V1 BIT(2)
+#define B_BE_FUNCTION_WAKE_EN_WLAN1_V1 BIT(1)
+#define B_BE_FUNCTION_WAKE_CAPABLE_WLAN1_V1 BIT(0)
+
+#define R_BE_USB_GPS_V1 0x01C0
+#define B_BE_FUNCTION_SUSB_EN_GPS_V1 BIT(3)
+#define B_BE_LOWPOWER_GPS_V1 BIT(2)
+#define B_BE_FUNCTION_WAKE_EN_GPS_V1 BIT(1)
+#define B_BE_FUNCTION_WAKE_CAPABLE_GPS_V1 BIT(0)
+
+#define R_BE_USB_DEBUG_0_V1 0x01D0
+#define B_BE_SLEEP_GNT_BT_V1 BIT(17)
+#define B_BE_SLEEP_REQ_BT_V1 BIT(16)
+#define B_BE_DEBUG_SIGNAL_001_V1_SH 8
+#define B_BE_DEBUG_SIGNAL_001_V1_MSK 0xff
+#define B_BE_USB_DBGO_SEL_V1_SH 0
+#define B_BE_USB_DBGO_SEL_V1_MSK 0xff
+
+#define R_BE_USB_DEBUG_1_V1 0x01D4
+#define B_BE_EP7_COUNTER_V1_SH 28
+#define B_BE_EP7_COUNTER_V1_MSK 0xf
+#define B_BE_EP6_COUNTER_V1_SH 24
+#define B_BE_EP6_COUNTER_V1_MSK 0xf
+#define B_BE_EP5_COUNTER_V1_SH 20
+#define B_BE_EP5_COUNTER_V1_MSK 0xf
+#define B_BE_EP4_COUNTER_V1_SH 16
+#define B_BE_EP4_COUNTER_V1_MSK 0xf
+#define B_BE_EP3_COUNTER_V1_SH 12
+#define B_BE_EP3_COUNTER_V1_MSK 0xf
+#define B_BE_EP2_COUNTER_V1_SH 8
+#define B_BE_EP2_COUNTER_V1_MSK 0xf
+#define B_BE_EP1_COUNTER_V1_SH 4
+#define B_BE_EP1_COUNTER_V1_MSK 0xf
+#define B_BE_EP0_COUNTER_V1_SH 0
+#define B_BE_EP0_COUNTER_V1_MSK 0xf
+
+#define R_BE_USB_DEBUG_2_V1 0x01D8
+#define B_BE_EP15_COUNTER_V1_SH 28
+#define B_BE_EP15_COUNTER_V1_MSK 0xf
+#define B_BE_EP14_COUNTER_V1_SH 24
+#define B_BE_EP14_COUNTER_V1_MSK 0xf
+#define B_BE_EP13_COUNTER_V1_SH 20
+#define B_BE_EP13_COUNTER_V1_MSK 0xf
+#define B_BE_EP12_COUNTER_V1_SH 16
+#define B_BE_EP12_COUNTER_V1_MSK 0xf
+#define B_BE_EP11_COUNTER_V1_SH 12
+#define B_BE_EP11_COUNTER_V1_MSK 0xf
+#define B_BE_EP10_COUNTER_V1_SH 8
+#define B_BE_EP10_COUNTER_V1_MSK 0xf
+#define B_BE_EP9_COUNTER_V1_SH 4
+#define B_BE_EP9_COUNTER_V1_MSK 0xf
+#define B_BE_EP8_COUNTER_V1_SH 0
+#define B_BE_EP8_COUNTER_V1_MSK 0xf
+
+#define R_BE_USB_DEBUG_3_V1 0x01DC
+#define B_BE_RX_STATE_MACHINE_V1_SH 24
+#define B_BE_RX_STATE_MACHINE_V1_MSK 0xff
+#define B_BE_TX_STATE_MACHINE_V1_SH 16
+#define B_BE_TX_STATE_MACHINE_V1_MSK 0xff
+#define B_BE_IO_STATE_MACHINE_V1_SH 8
+#define B_BE_IO_STATE_MACHINE_V1_MSK 0xff
+#define B_BE_REG_WRITE_COUNTER_V1_SH 4
+#define B_BE_REG_WRITE_COUNTER_V1_MSK 0xf
+#define B_BE_REG_READ_COUNTER_V1_SH 0
+#define B_BE_REG_READ_COUNTER_V1_MSK 0xf
+
+#define R_BE_USB_DEBUG_4_V1 0x01E0
+#define B_BE_EP15_CNT_DIRECT_V1 BIT(31)
+#define B_BE_EP14_CNT_DIRECT_V1 BIT(30)
+#define B_BE_EP13_CNT_DIRECT_V1 BIT(29)
+#define B_BE_EP12_CNT_DIRECT_V1 BIT(28)
+#define B_BE_EP11_CNT_DIRECT_V1 BIT(27)
+#define B_BE_EP10_CNT_DIRECT_V1 BIT(26)
+#define B_BE_EP9_CNT_DIRECT_V1 BIT(25)
+#define B_BE_EP8_CNT_DIRECT_V1 BIT(24)
+#define B_BE_EP7_CNT_DIRECT_V1 BIT(23)
+#define B_BE_EP6_CNT_DIRECT_V1 BIT(22)
+#define B_BE_EP5_CNT_DIRECT_V1 BIT(21)
+#define B_BE_EP4_CNT_DIRECT_V1 BIT(20)
+#define B_BE_EP3_CNT_DIRECT_V1 BIT(19)
+#define B_BE_EP2_CNT_DIRECT_V1 BIT(18)
+#define B_BE_EP1_CNT_DIRECT_V1 BIT(17)
+#define B_BE_EP0_CNT_DIRECT_V1 BIT(16)
+#define B_BE_HW_TXVLD_TOGGLE_EN_V1 BIT(15)
+#define B_BE_HW_FORCE_TXRDY_EN_V1 BIT(14)
+#define B_BE_TXVLD_TOGGLE_VAL_V1_SH 8
+#define B_BE_TXVLD_TOGGLE_VAL_V1_MSK 0xf
+#define B_BE_TXVLD_TOUT_VAL_V1_SH 0
+#define B_BE_TXVLD_TOUT_VAL_V1_MSK 0xff
+
+#define R_BE_USB_IO_ONREG_WDT_V1 0x01E4
+#define B_BE_ON_IOH_ADDR_V1_SH 8
+#define B_BE_ON_IOH_ADDR_V1_MSK 0xffffff
+#define B_BE_ON_IOH_TIMER_V1_SH 4
+#define B_BE_ON_IOH_TIMER_V1_MSK 0xf
+#define B_BE_ON_IOH_HW_AUTO_RST_V1 BIT(3)
+#define B_BE_ON_IOH_EMPTY_V1 BIT(2)
+#define B_BE_ON_IOH_RST_STS_V1 BIT(0)
+
+#define R_BE_USB_IO_OFFREG_WDT_V1 0x01E8
+#define B_BE_OFF_IOH_ADDR_V1_SH 8
+#define B_BE_OFF_IOH_ADDR_V1_MSK 0xffffff
+#define B_BE_OFF_IOH_TIMER_V1_SH 4
+#define B_BE_OFF_IOH_TIMER_V1_MSK 0xf
+#define B_BE_OFF_IOH_HW_AUTO_RST_V1 BIT(3)
+#define B_BE_ON_IOH_SW_RST_V1 BIT(2)
+#define B_BE_OFF_IOH_RST_STS_V1 BIT(0)
+
+#define R_BE_USB_CPU_IO_RST_V1 0x01EC
+#define B_BE_CPU_IOH_ADDR_V1_SH 16
+#define B_BE_CPU_IOH_ADDR_V1_MSK 0xffff
+#define B_BE_CPU_IOH_TIMEOUT_TH_V1_SH 8
+#define B_BE_CPU_IOH_TIMEOUT_TH_V1_MSK 0x1f
+#define B_BE_CPU_IOH_DSC_SW_RST_V1 BIT(1)
+#define B_BE_CPU_IOH_SRC_SW_RST_V1 BIT(0)
+
+#define R_BE_USB_STATUS_V1 0x01F0
+#define B_BE_USB3_DIS_USB2PHY BIT(30)
+#define B_BE_USB2_DIS_USB3 BIT(29)
+#define B_BE_USB11_DIS_USB3 BIT(28)
+#define B_BE_DIS_CTRL BIT(27)
+#define B_BE_USB_EP_NUM_V1_SH 4
+#define B_BE_USB_EP_NUM_V1_MSK 0xf
+#define B_BE_R_SSIC_EN_V1 BIT(2)
+#define B_BE_R_USB2_SEL_V1 BIT(1)
+#define B_BE_MODE_HS_V1 BIT(0)
+
+#define R_BE_USB_D2F_F2D_INFO_V1 0x0200
+#define B_BE_HRPWM_V1_SH 16
+#define B_BE_HRPWM_V1_MSK 0xffff
+#define B_BE_CPWM_V1_SH 0
+#define B_BE_CPWM_V1_MSK 0xffff
+
+#define R_BE_USB3_V1 0x0220
+#define B_BE_U3_STATE_V1_SH 12
+#define B_BE_U3_STATE_V1_MSK 0xf
+#define B_BE_U3_SUB_STATE_V1_SH 8
+#define B_BE_U3_SUB_STATE_V1_MSK 0xf
+#define B_BE_HPS_CLKR_USB_V1_SH 0
+#define B_BE_HPS_CLKR_USB_V1_MSK 0xff
+
+#define R_BE_USB_OTHERS_0_V1 0x0230
+#define B_BE_USBTX_EP3IF_OK_CNT_V1_SH 24
+#define B_BE_USBTX_EP3IF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBTX_EP2IF_OK_CNT_V1_SH 16
+#define B_BE_USBTX_EP2IF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBTX_EP1IF_OK_CNT_V1_SH 8
+#define B_BE_USBTX_EP1IF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBTX_EP0IF_OK_CNT_V1_SH 0
+#define B_BE_USBTX_EP0IF_OK_CNT_V1_MSK 0xff
+
+#define R_BE_USB_OTHERS_1_V1 0x0234
+#define B_BE_USBTX_EP7IF_OK_CNT_V1_SH 24
+#define B_BE_USBTX_EP7IF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBTX_EP6IF_OK_CNT_V1_SH 16
+#define B_BE_USBTX_EP6IF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBTX_EP5IF_OK_CNT_V1_SH 8
+#define B_BE_USBTX_EP5IF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBTX_EP4IF_OK_CNT_V1_SH 0
+#define B_BE_USBTX_EP4IF_OK_CNT_V1_MSK 0xff
+
+#define R_BE_USB_OTHERS_2_V1 0x0238
+#define B_BE_USBRX_DMAIF_OK_CNT_V1_SH 24
+#define B_BE_USBRX_DMAIF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBRX_EPIF_OK_CNT_V1_SH 16
+#define B_BE_USBRX_EPIF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBTX_EP9IF_OK_CNT_V1_SH 8
+#define B_BE_USBTX_EP9IF_OK_CNT_V1_MSK 0xff
+#define B_BE_USBTX_EP8IF_OK_CNT_V1_SH 0
+#define B_BE_USBTX_EP8IF_OK_CNT_V1_MSK 0xff
+
+#define R_BE_USB_OTHERS_3_V1 0x023C
+#define B_BE_VENDOR_LMP_LATCH_DATA_L_V1_SH 0
+#define B_BE_VENDOR_LMP_LATCH_DATA_L_V1_MSK 0xffffffffL
+
+#define R_BE_USB_OTHERS_4_V1 0x0240
+#define B_BE_VENDOR_LMP_LATCH_DATA_H_V1_SH 0
+#define B_BE_VENDOR_LMP_LATCH_DATA_H_V1_MSK 0xffffffffL
+
+#define R_BE_USB_OTHERS_5_V1 0x0244
+#define B_BE_APPEND_ZERO_PKT_V1_SH 24
+#define B_BE_APPEND_ZERO_PKT_V1_MSK 0xff
+#define B_BE_USB_AUTO_LOAD_EXTE_7_V1_SH 21
+#define B_BE_USB_AUTO_LOAD_EXTE_7_V1_MSK 0x3
+#define B_BE_USB_AUTO_LOAD_EXTE_0_V1_SH 16
+#define B_BE_USB_AUTO_LOAD_EXTE_0_V1_MSK 0x1f
+#define B_BE_USB_AUTO_LOAD_EXTE_2_V1_SH 8
+#define B_BE_USB_AUTO_LOAD_EXTE_2_V1_MSK 0xff
+#define B_BE_USB_AUTO_LOAD_EXTE_1_V1_SH 0
+#define B_BE_USB_AUTO_LOAD_EXTE_1_V1_MSK 0xff
+
+#define R_BE_USB_OTHERS_6_V1 0x0248
+#define B_BE_USB_AUTO_LOAD_STRING_3_V1_SH 24
+#define B_BE_USB_AUTO_LOAD_STRING_3_V1_MSK 0xff
+#define B_BE_USB_AUTO_LOAD_STRING_2_V1_SH 16
+#define B_BE_USB_AUTO_LOAD_STRING_2_V1_MSK 0xff
+#define B_BE_USB_AUTO_LOAD_STRING_1_V1_SH 8
+#define B_BE_USB_AUTO_LOAD_STRING_1_V1_MSK 0xff
+#define B_BE_USB_AUTO_LOAD_STRING_0_V1_SH 0
+#define B_BE_USB_AUTO_LOAD_STRING_0_V1_MSK 0xff
+
+#define R_BE_USB_OTHERS_7_V1 0x024C
+#define B_BE_USB_AUTO_LOAD_BRIDGE_FLAG_V1_SH 22
+#define B_BE_USB_AUTO_LOAD_BRIDGE_FLAG_V1_MSK 0xff
+#define B_BE_USB_AUTO_LOAD_EXTE_FLAG_V1_SH 14
+#define B_BE_USB_AUTO_LOAD_EXTE_FLAG_V1_MSK 0xff
+#define B_BE_USB_AUTO_LOAD_STRING_FLAG_V1 BIT(13)
+#define B_BE_USB_AUTO_LOAD_INIT2_FLAG_V1_SH 7
+#define B_BE_USB_AUTO_LOAD_INIT2_FLAG_V1_MSK 0x3f
+#define B_BE_USB_AUTO_LOAD_INIT1_FLAG_V1_SH 0
+#define B_BE_USB_AUTO_LOAD_INIT1_FLAG_V1_MSK 0x7f
+
+#define R_BE_USB_FW_ISR_V1 0x0254
+#define B_BE_IO_OFFREG_TIMEOUT_INT_V1 BIT(8)
+#define B_BE_IO_ONREG_TIMEOUT_INT_V1 BIT(0)
+
+#define R_BE_USB_FW_IMR_V1 0x0258
+#define B_BE_IO_OFFREG_TIMEOUT_INT_EN_V1 BIT(8)
+#define B_BE_IO_ONREG_TIMEOUT_INT_EN_V1 BIT(0)
+
+#define R_BE_HUSBIMR_V1 0x0270
+#define B_BE_USB_CPUIO_TIMEOUT_INT_EN_V1 BIT(29)
+#define B_BE_USB_HC1ISR_IDCT_INT_EN_V1 BIT(28)
+#define B_BE_USB_HC0ISR_IDCT_INT_EN_V1 BIT(27)
+#define B_BE_USB_HD1ISR_IDCT_INT_EN_V1 BIT(26)
+#define B_BE_USB_HD0ISR_IDCT_INT_EN_V1 BIT(25)
+#define B_BE_USB_HS1ISR_IDCT_INT_EN_V1 BIT(24)
+#define B_BE_USB_HS0ISR_IDCT_INT_EN_V1 BIT(23)
+#define B_BE_USB_TX_CH12_INT_EN_V1 BIT(7)
+#define B_BE_USB_TX_CH10_INT_EN_V1 BIT(6)
+#define B_BE_USB_TX_CH8_INT_EN_V1 BIT(5)
+#define B_BE_USB_TX_CH6_INT_EN_V1 BIT(4)
+#define B_BE_USB_TX_CH4_INT_EN_V1 BIT(3)
+#define B_BE_USB_TX_CH2_INT_EN_V1 BIT(2)
+#define B_BE_USB_TX_CH0_INT_EN_V1 BIT(1)
+#define B_BE_USB_RX_INT_EN_V1 BIT(0)
+
+#define R_BE_HUSBISR_V1 0x0274
+#define B_BE_USB_CPUIO_TIMEOUT_INT_V1 BIT(29)
+#define B_BE_USB_HC1ISR_IDCT_INT_V1 BIT(28)
+#define B_BE_USB_HC0ISR_IDCT_INT_V1 BIT(27)
+#define B_BE_USB_HD1ISR_IDCT_INT_V1 BIT(26)
+#define B_BE_USB_HD0ISR_IDCT_INT_V1 BIT(25)
+#define B_BE_USB_HS1ISR_IDCT_INT_V1 BIT(24)
+#define B_BE_USB_HS0ISR_IDCT_INT_V1 BIT(23)
+#define B_BE_USB_TX_CH12_INT_V1 BIT(7)
+#define B_BE_USB_TX_CH10_INT_V1 BIT(6)
+#define B_BE_USB_TX_CH8_INT_V1 BIT(5)
+#define B_BE_USB_TX_CH6_INT_V1 BIT(4)
+#define B_BE_USB_TX_CH4_INT_V1 BIT(3)
+#define B_BE_USB_TX_CH2_INT_V1 BIT(2)
+#define B_BE_USB_TX_CH0_INT_V1 BIT(1)
+#define B_BE_USB_RX_INT_V1 BIT(0)
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hv_type.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hv_type.h
new file mode 100644
index 000000000000..2e2932a3cd23
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/hv_type.h
@@ -0,0 +1,1120 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _HV_AX_TYPE_H_
+#define _HV_AX_TYPE_H_
+
+#include "pltfm_cfg.h"
+#include "chip_cfg.h"
+
+typedef unsigned long long u64;
+
+#define SS_LINK_SIZE		256
+#define DL_RUGRP_SIZE		8
+#define DL_MUTBL_SIZE		5
+
+#define HV_AX_FPGA 0
+#define HV_AX_ASIC 1
+#define HV_AX_PXP  2
+
+/**
+ * @enum hv_ax_ss_wmm
+ *
+ * @brief hv_ax_ss_wmm
+ *
+ * @var hv_ax_ss_wmm::HV_AX_SS_WMM0
+ * Please Place Description here.
+ * @var hv_ax_ss_wmm::HV_AX_SS_WMM1
+ * Please Place Description here.
+ * @var hv_ax_ss_wmm::HV_AX_SS_WMM2
+ * Please Place Description here.
+ * @var hv_ax_ss_wmm::HV_AX_SS_WMM3
+ * Please Place Description here.
+ * @var hv_ax_ss_wmm::HV_AX_SS_UL
+ * Please Place Description here.
+ */
+enum hv_ax_ss_wmm {
+	HV_AX_SS_WMM0,
+	HV_AX_SS_WMM1,
+	HV_AX_SS_WMM2,
+	HV_AX_SS_WMM3,
+	HV_AX_SS_UL,
+};
+
+/**
+ * @enum hv_ax_freerun_cfg
+ *
+ * @brief hv_ax_freerun_cfg
+ *
+ * @var hv_ax_freerun_cfg::HV_AX_FREERUN_EN
+ * Please Place Description here.
+ * @var hv_ax_freerun_cfg::HV_AX_FREERUN_DIS
+ * Please Place Description here.
+ * @var hv_ax_freerun_cfg::HV_AX_FREERUN_RST
+ * Please Place Description here.
+ */
+enum hv_ax_freerun_cfg {
+	HV_AX_FREERUN_EN,
+	HV_AX_FREERUN_DIS,
+	HV_AX_FREERUN_RST,
+};
+
+/**
+ * @enum hv_ax_ss_quota_mode_cfg
+ *
+ * @brief hv_ax_ss_quota_mode_cfg
+ *
+ * @var hv_ax_ss_quota_mode_cfg::HV_AX_SS_QUOTA_MODE_GET
+ * Please Place Description here.
+ * @var hv_ax_ss_quota_mode_cfg::HV_AX_SS_QUOTA_MODE_SET
+ * Please Place Description here.
+ */
+enum hv_ax_ss_quota_mode_cfg {
+	HV_AX_SS_QUOTA_MODE_GET,
+	HV_AX_SS_QUOTA_MODE_SET,
+};
+
+/**
+ * @enum hv_ax_ss_wmm_tbl_cfg
+ *
+ * @brief hv_ax_ss_wmm_tbl_cfg
+ *
+ * @var hv_ax_ss_wmm_tbl_cfg::HV_AX_SS_WMM_TBL_SET
+ * Please Place Description here.
+ */
+enum hv_ax_ss_wmm_tbl_cfg {
+	HV_AX_SS_WMM_TBL_SET,
+};
+
+/**
+ * @enum hv_ax_sta_len_cmd
+ *
+ * @brief hv_ax_sta_len_cmd
+ *
+ * @var hv_ax_sta_len_cmd::HV_AX_STA_LEN_INCR
+ * Please Place Description here.
+ * @var hv_ax_sta_len_cmd::HV_AX_STA_LEN_DECR
+ * Please Place Description here.
+ */
+enum hv_ax_sta_len_cmd {
+	HV_AX_STA_LEN_INCR,
+	HV_AX_STA_LEN_DECR,
+};
+
+/**
+ * @enum hv_ax_sta_len_cfg
+ *
+ * @brief hv_ax_sta_len_cfg
+ *
+ * @var hv_ax_sta_len_cfg::HV_AX_STA_LEN_CFG_GET
+ * Please Place Description here.
+ * @var hv_ax_sta_len_cfg::HV_AX_STA_LEN_CFG_SET
+ * Please Place Description here.
+ * @var hv_ax_sta_len_cfg::HV_AX_STA_LEN_CFG_GET_INDIR
+ * Please Place Description here.
+ * @var hv_ax_sta_len_cfg::HV_AX_STA_LEN_CFG_SET_INDIR
+ * Please Place Description here.
+ */
+enum hv_ax_sta_len_cfg {
+	HV_AX_STA_LEN_CFG_GET,
+	HV_AX_STA_LEN_CFG_SET,
+	HV_AX_STA_LEN_CFG_GET_INDIR,
+	HV_AX_STA_LEN_CFG_SET_INDIR,
+};
+
+/**
+ * @enum hv_ax_sta_quota_cfg
+ *
+ * @brief hv_ax_sta_quota_cfg
+ *
+ * @var hv_ax_sta_quota_cfg::HV_AX_STA_QUOTA_CFG_VAL_GET
+ * Please Place Description here.
+ * @var hv_ax_sta_quota_cfg::HV_AX_STA_QUOTA_CFG_VAL_SET
+ * Please Place Description here.
+ * @var hv_ax_sta_quota_cfg::HV_AX_STA_QUOTA_CFG_SETTING_GET
+ * Please Place Description here.
+ * @var hv_ax_sta_quota_cfg::HV_AX_STA_QUOTA_CFG_SETTING_SET
+ * Please Place Description here.
+ */
+enum hv_ax_sta_quota_cfg {
+	HV_AX_STA_QUOTA_CFG_VAL_GET,
+	HV_AX_STA_QUOTA_CFG_VAL_SET,
+	HV_AX_STA_QUOTA_CFG_SETTING_GET,
+	HV_AX_STA_QUOTA_CFG_SETTING_SET,
+};
+
+/**
+ * @enum hv_ax_sta_muru_cfg
+ *
+ * @brief hv_ax_sta_muru_cfg
+ *
+ * @var hv_ax_sta_muru_cfg::HV_AX_STA_MURU_CFG_GET
+ * Please Place Description here.
+ * @var hv_ax_sta_muru_cfg::HV_AX_STA_MURU_CFG_SET
+ * Please Place Description here.
+ */
+enum hv_ax_sta_muru_cfg {
+	HV_AX_STA_MURU_CFG_GET,
+	HV_AX_STA_MURU_CFG_SET,
+};
+
+/**
+ * @enum hv_ax_ss_quota_mode
+ *
+ * @brief hv_ax_ss_quota_mode
+ *
+ * @var hv_ax_ss_quota_mode::HV_AX_SS_QUOTA_MODE_TIME
+ * Please Place Description here.
+ * @var hv_ax_ss_quota_mode::HV_AX_SS_QUOTA_MODE_CNT
+ * Please Place Description here.
+ */
+enum hv_ax_ss_quota_mode {
+	HV_AX_SS_QUOTA_MODE_TIME = 0,
+	HV_AX_SS_QUOTA_MODE_CNT = 1,
+};
+
+/**
+ * @enum hv_ax_ss_link_cfg
+ *
+ * @brief hv_ax_ss_link_cfg
+ *
+ * @var hv_ax_ss_link_cfg::HV_AX_SS_LINK_CFG_GET
+ * Please Place Description here.
+ * @var hv_ax_ss_link_cfg::HV_AX_SS_LINK_CFG_ADD
+ * Please Place Description here.
+ * @var hv_ax_ss_link_cfg::HV_AX_SS_LINK_CFG_DEL
+ * Please Place Description here.
+ * @var hv_ax_ss_link_cfg::HV_AX_SS_LINK_CFG_CLEAN
+ * Please Place Description here.
+ */
+enum hv_ax_ss_link_cfg {
+	HV_AX_SS_LINK_CFG_GET,
+	HV_AX_SS_LINK_CFG_ADD,
+	HV_AX_SS_LINK_CFG_DEL,
+	HV_AX_SS_LINK_CFG_CLEAN,
+};
+
+/**
+ * @enum hv_ax_sta_bmp_cfg
+ *
+ * @brief hv_ax_sta_bmp_cfg
+ *
+ * @var hv_ax_sta_bmp_cfg::HV_AX_STA_BMP_CFG_GET
+ * Please Place Description here.
+ * @var hv_ax_sta_bmp_cfg::HV_AX_STA_BMP_CFG_SET
+ * Please Place Description here.
+ */
+enum hv_ax_sta_bmp_cfg {
+	HV_AX_STA_BMP_CFG_GET,
+	HV_AX_STA_BMP_CFG_SET,
+};
+
+/**
+ * @enum hv_ax_ss_rpt_cfg
+ *
+ * @brief hv_ax_ss_rpt_cfg
+ *
+ * @var hv_ax_ss_rpt_cfg::HV_AX_SS_UL_RPT_CFG_GET
+ * Please Place Description here.
+ * @var hv_ax_ss_rpt_cfg::HV_AX_SS_UL_RPT_CFG_SET
+ * Please Place Description here.
+ * @var hv_ax_ss_rpt_cfg::HV_AX_SS_DL_SU_RPT_CFG_GET
+ * Please Place Description here.
+ * @var hv_ax_ss_rpt_cfg::HV_AX_SS_DL_SU_RPT_CFG_SET
+ * Please Place Description here.
+ * @var hv_ax_ss_rpt_cfg::HV_AX_SS_DL_MU_RPT_CFG_GET
+ * Please Place Description here.
+ * @var hv_ax_ss_rpt_cfg::HV_AX_SS_DL_MU_RPT_CFG_SET
+ * Please Place Description here.
+ * @var hv_ax_ss_rpt_cfg::HV_AX_SS_DL_RU_RPT_CFG_GET
+ * Please Place Description here.
+ * @var hv_ax_ss_rpt_cfg::HV_AX_SS_DL_RU_RPT_CFG_SET
+ * Please Place Description here.
+ */
+enum hv_ax_ss_rpt_cfg {
+	HV_AX_SS_UL_RPT_CFG_GET,
+	HV_AX_SS_UL_RPT_CFG_SET,
+	HV_AX_SS_DL_SU_RPT_CFG_GET,
+	HV_AX_SS_DL_SU_RPT_CFG_SET,
+	HV_AX_SS_DL_MU_RPT_CFG_GET,
+	HV_AX_SS_DL_MU_RPT_CFG_SET,
+	HV_AX_SS_DL_RU_RPT_CFG_GET,
+	HV_AX_SS_DL_RU_RPT_CFG_SET,
+};
+
+/**
+ * @enum hv_ax_ss_rpt_path_cfg
+ *
+ * @brief hv_ax_ss_rpt_path_cfg
+ *
+ * @var hv_ax_ss_rpt_path_cfg::HV_AX_SS_RPT_PATH_CPU
+ * Please Place Description here.
+ * @var hv_ax_ss_rpt_path_cfg::HV_AX_SS_RPT_PATH_HOST
+ * Please Place Description here.
+ */
+enum hv_ax_ss_rpt_path_cfg {
+	HV_AX_SS_RPT_PATH_CPU,
+	HV_AX_SS_RPT_PATH_HOST,
+};
+
+/**
+ * @enum hv_ax_ss_dlru_search_mode
+ *
+ * @brief hv_ax_ss_dlru_search_mode
+ *
+ * @var hv_ax_ss_dlru_search_mode::HV_AX_SS_DLRU_SEARCH_LINK_THEN_AC
+ * Please Place Description here.
+ * @var hv_ax_ss_dlru_search_mode::HV_AX_SS_DLRU_SEARCH_AC
+ * Please Place Description here.
+ * @var hv_ax_ss_dlru_search_mode::HV_AX_SS_DLRU_SEARCH_LINK_THEN_LEN
+ * Please Place Description here.
+ * @var hv_ax_ss_dlru_search_mode::HV_AX_SS_DLRU_SEARCH_LEN
+ * Please Place Description here.
+ */
+enum hv_ax_ss_dlru_search_mode {
+	HV_AX_SS_DLRU_SEARCH_LINK_THEN_AC = 0,
+	HV_AX_SS_DLRU_SEARCH_AC = 1,
+	HV_AX_SS_DLRU_SEARCH_LINK_THEN_LEN = 2,
+	HV_AX_SS_DLRU_SEARCH_LEN = 3,
+};
+
+/**
+ * @enum hv_ax_ss_delay_tx_band
+ *
+ * @brief hv_ax_ss_delay_tx_band
+ *
+ * @var hv_ax_ss_delay_tx_band::HV_AX_SS_DELAY_TX_DIS
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_band::HV_AX_SS_DELAY_TX_B0
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_band::HV_AX_SS_DELAY_TX_B1
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_band::HV_AX_SS_DELAY_TX_B0_B1
+ * Please Place Description here.
+ */
+enum hv_ax_ss_delay_tx_band {
+	HV_AX_SS_DELAY_TX_DIS = 0,
+	HV_AX_SS_DELAY_TX_B0 = 1,
+	HV_AX_SS_DELAY_TX_B1 = 2,
+	HV_AX_SS_DELAY_TX_B0_B1 = 3,
+};
+
+enum hv_ax_pwr_seq_sel {
+	HV_AX_PWR_SEQ_SEL_ON_NIC,
+	HV_AX_PWR_SEQ_SEL_OFF_NIC,
+	HV_AX_PWR_SEQ_SEL_CARD_DIS,
+	HV_AX_PWR_SEQ_SEL_ENTER_LPS,
+	HV_AX_PWR_SEQ_SEL_LEAVE_LPS,
+	HV_AX_PWR_SEQ_SEL_IPS,
+	HV_AX_PWR_SEQ_SEL_ON_AP,
+	HV_AX_PWR_SEQ_SEL_OFF_AP,
+};
+
+/**
+ * @enum mac_ax_plat_module
+ *
+ * @brief mac_ax_plat_module
+ *
+ * @var mac_ax_plat_module::SPIC
+ * Please Place Description here.
+ * @var mac_ax_plat_module::CPU_PLATFORM
+ * Please Place Description here.
+ * @var mac_ax_plat_module::EFUSE_CTRL
+ * Please Place Description here.
+ * @var mac_ax_plat_module::IDDMA
+ * Please Place Description here.
+ * @var mac_ax_plat_module::AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_plat_module::IPSEC
+ * Please Place Description here.
+ * @var mac_ax_plat_module::UART
+ * Please Place Description here.
+ * @var mac_ax_plat_module::HIOE
+ * Please Place Description here.
+ * @var mac_ax_plat_module::WATCHDOG
+ * Please Place Description here.
+ * @var mac_ax_plat_module::SECURITY
+ * Please Place Description here.
+ * @var mac_ax_plat_module::PLAT_MODULE_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_plat_module {
+	SPIC,
+	CPU_PLATFORM,
+	EFUSE_CTRL,
+	IDDMA,
+	AXIDMA,
+	IPSEC,
+	UART,
+	HIOE,
+	WATCHDOG,
+	SECURITY,
+	PLAT_MODULE_MAX
+};
+
+/**
+ * @struct hv_ax_lifetime_mg2_cfg
+ * @brief hv_ax_lifetime_mg2_cfg
+ *
+ * @var hv_ax_lifetime_mg2_cfg::band
+ * Please Place Description here.
+ * @var hv_ax_lifetime_mg2_cfg::en
+ * Please Place Description here.
+ * @var hv_ax_lifetime_mg2_cfg::val
+ * Please Place Description here.
+ */
+struct hv_ax_lifetime_mg2_cfg {
+	u8 band;
+	u8 en;
+	u16 val;
+};
+
+/**
+ * @struct hv_ax_ss_delay_tx_info
+ * @brief hv_ax_ss_delay_tx_info
+ *
+ * @var hv_ax_ss_delay_tx_info::band_sel
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_info::vovi_to_0
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_info::bebk_to_0
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_info::vovi_to_1
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_info::bebk_to_1
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_info::vovi_len_0
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_info::bebk_len_0
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_info::vovi_len_1
+ * Please Place Description here.
+ * @var hv_ax_ss_delay_tx_info::bebk_len_1
+ * Please Place Description here.
+ */
+struct hv_ax_ss_delay_tx_info {
+	enum hv_ax_ss_delay_tx_band band_sel;
+	u8 vovi_to_0;
+	u8 bebk_to_0;
+	u8 vovi_to_1;
+	u8 bebk_to_1;
+	u8 vovi_len_0;
+	u8 bebk_len_0;
+	u8 vovi_len_1;
+	u8 bebk_len_1;
+};
+
+/**
+ * @struct hv_ax_ss_search_info
+ * @brief hv_ax_ss_search_info
+ *
+ * @var hv_ax_ss_search_info::wmm
+ * Please Place Description here.
+ * @var hv_ax_ss_search_info::ac
+ * Please Place Description here.
+ * @var hv_ax_ss_search_info::ul
+ * Please Place Description here.
+ * @var hv_ax_ss_search_info::twt_grp
+ * Please Place Description here.
+ * @var hv_ax_ss_search_info::mode_sel
+ * Please Place Description here.
+ * @var hv_ax_ss_search_info::macid
+ * Please Place Description here.
+ * @var hv_ax_ss_search_info::search_fail
+ * Please Place Description here.
+ */
+struct hv_ax_ss_search_info {
+	u8 wmm;
+	u8 ac;
+	u8 ul;
+	u8 twt_grp;
+	u8 mode_sel;
+	u8 macid;
+	u8 search_fail;
+};
+
+/**
+ * @struct hv_ax_ss_dl_rpt_info
+ * @brief hv_ax_ss_dl_rpt_info
+ *
+ * @var hv_ax_ss_dl_rpt_info::wmm0_max
+ * Please Place Description here.
+ * @var hv_ax_ss_dl_rpt_info::wmm1_max
+ * Please Place Description here.
+ * @var hv_ax_ss_dl_rpt_info::twt_wmm0_max
+ * Please Place Description here.
+ * @var hv_ax_ss_dl_rpt_info::twt_wmm1_max
+ * Please Place Description here.
+ */
+struct hv_ax_ss_dl_rpt_info {
+	u8 wmm0_max;
+	u8 wmm1_max;
+	u8 twt_wmm0_max;
+	u8 twt_wmm1_max;
+};
+
+/**
+ * @struct hv_ax_ss_ul_rpt_info
+ * @brief hv_ax_ss_ul_rpt_info
+ *
+ * @var hv_ax_ss_ul_rpt_info::ul_wmm_sel
+ * Please Place Description here.
+ * @var hv_ax_ss_ul_rpt_info::ul_su_max
+ * Please Place Description here.
+ * @var hv_ax_ss_ul_rpt_info::twt_ul_su_max
+ * Please Place Description here.
+ * @var hv_ax_ss_ul_rpt_info::ul_ru_max
+ * Please Place Description here.
+ */
+struct hv_ax_ss_ul_rpt_info {
+	u8 ul_wmm_sel;
+	u8 ul_su_max;
+	u8 twt_ul_su_max;
+	u8 ul_ru_max;
+};
+
+/**
+ * @struct hv_ax_ss_link_info
+ * @brief hv_ax_ss_link_info
+ *
+ * @var hv_ax_ss_link_info::wmm
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::ac
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::ul
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::link_list
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::link_head
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::link_tail
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::link_len
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::macid0
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::macid1
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::macid2
+ * Please Place Description here.
+ * @var hv_ax_ss_link_info::link_bitmap
+ * Please Place Description here.
+ */
+struct hv_ax_ss_link_info {
+	u8 wmm;
+	u8 ac;
+	u8 ul;
+	u8 link_list[SS_LINK_SIZE];
+	u8 link_head;
+	u8 link_tail;
+	u8 link_len;
+	u8 macid0;
+	u8 macid1;
+	u8 macid2;
+	u8 link_bitmap[SS_LINK_SIZE];
+};
+
+/**
+ * @struct hv_ax_sta_dl_rugrp_ctrl
+ * @brief hv_ax_sta_dl_rugrp_ctrl
+ *
+ * @var hv_ax_sta_dl_rugrp_ctrl::grpid
+ * Please Place Description here.
+ * @var hv_ax_sta_dl_rugrp_ctrl::grp_vld
+ * Please Place Description here.
+ * @var hv_ax_sta_dl_rugrp_ctrl::macid
+ * Please Place Description here.
+ * @var hv_ax_sta_dl_rugrp_ctrl::dis_ac
+ * Please Place Description here.
+ */
+struct hv_ax_sta_dl_rugrp_ctrl {
+	u8 grpid;
+	u8 grp_vld;
+	u8 macid[DL_RUGRP_SIZE];
+	u8 dis_ac[DL_RUGRP_SIZE];
+};
+
+/**
+ * @struct hv_ax_sta_dl_mutbl_ctrl
+ * @brief hv_ax_sta_dl_mutbl_ctrl
+ *
+ * @var hv_ax_sta_dl_mutbl_ctrl::tbl_id
+ * Please Place Description here.
+ * @var hv_ax_sta_dl_mutbl_ctrl::tbl_vld
+ * Please Place Description here.
+ * @var hv_ax_sta_dl_mutbl_ctrl::macid
+ * Please Place Description here.
+ * @var hv_ax_sta_dl_mutbl_ctrl::score
+ * Please Place Description here.
+ */
+struct hv_ax_sta_dl_mutbl_ctrl {
+	u8 tbl_id;
+	u8 tbl_vld;
+	u8 macid;
+	u8 score[DL_MUTBL_SIZE];
+};
+
+/**
+ * @struct hv_ax_ss_quota_mode_ctrl
+ * @brief hv_ax_ss_quota_mode_ctrl
+ *
+ * @var hv_ax_ss_quota_mode_ctrl::wmm
+ * Please Place Description here.
+ * @var hv_ax_ss_quota_mode_ctrl::mode
+ * Please Place Description here.
+ */
+struct hv_ax_ss_quota_mode_ctrl {
+	enum hv_ax_ss_wmm wmm;
+	enum hv_ax_ss_quota_mode mode;
+};
+
+/**
+ * @struct hv_ax_sta_muru_ctrl
+ * @brief hv_ax_sta_muru_ctrl
+ *
+ * @var hv_ax_sta_muru_ctrl::macid
+ * Please Place Description here.
+ * @var hv_ax_sta_muru_ctrl::ul_tbl
+ * Please Place Description here.
+ * @var hv_ax_sta_muru_ctrl::dl_muru_dis
+ * Please Place Description here.
+ */
+struct hv_ax_sta_muru_ctrl {
+	u8 macid;
+	u32 ul_tbl;
+	u32 dl_muru_dis;
+};
+
+/**
+ * @struct hv_ax_sta_bmp_ctrl
+ * @brief hv_ax_sta_bmp_ctrl
+ *
+ * @var hv_ax_sta_bmp_ctrl::macid
+ * Please Place Description here.
+ * @var hv_ax_sta_bmp_ctrl::bmp
+ * Please Place Description here.
+ * @var hv_ax_sta_bmp_ctrl::mask
+ * Please Place Description here.
+ */
+struct hv_ax_sta_bmp_ctrl {
+	u8 macid;
+	u32 bmp;
+	u32 mask;
+};
+
+/**
+ * @struct hv_ax_sta_quota
+ * @brief hv_ax_sta_quota
+ *
+ * @var hv_ax_sta_quota::macid
+ * Please Place Description here.
+ * @var hv_ax_sta_quota::vo_quota
+ * Please Place Description here.
+ * @var hv_ax_sta_quota::vi_quota
+ * Please Place Description here.
+ * @var hv_ax_sta_quota::be_quota
+ * Please Place Description here.
+ * @var hv_ax_sta_quota::bk_quota
+ * Please Place Description here.
+ * @var hv_ax_sta_quota::ul_quota
+ * Please Place Description here.
+ */
+struct hv_ax_sta_quota {
+	u8 macid;
+	u32 vo_quota;
+	u32 vi_quota;
+	u32 be_quota;
+	u32 bk_quota;
+	u32 ul_quota;
+};
+
+/**
+ * @struct hv_ax_sta_len_ctrl
+ * @brief hv_ax_sta_len_ctrl
+ *
+ * @var hv_ax_sta_len_ctrl::macid
+ * Please Place Description here.
+ * @var hv_ax_sta_len_ctrl::len
+ * Please Place Description here.
+ * @var hv_ax_sta_len_ctrl::ac
+ * Please Place Description here.
+ * @var hv_ax_sta_len_ctrl::cmd
+ * Please Place Description here.
+ */
+struct hv_ax_sta_len_ctrl {
+	u8 macid;
+	u32 len;
+	enum mac_ax_cmac_ac_sel ac;
+	enum hv_ax_sta_len_cmd cmd;
+};
+
+/**
+ * @struct hv_ax_sta_len
+ * @brief hv_ax_sta_len
+ *
+ * @var hv_ax_sta_len::macid
+ * Please Place Description here.
+ * @var hv_ax_sta_len::vo_len
+ * Please Place Description here.
+ * @var hv_ax_sta_len::vi_len
+ * Please Place Description here.
+ * @var hv_ax_sta_len::be_len
+ * Please Place Description here.
+ * @var hv_ax_sta_len::bk_len
+ * Please Place Description here.
+ * @var hv_ax_sta_len::bsr_len
+ * Please Place Description here.
+ * @var hv_ax_sta_len::bsr_ac_type
+ * Please Place Description here.
+ */
+struct hv_ax_sta_len {
+	u8 macid;
+	u32 vo_len;
+	u32 vi_len;
+	u32 be_len;
+	u32 bk_len;
+	u32 bsr_len;
+	u8 bsr_ac_type;
+};
+
+/**
+ * @struct hv_aggregator_t
+ * @brief hv_aggregator_t
+ *
+ * @var hv_aggregator_t::pkt
+ * Please Place Description here.
+ * @var hv_aggregator_t::len
+ * Please Place Description here.
+ * @var hv_aggregator_t::agg_num
+ * Please Place Description here.
+ */
+struct hv_aggregator_t {
+	u8 *pkt;
+	u32 len;
+	u32 agg_num;
+};
+
+/**
+ * @struct hv_dbg_port
+ * @brief hv_dbg_port
+ *
+ * @var hv_dbg_port::info
+ * Please Place Description here.
+ * @var hv_dbg_port::len
+ * Please Place Description here.
+ * @var hv_dbg_port::read_addr
+ * Please Place Description here.
+ * @var hv_dbg_port::sel_addr
+ * Please Place Description here.
+ * @var hv_dbg_port::dbg_sel
+ * Please Place Description here.
+ */
+struct hv_dbg_port {
+	struct hv_dbg_port_info *info;
+	u32 len;
+	u32 read_addr;
+	u32 sel_addr;
+	u32 dbg_sel;
+};
+
+/**
+ * @struct hv_dbg_port_info
+ * @brief hv_dbg_port_info
+ *
+ * @var hv_dbg_port_info::addr
+ * Please Place Description here.
+ * @var hv_dbg_port_info::val
+ * Please Place Description here.
+ */
+struct hv_dbg_port_info {
+	u32 addr;
+	u32 val;
+};
+
+/**
+ * @struct mac_ax_mac_test
+ * @brief mac_ax_mac_test
+ *
+ * @var mac_ax_mac_test::dword0
+ * Please Place Description here.
+ * @var mac_ax_mac_test::dword1
+ * Please Place Description here.
+ */
+struct mac_ax_mac_test {
+	u32 dword0;
+	u32 dword1;
+};
+
+/**
+ * @struct mac_ax_plat_auto_test
+ * @brief mac_ax_plat_auto_test
+ *
+ * @var mac_ax_plat_auto_test::dword0
+ * Please Place Description here.
+ * @var mac_ax_plat_auto_test::dword1
+ * Please Place Description here.
+ * @var mac_ax_plat_auto_test::dword2
+ * Please Place Description here.
+ * @var mac_ax_plat_auto_test::dword3
+ * Please Place Description here.
+ * @var mac_ax_plat_auto_test::dword4
+ * Please Place Description here.
+ * @var mac_ax_plat_auto_test::dword5
+ * Please Place Description here.
+ */
+struct mac_ax_plat_auto_test {
+	u32 dword0;
+	u32 dword1;
+	u32 dword2;
+	u32 dword3;
+	u32 dword4;
+	u32 dword5;
+};
+
+/**
+ * @struct hv_ctrl_frame_cnt
+ * @brief hv_ctrl_frame_cnt
+ *
+ * @var hv_ctrl_frame_cnt::band
+ * Please Place Description here.
+ * @var hv_ctrl_frame_cnt::op
+ * Please Place Description here.
+ * @var hv_ctrl_frame_cnt::stype
+ * Please Place Description here.
+ * @var hv_ctrl_frame_cnt::idx
+ * Please Place Description here.
+ * @var hv_ctrl_frame_cnt::rval
+ * Please Place Description here.
+ * @var hv_ctrl_frame_cnt::tval
+ * Please Place Description here.
+ */
+struct hv_ctrl_frame_cnt {
+#define MAC_HV_CTRL_CNT_R 0
+#define MAC_HV_CTRL_CNT_W 1
+#define MAC_HV_CTRL_CNT_RST 2
+#define MAC_HV_CTRL_CNT_RST_ALL 3
+	u8 band;
+	u8 op;
+	u8 stype;
+#define MAC_HV_CTRL_CNT_NUM 16
+	u8 idx;
+	u16 rval;
+	u16 tval;
+};
+
+/**
+ * @struct hv_rx_cnt
+ * @brief hv_rx_cnt
+ *
+ * @var hv_rx_cnt::op
+ * Please Place Description here.
+ * @var hv_rx_cnt::idx
+ * Please Place Description here.
+ * @var hv_rx_cnt::band
+ * Please Place Description here.
+ * @var hv_rx_cnt::type
+ * Please Place Description here.
+ * @var hv_rx_cnt::val
+ * Please Place Description here.
+ * @var hv_rx_cnt::subtype
+ * Please Place Description here.
+ * @var hv_rx_cnt::bssid
+ * Please Place Description here.
+ * @var hv_rx_cnt::rate
+ * Please Place Description here.
+ * @var hv_rx_cnt::gi_ltf
+ * Please Place Description here.
+ * @var hv_rx_cnt::ru
+ * Please Place Description here.
+ * @var hv_rx_cnt::msk
+ * Please Place Description here.
+ */
+struct hv_rx_cnt {
+#define MAC_HV_RX_CNT_R 0
+#define MAC_HV_RX_CNT_W 1
+#define MAC_HV_RX_CNT_RST 2
+	u8 op;
+#define MAC_HV_RX_CNT_NUM 48
+	u8 idx;
+	u8 band;
+	u8 type;
+	u16 val;
+	u8 subtype;
+	u8 bssid;
+	u16 rate;
+	u8 gi_ltf;
+	u8 ru;
+#define MAC_HV_RX_CNT_MSK_FC BIT(0)
+#define MAC_HV_RX_CNT_MSK_BSSID BIT(1)
+#define MAC_HV_RX_CNT_MSK_RATE BIT(2)
+#define MAC_HV_RX_CNT_MSK_RU BIT(3)
+	u8 msk;
+};
+
+/**
+ * @struct hv_txpkt_info
+ * @brief hv_txpkt_info
+ * hv_txpkt_info is used for non-normal flow WD fields.
+ * Especially for verification WD fields
+ *
+ */
+struct hv_txpkt_info {
+	u8 null_0;
+	u8 null_1;
+	u8 tri_frame;
+	u8 ht_data_snd;
+	u8 chk_en;
+	u16 ndpa_dur;
+};
+
+/**
+ * @struct hv_ax_ops
+ * @brief hv_ax_ops
+ *
+ * @var hv_ax_ops::tx_post_desc
+ * Please Place Description here.
+ * @var hv_ax_ops::get_ppdu
+ * Please Place Description here.
+ * @var hv_ax_ops::chk_ps_dfs
+ * Please Place Description here.
+ * @var hv_ax_ops::chk_ps_ppdu
+ * Please Place Description here.
+ * @var hv_ax_ops::chk_ps_ch_info
+ * Please Place Description here.
+ * @var hv_ax_ops::phy_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::sta_bmp_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::sta_len_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::sta_dl_rugrp_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::sta_muru_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::sta_quota_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::sta_link_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_dl_rpt_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_ul_rpt_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_query_search
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_rpt_path_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_set_bsr_thold
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_dlru_search_mode
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_set_delay_tx
+ * Please Place Description here.
+ * @var hv_ax_ops::sta_dl_mutbl_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_dlmu_search_mode
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_quota_mode
+ * Please Place Description here.
+ * @var hv_ax_ops::get_dbg_port_info
+ * Please Place Description here.
+ * @var hv_ax_ops::get_dle_dfi_info
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_wmm_tbl_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_wmm_sta_move
+ * Please Place Description here.
+ * @var hv_ax_ops::ss_set_wmm_bmp
+ * Please Place Description here.
+ * @var hv_ax_ops::cfg_btc_dbg_port
+ * Please Place Description here.
+ * @var hv_ax_ops::en_btc_rtk_mode
+ * Please Place Description here.
+ * @var hv_ax_ops::set_ctrl_frame_cnt
+ * Please Place Description here.
+ * @var hv_ax_ops::set_rx_cnt
+ * Please Place Description here.
+ * @var hv_ax_ops::set_freerun_cfg
+ * Please Place Description here.
+ * @var hv_ax_ops::get_freerun_info
+ * Please Place Description here.
+ * @var hv_ax_ops::set_lifetime_mg2
+ * Please Place Description here.
+ * @var hv_ax_ops::get_lifetime_mg2
+ * Please Place Description here.
+ * @var hv_ax_ops::ptn_h2c_common
+ * Please Place Description here.
+ * @var hv_ax_ops::get_mac_err_isr
+ * Please Place Description here.
+ * @var hv_ax_ops::get_gpio_status
+ * Please Place Description here.
+ * @var hv_ax_ops::get_gpio_val
+ * Please Place Description here.
+ */
+struct hv_ax_ops {
+	u32 (*tx_post_desc)(struct mac_ax_adapter *adapter,
+			    struct hv_aggregator_t *agg);
+	u32 (*get_ppdu)(struct mac_ax_adapter *adapter, enum mac_ax_band band);
+	u32 (*chk_ps_dfs)(struct mac_ax_adapter *adapter, u8 *data, u32 len);
+	u32 (*chk_ps_ppdu)(struct mac_ax_adapter *adapter, u8 *data, u32 len);
+	u32 (*chk_ps_ch_info)(struct mac_ax_adapter *adapter, u8 *buf, u32 len);
+	u32 (*phy_cfg)(struct mac_ax_adapter *adapter);
+	u32 (*sta_bmp_cfg)(struct mac_ax_adapter *adapter,
+			   struct hv_ax_sta_bmp_ctrl *ctrl,
+			   enum hv_ax_sta_bmp_cfg cfg);
+	u32 (*sta_len_cfg)(struct mac_ax_adapter *adapter,
+			   struct hv_ax_sta_len *len,
+			   enum hv_ax_sta_len_cfg cfg);
+	u32 (*sta_dl_rugrp_cfg)(struct mac_ax_adapter *adapter,
+				struct hv_ax_sta_dl_rugrp_ctrl *rugrp,
+				enum hv_ax_sta_muru_cfg cfg);
+	u32 (*sta_muru_cfg)(struct mac_ax_adapter *adapter,
+			    struct hv_ax_sta_muru_ctrl *muru,
+			    enum hv_ax_sta_muru_cfg cfg);
+	u32 (*sta_quota_cfg)(struct mac_ax_adapter *adapter,
+			     struct hv_ax_sta_quota *quota,
+			     enum hv_ax_sta_quota_cfg cfg);
+	u32 (*sta_link_cfg)(struct mac_ax_adapter *adapter,
+			    struct hv_ax_ss_link_info *link,
+			    enum hv_ax_ss_link_cfg cfg);
+	void (*ss_dl_rpt_cfg)(struct mac_ax_adapter *adapter,
+			      struct hv_ax_ss_dl_rpt_info *info,
+			      enum hv_ax_ss_rpt_cfg cfg);
+	void (*ss_ul_rpt_cfg)(struct mac_ax_adapter *adapter,
+			      struct hv_ax_ss_ul_rpt_info *info,
+			      enum hv_ax_ss_rpt_cfg cfg);
+	u32 (*ss_query_search)(struct mac_ax_adapter *adapter,
+			       struct hv_ax_ss_search_info *info);
+	void (*ss_rpt_path_cfg)(struct mac_ax_adapter *adapter,
+				enum hv_ax_ss_rpt_path_cfg cfg);
+	void (*ss_set_bsr_thold)(struct mac_ax_adapter *adapter, u16 thold_0,
+				 u16 thold_1);
+	void (*ss_dlru_search_mode)(struct mac_ax_adapter *adapter,
+				    enum hv_ax_ss_dlru_search_mode mode);
+	void (*ss_set_delay_tx)(struct mac_ax_adapter *adapter,
+				struct hv_ax_ss_delay_tx_info *info);
+	u32 (*sta_dl_mutbl_cfg)(struct mac_ax_adapter *adapter,
+				struct hv_ax_sta_dl_mutbl_ctrl *mutbl,
+				enum hv_ax_sta_muru_cfg cfg);
+	void (*ss_dlmu_search_mode)(struct mac_ax_adapter *adapter, u8 mode,
+				    u8 score_thr);
+	u32 (*ss_quota_mode)(struct mac_ax_adapter *adapter,
+			     struct hv_ax_ss_quota_mode_ctrl *ctrl,
+			     enum hv_ax_ss_quota_mode_cfg cfg);
+	u32 (*get_dbg_port_info)(struct mac_ax_adapter *adapter,
+				 struct hv_dbg_port *dbg);
+	u32 (*get_dle_dfi_info)(struct mac_ax_adapter *adapter,
+				struct hv_dbg_port *dbg);
+	void (*ss_wmm_tbl_cfg)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_ss_wmm_tbl_ctrl *ctrl,
+			       enum hv_ax_ss_wmm_tbl_cfg cfg);
+	u32 (*ss_wmm_sta_move)(struct mac_ax_adapter *adapter,
+			       enum hv_ax_ss_wmm src_wmm,
+			       enum mac_ax_ss_wmm_tbl dst_link);
+	u32 (*ss_set_wmm_bmp)(struct mac_ax_adapter *adapter, u8 wmm, u8 macid);
+	u32 (*cfg_btc_dbg_port)(struct mac_ax_adapter *adapter);
+	u32 (*en_btc_rtk_mode)(struct mac_ax_adapter *adapter);
+	u32 (*set_ctrl_frame_cnt)(struct mac_ax_adapter *adapter,
+				  struct hv_ctrl_frame_cnt *ctrl);
+	u32 (*set_rx_cnt)(struct mac_ax_adapter *adapter,
+			  struct hv_rx_cnt *cnt);
+	u32 (*set_freerun_cfg)(struct mac_ax_adapter *adapter,
+			       enum hv_ax_freerun_cfg cfg);
+	u32 (*get_freerun_info)(struct mac_ax_adapter *adapter, u32 *cnt_low,
+				u32 *cnt_high);
+	u32 (*set_lifetime_mg2)(struct mac_ax_adapter *adapter,
+				struct hv_ax_lifetime_mg2_cfg *cfg);
+	u32 (*get_lifetime_mg2)(struct mac_ax_adapter *adapter,
+				struct hv_ax_lifetime_mg2_cfg *cfg);
+	u32 (*ptn_h2c_common)(struct mac_ax_adapter *adapter,
+			      struct rtw_g6_h2c_hdr *hdr,
+			      u32 *pvalue);
+	u32 (*get_mac_err_isr)(struct mac_ax_adapter *adapter);
+	u32 (*get_gpio_status)(struct mac_ax_adapter *adapter,
+			       enum rtw_mac_gfunc *func, u8 gpio);
+	u32 (*get_gpio_val)(struct mac_ax_adapter *adapter, u8 gpio, u8 *val);
+	u32 (*get_rxd_drv_info_unit)(struct mac_ax_adapter *adapter);
+	u32 (*get_ampdu_cfg)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_ampdu_cfg *cfg);
+	u32 (*get_edca_param)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_edca_param *param);
+	u32 (*get_muedca_param)(struct mac_ax_adapter *adapter,
+				struct mac_ax_muedca_param *param);
+	u32 (*get_muedca_timer)(struct mac_ax_adapter *adapter,
+				struct mac_ax_muedca_timer *timer);
+	u32 (*get_muedca_ctrl)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_muedca_cfg *cfg);
+	u32 (*get_ch_stat_cnt)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_ch_stat_cnt *cnt);
+	u32 (*get_lifetime_cfg)(struct mac_ax_adapter *adapter,
+				struct mac_ax_lifetime_cfg *cfg);
+	u32 (*get_hw_edcca_param)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_edcca_param *param);
+	u32 (*set_ofld_cfg)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_ofld_cfg *param);
+	u32 (*get_macid_pause)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_macid_pause_cfg *cfg);
+	u32 (*get_hw_sch_tx_en)(struct mac_ax_adapter *adapter,
+				struct mac_ax_sch_tx_en_cfg *cfg);
+	u32 (*set_hw_muedca_timer)(struct mac_ax_adapter *adapter,
+				   struct mac_ax_muedca_timer *timer);
+	u32 (*set_hw_ch_busy_cnt)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_ch_busy_cnt_cfg *cfg);
+	u32 (*run_pwr_seq)(struct mac_ax_adapter *adapter,
+			   enum hv_ax_pwr_seq_sel sel);
+	u32 (*read_lte)(struct mac_ax_adapter *adapter,
+			const u32 offset, u32 *val);
+	u32 (*write_lte)(struct mac_ax_adapter *adapter,
+			 const u32 offset, u32 val);
+	u32 (*c2h_log_test)(struct mac_ax_adapter *adapter, u32 len);
+};
+
+#endif
+
+/**
+ * @brief mac_plat_auto_test
+ *
+ * @param *adapter
+ * @param *info
+ * @param test_module
+ * @return Please Place Description here.
+ * @retval u32
+ */
+u32 mac_plat_auto_test(struct mac_ax_adapter *adapter,
+		       struct mac_ax_plat_auto_test *info,
+		       enum mac_ax_plat_module test_module);
+
+/**
+ * @brief mac_long_run_test
+ *
+ * @param *adapter
+ * @param *info
+ * @return Please Place Description here.
+ * @retval u32
+ */
+u32 mac_long_run_test(struct mac_ax_adapter *adapter,
+		      struct mac_ax_mac_test *info);
+
+/**
+ * @brief mac_flash_burn_test
+ *
+ * @param *adapter
+ * @param *fw
+ * @param len
+ * @return Please Place Description here.
+ * @retval u32
+ */
+u32 mac_flash_burn_test(struct mac_ax_adapter *adapter,
+			u8 *fw, u32 len);
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac.mk b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac.mk
new file mode 100644
index 000000000000..bc5f1dd7ff4f
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac.mk
@@ -0,0 +1,343 @@
+# All needed files would be added to _HAL_INTFS_FILES, and it would include
+# hal/hal_halmac.c and all related files in directory hal/halmac/.
+# Before include this makefile, be sure interface (CONFIG_*_HCI) and IC
+# (CONFIG_RTL*) setting are all ready!
+
+HAL = hal_g6
+
+ifeq ($(CONFIG_PHL_ARCH), y)
+phl_path := phl/hal_g6
+phl_path_d1 := $(src)/phl/$(HAL)
+else
+phl_path := hal_g6
+phl_path_d1 := $(src)/$(HAL)
+endif
+
+# Base directory
+path_hm := $(phl_path)/mac
+# Level 1 directory
+path_hm_d1 := $(path_hm)/mac_ax
+path_fw_d1 := $(path_hm)/fw_ax
+
+ifeq ($(CONFIG_PCI_HCI), y)
+pci := y
+endif
+ifeq ($(CONFIG_SDIO_HCI), y)
+sdio := y
+endif
+ifeq ($(CONFIG_USB_HCI), y)
+usb := y
+endif
+
+halmac-y +=		$(path_hm)/mac_ax.o
+
+# Modify level 1 directory if needed
+#			$(path_hm_d1)/fwdl.o
+
+halmac-y +=		$(path_hm_d1)/addr_cam.o \
+			$(path_hm_d1)/beacon.o \
+			$(path_hm_d1)/cmac_tx.o \
+			$(path_hm_d1)/coex.o \
+			$(path_hm_d1)/cpuio.o \
+			$(path_hm_d1)/dbcc.o \
+			$(path_hm_d1)/dbgpkg.o \
+			$(path_hm_d1)/dbgport_hw.o \
+			$(path_hm_d1)/dbg_cmd.o \
+			$(path_hm_d1)/dle.o \
+			$(path_hm_d1)/efuse.o \
+			$(path_hm_d1)/fwcmd.o \
+			$(path_hm_d1)/fwdl.o \
+			$(path_hm_d1)/fwofld.o \
+			$(path_hm_d1)/gpio.o \
+			$(path_hm_d1)/hci_fc.o \
+			$(path_hm_d1)/hdr_conv.o \
+			$(path_hm_d1)/hw_seq.o \
+			$(path_hm_d1)/h2c_agg.o \
+			$(path_hm_d1)/hw.o \
+			$(path_hm_d1)/hwamsdu.o \
+			$(path_hm_d1)/init.o \
+			$(path_hm_d1)/la_mode.o \
+			$(path_hm_d1)/mcc.o \
+			$(path_hm_d1)/mport.o \
+			$(path_hm_d1)/phy_rpt.o \
+			$(path_hm_d1)/power_saving.o \
+			$(path_hm_d1)/pwr.o \
+			$(path_hm_d1)/p2p.o \
+			$(path_hm_d1)/role.o \
+			$(path_hm_d1)/rx_filter.o \
+			$(path_hm_d1)/rx_forwarding.o \
+			$(path_hm_d1)/ser.o \
+			$(path_hm_d1)/security_cam.o \
+			$(path_hm_d1)/sounding.o \
+			$(path_hm_d1)/status.o \
+			$(path_hm_d1)/sta_sch.o \
+			$(path_hm_d1)/tblupd.o \
+			$(path_hm_d1)/tcpip_checksum_offload.o \
+			$(path_hm_d1)/trx_desc.o \
+			$(path_hm_d1)/trxcfg.o \
+			$(path_hm_d1)/twt.o \
+			$(path_hm_d1)/wowlan.o \
+			$(path_hm_d1)/flash.o \
+			$(path_hm_d1)/spatial_reuse.o \
+			$(path_hm_d1)/pwr_seq_func.o \
+			$(path_hm_d1)/phy_misc.o \
+			$(path_hm_d1)/mac_priv.o \
+			$(path_hm_d1)/secure_boot.o \
+			$(path_hm_d1)/eco_patch_check.o \
+			$(path_hm_d1)/common.o \
+			$(path_hm_d1)/nan.o \
+			$(path_hm_d1)/otpkeysinfo.o \
+
+halmac-$(pci) += 	$(path_hm_d1)/_pcie.o
+halmac-$(usb) += 	$(path_hm_d1)/_usb.o
+halmac-$(sdio) +=	$(path_hm_d1)/_sdio.o
+
+ifeq ($(CONFIG_RTL8852A), y)
+mac_ic := 8852a
+# Level 2 directory
+path_hm2 := $(path_hm_d1)/mac_$(mac_ic)
+
+halmac-y	+=	$(path_hm2)/cmac_tx_$(mac_ic).o \
+				$(path_hm2)/fwcmd_$(mac_ic).o \
+				$(path_hm2)/gpio_$(mac_ic).o \
+				$(path_hm2)/init_$(mac_ic).o \
+				$(path_hm2)/mac_priv_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_$(mac_ic).o \
+				$(path_hm2)/rrsr_$(mac_ic).o \
+				$(path_hm2)/trx_desc_$(mac_ic).o \
+				$(path_hm2)/tblupd_$(mac_ic).o \
+				$(path_hm2)/phy_rpt_$(mac_ic).o \
+				$(path_hm2)/coex_$(mac_ic).o \
+				$(path_hm2)/dbgpkg_$(mac_ic).o \
+				$(path_hm2)/efuse_$(mac_ic).o \
+				$(path_hm2)/hwamsdu_$(mac_ic).o \
+				$(path_hm2)/hdr_conv_rx_$(mac_ic).o \
+				$(path_hm2)/hci_fc_$(mac_ic).o \
+				$(path_hm2)/dle_$(mac_ic).o \
+
+halmac-$(usb) += 	$(path_hm2)/_usb_$(mac_ic).o
+halmac-$(pci) += 	$(path_hm2)/_pcie_$(mac_ic).o
+halmac-$(sdio) += 	$(path_hm2)/_sdio_$(mac_ic).o
+# fw files
+path_fw := $(path_fw_d1)/rtl$(mac_ic)
+
+halmac-y	+=	$(path_fw)/hal$(mac_ic)_fw.o \
+				$(path_fw)/hal$(mac_ic)_fw_log.o
+endif
+
+# 8852B/8852BP Support
+ifneq ($(filter y,$(CONFIG_RTL8852B) $(CONFIG_RTL8852BP)),)
+mac_ic := 8852b
+# Level 2 directory
+path_hm2 := $(path_hm_d1)/mac_$(mac_ic)
+
+halmac-y	+=	$(path_hm2)/cmac_tx_$(mac_ic).o \
+				$(path_hm2)/fwcmd_$(mac_ic).o \
+				$(path_hm2)/gpio_$(mac_ic).o \
+				$(path_hm2)/init_$(mac_ic).o \
+				$(path_hm2)/mac_priv_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_func_$(mac_ic).o \
+				$(path_hm2)/trx_desc_$(mac_ic).o \
+				$(path_hm2)/tblupd_$(mac_ic).o \
+				$(path_hm2)/rrsr_$(mac_ic).o \
+				$(path_hm2)/coex_$(mac_ic).o \
+				$(path_hm2)/phy_rpt_$(mac_ic).o \
+				$(path_hm2)/dbgpkg_$(mac_ic).o \
+				$(path_hm2)/efuse_$(mac_ic).o \
+				$(path_hm2)/hwamsdu_$(mac_ic).o \
+				$(path_hm2)/hdr_conv_rx_$(mac_ic).o \
+				$(path_hm2)/hci_fc_$(mac_ic).o \
+				$(path_hm2)/dle_$(mac_ic).o \
+
+halmac-$(usb) += 	$(path_hm2)/_usb_$(mac_ic).o
+halmac-$(pci) += 	$(path_hm2)/_pcie_$(mac_ic).o
+halmac-$(sdio) += 	$(path_hm2)/_sdio_$(mac_ic).o
+# fw files
+path_fw := $(path_fw_d1)/rtl$(mac_ic)
+
+halmac-y	+=	$(path_fw)/hal$(mac_ic)_fw.o \
+				$(path_fw)/hal$(mac_ic)_fw_log.o
+endif
+
+ifneq ($(filter y,$(CONFIG_RTL8852C) $(CONFIG_RTL8832BRH)),)
+mac_ic := 8852c
+# Level 2 directory
+path_hm2 := $(path_hm_d1)/mac_$(mac_ic)
+
+halmac-y	+=	$(path_hm2)/cmac_tx_$(mac_ic).o \
+				$(path_hm2)/fwcmd_$(mac_ic).o \
+				$(path_hm2)/gpio_$(mac_ic).o \
+				$(path_hm2)/init_$(mac_ic).o \
+				$(path_hm2)/mac_priv_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_func_$(mac_ic).o \
+				$(path_hm2)/rrsr_$(mac_ic).o \
+				$(path_hm2)/ser_$(mac_ic).o \
+				$(path_hm2)/security_cam_$(mac_ic).o \
+				$(path_hm2)/trx_desc_$(mac_ic).o \
+				$(path_hm2)/tblupd_$(mac_ic).o \
+				$(path_hm2)/coex_$(mac_ic).o \
+				$(path_hm2)/phy_rpt_$(mac_ic).o \
+				$(path_hm2)/dbgpkg_$(mac_ic).o \
+				$(path_hm2)/efuse_$(mac_ic).o \
+				$(path_hm2)/hwamsdu_$(mac_ic).o \
+				$(path_hm2)/hdr_conv_rx_$(mac_ic).o \
+				$(path_hm2)/hci_fc_$(mac_ic).o \
+				$(path_hm2)/dle_$(mac_ic).o \
+
+halmac-$(usb) += 	$(path_hm2)/_usb_$(mac_ic).o
+halmac-$(pci) += 	$(path_hm2)/_pcie_$(mac_ic).o
+halmac-$(sdio) += 	$(path_hm2)/_sdio_$(mac_ic).o
+# fw files
+path_fw := $(path_fw_d1)/rtl$(mac_ic)
+
+halmac-y	+=	$(path_fw)/hal$(mac_ic)_fw.o \
+				$(path_fw)/hal$(mac_ic)_fw_log.o
+endif
+
+# 8832BR/8192XB Support
+ifneq ($(filter y,$(CONFIG_RTL8832BR) $(CONFIG_RTL8192XB)),)
+mac_ic_92xb := 8192xb
+# Level 2 directory
+path_hm2_92xb := $(path_hm_d1)/mac_$(mac_ic_92xb)
+
+halmac-y	+=	$(path_hm2_92xb)/pwr_seq_func_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/trx_desc_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/security_cam_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/ser_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/tblupd_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/gpio_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/init_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/pwr_seq_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/rrsr_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/mac_priv_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/cmac_tx_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/fwcmd_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/coex_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/phy_rpt_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/dbgpkg_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/efuse_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/hwamsdu_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/hdr_conv_rx_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/hci_fc_$(mac_ic_92xb).o \
+			$(path_hm2_92xb)/dle_$(mac_ic_92xb).o \
+
+halmac-$(usb) += 	$(path_hm2_92xb)/_usb_$(mac_ic_92xb).o
+halmac-$(pci) += 	$(path_hm2_92xb)/_pcie_$(mac_ic_92xb).o
+halmac-$(sdio) += 	$(path_hm2_92xb)/_sdio_$(mac_ic_92xb).o
+# fw files
+path_fw_92xb := $(path_fw_d1)/rtl$(mac_ic_92xb)
+
+halmac-y	+=	$(path_fw_92xb)/hal$(mac_ic_92xb)_fw.o \
+				$(path_fw_92xb)/hal$(mac_ic_92xb)_fw_log.o
+endif
+
+_HAL_MAC_FILES +=	$(halmac-y)
+
+# 8851b Support
+ifeq ($(CONFIG_RTL8851B), y)
+mac_ic := 8851b
+# Level 2 directory
+path_hm2 := $(path_hm_d1)/mac_$(mac_ic)
+
+halmac-y	+=	$(path_hm2)/cmac_tx_$(mac_ic).o \
+				$(path_hm2)/fwcmd_$(mac_ic).o \
+				$(path_hm2)/gpio_$(mac_ic).o \
+				$(path_hm2)/init_$(mac_ic).o \
+				$(path_hm2)/mac_priv_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_func_$(mac_ic).o \
+				$(path_hm2)/trx_desc_$(mac_ic).o \
+				$(path_hm2)/tblupd_$(mac_ic).o \
+				$(path_hm2)/rrsr_$(mac_ic).o \
+				$(path_hm2)/coex_$(mac_ic).o \
+				$(path_hm2)/phy_rpt_$(mac_ic).o \
+				$(path_hm2)/dbgpkg_$(mac_ic).o \
+				$(path_hm2)/efuse_$(mac_ic).o \
+				$(path_hm2)/hwamsdu_$(mac_ic).o \
+				$(path_hm2)/hdr_conv_rx_$(mac_ic).o \
+				$(path_hm2)/hci_fc_$(mac_ic).o \
+				$(path_hm2)/dle_$(mac_ic).o \
+
+halmac-$(usb) += 	$(path_hm2)/_usb_$(mac_ic).o
+halmac-$(pci) += 	$(path_hm2)/_pcie_$(mac_ic).o
+halmac-$(sdio) += 	$(path_hm2)/_sdio_$(mac_ic).o
+# fw files
+path_fw := $(path_fw_d1)/rtl$(mac_ic)
+
+halmac-y	+=	$(path_fw)/hal$(mac_ic)_fw.o \
+				$(path_fw)/hal$(mac_ic)_fw_log.o
+endif
+
+ifeq ($(CONFIG_RTL8851E), y)
+mac_ic := 8851e
+# Level 2 directory
+path_hm2 := $(path_hm_d1)/mac_$(mac_ic)
+
+halmac-y	+=	$(path_hm2)/cmac_tx_$(mac_ic).o \
+				$(path_hm2)/fwcmd_$(mac_ic).o \
+				$(path_hm2)/gpio_$(mac_ic).o \
+				$(path_hm2)/init_$(mac_ic).o \
+				$(path_hm2)/mac_priv_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_func_$(mac_ic).o \
+				$(path_hm2)/rrsr_$(mac_ic).o \
+				$(path_hm2)/ser_$(mac_ic).o \
+				$(path_hm2)/security_cam_$(mac_ic).o \
+				$(path_hm2)/trx_desc_$(mac_ic).o \
+				$(path_hm2)/tblupd_$(mac_ic).o \
+				$(path_hm2)/coex_$(mac_ic).o \
+				$(path_hm2)/phy_rpt_$(mac_ic).o \
+				$(path_hm2)/dbgpkg_$(mac_ic).o \
+				$(path_hm2)/efuse_$(mac_ic).o \
+				$(path_hm2)/hwamsdu_$(mac_ic).o \
+				$(path_hm2)/hdr_conv_rx_$(mac_ic).o \
+				$(path_hm2)/hci_fc_$(mac_ic).o \
+				$(path_hm2)/dle_$(mac_ic).o \
+
+halmac-$(usb) += 	$(path_hm2)/_usb_$(mac_ic).o
+halmac-$(pci) += 	$(path_hm2)/_pcie_$(mac_ic).o
+halmac-$(sdio) += 	$(path_hm2)/_sdio_$(mac_ic).o
+# fw files
+path_fw := $(path_fw_d1)/rtl$(mac_ic)
+
+halmac-y	+=	$(path_fw)/hal$(mac_ic)_fw.o \
+				$(path_fw)/hal$(mac_ic)_fw_log.o
+endif
+
+ifeq ($(CONFIG_RTL8852D), y)
+mac_ic := 8852d
+# Level 2 directory
+path_hm2 := $(path_hm_d1)/mac_$(mac_ic)
+
+halmac-y	+=	$(path_hm2)/cmac_tx_$(mac_ic).o \
+				$(path_hm2)/fwcmd_$(mac_ic).o \
+				$(path_hm2)/gpio_$(mac_ic).o \
+				$(path_hm2)/init_$(mac_ic).o \
+				$(path_hm2)/mac_priv_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_$(mac_ic).o \
+				$(path_hm2)/pwr_seq_func_$(mac_ic).o \
+				$(path_hm2)/rrsr_$(mac_ic).o \
+				$(path_hm2)/ser_$(mac_ic).o \
+				$(path_hm2)/security_cam_$(mac_ic).o \
+				$(path_hm2)/trx_desc_$(mac_ic).o \
+				$(path_hm2)/tblupd_$(mac_ic).o \
+				$(path_hm2)/coex_$(mac_ic).o \
+				$(path_hm2)/phy_rpt_$(mac_ic).o \
+				$(path_hm2)/dbgpkg_$(mac_ic).o \
+				$(path_hm2)/efuse_$(mac_ic).o \
+				$(path_hm2)/hwamsdu_$(mac_ic).o \
+				$(path_hm2)/hdr_conv_rx_$(mac_ic).o \
+				$(path_hm2)/hci_fc_$(mac_ic).o \
+				$(path_hm2)/dle_$(mac_ic).o \
+
+halmac-$(usb) += 	$(path_hm2)/_usb_$(mac_ic).o
+halmac-$(pci) += 	$(path_hm2)/_pcie_$(mac_ic).o
+halmac-$(sdio) += 	$(path_hm2)/_sdio_$(mac_ic).o
+# fw files
+path_fw := $(path_fw_d1)/rtl$(mac_ic)
+
+halmac-y	+=	$(path_fw)/hal$(mac_ic)_fw.o \
+				$(path_fw)/hal$(mac_ic)_fw_log.o
+endif
\ No newline at end of file
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac2drv_def.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac2drv_def.h
new file mode 100644
index 000000000000..e77042d58aa3
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac2drv_def.h
@@ -0,0 +1,14 @@
+#ifndef _MAC2DRV_DEF_H_
+#define _MAC2DRV_DEF_H_
+
+#include "mac_reg.h"
+
+/* export MAC-related definitions to drv */
+/* currently, we redefine reg name used in driver */
+/* because we sync header from reg excel */
+/* but we do not want to cause driver build fail */
+#define B_AX_SDIO_HS0ISR_IND_EN B_AX_HS0ISR_IND_EN
+#define B_AX_SDIO_BT_INT B_AX_BT_INT_EN
+#define B_AX_WLOCK_1C_B6 B_AX_WLOCK_1C_BIT6
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.c b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.c
new file mode 100644
index 000000000000..7c0313b8265a
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.c
@@ -0,0 +1,738 @@
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#include "mac_ax.h"
+#include "mac_ax/mac_priv.h"
+
+#define CHIP_ID_HW_DEF_8852A	0x50
+#define CHIP_ID_HW_DEF_8852B	0x51
+#define CHIP_ID_HW_DEF_8852C	0x52
+#define CHIP_ID_HW_DEF_8192XB	0x53
+#define CHIP_ID_HW_DEF_8851B	0x54
+#define CHIP_ID_HW_DEF_8851E	0x55
+#define CHIP_ID_HW_DEF_8852D	0x56
+#define CHIP_ID_HW_DEF_1115E	0x70
+
+#define PID_HW_DEF_8852AS	0xA852
+#define PID_HW_DEF_8852BS	0xB852
+#define PID_HW_DEF_8852BSA	0xB85B
+#define PID_HW_DEF_8851ASA	0x8851
+#define PID_HW_DEF_8852BPS	0xA85C
+#define PID_HW_DEF_8852CS	0xC852
+#define PID_HW_DEF_8192XBS	0x0192
+#define PID_HW_DEF_8851BS	0xB851
+#define PID_HW_DEF_8851BSM	0xB51A
+#define PID_HW_DEF_8851ES	0x851E
+#define PID_HW_DEF_8852DS	0xD852
+#define PID_HW_DEF_1115ES	0x892A
+
+#define SDIO_FN0_CIS_PID	0x1004
+
+#define SDIO_WAIT_CNT		50
+#define MAC_AX_INDIR_CNT	23
+
+#if MAC_AX_SDIO_SUPPORT
+static u8 r8_indir_cmd52_sdio(void *drv_adapter,
+			      struct mac_ax_pltfm_cb *pltfm_cb, u32 adr);
+#endif
+
+#ifndef CONFIG_NEW_HALMAC_INTERFACE
+static u8 chk_pltfm_cb(void *drv_adapter, enum mac_ax_intf intf,
+		       struct mac_ax_pltfm_cb *pltfm_cb)
+{
+	if (!pltfm_cb)
+		return MACSUCCESS;
+
+	if (!pltfm_cb->msg_print)
+		return MACSUCCESS;
+
+#if MAC_AX_SDIO_SUPPORT
+	if (!pltfm_cb->sdio_cmd52_r8 || !pltfm_cb->sdio_cmd53_r8 ||
+	    !pltfm_cb->sdio_cmd53_r16 || !pltfm_cb->sdio_cmd53_r32 ||
+	    !pltfm_cb->sdio_cmd53_rn || !pltfm_cb->sdio_cmd52_w8 ||
+	    !pltfm_cb->sdio_cmd53_w8 || !pltfm_cb->sdio_cmd53_w16 ||
+	    !pltfm_cb->sdio_cmd53_w32 || !pltfm_cb->sdio_cmd53_wn ||
+	    !pltfm_cb->sdio_cmd52_cia_r8) {
+		pltfm_cb->msg_print(drv_adapter, _PHL_ERR_, "[ERR]CB-SDIO\n");
+		return MACSUCCESS;
+	}
+#endif
+
+#if (MAC_AX_USB_SUPPORT || MAC_AX_PCIE_SUPPORT)
+	if (!pltfm_cb->reg_r8 || !pltfm_cb->reg_r16 ||
+	    !pltfm_cb->reg_r32 || !pltfm_cb->reg_w8 ||
+	    !pltfm_cb->reg_w16 || !pltfm_cb->reg_w32) {
+		pltfm_cb->msg_print(drv_adapter, _PHL_ERR_, "[ERR]CB-USB or PCIE\n");
+		return MACSUCCESS;
+	}
+#endif
+	if (!pltfm_cb->rtl_free || !pltfm_cb->rtl_malloc ||
+	    !pltfm_cb->rtl_memcpy || !pltfm_cb->rtl_memset ||
+	    !pltfm_cb->rtl_delay_us || !pltfm_cb->rtl_delay_ms ||
+	    !pltfm_cb->rtl_sleep_us || !pltfm_cb->rtl_sleep_ms ||
+	    !pltfm_cb->rtl_mutex_init || !pltfm_cb->rtl_mutex_deinit ||
+	    !pltfm_cb->rtl_mutex_lock || !pltfm_cb->rtl_mutex_unlock ||
+	    !pltfm_cb->event_notify || !pltfm_cb->get_chip_id) {
+		pltfm_cb->msg_print(drv_adapter, _PHL_ERR_, "[ERR]CB-OS\n");
+		return MACSUCCESS;
+	}
+
+	return MACPFCB;
+}
+#endif /*CONFIG_NEW_HALMAC_INTERFACE*/
+
+static u8 chk_pltfm_endian(void)
+{
+	u32 num = 1;
+	u8 *num_ptr = (u8 *)&num;
+
+	if (*num_ptr != PLATFOM_IS_LITTLE_ENDIAN)
+		return MACSUCCESS;
+
+	return MACPFCB;
+}
+
+static u8 get_analog_info(struct mac_ax_adapter *adapter)
+{
+#if MAC_AX_8852B_SUPPORT || MAC_AX_8851B_SUPPORT
+	u32 ret;
+	u8 xtal_si_val;
+
+	if (is_chip_id(adapter, MAC_AX_CHIP_ID_8852B) ||
+	    is_chip_id(adapter, MAC_AX_CHIP_ID_8851B)) {
+		ret = mac_read_xtal_si(adapter, XTAL_SI_CV, &xtal_si_val);
+		if (ret)
+			PLTFM_MSG_ERR("Read XTAL_SI fail!\n");
+
+		xtal_si_val = (xtal_si_val & acv_mask);
+		adapter->hw_info->acv = xtal_si_val;
+	}
+#endif
+
+	return MACSUCCESS;
+}
+
+#ifdef CONFIG_NEW_HALMAC_INTERFACE
+#if MAC_AX_SDIO_SUPPORT
+static u8 r8_indir_cmd52_sdio(void *drv_adapter,
+			      struct mac_ax_pltfm_cb *pltfm_cb, u32 adr)
+{
+	u8 tmp;
+	u32 cnt;
+
+	PLTFM_SDIO_CMD52_W8(R_AX_SDIO_INDIRECT_ADDR, (u8)adr);
+	PLTFM_SDIO_CMD52_W8(R_AX_SDIO_INDIRECT_ADDR + 1, (u8)(adr >> 8));
+	PLTFM_SDIO_CMD52_W8(R_AX_SDIO_INDIRECT_ADDR + 2, (u8)(adr >> 16));
+	PLTFM_SDIO_CMD52_W8(R_AX_SDIO_INDIRECT_ADDR + 3,
+			    (u8)((adr | B_AX_INDIRECT_RDY) >> 24));
+	PLTFM_SDIO_CMD52_W8(R_AX_SDIO_INDIRECT_CTRL, (u8)B_AX_INDIRECT_REG_R);
+
+	cnt = SDIO_WAIT_CNT;
+	do {
+		tmp = PLTFM_SDIO_CMD52_R8(R_AX_SDIO_INDIRECT_ADDR + 3);
+		cnt--;
+	} while (((tmp & BIT(7)) == 0) && (cnt > 0));
+
+	if (((tmp & BIT(7)) == 0) && cnt == 0)
+		PLTFM_MSG_ERR("[ERR]sdio indirect CMD52 read\n");
+
+	return PLTFM_SDIO_CMD52_R8(R_AX_SDIO_INDIRECT_DATA);
+}
+
+static u8 get_chip_id_hw_def_sdio(void *drv_adapter,
+				  struct mac_ax_pltfm_cb *pltfm_cb, u32 adr)
+{
+	u16 pid;
+
+	pid = PLTFM_SDIO_CMD52_CIA_R8(SDIO_FN0_CIS_PID) |
+	      (PLTFM_SDIO_CMD52_CIA_R8(SDIO_FN0_CIS_PID + 1) << 8);
+
+	switch (pid) {
+	case PID_HW_DEF_8852AS:
+		return CHIP_ID_HW_DEF_8852A;
+	case PID_HW_DEF_8852BS:
+	case PID_HW_DEF_8852BSA:
+	case PID_HW_DEF_8851ASA:
+	case PID_HW_DEF_8852BPS:
+		return CHIP_ID_HW_DEF_8852B;
+	case PID_HW_DEF_8852CS:
+		return CHIP_ID_HW_DEF_8852C;
+	case PID_HW_DEF_8192XBS:
+		return CHIP_ID_HW_DEF_8192XB;
+	case PID_HW_DEF_8851BS:
+	case PID_HW_DEF_8851BSM:
+		return CHIP_ID_HW_DEF_8851B;
+	case PID_HW_DEF_8851ES:
+		return CHIP_ID_HW_DEF_8851E;
+	case PID_HW_DEF_8852DS:
+		return CHIP_ID_HW_DEF_8852D;
+	case PID_HW_DEF_1115ES:
+		return CHIP_ID_HW_DEF_1115E;
+	default:
+		PLTFM_MSG_WARN("[WARN]read sdio local PID fail\n");
+		break;
+	}
+
+	return r8_dir_cmd52_sdio(drv_adapter, adr);
+}
+
+#endif
+static bool chk_get_chip_info(u8 chip_id, u8 cv)
+{
+	switch (chip_id) {
+	case MAC_AX_CHIP_ID_8852A:
+		switch (cv) {
+		case CAV:
+			return PATCH_ENABLE;
+		case CBV:
+			return PATCH_ENABLE;
+		case CCV:
+			return PATCH_DISABLE;
+		case CDV:
+			//fall through
+		default:
+			return PATCH_DISABLE;
+	}
+	default:
+		return PATCH_DISABLE;
+	}
+}
+
+static u32 get_chip_info(struct mac_ax_adapter *adapter,
+			 struct mac_ax_pltfm_cb *pltfm_cb,
+			 enum mac_ax_intf intf, u8 *id, u8 *cv)
+{
+	u32 cv_temp;
+	u8 cur_id;
+	u32 ret;
+
+	if (!cv || !id)
+		return MACNPTR;
+
+	switch (intf) {
+#if MAC_AX_SDIO_SUPPORT
+	case MAC_AX_INTF_SDIO:
+		cur_id = r8_indir_cmd52_sdio(adapter, R_AX_SYS_CHIPINFO);
+		*cv = r8_indir_cmd52_sdio(adapter, R_AX_SYS_CFG1 + 1) >> 4;
+		break;
+#endif
+#if (MAC_AX_USB_SUPPORT || MAC_AX_PCIE_SUPPORT)
+	case MAC_AX_INTF_USB:
+	case MAC_AX_INTF_PCIE:
+		cur_id = PLTFM_REG_R8(R_AX_SYS_CHIPINFO);
+		*cv = PLTFM_REG_R8(R_AX_SYS_CFG1 + 1) >> 4;
+
+		if (chk_get_chip_info(cur_id, *cv) == PATCH_ENABLE) {
+			cv_temp = PLTFM_REG_R32(R_AX_GPIO0_7_FUNC_SEL);
+			if (cv_temp == 0xdeadbeef)
+				*cv = CAV;
+			else
+				*cv = CBV;
+		}
+		break;
+#endif
+	default:
+		return MACINTF;
+	}
+
+	ret = xlat_chip_id(cur_id, id);
+	if (ret != MACSUCCESS)
+		return ret;
+
+	return MACSUCCESS;
+}
+
+u32 mac_ax_ops_init_v1(void *phl_adapter, void *drv_adapter,
+		       enum rtw_chip_id chip_id,
+		       enum rtw_hci_type hci,
+		       struct mac_ax_adapter **mac_adapter,
+		       struct mac_ax_ops **mac_ops)
+{
+	u32 ret;
+	u8 cv;
+	struct mac_ax_adapter *adapter;
+	enum mac_ax_intf intf = MAC_AX_INTF_INVALID;
+
+	if (!chk_pltfm_endian())
+		return MACPFED;
+
+	ret = 0;
+
+	if (hci == RTW_HCI_PCIE)
+		intf = MAC_AX_INTF_PCIE;
+	else if (hci == RTW_HCI_USB)
+		intf = MAC_AX_INTF_USB;
+	else if (hci == RTW_HCI_SDIO)
+		intf = MAC_AX_INTF_SDIO;
+
+	ret = get_chip_info(drv_adapter, NULL, intf, &chip_id, &cv);
+	if (ret)
+		return ret;
+
+	adapter = get_mac_ax_adapter(intf, chip_id, cv, phl_adapter,
+				     drv_adapter, NULL);
+	if (!adapter) {
+		PLTFM_MSG_PRINT("[ERR]Get MAC adapter\n");
+		return MACADAPTER;
+	}
+	PLTFM_MSG_ALWAYS("MAC_AX_MAJOR_VER = %d\n"
+			    "MAC_AX_PROTOTYPE_VER = %d\n"
+			    "MAC_AX_SUB_VER = %d\n"
+			    "MAC_AX_SUB_INDEX = %d\n",
+			    MAC_AX_MAJOR_VER, MAC_AX_PROTOTYPE_VER,
+			    MAC_AX_SUB_VER, MAC_AX_SUB_INDEX);
+
+	*mac_adapter = adapter;
+	*mac_ops = adapter->ops;
+
+	return MACSUCCESS;
+}
+
+#else
+
+#if MAC_AX_SDIO_SUPPORT
+static u8 r8_indir_cmd52_sdio(void *drv_adapter,
+			      struct mac_ax_pltfm_cb *pltfm_cb, u32 adr)
+{
+	u8 tmp;
+	u32 cnt;
+
+	pltfm_cb->sdio_cmd52_w8(drv_adapter, R_AX_SDIO_INDIRECT_ADDR,
+				(u8)adr);
+	pltfm_cb->sdio_cmd52_w8(drv_adapter, R_AX_SDIO_INDIRECT_ADDR + 1,
+				(u8)(adr >> 8));
+	pltfm_cb->sdio_cmd52_w8(drv_adapter, R_AX_SDIO_INDIRECT_ADDR + 2,
+				(u8)(adr >> 16));
+	pltfm_cb->sdio_cmd52_w8(drv_adapter, R_AX_SDIO_INDIRECT_ADDR + 3,
+				(u8)((adr | B_AX_INDIRECT_RDY) >> 24));
+	pltfm_cb->sdio_cmd52_w8(drv_adapter, R_AX_SDIO_INDIRECT_CTRL,
+				(u8)B_AX_INDIRECT_REG_R);
+
+	cnt = SDIO_WAIT_CNT;
+	do {
+		tmp = pltfm_cb->sdio_cmd52_r8(drv_adapter,
+					      R_AX_SDIO_INDIRECT_ADDR + 3);
+		cnt--;
+	} while (((tmp & BIT(7)) == 0) && (cnt > 0));
+
+	if (((tmp & BIT(7)) == 0) && cnt == 0)
+		pltfm_cb->msg_print(drv_adapter, _PHL_ERR_,
+				    "[ERR]sdio indirect CMD52 read\n");
+
+	return pltfm_cb->sdio_cmd52_r8(drv_adapter, R_AX_SDIO_INDIRECT_DATA);
+}
+
+static u8 r8_dir_cmd52_sdio(void *drv_adapter,
+			    struct mac_ax_pltfm_cb *pltfm_cb, u32 adr)
+{
+	/* Original: Use indirect access WLAN reg due to SDIO power off*/
+	/* SDIO reg changes after 8852C (0x1000 -> 0x4000) */
+	/* -> SDIO indirect access reg is uncertain before get_chip_info */
+	/* Fix: CMD52 direct read WLAN reg and repeat several times */
+	/* to sync SDIO reg with MAC reg */
+	/* MAC reg is in MAC clk domain & SDIO reg is in SDIO clk domain */
+	u32 cnt;
+
+	cnt = MAC_AX_INDIR_CNT;
+	do {
+		pltfm_cb->sdio_cmd52_r8(drv_adapter, adr);
+		cnt--;
+	} while (cnt);
+
+	return pltfm_cb->sdio_cmd52_r8(drv_adapter, adr);
+}
+
+static u8 get_chip_id_hw_def_sdio(void *drv_adapter,
+				  struct mac_ax_pltfm_cb *pltfm_cb, u32 adr)
+{
+	u16 pid;
+
+	pid = pltfm_cb->sdio_cmd52_cia_r8(drv_adapter, SDIO_FN0_CIS_PID) |
+	      (pltfm_cb->sdio_cmd52_cia_r8(drv_adapter, SDIO_FN0_CIS_PID + 1) << 8);
+
+	switch (pid) {
+	case PID_HW_DEF_8852AS:
+		return CHIP_ID_HW_DEF_8852A;
+	case PID_HW_DEF_8852BS:
+	case PID_HW_DEF_8852BSA:
+	case PID_HW_DEF_8851ASA:
+	case PID_HW_DEF_8852BPS:
+		return CHIP_ID_HW_DEF_8852B;
+	case PID_HW_DEF_8852CS:
+		return CHIP_ID_HW_DEF_8852C;
+	case PID_HW_DEF_8192XBS:
+		return CHIP_ID_HW_DEF_8192XB;
+	case PID_HW_DEF_8851BS:
+	case PID_HW_DEF_8851BSM:
+		return CHIP_ID_HW_DEF_8851B;
+	case PID_HW_DEF_8851ES:
+		return CHIP_ID_HW_DEF_8851E;
+	case PID_HW_DEF_8852DS:
+		return CHIP_ID_HW_DEF_8852D;
+	case PID_HW_DEF_1115ES:
+		return CHIP_ID_HW_DEF_1115E;
+	default:
+		break;
+	}
+
+	return r8_dir_cmd52_sdio(drv_adapter, pltfm_cb, adr);
+}
+#endif
+static bool chk_get_chip_info(u8 chip_id, u8 cv)
+{
+	switch (chip_id) {
+	case MAC_AX_CHIP_ID_8852A:
+		switch (cv) {
+		case CAV:
+			return PATCH_ENABLE;
+		case CBV:
+			return PATCH_ENABLE;
+		case CCV:
+			return PATCH_DISABLE;
+		case CDV:
+			//fall through
+		default:
+			return PATCH_DISABLE;
+	}
+	default:
+		return PATCH_DISABLE;
+	}
+}
+
+static u32 get_chip_info(void *drv_adapter, struct mac_ax_pltfm_cb *pltfm_cb,
+			 enum mac_ax_intf intf, u8 *id, u8 *cv)
+{
+	u8 cur_id;
+	u32 ret;
+
+	if (!cv || !id)
+		return MACNPTR;
+
+	switch (intf) {
+#if MAC_AX_SDIO_SUPPORT
+	case MAC_AX_INTF_SDIO:
+		cur_id = r8_indir_cmd52_sdio(drv_adapter, pltfm_cb,
+					     R_AX_SYS_CHIPINFO);
+		*cv = r8_indir_cmd52_sdio(drv_adapter, pltfm_cb,
+					  R_AX_SYS_CFG1 + 1) >> 4;
+		if (chk_get_chip_info(cur_id, *cv) == PATCH_ENABLE)
+			*cv = CBV;
+		break;
+#endif
+#if (MAC_AX_USB_SUPPORT || MAC_AX_PCIE_SUPPORT)
+	case MAC_AX_INTF_USB:
+	case MAC_AX_INTF_PCIE:
+		cur_id = pltfm_cb->reg_r8(drv_adapter, R_AX_SYS_CHIPINFO);
+		*cv = pltfm_cb->reg_r8(drv_adapter, R_AX_SYS_CFG1 + 1) >> 4;
+		if (chk_get_chip_info(cur_id, *cv) == PATCH_ENABLE)
+			*cv = CBV;
+		break;
+#endif
+	default:
+		return MACINTF;
+	}
+
+	ret = xlat_chip_id(cur_id, id);
+	if (ret != MACSUCCESS)
+		return ret;
+
+	return MACSUCCESS;
+}
+
+u32 mac_ax_ops_init(void *drv_adapter, struct mac_ax_pltfm_cb *pltfm_cb,
+		    enum mac_ax_intf intf,
+		    struct mac_ax_adapter **mac_adapter,
+		    struct mac_ax_ops **mac_ops)
+{
+	u32 ret;
+	u8 chip_id = 0;
+	u8 cv = 0;
+	struct mac_ax_adapter *adapter;
+	struct mac_ax_priv_ops *p_ops;
+
+	if (!chk_pltfm_cb(drv_adapter, intf, pltfm_cb))
+		return MACPFCB;
+
+	if (!chk_pltfm_endian())
+		return MACPFED;
+
+	pltfm_cb->msg_print(drv_adapter, _PHL_ERR_,
+			    "MAC_AX_MAJOR_VER = %d\n"
+			    "MAC_AX_PROTOTYPE_VER = %d\n"
+			    "MAC_AX_SUB_VER = %d\n"
+			    "MAC_AX_SUB_INDEX = %d\n",
+			    MAC_AX_MAJOR_VER, MAC_AX_PROTOTYPE_VER,
+			    MAC_AX_SUB_VER, MAC_AX_SUB_INDEX);
+
+	ret = get_chip_info(drv_adapter, pltfm_cb, intf, &chip_id, &cv);
+	if (ret)
+		return ret;
+
+	adapter = get_mac_ax_adapter(intf, chip_id, cv, drv_adapter,
+				     pltfm_cb);
+	if (!adapter) {
+		pltfm_cb->msg_print(drv_adapter, _PHL_ERR_, "[ERR]Get MAC adapter\n");
+		return MACADAPTER;
+	}
+
+	*mac_adapter = adapter;
+	*mac_ops = adapter->ops;
+
+#if MAC_AX_SDIO_SUPPORT
+	/* should call halmac IO API before SDIO tbl (mutex) init*/
+	ret = sdio_tbl_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]sdio tbl init %d\n", ret);
+		return ret;
+	}
+#endif
+
+#if MAC_AX_FEATURE_HV
+	adapter->hv_ops = get_hv_ax_ops(adapter);
+#endif
+
+#if MAC_AX_PHL_H2C
+
+#else
+	ret = h2cb_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]h2cb init %d\n", ret);
+		return ret;
+	}
+#endif
+
+	ret = role_tbl_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]role tbl init %d\n", ret);
+		return ret;
+	}
+
+	p_ops = adapter_to_priv_ops(adapter);
+	ret = p_ops->sec_info_tbl_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]sec info tbl init %d\n", ret);
+		return ret;
+	}
+
+	ret = efuse_info_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]efuse info init %d\n", ret);
+		return ret;
+	}
+
+	ret = p2p_info_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]p2p info init %d\n", ret);
+		return ret;
+	}
+
+	ret = mport_info_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]mpinfo info init %d\n", ret);
+		return ret;
+	}
+
+	ret = mix_info_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]mix info init %d\n", ret);
+		return ret;
+	}
+
+	ret = hfc_info_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]hfc info init %d\n", ret);
+		return ret;
+	}
+
+	ret = twt_info_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]twt info init %d\n", ret);
+		return ret;
+	}
+
+	ret = dbcc_info_init(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]dbcc info init %d\n", ret);
+		return ret;
+	}
+
+	ret = get_analog_info(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]get_analog_info %d\n", ret);
+		return ret;
+	}
+
+	return MACSUCCESS;
+}
+#endif /*CONFIG_NEW_HALMAC_INTERFACE*/
+
+#if MAC_AX_PHL_H2C
+u32 mac_ax_phl_init(void *phl_adapter, struct mac_ax_adapter *mac_adapter)
+{
+	struct mac_ax_adapter *adapter = mac_adapter;
+
+	adapter->phl_adapter = phl_adapter;
+
+	return MACSUCCESS;
+}
+#endif
+u32 mac_ax_ops_exit(struct mac_ax_adapter *adapter)
+{
+	u32 ret;
+	struct mac_ax_priv_ops *p_ops = adapter_to_priv_ops(adapter);
+	struct mac_ax_cmd_ofld_info *ofld_info = &adapter->cmd_ofld_info;
+	struct mac_ax_efuse_ofld_info *efuse_ofld_info = &adapter->efuse_ofld_info;
+	struct mac_ax_hw_info *hw_info = adapter->hw_info;
+	struct scan_chinfo_list *scan_list;
+	u32 priv_size;
+	u8 band_idx;
+
+	ret = h2cb_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]h2c buffer exit %d\n", ret);
+		return ret;
+	}
+
+	if (ofld_info->buf) {
+		PLTFM_FREE(ofld_info->buf, CMD_OFLD_MAX_LEN);
+		ofld_info->buf = NULL;
+	}
+
+	if (efuse_ofld_info->buf) {
+		PLTFM_FREE(efuse_ofld_info->buf, hw_info->dav_log_efuse_size);
+		efuse_ofld_info->buf = NULL;
+	}
+
+	ret = p_ops->free_sec_info_tbl(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]sec table exit %d\n", ret);
+		return ret;
+	}
+
+	ret = role_tbl_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]role table exit %d\n", ret);
+		return ret;
+	}
+
+	ret = efuse_info_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]efuse info exit %d\n", ret);
+		return ret;
+	}
+
+	ret = p2p_info_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]p2p info exit %d\n", ret);
+		return ret;
+	}
+
+	ret = mport_info_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]mpinfo info exit %d\n", ret);
+		return ret;
+	}
+
+	ret = mix_info_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]mix info exit %d\n", ret);
+		return ret;
+	}
+
+#if MAC_AX_SDIO_SUPPORT
+	ret = sdio_tbl_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]efuse table exit %d\n", ret);
+		return ret;
+	}
+#endif
+
+	ret = hfc_info_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]hfc info exit %d\n", ret);
+		return ret;
+	}
+
+	ret = twt_info_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]twt info exit %d\n", ret);
+		return ret;
+	}
+
+	ret = dbcc_info_exit(adapter);
+	if (ret != MACSUCCESS) {
+		PLTFM_MSG_ERR("[ERR]dbcc info exit %d\n", ret);
+		return ret;
+	}
+
+	for (band_idx = 0; band_idx < MAC_AX_BAND_NUM; band_idx++) {
+		scan_list = adapter->scanofld_info.list[band_idx];
+		if (scan_list) {
+			mac_scanofld_ch_list_clear(adapter, scan_list);
+			PLTFM_FREE((u8 *)scan_list,
+				   sizeof(struct scan_chinfo_list));
+			adapter->scanofld_info.list[band_idx] = NULL;
+		}
+	}
+
+	PLTFM_FREE(adapter->hw_info, sizeof(struct mac_ax_hw_info));
+
+	priv_size = get_mac_ax_priv_size();
+	PLTFM_FREE(adapter, sizeof(struct mac_ax_adapter) + priv_size);
+	return MACSUCCESS;
+}
+
+u32 is_chip_id(struct mac_ax_adapter *adapter, enum mac_ax_chip_id id)
+{
+	return (id == adapter->hw_info->chip_id ? 1 : 0);
+}
+
+u32 is_cv(struct mac_ax_adapter *adapter, enum rtw_cv cv)
+{
+	return (cv == adapter->hw_info->cv ? 1 : 0);
+}
+
+u32 xlat_chip_id(u8 hw_id, u8 *chip_id)
+{
+	switch (hw_id) {
+	case CHIP_ID_HW_DEF_8852A:
+		*chip_id = MAC_AX_CHIP_ID_8852A;
+		break;
+	case CHIP_ID_HW_DEF_8852B:
+		*chip_id = MAC_AX_CHIP_ID_8852B;
+		break;
+	case CHIP_ID_HW_DEF_8852C:
+		*chip_id = MAC_AX_CHIP_ID_8852C;
+		break;
+	case CHIP_ID_HW_DEF_8192XB:
+		*chip_id = MAC_AX_CHIP_ID_8192XB;
+		break;
+	case CHIP_ID_HW_DEF_8851B:
+		*chip_id = MAC_AX_CHIP_ID_8851B;
+		break;
+	case CHIP_ID_HW_DEF_8851E:
+		*chip_id = MAC_AX_CHIP_ID_8851E;
+		break;
+	case CHIP_ID_HW_DEF_8852D:
+		*chip_id = MAC_AX_CHIP_ID_8852D;
+		break;
+	default:
+		*chip_id = MAC_AX_CHIP_ID_INVALID;
+		return MACCHIPID;
+	}
+
+	return MACSUCCESS;
+}
+
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.h
new file mode 100644
index 000000000000..2d49c18cefdb
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_ax.h
@@ -0,0 +1,143 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_H_
+#define _MAC_AX_H_
+
+#include "mac_def.h"
+#include "mac_ax/fwcmd.h"
+#include "mac_ax/security_cam.h"
+#include "mac_ax/secure_boot.h"
+#include "mac_ax/efuse.h"
+#include "mac_ax/p2p.h"
+#include "mac_ax/twt.h"
+#include "mac_ax/dbcc.h"
+#if MAC_AX_SDIO_SUPPORT
+#include "mac_ax/_sdio.h"
+#endif
+#if MAC_AX_FEATURE_HV
+#include "hv_ax/init_hv.h"
+#include "hv_ax/fwcmd_hv.h"
+#endif
+
+#if MAC_AX_FEATURE_HV
+#include "hv_type.h"
+#endif
+
+#define MAC_AX_MAJOR_VER	0	/*Software Architcture Modify*/
+#define MAC_AX_PROTOTYPE_VER	29	/*New Feature;Regular Release*/
+#define MAC_AX_SUB_VER		43	/*for bug fix*/
+#define MAC_AX_SUB_INDEX	2	/*for special used*/
+
+#define MAC_AX_SRC_VER(a, b, c, d)                                             \
+				(((a) << 24) + ((b) << 16) + ((c) << 8) + (d))
+
+#define acv_mask		0x0F
+
+#ifdef CONFIG_NEW_HALMAC_INTERFACE
+
+/**
+ * @brief mac_ax_ops_init_v1
+ *
+ * @param *phl_adapter
+ * @param *drv_adapter
+ * @param chip_id
+ * @param hci
+ * @param **mac_adapter
+ * @param **mac_ops
+ * @return Please Place Description here.
+ * @retval u32
+ */
+u32 mac_ax_ops_init_v1(void *phl_adapter, void *drv_adapter,
+		       enum rtw_chip_id chip_id,
+		       enum rtw_hci_type hci,
+		       struct mac_ax_adapter **mac_adapter,
+		       struct mac_ax_ops **mac_ops);
+
+/**
+ * @brief mac_ax_ops_init
+ *
+ * @param *drv_adapter
+ * @param *pltfm_cb
+ * @param intf
+ * @param **mac_adapter
+ * @param **mac_ops
+ * @return Please Place Description here.
+ * @retval u32
+ */
+#else
+u32 mac_ax_ops_init(void *drv_adapter, struct mac_ax_pltfm_cb *pltfm_cb,
+		    enum mac_ax_intf intf,
+		    struct mac_ax_adapter **mac_adapter,
+		    struct mac_ax_ops **mac_ops);
+
+/**
+ * @brief mac_ax_phl_init
+ *
+ * @param *phl_adapter
+ * @param *mac_adapter
+ * @return Please Place Description here.
+ * @retval u32
+ */
+
+#endif
+#if MAC_AX_PHL_H2C
+u32 mac_ax_phl_init(void *phl_adapter, struct mac_ax_adapter *mac_adapter);
+
+/**
+ * @brief mac_ax_ops_exit
+ *
+ * @param *adapter
+ * @return Please Place Description here.
+ * @retval u32
+ */
+#endif
+
+u32 mac_ax_ops_exit(struct mac_ax_adapter *adapter);
+
+/**
+ * @brief is_chip_id
+ *
+ * @param *adapter
+ * @param id
+ * @return Please Place Description here.
+ * @retval u32
+ */
+
+u32 is_chip_id(struct mac_ax_adapter *adapter, enum mac_ax_chip_id id);
+
+/**
+ * @brief is_cv
+ *
+ * @param *adapter
+ * @param rtw_cv cv
+ * @return Please Place Description here.
+ * @retval u32
+ */
+
+u32 is_cv(struct mac_ax_adapter *adapter, enum rtw_cv cv);
+
+/**
+ * @brief xlat_chip_id
+ *
+ * @param hw_id
+ * @param *chip_id
+ * @return Please Place Description here.
+ * @retval u32
+ */
+u32 xlat_chip_id(u8 hw_id, u8 *chip_id);
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_def.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_def.h
new file mode 100644
index 000000000000..2f315097d20c
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_def.h
@@ -0,0 +1,17760 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_MAC_DEF_H_
+#define _MAC_AX_MAC_DEF_H_
+
+#include "pltfm_cfg.h"
+#include "feature_cfg.h"
+#include "chip_cfg.h"
+#include "mac_ax/state_mach.h"
+#include "errors.h"
+#include "mac2drv_def.h"
+#include "mac_exp_def.h"
+#include "mac_outsrc_def.h"
+
+#if MAC_AX_FEATURE_HV
+#include "hv_type.h"
+#endif
+
+/*--------------------Define -------------------------------------------*/
+#ifdef CONFIG_NEW_HALMAC_INTERFACE
+#define PLTFM_SDIO_CMD52_R8(addr)                                              \
+	hal_sdio_cmd52_r8(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R8(addr)                                              \
+	hal_sdio_cmd53_r8(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R16(addr)                                             \
+	hal_sdio_cmd53_r16(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R32(addr)                                             \
+	hal_sdio_cmd53_r32(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_RN(addr, size, val)                                   \
+	hal_sdio_cmd53_rn(adapter->drv_adapter, addr, size, val)
+#define PLTFM_SDIO_CMD52_W8(addr, val)                                         \
+	hal_sdio_cmd52_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W8(addr, val)                                         \
+	hal_sdio_cmd53_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_WN(addr, size, val)                                   \
+	hal_sdio_cmd53_wn(adapter->drv_adapter, addr, size, val)
+#define PLTFM_SDIO_CMD53_W16(addr, val)                                        \
+	hal_sdio_cmd53_w16(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W32(addr, val)                                        \
+	hal_sdio_cmd53_w32(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD52_CIA_R8(addr)                                          \
+	hal_sdio_read_cia_r8(adapter->drv_adapter, addr)
+
+#define PLTFM_TX(buf, len)                                                     \
+	hal_tx(adapter->drv_adapter, buf, len)
+
+#define PLTFM_FREE(buf, size)                                                  \
+	hal_mem_free(adapter->drv_adapter, buf, size)
+#define PLTFM_MALLOC(size)                                                     \
+	hal_mem_alloc(adapter->drv_adapter, size)
+#define PLTFM_MEMCPY(dest, src, size)                                          \
+	hal_mem_cpy(adapter->drv_adapter, dest, src, size)
+#define PLTFM_MEMSET(addr, value, size)                                        \
+	hal_mem_set(adapter->drv_adapter, addr, value, size)
+#define PLTFM_MEMCMP(ptr1, ptr2, num)                                          \
+	hal_mem_cmp(adapter->drv_adapter, ptr1, ptr2, num)
+
+#define PLTFM_DELAY_US(us)                                                     \
+	hal_udelay(adapter->drv_adapter, us)
+#define PLTFM_DELAY_MS(ms)                                                     \
+	hal_mdelay(adapter->drv_adapter, ms)
+#define PLTFM_SLEEP_US(us)                                                     \
+	hal_usleep(adapter->drv_adapter, us)
+#define PLTFM_SLEEP_MS(ms)                                                     \
+	hal_msleep(adapter->drv_adapter, ms)
+#define PLTFM_MUTEX_INIT(mutex)                                                \
+	hal_mutex_init(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_DEINIT(mutex)                                              \
+	hal_mutex_deinit(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_LOCK(mutex)                                                \
+	hal_mutex_lock(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_UNLOCK(mutex)                                              \
+	hal_mutex_unlock(adapter->drv_adapter, mutex)
+
+#define PLTFM_MSG_PRINT(...)	\
+	hal_mac_msg_print(drv_adapter, __VA_ARGS__)
+
+#define adapter_to_mac_ops(adapter) ((struct mac_ax_ops *)((adapter)->ops))
+#define adapter_to_intf_ops(adapter)                                           \
+	((struct mac_ax_intf_ops *)((adapter)->ops->intf_ops))
+
+#define PLTFM_REG_R8(addr)                                                     \
+	hal_read8(adapter->drv_adapter, addr)
+#define PLTFM_REG_R16(addr)                                                    \
+	hal_read16(adapter->drv_adapter, addr)
+#define PLTFM_REG_R32(addr)                                                    \
+	hal_read32(adapter->drv_adapter, addr)
+#define PLTFM_REG_W8(addr, val)                                                \
+	hal_write8(adapter->drv_adapter, addr, val)
+#define PLTFM_REG_W16(addr, val)                                               \
+	hal_write16(adapter->drv_adapter, addr, val)
+#define PLTFM_REG_W32(addr, val)                                               \
+	hal_write32(adapter->drv_adapter, addr, val)
+
+#define MAC_REG_R8(addr) hal_read8(adapter->drv_adapter, addr)
+#define MAC_REG_R16(addr) hal_read16(adapter->drv_adapter, addr)
+#define MAC_REG_R32(addr) hal_read32(adapter->drv_adapter, addr)
+#define MAC_REG_W8(addr, val) hal_write8(adapter->drv_adapter, addr, val)
+#define MAC_REG_W16(addr, val) hal_write16(adapter->drv_adapter, addr, val)
+#define MAC_REG_W32(addr, val) hal_write32(adapter->drv_adapter, addr, val)
+
+#if MAC_AX_FEATURE_DBGCMD
+#define PLTFM_SNPRINTF(s, sz, fmt, ...)                                               \
+	hal_sprintf(adapter->drv_adapter, s, sz, fmt, ##__VA_ARGS__)
+#define PLTFM_STRCMP(s1, s2)                                               \
+	hal_strcmp(adapter->drv_adapter, s1, s2)
+#define PLTFM_STRSEP(s, ct)                                               \
+	hal_strsep(adapter->drv_adapter, s, ct)
+#define PLTFM_STRLEN(s)                                               \
+	hal_strlen(adapter->drv_adapter, s)
+#define PLTFM_STRCPY(dest, src)                                               \
+	hal_strcpy(adapter->drv_adapter, dest, src)
+#define PLTFM_STRPBRK(cs, ct)                                               \
+	hal_strpbrk(adapter->drv_adapter, cs, ct)
+#define PLTFM_STRTOUL(buf, base)                                               \
+	hal_strtoul(adapter->drv_adapter, buf, base)
+
+#endif
+#else
+
+/* platform callback */
+#define PLTFM_SDIO_CMD52_R8(addr)                                              \
+	adapter->pltfm_cb->sdio_cmd52_r8(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R8(addr)                                              \
+	adapter->pltfm_cb->sdio_cmd53_r8(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R16(addr)                                             \
+	adapter->pltfm_cb->sdio_cmd53_r16(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R32(addr)                                             \
+	adapter->pltfm_cb->sdio_cmd53_r32(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_RN(addr, size, val)                                   \
+	adapter->pltfm_cb->sdio_cmd53_rn(adapter->drv_adapter, addr, size, val)
+#define PLTFM_SDIO_CMD52_W8(addr, val)                                         \
+	adapter->pltfm_cb->sdio_cmd52_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W8(addr, val)                                         \
+	adapter->pltfm_cb->sdio_cmd53_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W16(addr, val)                                        \
+	adapter->pltfm_cb->sdio_cmd53_w16(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W32(addr, val)                                        \
+	adapter->pltfm_cb->sdio_cmd53_w32(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_WN(addr, size, val)                                   \
+	adapter->pltfm_cb->sdio_cmd53_wn(adapter->drv_adapter, addr, size, val)
+#define PLTFM_SDIO_CMD52_CIA_R8(addr)                                          \
+	adapter->pltfm_cb->sdio_cmd52_cia_r8(adapter->drv_adapter, addr)
+
+#define PLTFM_REG_R8(addr)                                                     \
+	adapter->pltfm_cb->reg_r8(adapter->drv_adapter, addr)
+#define PLTFM_REG_R16(addr)                                                    \
+	adapter->pltfm_cb->reg_r16(adapter->drv_adapter, addr)
+#define PLTFM_REG_R32(addr)                                                    \
+	adapter->pltfm_cb->reg_r32(adapter->drv_adapter, addr)
+#define PLTFM_REG_W8(addr, val)                                                \
+	adapter->pltfm_cb->reg_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_REG_W16(addr, val)                                               \
+	adapter->pltfm_cb->reg_w16(adapter->drv_adapter, addr, val)
+#define PLTFM_REG_W32(addr, val)                                               \
+	adapter->pltfm_cb->reg_w32(adapter->drv_adapter, addr, val)
+
+#if MAC_AX_PHL_H2C
+#define PLTFM_TX(buf)                                                          \
+	adapter->pltfm_cb->tx(adapter->phl_adapter, adapter->drv_adapter, buf)
+#define PLTFM_QUERY_H2C(type)                                                  \
+	adapter->pltfm_cb->rtl_query_h2c(adapter->phl_adapter,                 \
+					 adapter->drv_adapter, type)
+#define PLTFM_RECYCLE_H2C(buf)                                                 \
+	adapter->pltfm_cb->rtl_recycle_h2c(adapter->phl_adapter, buf)
+#else
+#define PLTFM_TX(buf, len)                                                     \
+	adapter->pltfm_cb->tx(adapter->drv_adapter, buf, len)
+#endif
+#define PLTFM_FREE(buf, size)                                                  \
+	adapter->pltfm_cb->rtl_free(adapter->drv_adapter, buf, size)
+#define PLTFM_MALLOC(size)                                                     \
+	adapter->pltfm_cb->rtl_malloc(adapter->drv_adapter, size)
+#define PLTFM_MEMCPY(dest, src, size)                                          \
+	adapter->pltfm_cb->rtl_memcpy(adapter->drv_adapter, dest, src, size)
+#define PLTFM_MEMSET(addr, value, size)                                        \
+	adapter->pltfm_cb->rtl_memset(adapter->drv_adapter, addr, value, size)
+#define PLTFM_MEMCMP(ptr1, ptr2, num)                                          \
+	adapter->pltfm_cb->rtl_memcmp(adapter->drv_adapter, ptr1, ptr2, num)
+#define PLTFM_DELAY_US(us)                                                     \
+	adapter->pltfm_cb->rtl_delay_us(adapter->drv_adapter, us)
+#define PLTFM_DELAY_MS(ms)                                                     \
+	adapter->pltfm_cb->rtl_delay_ms(adapter->drv_adapter, ms)
+#define PLTFM_SLEEP_US(us)                                                     \
+	adapter->pltfm_cb->rtl_sleep_us(adapter->drv_adapter, us)
+#define PLTFM_SLEEP_MS(ms)                                                     \
+	adapter->pltfm_cb->rtl_sleep_ms(adapter->drv_adapter, ms)
+
+#define PLTFM_MUTEX_INIT(mutex)                                                \
+	adapter->pltfm_cb->rtl_mutex_init(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_DEINIT(mutex)                                              \
+	adapter->pltfm_cb->rtl_mutex_deinit(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_LOCK(mutex)                                                \
+	adapter->pltfm_cb->rtl_mutex_lock(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_UNLOCK(mutex)                                              \
+	adapter->pltfm_cb->rtl_mutex_unlock(adapter->drv_adapter, mutex)
+
+#define PLTFM_EVENT_NOTIFY(mac_ft, stat, buf, size)                            \
+	adapter->pltfm_cb->event_notify(adapter->drv_adapter, mac_ft, stat,    \
+					buf, size)
+#define PLTFM_L2_NOTIFY(void)                                                          \
+	adapter->pltfm_cb->ser_l2_notify(adapter->phl_adapter, adapter->drv_adapter)
+
+#define PLTFM_LD_FW_SYMBOL(name, buf, buf_size) \
+	adapter->pltfm_cb->ld_fw_symbol(adapter->phl_adapter, adapter->drv_adapter,\
+	name, buf, buf_size)
+
+#define PLTFM_MSG_PRINT(...)	\
+	adapter->pltfm_cb->msg_print(drv_adapter, u8 dbg_level, __VA_ARGS__)
+#define PLTFM_GET_CHIP_ID(void)                                                \
+	adapter->pltfm_cb->get_chip_id(adapter->drv_adapter)
+
+#define adapter_to_mac_ops(adapter) ((struct mac_ax_ops *)((adapter)->ops))
+#define adapter_to_intf_ops(adapter)                                           \
+	((struct mac_ax_intf_ops *)((adapter)->ops->intf_ops))
+
+#define MAC_REG_R8(addr) ops->reg_read8(adapter, addr)
+#define MAC_REG_R16(addr) ops->reg_read16(adapter, addr)
+#define MAC_REG_R32(addr) ops->reg_read32(adapter, addr)
+#define MAC_REG_W8(addr, val) ops->reg_write8(adapter, addr, val)
+#define MAC_REG_W16(addr, val) ops->reg_write16(adapter, addr, val)
+#define MAC_REG_W32(addr, val) ops->reg_write32(adapter, addr, val)
+
+#if MAC_AX_FEATURE_DBGCMD
+#define PLTFM_SNPRINTF(s, sz, fmt, ...)                                               \
+	adapter->pltfm_cb->rtl_sprintf(adapter->drv_adapter, s, sz, fmt, ##__VA_ARGS__)
+#define PLTFM_STRCMP(s1, s2)                                               \
+	adapter->pltfm_cb->rtl_strcmp(adapter->drv_adapter, s1, s2)
+#define PLTFM_STRSEP(s, ct)                                               \
+	adapter->pltfm_cb->rtl_strsep(adapter->drv_adapter, s, ct)
+#define PLTFM_STRLEN(s)                                               \
+	adapter->pltfm_cb->rtl_strlen(adapter->drv_adapter, s)
+#define PLTFM_STRCPY(dest, src)                                               \
+	adapter->pltfm_cb->rtl_strcpy(adapter->drv_adapter, dest, src)
+#define PLTFM_STRPBRK(cs, ct)                                               \
+	adapter->pltfm_cb->rtl_strpbrk(adapter->drv_adapter, cs, ct)
+#define PLTFM_STRTOUL(buf, base)                                               \
+	adapter->pltfm_cb->rtl_strtoul(adapter->drv_adapter, buf, base)
+#endif
+
+#endif /*CONFIG_NEW_HALMAC_INTERFACE*/
+
+/*--------------------Define MACRO--------------------------------------*/
+#define MAC_AX_MAX_RU_NUM	8
+#define WLAN_ADDR_LEN			6
+#define MAX_VHT_SUPPORT_SOUND_STA	4
+#define MAX_HE_SUPPORT_SOUND_STA	16
+#define MAC_AX_BCN_INTERVAL_DEFAULT 100
+#define MAC_RX_USB_AGG_MODE_UNIT	4096
+#define MAC_RX_DMA_AGG_MODE_UNIT	1024
+#define MAC_MAX_ARGC		20
+#define MAC_MAX_ARGV		16
+#define MAC_AX_DP_SEL_NUM	2
+
+#ifdef PHL_FEATURE_AP
+#define MAC_STA_NUM	128
+#else /*for NIC mode setting*/
+#define MAC_STA_NUM	32
+#endif
+
+#define MAC_AX_FAST_CH_SW_MAX_STA_NUM 4
+#define SCANOFLD_MAX_ADDITION_PKT_NUM 8
+#define SCANOFLD_MAX_TARGET_PKT_NUM 4
+#define SCANOFLD_MAX_SSID_NUM 16
+#define SCANOFLD_MAX_SSID_LEN 32
+#define SCANOFLD_SHORTSSID_LEN 4
+#define SCANOFLD_BSSID_LEN WLAN_ADDR_LEN
+#define UL_PER_STA_DBGINFO_NUM 0x10
+
+#define SS_LINK_SIZE 256
+
+#define DLRU_MAX_USER_STS 0x10
+#define lps_pwr_state ps_pwr_state //temp, should remove
+
+#define MAC_AX_IECAM_NUM	12
+
+#define BASE_BOARD_ID_LEN 32
+
+/*--------------------Define Enum---------------------------------------*/
+
+/**
+ * @enum mac_ax_intf
+ *
+ * @brief mac_ax_intf
+ *
+ * @var mac_ax_intf::MAC_AX_INTF_USB
+ * Please Place Description here.
+ * @var mac_ax_intf::MAC_AX_INTF_SDIO
+ * Please Place Description here.
+ * @var mac_ax_intf::MAC_AX_INTF_PCIE
+ * Please Place Description here.
+ * @var mac_ax_intf::MAC_AX_INTF_LAST
+ * Please Place Description here.
+ * @var mac_ax_intf::MAC_AX_INTF_MAX
+ * Please Place Description here.
+ * @var mac_ax_intf::MAC_AX_INTF_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_intf {
+	MAC_AX_INTF_USB,
+	MAC_AX_INTF_SDIO,
+	MAC_AX_INTF_PCIE,
+
+	/* keep last */
+	MAC_AX_INTF_LAST,
+	MAC_AX_INTF_MAX = MAC_AX_INTF_LAST,
+	MAC_AX_INTF_INVALID = MAC_AX_INTF_LAST,
+};
+
+/**
+ * @enum mac_ax_feature
+ *
+ * @brief mac_ax_feature
+ *
+ * @var mac_ax_feature::MAC_AX_FT_DUMP_EFUSE
+ * Please Place Description here.
+ * @var mac_ax_feature::MAC_AX_FT_LAST
+ * Please Place Description here.
+ * @var mac_ax_feature::MAC_AX_FT_MAX
+ * Please Place Description here.
+ * @var mac_ax_feature::MAC_AX_FT_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_feature {
+	MAC_AX_FT_DUMP_EFUSE,
+
+	/* keep last */
+	MAC_AX_FT_LAST,
+	MAC_AX_FT_MAX = MAC_AX_FT_LAST,
+	MAC_AX_FT_INVALID = MAC_AX_FT_LAST,
+};
+
+/**
+ * @enum mac_ax_status
+ *
+ * @brief mac_ax_status
+ *
+ * @var mac_ax_status::MAC_AX_STATUS_IDLE
+ * Please Place Description here.
+ * @var mac_ax_status::MAC_AX_STATUS_PROC
+ * Please Place Description here.
+ * @var mac_ax_status::MAC_AX_STATUS_DONE
+ * Please Place Description here.
+ * @var mac_ax_status::MAC_AX_STATUS_ERR
+ * Please Place Description here.
+ */
+enum mac_ax_status {
+	MAC_AX_STATUS_IDLE,
+	MAC_AX_STATUS_PROC,
+	MAC_AX_STATUS_DONE,
+	MAC_AX_STATUS_ERR,
+};
+
+/**
+ * @enum mac_ax_sdio_4byte_mode
+ *
+ * @brief mac_ax_sdio_4byte_mode
+ *
+ * @var mac_ax_sdio_4byte_mode::MAC_AX_SDIO_4BYTE_MODE_DISABLE
+ * Please Place Description here.
+ * @var mac_ax_sdio_4byte_mode::MAC_AX_SDIO_4BYTE_MODE_RW
+ * Please Place Description here.
+ * @var mac_ax_sdio_4byte_mode::MAC_AX_SDIO_4BYTE_MODE_LAST
+ * Please Place Description here.
+ * @var mac_ax_sdio_4byte_mode::MAC_AX_SDIO_4BYTE_MODE_MAX
+ * Please Place Description here.
+ * @var mac_ax_sdio_4byte_mode::MAC_AX_SDIO_4BYTE_MODE_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_sdio_4byte_mode {
+	MAC_AX_SDIO_4BYTE_MODE_DISABLE,
+	MAC_AX_SDIO_4BYTE_MODE_RW,
+
+	/* keep last */
+	MAC_AX_SDIO_4BYTE_MODE_LAST,
+	MAC_AX_SDIO_4BYTE_MODE_MAX = MAC_AX_SDIO_4BYTE_MODE_LAST,
+	MAC_AX_SDIO_4BYTE_MODE_INVALID = MAC_AX_SDIO_4BYTE_MODE_LAST,
+};
+
+/**
+ * @enum mac_ax_sdio_tx_mode
+ *
+ * @brief mac_ax_sdio_tx_mode
+ *
+ * @var mac_ax_sdio_tx_mode::MAC_AX_SDIO_TX_MODE_AGG
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_mode::MAC_AX_SDIO_TX_MODE_DUMMY_BLOCK
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_mode::MAC_AX_SDIO_TX_MODE_DUMMY_AUTO
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_mode::MAC_AX_SDIO_TX_MODE_LAST
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_mode::MAC_AX_SDIO_TX_MODE_MAX
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_mode::MAC_AX_SDIO_TX_MODE_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_sdio_tx_mode {
+	MAC_AX_SDIO_TX_MODE_AGG,
+	MAC_AX_SDIO_TX_MODE_DUMMY_BLOCK,
+	MAC_AX_SDIO_TX_MODE_DUMMY_AUTO,
+
+	/* keep last */
+	MAC_AX_SDIO_TX_MODE_LAST,
+	MAC_AX_SDIO_TX_MODE_MAX = MAC_AX_SDIO_TX_MODE_LAST,
+	MAC_AX_SDIO_TX_MODE_INVALID = MAC_AX_SDIO_TX_MODE_LAST,
+};
+
+/**
+ * @enum mac_ax_sdio_opn_mode
+ *
+ * @brief mac_ax_sdio_opn_mode
+ *
+ * @var mac_ax_sdio_opn_mode::MAC_AX_SDIO_OPN_MODE_BYTE
+ * Please Place Description here.
+ * @var mac_ax_sdio_opn_mode::MAC_AX_SDIO_OPN_MODE_BLOCK
+ * Please Place Description here.
+ * @var mac_ax_sdio_opn_mode::MAC_AX_SDIO_OPN_MODE_UNKNOWN
+ * Please Place Description here.
+ */
+enum mac_ax_sdio_opn_mode {
+	MAC_AX_SDIO_OPN_MODE_BYTE = 0,
+	MAC_AX_SDIO_OPN_MODE_BLOCK,
+	MAC_AX_SDIO_OPN_MODE_UNKNOWN,
+};
+
+/**
+ * @enum mac_ax_sdio_spec_ver
+ *
+ * @brief mac_ax_sdio_spec_ver
+ *
+ * @var mac_ax_sdio_spec_ver::MAC_AX_SDIO_SPEC_VER_2_00
+ * Please Place Description here.
+ * @var mac_ax_sdio_spec_ver::MAC_AX_SDIO_SPEC_VER_3_00
+ * Please Place Description here.
+ * @var mac_ax_sdio_spec_ver::MAC_AX_SDIO_SPEC_VER_LAST
+ * Please Place Description here.
+ * @var mac_ax_sdio_spec_ver::MAC_AX_SDIO_SPEC_VER_MAX
+ * Please Place Description here.
+ * @var mac_ax_sdio_spec_ver::MAC_AX_SDIO_SPEC_VER_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_sdio_spec_ver {
+	MAC_AX_SDIO_SPEC_VER_2_00,
+	MAC_AX_SDIO_SPEC_VER_3_00,
+
+	/* keep last */
+	MAC_AX_SDIO_SPEC_VER_LAST,
+	MAC_AX_SDIO_SPEC_VER_MAX = MAC_AX_SDIO_SPEC_VER_LAST,
+	MAC_AX_SDIO_SPEC_VER_INVALID = MAC_AX_SDIO_SPEC_VER_LAST,
+};
+
+/**
+ * @enum mac_ax_use_ver
+ *
+ * @brief mac_ax_use_ver
+ *
+ * @var mac_ax_use_ver::MAC_AX_USB11
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB2
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB3
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB_LAST
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB_MAX
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_use_ver {
+	MAC_AX_USB10,
+	MAC_AX_USB11,
+	MAC_AX_USB2,
+	MAC_AX_USB3,
+
+	MAC_AX_USB_LAST,
+	MAC_AX_USB_MAX = MAC_AX_USB_LAST,
+	MAC_AX_USB_INVALID = MAC_AX_USB_LAST,
+};
+
+/**
+ * @enum mac_ax_use_mode
+ *
+ * @brief mac_ax_use_mode
+ *
+ * @var mac_ax_use_ver::MAC_AX_USB_NORM
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB_AUTOINSTALL
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB_LAST
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB_MAX
+ * Please Place Description here.
+ * @var mac_ax_use_ver::MAC_AX_USB_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_use_mode {
+	MAC_AX_USB_NORM,
+	MAC_AX_USB_AUTOINSTALL,
+
+	MAC_AX_USB_MODE_LAST,
+	MAC_AX_USB_MODE_MAX = MAC_AX_USB_LAST,
+	MAC_AX_USB_MODE_INVALID = MAC_AX_USB_LAST,
+};
+
+/**
+ * @enum mac_ax_lv1_rcvy_step
+ *
+ * @brief mac_ax_lv1_rcvy_step
+ *
+ * @var mac_ax_lv1_rcvy_step::MAC_AX_LV1_RCVY_STEP_1
+ * Please Place Description here.
+ * @var mac_ax_lv1_rcvy_step::MAC_AX_LV1_RCVY_STEP_2
+ * Please Place Description here.
+ * @var mac_ax_lv1_rcvy_step::MAC_AX_LV1_RCVY_STEP_LAST
+ * Please Place Description here.
+ * @var mac_ax_lv1_rcvy_step::MAC_AX_LV1_RCVY_STEP_MAX
+ * Please Place Description here.
+ * @var mac_ax_lv1_rcvy_step::MAC_AX_LV1_RCVY_STEP_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_lv1_rcvy_step {
+	MAC_AX_LV1_RCVY_STEP_1 = 0,
+	MAC_AX_LV1_RCVY_STEP_2,
+
+	/* keep last */
+	MAC_AX_LV1_RCVY_STEP_LAST,
+	MAC_AX_LV1_RCVY_STEP_MAX = MAC_AX_LV1_RCVY_STEP_LAST,
+	MAC_AX_LV1_RCVY_STEP_INVALID = MAC_AX_LV1_RCVY_STEP_LAST,
+};
+
+/**
+ * @enum mac_ax_ex_shift
+ *
+ * @brief mac_ax_ex_shift
+ *
+ * @var mac_ax_ex_shift::MAC_AX_NO_SHIFT
+ * Please Place Description here.
+ * @var mac_ax_ex_shift::MAC_AX_BYTE_ALIGNED_4
+ * Please Place Description here.
+ * @var mac_ax_ex_shift::MAC_AX_BYTE_ALIGNED_8
+ * Please Place Description here.
+ */
+enum mac_ax_ex_shift {
+	MAC_AX_NO_SHIFT    = 0,
+	MAC_AX_BYTE_ALIGNED_4 = 1,
+	MAC_AX_BYTE_ALIGNED_8   = 2
+};
+
+/**
+ * @enum mac_ax_ps_mode
+ *
+ * @brief mac_ax_ps_mode
+ *
+ * @var mac_ax_ps_mode::MAC_AX_PS_MODE_ACTIVE
+ * Please Place Description here.
+ * @var mac_ax_ps_mode::MAC_AX_PS_MODE_LEGACY
+ * Please Place Description here.
+ * @var mac_ax_ps_mode::MAC_AX_PS_MODE_WMMPS
+ * Please Place Description here.
+ * @var mac_ax_ps_mode::MAC_AX_PS_MODE_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_ps_mode {
+	MAC_AX_PS_MODE_ACTIVE = 0,
+	MAC_AX_PS_MODE_LEGACY = 1,
+	MAC_AX_PS_MODE_WMMPS  = 2,
+	MAC_AX_PS_MODE_MAX    = 3,
+};
+
+/**
+ * @enum mac_ax_pwr_state_action
+ *
+ * @brief mac_ax_pwr_state_action
+ *
+ * @var mac_ax_pwr_state_action::MAC_AX_PWR_STATE_ACT_REQ
+ * Please Place Description here.
+ * @var mac_ax_pwr_state_action::MAC_AX_PWR_STATE_ACT_CHK
+ * Please Place Description here.
+ * @var mac_ax_pwr_state_action::MAC_AX_PWR_STATE_ACT_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_pwr_state_action {
+	MAC_AX_PWR_STATE_ACT_REQ = 0,
+	MAC_AX_PWR_STATE_ACT_CHK = 1,
+	MAC_AX_PWR_STATE_ACT_MAX,
+};
+
+/**
+ * @enum mac_ax_rpwm_req_pwr_state
+ *
+ * @brief mac_ax_rpwm_req_pwr_state
+ *
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_ACTIVE
+ * Please Place Description here.
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_BAND0_RFON
+ * Please Place Description here.
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_BAND1_RFON
+ * Please Place Description here.
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_BAND0_RFOFF
+ * Please Place Description here.
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_BAND1_RFOFF
+ * Please Place Description here.
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_CLK_GATED
+ * Please Place Description here.
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_PWR_GATED
+ * Please Place Description here.
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_HIOE_PWR_GATED
+ * Please Place Description here.
+ * @var mac_ax_rpwm_req_pwr_state::MAC_AX_RPWM_REQ_PWR_STATE_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_rpwm_req_pwr_state {
+	MAC_AX_RPWM_REQ_PWR_STATE_ACTIVE = 0,
+	MAC_AX_RPWM_REQ_PWR_STATE_BAND0_RFON = 1,
+	MAC_AX_RPWM_REQ_PWR_STATE_BAND1_RFON = 2,
+	MAC_AX_RPWM_REQ_PWR_STATE_BAND0_RFOFF = 3,
+	MAC_AX_RPWM_REQ_PWR_STATE_BAND1_RFOFF = 4,
+	MAC_AX_RPWM_REQ_PWR_STATE_CLK_GATED = 5,
+	MAC_AX_RPWM_REQ_PWR_STATE_PWR_GATED = 6,
+	MAC_AX_RPWM_REQ_PWR_STATE_HIOE_PWR_GATED = 7,
+	MAC_AX_RPWM_REQ_PWR_STATE_MAX,
+};
+
+/**
+ * @enum mac_ax_port_cfg_type
+ *
+ * @brief mac_ax_port_cfg_type
+ *
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_FUNC_SW
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_TX_SW
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_TX_RPT
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_RX_SW
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_RX_RPT
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_RX_SYNC
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BCN_PRCT
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_TBTT_AGG
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_TBTT_SHIFT
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_RST_TSF
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_RST_TPR
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BCAID
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_HIQ_WIN
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_HIQ_DTIM
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_HIQ_NOLIMIT
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_NET_TYPE
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BCN_INTV
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BCN_SETUP_TIME
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BCN_HOLD_TIME
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_MBSSID_EN
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BCN_ERLY
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BCN_MASK_AREA
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_TBTT_ERLY
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BSS_CLR
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_type::MAC_AX_PCFG_BCN_DRP_ALL
+ * Please Place Description here.
+ */
+enum mac_ax_port_cfg_type {
+	MAC_AX_PCFG_FUNC_SW = 0,
+	MAC_AX_PCFG_TX_SW,
+	MAC_AX_PCFG_TX_RPT,
+	MAC_AX_PCFG_RX_SW,
+	MAC_AX_PCFG_RX_RPT,
+	MAC_AX_PCFG_RX_SYNC,
+	MAC_AX_PCFG_BCN_PRCT,
+	MAC_AX_PCFG_TBTT_AGG,
+	MAC_AX_PCFG_TBTT_SHIFT,
+	MAC_AX_PCFG_RST_TSF,
+	MAC_AX_PCFG_RST_TPR,
+	MAC_AX_PCFG_BCAID,
+	MAC_AX_PCFG_HIQ_WIN,
+	MAC_AX_PCFG_HIQ_DTIM,
+	MAC_AX_PCFG_HIQ_NOLIMIT,
+	MAC_AX_PCFG_NET_TYPE,
+	MAC_AX_PCFG_BCN_INTV,
+	MAC_AX_PCFG_BCN_SETUP_TIME,
+	MAC_AX_PCFG_BCN_HOLD_TIME,
+	MAC_AX_PCFG_MBSSID_EN,
+	MAC_AX_PCFG_BCN_ERLY,
+	MAC_AX_PCFG_BCN_MASK_AREA,
+	MAC_AX_PCFG_TBTT_ERLY,
+	MAC_AX_PCFG_BSS_CLR,
+	MAC_AX_PCFG_MBSSID_NUM,
+	MAC_AX_PCFG_BCN_DRP_ALL,
+};
+
+/**
+ * @enum mac_ax_band
+ *
+ * @brief mac_ax_band
+ *
+ * @var mac_ax_band::MAC_AX_BAND_0
+ * Please Place Description here.
+ * @var mac_ax_band::MAC_AX_BAND_1
+ * Please Place Description here.
+ * @var mac_ax_band::MAC_AX_BAND_NUM
+ * Please Place Description here.
+ */
+enum mac_ax_band {
+	MAC_AX_BAND_0 = 0,
+	MAC_AX_BAND_1 = 1,
+	MAC_AX_BAND_NUM = 2
+};
+
+/**
+ * @enum mac_ax_port
+ *
+ * @brief mac_ax_port
+ *
+ * @var mac_ax_port::MAC_AX_PORT_0
+ * Please Place Description here.
+ * @var mac_ax_port::MAC_AX_PORT_1
+ * Please Place Description here.
+ * @var mac_ax_port::MAC_AX_PORT_2
+ * Please Place Description here.
+ * @var mac_ax_port::MAC_AX_PORT_3
+ * Please Place Description here.
+ * @var mac_ax_port::MAC_AX_PORT_4
+ * Please Place Description here.
+ * @var mac_ax_port::MAC_AX_PORT_NUM
+ * Please Place Description here.
+ */
+enum mac_ax_port {
+	MAC_AX_PORT_0 = 0,
+	MAC_AX_PORT_1 = 1,
+	MAC_AX_PORT_2 = 2,
+	MAC_AX_PORT_3 = 3,
+	MAC_AX_PORT_4 = 4,
+	MAC_AX_PORT_NUM
+};
+
+/**
+ * @enum mac_ax_addr_msk_sel
+ *
+ * @brief mac_ax_addr_msk_sel
+ *
+ * @var mac_ax_addr_msk_sel::MAC_AX_NO_MSK
+ * Please Place Description here.
+ * @var mac_ax_addr_msk_sel::MAC_AX_SMA_MSK
+ * Please Place Description here.
+ * @var mac_ax_addr_msk_sel::MAC_AX_TMA_MSK
+ * Please Place Description here.
+ * @var mac_ax_addr_msk_sel::MAC_AX_BSSID_MSK
+ * Please Place Description here.
+ */
+enum mac_ax_addr_msk_sel {
+	MAC_AX_NO_MSK,
+	MAC_AX_SMA_MSK,
+	MAC_AX_TMA_MSK,
+	MAC_AX_BSSID_MSK
+};
+
+/**
+ * @enum mac_ax_addr_msk
+ *
+ * @brief mac_ax_addr_msk
+ *
+ * @var mac_ax_addr_msk::MAC_AX_MASK_BYTE5_TO_BYTE5
+ * Please Place Description here.
+ * @var mac_ax_addr_msk::MAC_AX_MASK_BYTE5_TO_BYTE4
+ * Please Place Description here.
+ * @var mac_ax_addr_msk::MAC_AX_MASK_BYTE5_TO_BYTE3
+ * Please Place Description here.
+ * @var mac_ax_addr_msk::MAC_AX_MASK_BYTE5_TO_BYTE2
+ * Please Place Description here.
+ * @var mac_ax_addr_msk::MAC_AX_MASK_BYTE5_TO_BYTE1
+ * Please Place Description here.
+ */
+enum mac_ax_addr_msk {
+	MAC_AX_MSK_NONE = 0x3f,
+	MAC_AX_BYTE5 = 0x1f,
+	MAC_AX_BYTE5_TO_BYTE4 = 0xf,
+	MAC_AX_BYTE5_TO_BYTE3 = 0x7,
+	MAC_AX_BYTE5_TO_BYTE2 = 0x3,
+	MAC_AX_BYTE5_TO_BYTE1 = 0x1,
+	MAC_AX_MSK_ALL = 0x0
+};
+
+/**
+ * @enum mac_ax_mbssid_idx
+ *
+ * @brief mac_ax_mbssid_idx
+ *
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_ROOT
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID1
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID2
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID3
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID4
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID5
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID6
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID7
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID8
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID9
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID10
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID11
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID12
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID13
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID14
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID15
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID_LAST
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID_MAX
+ * Please Place Description here.
+ * @var mac_ax_mbssid_idx::MAC_AX_P0_MBID_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_mbssid_idx {
+	MAC_AX_P0_ROOT = 0,
+	MAC_AX_P0_MBID1,
+	MAC_AX_P0_MBID2,
+	MAC_AX_P0_MBID3,
+	MAC_AX_P0_MBID4,
+	MAC_AX_P0_MBID5,
+	MAC_AX_P0_MBID6,
+	MAC_AX_P0_MBID7,
+	MAC_AX_P0_MBID8,
+	MAC_AX_P0_MBID9,
+	MAC_AX_P0_MBID10,
+	MAC_AX_P0_MBID11,
+	MAC_AX_P0_MBID12,
+	MAC_AX_P0_MBID13,
+	MAC_AX_P0_MBID14,
+	MAC_AX_P0_MBID15,
+
+	/* keep last */
+	MAC_AX_P0_MBID_LAST,
+	MAC_AX_P0_MBID_MAX = MAC_AX_P0_MBID_LAST,
+	MAC_AX_P0_MBID_INVALID = MAC_AX_P0_MBID_LAST,
+};
+
+/**
+ * @enum mac_ax_hwmod_sel
+ *
+ * @brief mac_ax_hwmod_sel
+ *
+ * @var mac_ax_hwmod_sel::MAC_AX_DMAC_SEL
+ * Please Place Description here.
+ * @var mac_ax_hwmod_sel::MAC_AX_CMAC_SEL
+ * Please Place Description here.
+ * @var mac_ax_hwmod_sel::MAC_AX_MAC_LAST
+ * Please Place Description here.
+ * @var mac_ax_hwmod_sel::MAC_AX_MAC_MAX
+ * Please Place Description here.
+ * @var mac_ax_hwmod_sel::MAC_AX_MAC_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_hwmod_sel {
+	MAC_AX_DMAC_SEL = 0,
+	MAC_AX_CMAC_SEL = 1,
+
+	/* keep last */
+	MAC_AX_MAC_LAST,
+	MAC_AX_MAC_MAX = MAC_AX_MAC_LAST,
+	MAC_AX_MAC_INVALID = MAC_AX_MAC_LAST,
+};
+
+/**
+ * @enum mac_ax_ss_wmm
+ *
+ * @brief mac_ax_ss_wmm
+ *
+ * @var mac_ax_ss_wmm::MAC_AX_SS_WMM0
+ * Please Place Description here.
+ * @var mac_ax_ss_wmm::MAC_AX_SS_WMM1
+ * Please Place Description here.
+ * @var mac_ax_ss_wmm::MAC_AX_SS_WMM2
+ * Please Place Description here.
+ * @var mac_ax_ss_wmm::MAC_AX_SS_WMM3
+ * Please Place Description here.
+ * @var mac_ax_ss_wmm::MAC_AX_SS_UL
+ * Please Place Description here.
+ */
+enum mac_ax_ss_wmm {
+	MAC_AX_SS_WMM0,
+	MAC_AX_SS_WMM1,
+	MAC_AX_SS_WMM2,
+	MAC_AX_SS_WMM3,
+	MAC_AX_SS_UL,
+};
+
+/**
+ * @enum mac_ax_ss_quota_mode
+ *
+ * @brief mac_ax_ss_quota_mode
+ *
+ * @var mac_ax_ss_quota_mode::MAC_AX_SS_QUOTA_MODE_TIME
+ * Please Place Description here.
+ * @var mac_ax_ss_quota_mode::MAC_AX_SS_QUOTA_MODE_CNT
+ * Please Place Description here.
+ */
+enum mac_ax_ss_quota_mode {
+	MAC_AX_SS_QUOTA_MODE_TIME = 0,
+	MAC_AX_SS_QUOTA_MODE_CNT = 1,
+};
+
+/**
+ * @enum mac_ax_issue_uldl_type
+ *
+ * @brief mac_ax_issue_uldl_type
+ *
+ * @var mac_ax_issue_uldl_type::mac_ax_issue_dl
+ * Please Place Description here.
+ * @var mac_ax_issue_uldl_type::mac_ax_issue_ul
+ * Please Place Description here.
+ */
+enum mac_ax_issue_uldl_type {
+	mac_ax_issue_dl = 0,
+	mac_ax_issue_ul = 1,
+};
+
+/**
+ * @enum mac_ax_hw_id
+ *
+ * @brief mac_ax_hw_id
+ *
+ * @var mac_ax_hw_id::MAC_AX_HW_MAPPING
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_MON_INT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_MON_CNT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_TX_AGG_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_AMPDU_CFG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_EDCA_PARAM
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_EDCCA_PARAM
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_MUEDCA_PARAM
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_MUEDCA_TIMER
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_TBPPDU_CTRL
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_MUEDCA_CTRL
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_DELAYTX_CFG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_SS_WMM_TBL
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_EFUSE_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_LOGICAL_EFUSE_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_LIMIT_LOG_EFUSE_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_BT_EFUSE_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_BT_LOGICAL_EFUSE_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_EFUSE_MASK_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_LIMIT_EFUSE_MASK_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_BT_EFUSE_MASK_SIZE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_CH_STAT_CNT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_LIFETIME_CFG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_APP_FCS
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_RX_ICVERR
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_PWR_STATE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_WAKE_REASON
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_SCOREBOARD
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_COEX_GNT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_RRSR
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_COEX_CTRL
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_TX_CNT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_TX_TF_INFO
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_TSF
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_MAX_TX_TIME
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_SS_QUOTA_MODE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_SS_QUOTA_SETTING
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_POLLUTED_CNT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_DATA_RTY_LMT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_DFLT_NAV
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_BACAM_MODE_SEL
+ * To get the BACAM option mode.
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_RRSR_CFG
+ * for Get Response rate cfg
+ * @var mac_ax_hw_id::MAC_AX_HW_GET_CTS_RRSR_CFG
+ * for Get CTS Response rate cfg
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_INFO
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_TX_MODE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_RX_AGG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_TX_AGG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_AVAL_PAGE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_MON_WT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SDIO_MON_CLK
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_PCIE_CFGSPC_SET
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_PCIE_RST_BDRAM
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAX_AX_HW_PCIE_LTR_SW_TRIGGER
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_ID_PAUSE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_AMPDU_CFG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_USR_EDCA_PARAM
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_EDCA_PARAM
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_EDCCA_PARAM
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_MUEDCA_PARAM
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_TBPPDU_CTRL
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_SCH_TXEN_CFG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_HOST_RPR
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_MUEDCA_CTRL
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_DELAYTX_CFG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_BW_CFG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_BT_BLOCK_TX
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_LIFETIME_CFG
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_EN_BB_RF
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_APP_FCS
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_RX_ICVERR
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_CCTL_RTY_LMT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_COEX_GNT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_SCOREBOARD
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_POLLUTED
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_COEX_CTRL
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_CLR_TX_CNT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_SLOT_TIME
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_XTAL_AAC_MODE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_NAV_PADDING
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_MAX_TX_TIME
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_SS_QUOTA_MODE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_SS_QUOTA_SETTING
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_TX_RU26_TB
+ * To enable or disable responding TB in RU26
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_BACAM_MODE_SEL
+ * To change the BACAM option mode
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_CORE_SWR_VOLT
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_PARTIAL_PLD_MODE
+ * Please Place Description here.
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_RRSR_CFG
+ * for Response rate cfg
+ * @var mac_ax_hw_id::MAC_AX_HW_SET_CTS_RRSR_CFG
+ * for CTS Response rate cfg
+ */
+enum mac_ax_hw_id {
+	/* Get HW value */
+	MAC_AX_HW_MAPPING = 0x00,
+	MAC_AX_HW_SDIO_MON_INT,
+	MAC_AX_HW_SDIO_MON_CNT,
+	MAC_AX_HW_GET_ID_PAUSE,
+	MAC_AX_HW_SDIO_TX_AGG_SIZE,
+	MAC_AX_HW_GET_EDCA_PARAM,
+	MAC_AX_HW_GET_TBPPDU_CTRL,
+	MAC_AX_HW_GET_SCH_TXEN_STATUS,
+	MAC_AX_HW_GET_DELAYTX_CFG,
+	MAC_AX_HW_GET_SS_WMM_TBL,
+	MAC_AX_HW_GET_EFUSE_SIZE,
+	MAC_AX_HW_GET_LOGICAL_EFUSE_SIZE,
+	MAC_AX_HW_GET_LIMIT_LOG_EFUSE_SIZE,
+	MAC_AX_HW_GET_BT_EFUSE_SIZE,
+	MAC_AX_HW_GET_BT_LOGICAL_EFUSE_SIZE,
+	MAC_AX_HW_GET_EFUSE_MASK_SIZE,
+	MAC_AX_HW_GET_LIMIT_EFUSE_MASK_SIZE,
+	MAC_AX_HW_GET_BT_EFUSE_MASK_SIZE,
+	MAC_AX_HW_GET_EFUSE_VERSION_SIZE,
+	MAC_AX_HW_GET_DAV_LOG_EFUSE_SIZE,
+	MAC_AX_HW_GET_CH_STAT_CNT,
+	MAC_AX_HW_GET_LIFETIME_CFG,
+	MAC_AX_HW_GET_APP_FCS,
+	MAC_AX_HW_GET_RX_ICVERR,
+	MAC_AX_HW_GET_PWR_STATE,
+	MAC_AX_HW_GET_WAKE_REASON,
+	MAC_AX_HW_GET_SCOREBOARD,
+	MAC_AX_HW_GET_COEX_GNT,
+	MAC_AX_HW_GET_COEX_CTRL,
+	MAC_AX_HW_GET_TX_CNT,
+	MAC_AX_HW_GET_TSF,
+	MAC_AX_HW_GET_MAX_TX_TIME,
+	MAC_AX_HW_GET_POLLUTED_CNT,
+	MAC_AX_HW_GET_DATA_RTY_LMT,
+	MAC_AX_HW_GET_DFLT_NAV,
+	MAC_AX_HW_GET_SCHE_PREBKF,
+	MAC_AX_HW_GET_FW_CAP,
+	MAC_AX_HW_GET_BACAM_MODE_SEL,
+	MAC_AX_HW_GET_RRSR_CFG,
+	MAC_AX_HW_GET_CTS_RRSR_CFG,
+	MAC_AX_HW_GET_USB_STS,
+	MAC_AX_HW_GET_WD_PAGE_NUM,
+	MAC_AX_HW_GET_SDIO_RX_REQ_LEN,
+	MAC_AX_HW_GET_SDIO_LPS_FLG,
+	MAC_AX_HW_GET_FREERUN_CNT,
+	/* Set HW value */
+	MAC_AX_HW_SETTING = 0x60,
+	MAC_AX_HW_SDIO_INFO,
+	MAC_AX_HW_SDIO_TX_MODE,
+	MAC_AX_HW_SDIO_RX_AGG,
+	MAC_AX_HW_SDIO_TX_AGG,
+	MAC_AX_HW_SDIO_AVAL_PAGE,
+	MAC_AX_HW_SDIO_MON_WT,
+	MAC_AX_HW_SDIO_MON_CLK,
+	MAC_AX_HW_PCIE_CFGSPC_SET,
+	MAC_AX_HW_PCIE_RST_BDRAM,
+	MAX_AX_HW_PCIE_LTR_SW_TRIGGER,
+	MAX_AX_HW_PCIE_MIT,
+	MAX_AX_HW_PCIE_L2_LEAVE,
+	MAC_AX_HW_PCIE_DRIVING_MPONLY,
+	MAC_AX_HW_SET_ID_PAUSE,
+	MAC_AX_HW_SET_MULTI_ID_PAUSE,
+	MAC_AX_HW_SET_ID_PAUSE_SLEEP,
+	MAC_AX_HW_SET_MULTI_ID_PAUSE_SLEEP,
+	MAC_AX_HW_SET_AMPDU_CFG,
+	MAC_AX_HW_SET_USR_EDCA_PARAM,
+	MAC_AX_HW_SET_USR_TX_RPT_CFG,
+	MAC_AX_HW_SET_EDCA_PARAM,
+	MAC_AX_HW_SET_EDCCA_PARAM,
+	MAC_AX_HW_SET_MUEDCA_PARAM,
+	MAC_AX_HW_SET_TBPPDU_CTRL,
+	MAC_AX_HW_SET_SCH_TXEN_CFG,
+	MAC_AX_HW_SET_HOST_RPR,
+	MAC_AX_HW_SET_MUEDCA_CTRL,
+	MAC_AX_HW_SET_DELAYTX_CFG,
+	MAC_AX_HW_SET_BW_CFG,
+	MAC_AX_HW_SET_CH_BUSY_STAT_CFG,
+	MAC_AX_HW_SET_LIFETIME_CFG,
+	MAC_AX_HW_EN_BB_RF,
+	MAC_AX_HW_SET_APP_FCS,
+	MAC_AX_HW_SET_RX_ICVERR,
+	MAC_AX_HW_SET_CCTL_RTY_LMT,
+	MAC_AX_HW_SET_COEX_GNT,
+	MAC_AX_HW_SET_SCOREBOARD,
+	MAC_AX_HW_SET_POLLUTED,
+	MAC_AX_HW_SET_COEX_CTRL,
+	MAC_AX_HW_SET_CLR_TX_CNT,
+	MAC_AX_HW_SET_SLOT_TIME,
+	MAC_AX_HW_SET_XTAL_AAC_MODE,
+	MAC_AX_HW_SET_NAV_PADDING,
+	MAC_AX_HW_SET_MAX_TX_TIME,
+	MAC_AX_HW_SET_SS_QUOTA_MODE,
+	MAC_AX_HW_SET_SS_QUOTA_SETTING,
+	MAC_AX_HW_SET_SCHE_PREBKF,
+	MAC_AX_HW_SET_WDT_ISR_RST,
+	MAC_AX_HW_SET_RESP_ACK,
+	MAC_AX_HW_SET_HW_RTS_TH,
+	MAC_AX_HW_SET_TX_RU26_TB,
+	MAC_AX_HW_SET_BACAM_MODE_SEL,
+	MAC_AX_HW_SET_CORE_SWR_VOLT,
+	MAC_AX_HW_SET_PARTIAL_PLD_MODE,
+	MAC_AX_HW_SET_CCTL_PRELD,
+	MAC_AX_HW_SET_GT3_TIMER,
+	MAC_AX_HW_SET_RRSR_CFG,
+	MAC_AX_HW_SET_CTS_RRSR_CFG,
+	MAC_AX_HW_SET_ADAPTER,
+	MAC_AX_HW_SET_RESP_ACK_CHK_CCA,
+	MAC_AX_HW_SET_SIFS_R2T_T2T,
+	MAC_AX_HW_SET_RXD_ZLD_EN,
+	MAC_AX_HW_SET_SER_DBG_LVL,
+	MAC_AX_HW_SET_DATA_RTY_LMT,
+	MAC_AX_HW_SET_CTS2SELF,
+};
+
+/**
+ * @enum mac_ax_rx_agg_mode
+ *
+ * @brief mac_ax_rx_agg_mode
+ *
+ * @var mac_ax_rx_agg_mode::MAC_AX_RX_AGG_MODE_NONE
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_mode::MAC_AX_RX_AGG_MODE_DMA
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_mode::MAC_AX_RX_AGG_MODE_USB
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_mode::MAC_AX_RX_AGG_MODE_LAST
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_mode::MAC_AX_RX_AGG_MODE_MAX
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_mode::MAC_AX_RX_AGG_MODE_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_rx_agg_mode {
+	MAC_AX_RX_AGG_MODE_NONE,
+	MAC_AX_RX_AGG_MODE_DMA,
+	MAC_AX_RX_AGG_MODE_USB,
+
+	/* keep last */
+	MAC_AX_RX_AGG_MODE_LAST,
+	MAC_AX_RX_AGG_MODE_MAX = MAC_AX_RX_AGG_MODE_LAST,
+	MAC_AX_RX_AGG_MODE_INVALID = MAC_AX_RX_AGG_MODE_LAST,
+};
+
+/**
+ * @enum mac_ax_usr_tx_rpt_mode
+ *
+ * @brief mac_ax_usr_tx_rpt_mode
+ *
+ * @var mac_ax_usr_tx_rpt_mode::MAC_AX_USR_TX_RPT_DIS
+ * disable report
+ * @var mac_ax_usr_tx_rpt_mode::MAC_AX_USR_TX_RPT_PERIOD
+ * period mode
+ * @var mac_ax_usr_tx_rpt_mode::MAC_AX_USR_TX_RPT_LAST_PKT
+ * report after last packet Tx
+ */
+enum mac_ax_usr_tx_rpt_mode {
+	MAC_AX_USR_TX_RPT_DIS = 0,
+	MAC_AX_USR_TX_RPT_PERIOD = 1,
+	MAC_AX_USR_TX_RPT_LAST_PKT = 2,
+};
+
+/**
+ * @enum mac_ax_usr_tx_rpt_mode
+ *
+ * @brief mac_ax_usr_tx_rpt_mode
+ *
+ * @var mac_ax_usr_tx_rpt_mode::MAC_AX_USR_TX_RPT_DIS
+ * disable report
+ * @var mac_ax_usr_tx_rpt_mode::MAC_AX_USR_TX_RPT_PERIOD
+ * period mode
+ * @var mac_ax_usr_tx_rpt_mode::MAC_AX_USR_TX_RPT_LAST_PKT
+ * report after last packet Tx
+ */
+enum mac_ax_ofld_mode {
+	MAC_AX_OFLD_MODE_DU_DIS = 0,
+	MAC_AX_OFLD_MODE_DU_VAL = 1,
+};
+
+/**
+ * @enum mac_ax_cmac_ac_sel
+ *
+ * @brief mac_ax_cmac_ac_sel
+ *
+ * @var mac_ax_cmac_ac_sel::MAC_AX_CMAC_AC_SEL_BE
+ * Please Place Description here.
+ * @var mac_ax_cmac_ac_sel::MAC_AX_CMAC_AC_SEL_BK
+ * Please Place Description here.
+ * @var mac_ax_cmac_ac_sel::MAC_AX_CMAC_AC_SEL_VI
+ * Please Place Description here.
+ * @var mac_ax_cmac_ac_sel::MAC_AX_CMAC_AC_SEL_VO
+ * Please Place Description here.
+ * @var mac_ax_cmac_ac_sel::MAC_AX_CMAC_AC_SEL_LAST
+ * Please Place Description here.
+ * @var mac_ax_cmac_ac_sel::MAC_AX_CMAC_AC_SEL_MAX
+ * Please Place Description here.
+ * @var mac_ax_cmac_ac_sel::MAC_AX_CMAC_AC_SEL_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_cmac_ac_sel {
+	MAC_AX_CMAC_AC_SEL_BE = 0,
+	MAC_AX_CMAC_AC_SEL_BK = 1,
+	MAC_AX_CMAC_AC_SEL_VI = 2,
+	MAC_AX_CMAC_AC_SEL_VO = 3,
+
+	/* keep last */
+	MAC_AX_CMAC_AC_SEL_LAST,
+	MAC_AX_CMAC_AC_SEL_MAX = MAC_AX_CMAC_AC_SEL_LAST,
+	MAC_AX_CMAC_AC_SEL_INVALID = MAC_AX_CMAC_AC_SEL_LAST,
+};
+
+/**
+ * @enum mac_ax_cmac_path_sel
+ *
+ * @brief mac_ax_cmac_path_sel
+ *
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_BE0
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_BK0
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_VI0
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_VO0
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_BE1
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_BK1
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_VI1
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_VO1
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_MG0_1
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_MG2
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_BCN
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_TF
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_TWT0
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_TWT1
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_TWT2
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_TWT3
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_LAST
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_MAX
+ * Please Place Description here.
+ * @var mac_ax_cmac_path_sel::MAC_AX_CMAC_PATH_SEL_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_cmac_path_sel {
+	MAC_AX_CMAC_PATH_SEL_BE0,
+	MAC_AX_CMAC_PATH_SEL_BK0,
+	MAC_AX_CMAC_PATH_SEL_VI0,
+	MAC_AX_CMAC_PATH_SEL_VO0,
+	MAC_AX_CMAC_PATH_SEL_BE1,
+	MAC_AX_CMAC_PATH_SEL_BK1,
+	MAC_AX_CMAC_PATH_SEL_VI1,
+	MAC_AX_CMAC_PATH_SEL_VO1,
+	MAC_AX_CMAC_PATH_SEL_MG0_1,
+	MAC_AX_CMAC_PATH_SEL_MG2,
+	MAC_AX_CMAC_PATH_SEL_BCN,
+	MAC_AX_CMAC_PATH_SEL_TF,
+	MAC_AX_CMAC_PATH_SEL_TWT0,
+	MAC_AX_CMAC_PATH_SEL_TWT1,
+	MAC_AX_CMAC_PATH_SEL_TWT2,
+	MAC_AX_CMAC_PATH_SEL_TWT3,
+
+	/* keep last */
+	MAC_AX_CMAC_PATH_SEL_LAST,
+	MAC_AX_CMAC_PATH_SEL_MAX = MAC_AX_CMAC_PATH_SEL_LAST,
+	MAC_AX_CMAC_PATH_SEL_INVALID = MAC_AX_CMAC_PATH_SEL_LAST,
+};
+
+/**
+ * @enum mac_ax_cmac_usr_edca_idx
+ *
+ * @brief mac_ax_cmac_usr_edca_idx
+ *
+ * @var mac_ax_cmac_usr_edca_idx::MAC_AX_CMAC_USR_EDCA_IDX_0
+ * Please Place Description here.
+ * @var mac_ax_cmac_usr_edca_idx::MAC_AX_CMAC_USR_EDCA_IDX_1
+ * Please Place Description here.
+ * @var mac_ax_cmac_usr_edca_idx::MAC_AX_CMAC_USR_EDCA_IDX_2
+ * Please Place Description here.
+ * @var mac_ax_cmac_usr_edca_idx::MAC_AX_CMAC_USR_EDCA_IDX_3
+ * Please Place Description here.
+ */
+enum mac_ax_cmac_usr_edca_idx {
+	MAC_AX_CMAC_USR_EDCA_IDX_0 = 0,
+	MAC_AX_CMAC_USR_EDCA_IDX_1 = 1,
+	MAC_AX_CMAC_USR_EDCA_IDX_2 = 2,
+	MAC_AX_CMAC_USR_EDCA_IDX_3 = 3,
+};
+
+/**
+ * @enum mac_ax_cmac_wmm_sel
+ *
+ * @brief mac_ax_cmac_wmm_sel
+ *
+ * @var mac_ax_cmac_wmm_sel::MAC_AX_CMAC_WMM0_SEL
+ * Please Place Description here.
+ * @var mac_ax_cmac_wmm_sel::MAC_AX_CMAC_WMM1_SEL
+ * Please Place Description here.
+ */
+enum mac_ax_cmac_wmm_sel {
+	MAC_AX_CMAC_WMM0_SEL = 0,
+	MAC_AX_CMAC_WMM1_SEL = 1,
+};
+
+/**
+ * @enum mac_ax_ss_wmm_tbl
+ *
+ * @brief mac_ax_ss_wmm_tbl
+ *
+ * @var mac_ax_ss_wmm_tbl::MAC_AX_SS_WMM_TBL_C0_WMM0
+ * Please Place Description here.
+ * @var mac_ax_ss_wmm_tbl::MAC_AX_SS_WMM_TBL_C0_WMM1
+ * Please Place Description here.
+ * @var mac_ax_ss_wmm_tbl::MAC_AX_SS_WMM_TBL_C1_WMM0
+ * Please Place Description here.
+ * @var mac_ax_ss_wmm_tbl::MAC_AX_SS_WMM_TBL_C1_WMM1
+ * Please Place Description here.
+ */
+enum mac_ax_ss_wmm_tbl {
+	MAC_AX_SS_WMM_TBL_C0_WMM0 = 0,
+	MAC_AX_SS_WMM_TBL_C0_WMM1 = 1,
+	MAC_AX_SS_WMM_TBL_C1_WMM0 = 2,
+	MAC_AX_SS_WMM_TBL_C1_WMM1 = 3,
+};
+
+enum mac_ax_tx_idle_poll_sel {
+	MAC_AX_TX_IDLE_POLL_SEL_BAND,
+};
+
+/**
+ * @enum mac_ax_mcc_status
+ *
+ * @brief mac_ax_mcc_status
+ *
+ * @var mac_ax_mcc_status::MAC_AX_MCC_ADD_ROLE_OK
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_START_GROUP_OK
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_STOP_GROUP_OK
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_DEL_GROUP_OK
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_RESET_GROUP_OK
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_SWITCH_CH_OK
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_TXNULL0_OK
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_TXNULL1_OK
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_SWITCH_EARLY
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_TBTT
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_DURATION_START
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_DURATION_END
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_ADD_ROLE_FAIL
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_START_GROUP_FAIL
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_STOP_GROUP_FAIL
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_DEL_GROUP_FAIL
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_RESET_GROUP_FAIL
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_SWITCH_CH_FAIL
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_TXNULL0_FAIL
+ * Please Place Description here.
+ * @var mac_ax_mcc_status::MAC_AX_MCC_TXNULL1_FAIL
+ * Please Place Description here.
+ */
+enum mac_ax_mcc_status {
+	MAC_AX_MCC_ADD_ROLE_OK = 0,
+	MAC_AX_MCC_START_GROUP_OK = 1,
+	MAC_AX_MCC_STOP_GROUP_OK = 2,
+	MAC_AX_MCC_DEL_GROUP_OK = 3,
+	MAC_AX_MCC_RESET_GROUP_OK = 4,
+
+	//fail status
+	MAC_AX_MCC_EMPTY_GRP_FAIL = 16,
+	MAC_AX_MCC_ROLE_NOT_EXIST_FAIL = 17,
+	MAC_AX_MCC_DATA_NOT_FOUND_FAIL = 18,
+	MAC_AX_MCC_ACT_INVALID_FAIL = 19,
+	MAC_AX_MCC_BANDTYPE_INVALID_FAIL = 20,
+	MAC_AX_MCC_ADD_PSTIMER_FAIL = 21,
+	MAC_AX_MCC_MALLOC_FAIL = 22,
+	MAC_AX_MCC_SWITCH_CH_FAIL = 23,
+	MAC_AX_MCC_TXNULL0_FAIL = 24,
+
+};
+
+/**
+ * @enum mac_ax_trx_mitigation_timer_unit
+ *
+ * @brief mac_ax_trx_mitigation_timer_unit
+ *
+ * @var mac_ax_trx_mitigation_timer_unit::MAC_AX_MIT_64US
+ * Please Place Description here.
+ * @var mac_ax_trx_mitigation_timer_unit::MAC_AX_MIT_128US
+ * Please Place Description here.
+ * @var mac_ax_trx_mitigation_timer_unit::MAC_AX_MIT_256US
+ * Please Place Description here.
+ * @var mac_ax_trx_mitigation_timer_unit::MAC_AX_MIT_512US
+ * Please Place Description here.
+ */
+enum mac_ax_trx_mitigation_timer_unit {
+	MAC_AX_MIT_64US,
+	MAC_AX_MIT_128US,
+	MAC_AX_MIT_256US,
+	MAC_AX_MIT_512US
+};
+
+/**
+ * @enum mac_ax_wow_fw_status
+ *
+ * @brief mac_ax_wow_fw_status
+ *
+ * @var mac_ax_wow_fw_status::MAC_AX_WOW_NOT_READY
+ * Please Place Description here.
+ * @var mac_ax_wow_fw_status::MAC_AX_WOW_SLEEP
+ * Please Place Description here.
+ * @var mac_ax_wow_fw_status::MAC_AX_WOW_RESUME
+ * Please Place Description here.
+ */
+enum mac_ax_wow_fw_status {
+	MAC_AX_WOW_NOT_READY,
+	MAC_AX_WOW_SLEEP,
+	MAC_AX_WOW_RESUME
+};
+
+/**
+ * @enum mac_ax_wow_ctrl
+ *
+ * @brief mac_ax_wow_ctrl
+ *
+ * @var mac_ax_wow_ctrl::MAC_AX_WOW_ENTER
+ * Please Place Description here.
+ * @var mac_ax_wow_ctrl::MAC_AX_WOW_LEAVE
+ * Please Place Description here.
+ */
+enum mac_ax_wow_ctrl {
+	MAC_AX_WOW_ENTER,
+	MAC_AX_WOW_LEAVE
+};
+
+/**
+ * @enum mac_ax_mac_pwr_st
+ *
+ * @brief mac_ax_mac_pwr_st
+ *
+ * @var mac_ax_mac_pwr_st::MAC_AX_MAC_OFF
+ * Please Place Description here.
+ * @var mac_ax_mac_pwr_st::MAC_AX_MAC_ON
+ * Please Place Description here.
+ * @var mac_ax_mac_pwr_st::MAC_AX_MAC_LPS
+ * Please Place Description here.
+ */
+enum mac_ax_mac_pwr_st {
+	MAC_AX_MAC_OFF = 0,
+	MAC_AX_MAC_ON = 1,
+	MAC_AX_MAC_LPS = 2
+};
+
+/**
+ * @enum mac_ax_sys_pwr_st
+ *
+ * @brief mac_ax_sys_pwr_st
+ *
+ * @var mac_ax_sys_pwr_st::MAC_AX_SYS_ACT
+ * Please Place Description here.
+ * @var mac_ax_sys_pwr_st::MAC_AX_SYS_LPS
+ * Please Place Description here.
+ * @var mac_ax_sys_pwr_st::MAC_AX_SYS_SUS
+ * Please Place Description here.
+ * @var mac_ax_sys_pwr_st::MAC_AX_SYS_PDN
+ * Please Place Description here.
+ */
+enum mac_ax_sys_pwr_st {
+	MAC_AX_SYS_ACT = 0x220,
+	MAC_AX_SYS_LPS = 0x224,
+	MAC_AX_SYS_SUS = 0x224,
+	MAC_AX_SYS_PDN = 0x228,
+};
+
+/**
+ * @enum mac_ax_core_swr_volt
+ *
+ * @brief mac_ax_core_swr_volt
+ *
+ * @var mac_ax_core_swr_volt::MAC_AX_SWR_LOW
+ * Please Place Description here.
+ * @var mac_ax_core_swr_volt::MAC_AX_SWR_NORM
+ * Please Place Description here.
+ * @var mac_ax_core_swr_volt::MAC_AX_SWR_HIGH
+ * Please Place Description here.
+ */
+enum mac_ax_core_swr_volt {
+	MAC_AX_SWR_LOW = 0,
+	MAC_AX_SWR_NORM = 3,
+	MAC_AX_SWR_HIGH = 6
+};
+
+/**
+ * @enum mac_txd_ofld_hw_hdr_conv_type
+ *
+ * @brief TXD offload
+ *
+ * @var mac_txd_ofld_hw_hdr_conv_type::MAC_TXD_OFLD_HW_HDR_CONV_CONF_MISSING
+ * Please Place Description here.
+ * @var mac_txd_ofld_hw_hdr_conv_type::MAC_TXD_OFLD_HW_HDR_CONV_OFF
+ * Please Place Description here.
+ * @var mac_txd_ofld_hw_hdr_conv_type::MAC_TXD_OFLD_HW_HDR_CONV_ETHII_TO_WLAN
+ * Please Place Description here.
+ * @var mac_txd_ofld_hw_hdr_conv_type::MAC_TXD_OFLD_HW_HDR_CONV_SNAP_TO_WLAN
+ * Please Place Description here.
+ * @var mac_txd_ofld_hw_hdr_conv_type::MAC_TXD_OFLD_HW_HDR_CONV_WLAN_TO_WLAN
+ * Please Place Description here.
+ */
+enum mac_txd_ofld_hw_hdr_conv_type {
+	MAC_TXD_OFLD_HW_HDR_CONV_CONF_MISSING = 0x0,
+	MAC_TXD_OFLD_HW_HDR_CONV_OFF = 0x1,
+	MAC_TXD_OFLD_HW_HDR_CONV_ETHII_TO_WLAN = 0x2,
+	MAC_TXD_OFLD_HW_HDR_CONV_SNAP_TO_WLAN = 0x3,
+	MAC_TXD_OFLD_HW_HDR_CONV_WLAN_TO_WLAN = 0x4,
+};
+
+/**
+ * @enum mac_txd_ofld_enc_type
+ *
+ * @brief TXD offload
+ *
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_CONF_MISSING
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_SW_ENC
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_ENC_NONE
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_WEP40
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_WEP104
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_TKIP
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_WAPI
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_GCMSMS4
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_CCMP128
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_CCMP256
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_GCMP128
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_GCMP256
+ * Please Place Description here.
+ * @var mac_txd_ofld_enc_type::MAC_TXD_OFLD_HW_ENC_BIP128
+ * Please Place Description here.
+ */
+enum mac_txd_ofld_enc_type {
+	MAC_TXD_OFLD_HW_ENC_CONF_MISSING = 0x0,
+	MAC_TXD_OFLD_SW_ENC = 0x1,
+	MAC_TXD_OFLD_HW_ENC_NONE = 0x2,
+	MAC_TXD_OFLD_HW_ENC_WEP40 = 0x3,
+	MAC_TXD_OFLD_HW_ENC_WEP104 = 0x4,
+	MAC_TXD_OFLD_HW_ENC_TKIP = 0x5,
+	MAC_TXD_OFLD_HW_ENC_WAPI = 0x6,
+	MAC_TXD_OFLD_HW_ENC_GCMSMS4 = 0x7,
+	MAC_TXD_OFLD_HW_ENC_CCMP128 = 0x8,
+	MAC_TXD_OFLD_HW_ENC_CCMP256 = 0x9,
+	MAC_TXD_OFLD_HW_ENC_GCMP128 = 0xA,
+	MAC_TXD_OFLD_HW_ENC_GCMP256 = 0xB,
+	MAC_TXD_OFLD_HW_ENC_BIP128 = 0xC,
+};
+
+/**
+ * @enum mac_txd_ofld_hw_amsdu_type
+ *
+ * @brief TXD offload
+ *
+ * @var mac_txd_ofld_hw_amsdu_type::MAC_TXD_OFLD_HW_AMSDU_CONF_MISSING
+ * Please Place Description here.
+ * @var mac_txd_ofld_hw_amsdu_type::MAC_TXD_OFLD_HW_AMSDU_OFF
+ * Please Place Description here.
+ * @var mac_txd_ofld_hw_amsdu_type::MAC_TXD_OFLD_HW_AMSDU_ON
+ * Please Place Description here.
+ */
+enum mac_txd_ofld_hw_amsdu_type {
+	MAC_TXD_OFLD_HW_AMSDU_CONF_MISSING = 0x0,
+	MAC_TXD_OFLD_HW_AMSDU_OFF = 0x1,
+	MAC_TXD_OFLD_HW_AMSDU_ON = 0x2,
+};
+
+/**
+ * @enum mac_bcn_ofld_ctrl_type
+ *
+ * @brief mac_bcn_ofld_ctrl_type
+ *
+ * @var mac_bcn_ofld_ctrl_type::MAC_BCN_OFLD_DIS
+ * Please Place Description here.
+ * @var mac_bcn_ofld_ctrl_type::MAC_BCN_OFLD_EN
+ * Please Place Description here.
+ * @var mac_bcn_ofld_ctrl_type::MAC_BCN_OFLD_UPD_PARAM
+ * Please Place Description here.
+ * @var mac_bcn_ofld_ctrl_type::MAC_BCN_OFLD_UPD_CAM
+ * Please Place Description here.
+ */
+enum mac_bcn_ofld_ctrl_type {
+	MAC_BCN_OFLD_DIS = 0,
+	MAC_BCN_OFLD_EN,
+	MAC_BCN_OFLD_UPD_PARAM,
+	MAC_BCN_OFLD_UPD_CAM,
+};
+
+/**
+ * @enum mac_iecam_frwd_sel
+ *
+ * @brief mac_iecam_frwd_sel
+ *
+ * @var mac_iecam_frwd_sel::MAC_IECAM_FWD_DROP
+ * Please Place Description here.
+ * @var mac_iecam_frwd_sel::MAC_IECAM_FWD_HOST
+ * Please Place Description here.
+ * @var mac_iecam_frwd_sel::MAC_IECAM_FWD_WCPU
+ * Please Place Description here.
+ */
+enum mac_iecam_frwd_sel {
+	MAC_IECAM_FWD_DROP = 0,
+	MAC_IECAM_FWD_HOST,
+	MAC_IECAM_FWD_WCPU
+};
+
+/**
+ * @enum mac_iecam_ent_type
+ *
+ * @brief mac_iecam_ent_type
+ *
+ * @var mac_iecam_ent_type::MAC_IECAM_DIS
+ * Please Place Description here.
+ * @var mac_iecam_ent_type::MAC_IECAM_IE
+ * Please Place Description here.
+ * @var mac_iecam_ent_type::MAC_IECAM_OFST
+ * Please Place Description here.
+ * @var mac_iecam_ent_type::MAC_IECAM_CRC
+ * Please Place Description here.
+ */
+enum mac_iecam_ent_type {
+	MAC_IECAM_DIS = 0,
+	MAC_IECAM_IE,
+	MAC_IECAM_OFST,
+	MAC_IECAM_CRC
+};
+
+/*--------------------Define DBG and recovery related enum--------------------*/
+
+/**
+ * @enum mac_ax_err_info
+ *
+ * @brief mac_ax_err_info
+ *
+ * @var mac_ax_err_info::MAC_AX_ERR_L0_ERR_CMAC0
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L0_ERR_CMAC1
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L0_RESET_DONE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L0_PROMOTE_TO_L1
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L1_ERR_DMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L1_RESET_DISABLE_DMAC_DONE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L1_RESET_RECOVERY_DONE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L1_PROMOTE_TO_L2
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AH_DMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AH_HCI
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AH_RLX4081
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AH_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AH_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AH_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AH_RX4281
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AH_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AHB_TO_DMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AHB_TO_HCI
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AHB_TO_RLX4081
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AHB_TO_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AHB_TO_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AHB_TO_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AHB_TO_RX4281
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_AHB_TO_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WVA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_UART
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_CPULOCAL
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WON
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WDMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WCMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WVA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_UART
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_CPULOCAL
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WDMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WCMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WVA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_UART
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_CPULOCAL
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WON
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WDMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WCMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WVA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_UART
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_CPULOCAL
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WON
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WDMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WCMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WVA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_UART
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_CPULOCAL
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WON
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WDMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WCMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WVA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_UART
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_CPULOCAL
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WON
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WDMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WCMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WVA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_UART
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_CPULOCAL
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WON
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WDMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WCMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WVA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_UART
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_CPULOCAL
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WON
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WDMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WCMAC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_BBRF_TO_DMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_BBRF_TO_HCI
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_BBRF_TO_RLX4081
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_BBRF_TO_IDDMA
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_BBRF_TO_HIOE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_BBRF_TO_IPSEC
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_BBRF_TO_RX4281
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_ERR_APB_BBRF_TO_OTHERS
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L2_RESET_DONE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_GET_ERR_MAX
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L1_DISABLE_EN
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L1_RCVY_EN
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L0_CFG_NOTIFY
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L0_CFG_DIS_NOTIFY
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L0_CFG_HANDSHAKE
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_ERR_L0_RCVY_EN
+ * Please Place Description here.
+ * @var mac_ax_err_info::MAC_AX_SET_ERR_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_err_info {
+	// Get error info
+	// L0
+	MAC_AX_ERR_L0_ERR_CMAC0 = 0x0001,
+	MAC_AX_ERR_L0_ERR_CMAC1 = 0x0002,
+	MAC_AX_ERR_L0_RESET_DONE = 0x0003,
+	MAC_AX_ERR_L0_PROMOTE_TO_L1 = 0x0010,
+	MAC_AX_ERR_L0_PROMOTE_TO_L1_DBG = 0x0011,
+	// L1
+	MAC_AX_ERR_L1_ERR_DMAC = 0x1000,
+	MAC_AX_ERR_L1_RESET_DISABLE_DMAC_DONE = 0x1001,
+	MAC_AX_ERR_L1_RESET_RECOVERY_DONE = 0x1002,
+	MAC_AX_ERR_L1_PROMOTE_TO_L2 = 0x1010,
+	MAC_AX_ERR_L1_RCVY_STOP_DONE = 0x1011,
+	HALT_C2H_L1_DBG_MODE = 0x1012,
+	// L2
+	// address hole (master)
+	MAC_AX_ERR_L2_ERR_AH_DMA = 0x2000,
+	MAC_AX_ERR_L2_ERR_AH_HCI = 0x2010,
+	MAC_AX_ERR_L2_ERR_AH_RLX4081 = 0x2020,
+	MAC_AX_ERR_L2_ERR_AH_IDDMA = 0x2030,
+	MAC_AX_ERR_L2_ERR_AH_HIOE = 0x2040,
+	MAC_AX_ERR_L2_ERR_AH_IPSEC = 0x2050,
+	MAC_AX_ERR_L2_ERR_AH_RX4281 = 0x2060,
+	MAC_AX_ERR_L2_ERR_AH_OTHERS = 0x2070,
+	// AHB bridge timeout (master)
+	MAC_AX_ERR_L2_ERR_AHB_TO_DMA = 0x2100,
+	MAC_AX_ERR_L2_ERR_AHB_TO_HCI = 0x2110,
+	MAC_AX_ERR_L2_ERR_AHB_TO_RLX4081 = 0x2120,
+	MAC_AX_ERR_L2_ERR_AHB_TO_IDDMA = 0x2130,
+	MAC_AX_ERR_L2_ERR_AHB_TO_HIOE = 0x2140,
+	MAC_AX_ERR_L2_ERR_AHB_TO_IPSEC = 0x2150,
+	MAC_AX_ERR_L2_ERR_AHB_TO_RX4281 = 0x2160,
+	MAC_AX_ERR_L2_ERR_AHB_TO_OTHERS = 0x2170,
+	// APB_SA bridge timeout (master + slave)
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WVA = 0x2200,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_UART = 0x2201,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_CPULOCAL = 0x2202,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_AXIDMA = 0x2203,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_HIOE = 0x2204,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_IDDMA = 0x2205,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_IPSEC = 0x2206,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WON = 0x2207,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WDMAC = 0x2208,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_WCMAC = 0x2209,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_DMA_OTHERS = 0x220A,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WVA = 0x2210,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_UART = 0x2211,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_CPULOCAL = 0x2212,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_AXIDMA = 0x2213,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_HIOE = 0x2214,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_IDDMA = 0x2215,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_IPSEC = 0x2216,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WDMAC = 0x2218,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_WCMAC = 0x2219,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HCI_OTHERS = 0x221A,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WVA = 0x2220,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_UART = 0x2221,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_CPULOCAL = 0x2222,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_AXIDMA = 0x2223,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_HIOE = 0x2224,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_IDDMA = 0x2225,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_IPSEC = 0x2226,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WON = 0x2227,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WDMAC = 0x2228,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_WCMAC = 0x2229,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RLX4081_OTHERS = 0x222A,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WVA = 0x2230,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_UART = 0x2231,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_CPULOCAL = 0x2232,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_AXIDMA = 0x2233,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_HIOE = 0x2234,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_IDDMA = 0x2235,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_IPSEC = 0x2236,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WON = 0x2237,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WDMAC = 0x2238,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_WCMAC = 0x2239,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IDDMA_OTHERS = 0x223A,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WVA = 0x2240,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_UART = 0x2241,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_CPULOCAL = 0x2242,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_AXIDMA = 0x2243,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_HIOE = 0x2244,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_IDDMA = 0x2245,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_IPSEC = 0x2246,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WON = 0x2247,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WDMAC = 0x2248,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_WCMAC = 0x2249,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_HIOE_OTHERS = 0x224A,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WVA = 0x2250,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_UART = 0x2251,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_CPULOCAL = 0x2252,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_AXIDMA = 0x2253,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_HIOE = 0x2254,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_IDDMA = 0x2255,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_IPSEC = 0x2256,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WON = 0x2257,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WDMAC = 0x2258,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_WCMAC = 0x2259,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_IPSEC_OTHERS = 0x225A,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WVA = 0x2260,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_UART = 0x2261,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_CPULOCAL = 0x2262,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_AXIDMA = 0x2263,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_HIOE = 0x2264,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_IDDMA = 0x2265,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_IPSEC = 0x2266,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WON = 0x2267,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WDMAC = 0x2268,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_WCMAC = 0x2269,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_RX4281_OTHERS = 0x226A,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WVA = 0x2270,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_UART = 0x2271,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_CPULOCAL = 0x2272,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_AXIDMA = 0x2273,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_HIOE = 0x2274,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_IDDMA = 0x2275,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_IPSEC = 0x2276,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WON = 0x2277,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WDMAC = 0x2278,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_WCMAC = 0x2279,
+	MAC_AX_ERR_L2_ERR_APB_SA_TO_OTHERS_OTHERS = 0x227A,
+	// APB_BBRF bridge timeout (master)
+	MAC_AX_ERR_L2_ERR_APB_BBRF_TO_DMA = 0x2300,
+	MAC_AX_ERR_L2_ERR_APB_BBRF_TO_HCI = 0x2310,
+	MAC_AX_ERR_L2_ERR_APB_BBRF_TO_RLX4081 = 0x2320,
+	MAC_AX_ERR_L2_ERR_APB_BBRF_TO_IDDMA = 0x2330,
+	MAC_AX_ERR_L2_ERR_APB_BBRF_TO_HIOE = 0x2340,
+	MAC_AX_ERR_L2_ERR_APB_BBRF_TO_IPSEC = 0x2350,
+	MAC_AX_ERR_L2_ERR_APB_BBRF_TO_RX4281 = 0x2360,
+	MAC_AX_ERR_L2_ERR_APB_BBRF_TO_OTHERS = 0x2370,
+	MAC_AX_ERR_L2_RESET_DONE = 0x2400,
+	MAC_AX_ERR_CPU_EXCEPTION = 0x3000,
+	MAC_AX_ERR_ASSERTION = 0x4000,
+	MAC_AX_ERR_RXI300 = 0x5000,
+	MAC_AX_GET_ERR_MAX,
+	//Use the special code to indicate phl should dump share buffer
+	MAC_AX_DUMP_SHAREBUFF_INDICATOR = 0x80000000,
+	// set error info
+	MAC_AX_ERR_L1_DISABLE_EN = 0x0001,
+	MAC_AX_ERR_L1_RCVY_EN = 0x0002,
+	MAC_AX_ERR_L1_RCVY_STOP_REQ = 0x0003,
+	MAC_AX_ERR_L1_RCVY_START_REQ = 0x0004,
+	MAC_AX_ERR_L1_RCVY_STOP_WO_RECVY_REQ = 0x0005,
+	MAC_AX_ERR_L1_RCVY_START_WO_RECVY_REQ = 0x0006,
+	MAC_AX_ERR_L0_CFG_NOTIFY = 0x0010,
+	MAC_AX_ERR_L0_CFG_DIS_NOTIFY = 0x0011,
+	MAC_AX_ERR_L0_CFG_HANDSHAKE = 0x0012,
+	MAC_AX_ERR_L0_RCVY_EN = 0x0013,
+	MAC_AX_SET_ERR_MAX,
+};
+
+/**
+ * @enum mac_ax_ser_status
+ *
+ * @brief mac_ax_ser_status
+ *
+ * @var mac_ax_ser_status::MAC_AX_L1_FALSE
+ * Please Place Description here.
+ * @var mac_ax_ser_status::MAC_AX_L1_TRUE
+ * Please Place Description here.
+ */
+enum mac_ax_ser_status {
+	MAC_AX_L1_FALSE = 0,
+	MAC_AX_L1_TRUE = 1,
+};
+
+/**
+ * @enum mac_ax_mem_sel
+ *
+ * @brief mac_ax_mem_sel
+ *
+ * @var mac_ax_mem_sel::MAC_AX_MEM_CPU_LOCAL
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_WCPU_DATA
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_AXIDMA
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_SHARED_BUF
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_DMAC_TBL
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_SHCUT_MACHDR
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_STA_SCHED
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_RXPLD_FLTR_CAM
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_SECURITY_CAM
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_WOW_CAM
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_CMAC_TBL
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_ADDR_CAM
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_BA_CAM
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_BCN_IE_CAM0
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_BCN_IE_CAM1
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_TXD_FIFO_0
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_TXD_FIFO_1
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_LAST
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_MAX
+ * Please Place Description here.
+ * @var mac_ax_mem_sel::MAC_AX_MEM_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_mem_sel {
+	MAC_AX_MEM_CPU_LOCAL,
+	MAC_AX_MEM_WCPU_DATA,
+	MAC_AX_MEM_AXIDMA,
+	MAC_AX_MEM_SHARED_BUF,
+	MAC_AX_MEM_DMAC_TBL,
+	MAC_AX_MEM_SHCUT_MACHDR,
+	MAC_AX_MEM_STA_SCHED,
+	MAC_AX_MEM_RXPLD_FLTR_CAM,
+	MAC_AX_MEM_SECURITY_CAM,
+	MAC_AX_MEM_WOW_CAM,
+	MAC_AX_MEM_CMAC_TBL,
+	MAC_AX_MEM_ADDR_CAM,
+	MAC_AX_MEM_BA_CAM,
+	MAC_AX_MEM_BCN_IE_CAM0,
+	MAC_AX_MEM_BCN_IE_CAM1,
+	MAC_AX_MEM_TXD_FIFO_0,
+	MAC_AX_MEM_TXD_FIFO_1,
+
+	/* keep last */
+	MAC_AX_MEM_LAST,
+	MAC_AX_MEM_MAX = MAC_AX_MEM_LAST,
+	MAC_AX_MEM_INVALID = MAC_AX_MEM_LAST,
+};
+
+/**
+ * @enum mac_ax_reg_sel
+ *
+ * @brief mac_ax_reg_sel
+ *
+ * @var mac_ax_reg_sel::MAC_AX_REG_MAC
+ * Please Place Description here.
+ * @var mac_ax_reg_sel::MAC_AX_REG_BB
+ * Please Place Description here.
+ * @var mac_ax_reg_sel::MAC_AX_REG_IQK
+ * Please Place Description here.
+ * @var mac_ax_reg_sel::MAC_AX_REG_RFC
+ * Please Place Description here.
+ * @var mac_ax_reg_sel::MAC_AX_REG_LAST
+ * Please Place Description here.
+ * @var mac_ax_reg_sel::MAC_AX_REG_MAX
+ * Please Place Description here.
+ * @var mac_ax_reg_sel::MAC_AX_REG_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_reg_sel {
+	MAC_AX_REG_MAC,
+	MAC_AX_REG_BB,
+	MAC_AX_REG_IQK,
+	MAC_AX_REG_RFC,
+
+	/* keep last */
+	MAC_AX_REG_LAST,
+	MAC_AX_REG_MAX = MAC_AX_REG_LAST,
+	MAC_AX_REG_INVALID = MAC_AX_REG_LAST,
+};
+
+/*--------------------Define GPIO related enum-------------------------------*/
+
+/**
+ * @enum mac_ax_gpio_func
+ *
+ * @brief mac_ax_gpio_func
+ *
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_0
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_1
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_2
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_3
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_4
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_5
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_6
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_7
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_8
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_9
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_10
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_11
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_12
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_13
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_14
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_SW_IO_15
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_UART_TX_GPIO5
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_UART_TX_GPIO7
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_UART_TX_GPIO8
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_UART_RX_GPIO6
+ * Please Place Description here.
+ * @var mac_ax_gpio_func::MAC_AX_GPIO_UART_RX_GPIO14
+ * Please Place Description here.
+ */
+enum mac_ax_gpio_func {
+	MAC_AX_GPIO_SW_IO_0,
+	MAC_AX_GPIO_SW_IO_1,
+	MAC_AX_GPIO_SW_IO_2,
+	MAC_AX_GPIO_SW_IO_3,
+	MAC_AX_GPIO_SW_IO_4,
+	MAC_AX_GPIO_SW_IO_5,
+	MAC_AX_GPIO_SW_IO_6,
+	MAC_AX_GPIO_SW_IO_7,
+	MAC_AX_GPIO_SW_IO_8,
+	MAC_AX_GPIO_SW_IO_9,
+	MAC_AX_GPIO_SW_IO_10,
+	MAC_AX_GPIO_SW_IO_11,
+	MAC_AX_GPIO_SW_IO_12,
+	MAC_AX_GPIO_SW_IO_13,
+	MAC_AX_GPIO_SW_IO_14,
+	MAC_AX_GPIO_SW_IO_15,
+	MAC_AX_GPIO_UART_TX_GPIO5,
+	MAC_AX_GPIO_UART_TX_GPIO7,
+	MAC_AX_GPIO_UART_TX_GPIO8,
+	MAC_AX_GPIO_UART_RX_GPIO6,
+	MAC_AX_GPIO_UART_RX_GPIO14,
+};
+
+/**
+ * @enum mac_ax_uart_tx_pin
+ *
+ * @brief mac_ax_uart_tx_pin
+ *
+ * @var mac_ax_uart_tx_pin::MAC_AX_UART_TX_GPIO5
+ * Please Place Description here.
+ * @var mac_ax_uart_tx_pin::MAC_AX_UART_TX_GPIO7
+ * Please Place Description here.
+ * @var mac_ax_uart_tx_pin::MAC_AX_UART_TX_GPIO8
+ * Please Place Description here.
+ * @var mac_ax_uart_tx_pin::MAC_AX_UART_TX_GPIO5_GPIO8
+ * Please Place Description here.
+ */
+enum mac_ax_uart_tx_pin {
+	MAC_AX_UART_TX_GPIO5,
+	MAC_AX_UART_TX_GPIO7,
+	MAC_AX_UART_TX_GPIO8,
+	MAC_AX_UART_TX_GPIO5_GPIO8,
+};
+
+/**
+ * @enum mac_ax_uart_rx_pin
+ *
+ * @brief mac_ax_uart_rx_pin
+ *
+ * @var mac_ax_uart_rx_pin::MAC_AX_UART_RX_GPIO6
+ * Please Place Description here.
+ * @var mac_ax_uart_rx_pin::MAC_AX_UART_RX_GPIO14
+ * Please Place Description here.
+ */
+enum mac_ax_uart_rx_pin {
+	MAC_AX_UART_RX_GPIO6,
+	MAC_AX_UART_RX_GPIO14,
+};
+
+/**
+ * @enum mac_ax_led_mode
+ *
+ * @brief mac_ax_led_mode
+ *
+ * @var mac_ax_led_mode::MAC_AX_LED_MODE_TRX_ON
+ * Please Place Description here.
+ * @var mac_ax_led_mode::MAC_AX_LED_MODE_TX_ON
+ * Please Place Description here.
+ * @var mac_ax_led_mode::MAC_AX_LED_MODE_RX_ON
+ * Please Place Description here.
+ * @var mac_ax_led_mode::MAC_AX_LED_MODE_SW_CTRL_OD
+ * Please Place Description here.
+ * @var mac_ax_led_mode::MAC_AX_LED_MODE_SW_CTRL_PP
+ * Please Place Description here.
+ * @var mac_ax_led_mode::MAC_AX_LED_MODE_LAST
+ * Please Place Description here.
+ * @var mac_ax_led_mode::MAC_AX_LED_MODE_MAX
+ * Please Place Description here.
+ * @var mac_ax_led_mode::MAC_AX_LED_MODE_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_led_mode {
+	MAC_AX_LED_MODE_TRX_ON,
+	MAC_AX_LED_MODE_TX_ON,
+	MAC_AX_LED_MODE_RX_ON,
+	MAC_AX_LED_MODE_SW_CTRL_OD,
+	MAC_AX_LED_MODE_SW_CTRL_PP,
+
+	/* keep last */
+	MAC_AX_LED_MODE_LAST,
+	MAC_AX_LED_MODE_MAX = MAC_AX_LED_MODE_LAST,
+	MAC_AX_LED_MODE_INVALID = MAC_AX_LED_MODE_LAST,
+};
+
+/**
+ * @enum mac_ax_sw_io_mode
+ *
+ * @brief mac_ax_sw_io_mode
+ *
+ * @var mac_ax_sw_io_mode::MAC_AX_SW_IO_MODE_INPUT
+ * Please Place Description here.
+ * @var mac_ax_sw_io_mode::MAC_AX_SW_IO_MODE_OUTPUT_OD
+ * Please Place Description here.
+ * @var mac_ax_sw_io_mode::MAC_AX_SW_IO_MODE_OUTPUT_PP
+ * Please Place Description here.
+ * @var mac_ax_sw_io_mode::MAC_AX_SW_IO_MODE_LAST
+ * Please Place Description here.
+ * @var mac_ax_sw_io_mode::MAC_AX_SW_IO_MODE_MAX
+ * Please Place Description here.
+ * @var mac_ax_sw_io_mode::MAC_AX_SW_IO_MODE_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_sw_io_mode {
+	MAC_AX_SW_IO_MODE_INPUT,
+	MAC_AX_SW_IO_MODE_OUTPUT_OD,
+	MAC_AX_SW_IO_MODE_OUTPUT_PP,
+
+	/* keep last */
+	MAC_AX_SW_IO_MODE_LAST,
+	MAC_AX_SW_IO_MODE_MAX = MAC_AX_SW_IO_MODE_LAST,
+	MAC_AX_SW_IO_MODE_INVALID = MAC_AX_SW_IO_MODE_LAST,
+};
+
+/*--------------------Define Efuse related enum-------------------------------*/
+
+/**
+ * @enum mac_ax_efuse_read_cfg
+ *
+ * @brief mac_ax_efuse_read_cfg
+ *
+ * @var mac_ax_efuse_read_cfg::MAC_AX_EFUSE_R_AUTO
+ * Please Place Description here.
+ * @var mac_ax_efuse_read_cfg::MAC_AX_EFUSE_R_DRV
+ * Please Place Description here.
+ * @var mac_ax_efuse_read_cfg::MAC_AX_EFUSE_R_FW
+ * Please Place Description here.
+ * @var mac_ax_efuse_read_cfg::MAC_AX_EFUSE_R_LAST
+ * Please Place Description here.
+ * @var mac_ax_efuse_read_cfg::MAC_AX_EFUSE_R_MAX
+ * Please Place Description here.
+ * @var mac_ax_efuse_read_cfg::MAC_AX_EFUSE_R_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_efuse_read_cfg {
+	MAC_AX_EFUSE_R_AUTO,
+	MAC_AX_EFUSE_R_DRV,
+	MAC_AX_EFUSE_R_FW,
+
+	/* keep last */
+	MAC_AX_EFUSE_R_LAST,
+	MAC_AX_EFUSE_R_MAX = MAC_AX_EFUSE_R_LAST,
+	MAC_AX_EFUSE_R_INVALID = MAC_AX_EFUSE_R_LAST,
+};
+
+/**
+ * @enum mac_ax_efuse_bank
+ *
+ * @brief mac_ax_efuse_bank
+ *
+ * @var mac_ax_efuse_bank::MAC_AX_EFUSE_BANK_WIFI
+ * Please Place Description here.
+ * @var mac_ax_efuse_bank::MAC_AX_EFUSE_BANK_BT
+ * Please Place Description here.
+ * @var mac_ax_efuse_bank::MAC_AX_EFUSE_BANK_LAST
+ * Please Place Description here.
+ * @var mac_ax_efuse_bank::MAC_AX_EFUSE_BANK_MAX
+ * Please Place Description here.
+ * @var mac_ax_efuse_bank::MAC_AX_EFUSE_BANK_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_efuse_bank {
+	MAC_AX_EFUSE_BANK_WIFI,
+	MAC_AX_EFUSE_BANK_BT,
+
+	/* keep last */
+	MAC_AX_EFUSE_BANK_LAST,
+	MAC_AX_EFUSE_BANK_MAX = MAC_AX_EFUSE_BANK_LAST,
+	MAC_AX_EFUSE_BANK_INVALID = MAC_AX_EFUSE_BANK_LAST,
+};
+
+/**
+ * @enum mac_ax_efuse_parser_cfg
+ *
+ * @brief mac_ax_efuse_parser_cfg
+ *
+ * @var mac_ax_efuse_parser_cfg::MAC_AX_EFUSE_PARSER_MAP
+ * Please Place Description here.
+ * @var mac_ax_efuse_parser_cfg::MAC_AX_EFUSE_PARSER_MASK
+ * Please Place Description here.
+ * @var mac_ax_efuse_parser_cfg::MAC_AX_EFUSE_PARSER_LAST
+ * Please Place Description here.
+ * @var mac_ax_efuse_parser_cfg::MAC_AX_EFUSE_PARSER_MAX
+ * Please Place Description here.
+ * @var mac_ax_efuse_parser_cfg::MAC_AX_EFUSE_PARSER_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_efuse_parser_cfg {
+	MAC_AX_EFUSE_PARSER_MAP,
+	MAC_AX_EFUSE_PARSER_MASK,
+
+	/* keep last */
+	MAC_AX_EFUSE_PARSER_LAST,
+	MAC_AX_EFUSE_PARSER_MAX = MAC_AX_EFUSE_PARSER_LAST,
+	MAC_AX_EFUSE_PARSER_INVALID = MAC_AX_EFUSE_PARSER_LAST,
+};
+
+/**
+ * @enum mac_ax_efuse_feature_id
+ *
+ * @brief mac_ax_efuse_feature_id
+ *
+ * @var mac_ax_efuse_feature_id::MAC_AX_DUMP_PHYSICAL_EFUSE
+ * Please Place Description here.
+ * @var mac_ax_efuse_feature_id::MAC_AX_DUMP_LOGICAL_EFUSE
+ * Please Place Description here.
+ * @var mac_ax_efuse_feature_id::MAC_AX_DUMP_LOGICAL_EFUSE_MASK
+ * Please Place Description here.
+ */
+enum mac_ax_efuse_feature_id {
+	MAC_AX_DUMP_PHYSICAL_EFUSE,     /* Support */
+	MAC_AX_DUMP_LOGICAL_EFUSE,      /* Support */
+	MAC_AX_DUMP_LOGICAL_EFUSE_MASK, /* Support */
+};
+
+/**
+ * @enum mac_ax_efuse_hidden_cfg
+ *
+ * @brief mac_ax_efuse_hidden_cfg
+ *
+ * @var mac_ax_efuse_hidden_cfg::MAC_AX_EFUSE_HIDDEN_RF
+ * Please Place Description here.
+ * @var mac_ax_efuse_hidden_cfg::MAC_AX_EFUSE_HIDDEN_MAC
+ * Please Place Description here.
+ */
+enum mac_ax_efuse_hidden_cfg {
+	MAC_AX_EFUSE_HIDDEN_RF,
+	MAC_AX_EFUSE_HIDDEN_MAC,
+};
+
+/*--------------------Define TRX PKT INFO/RPT related enum--------------------*/
+
+/**
+ * @enum mac_ax_trx_mode
+ *
+ * @brief mac_ax_trx_mode
+ *
+ * @var mac_ax_trx_mode::MAC_AX_TRX_SW_MODE
+ * Please Place Description here.
+ * @var mac_ax_trx_mode::MAC_AX_TRX_HW_MODE
+ * Please Place Description here.
+ * @var mac_ax_trx_mode::MAC_AX_TRX_LOOPBACK
+ * Please Place Description here.
+ * @var mac_ax_trx_mode::MAC_AX_TRX_LAST
+ * Please Place Description here.
+ * @var mac_ax_trx_mode::MAC_AX_TRX_MAX
+ * Please Place Description here.
+ * @var mac_ax_trx_mode::MAC_AX_TRX_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_trx_mode {
+	MAC_AX_TRX_SW_MODE,
+	MAC_AX_TRX_HW_MODE,
+	MAC_AX_TRX_LOOPBACK,
+
+	MAC_AX_TRX_NORMAL, /* shall remove when v0_22 release, Rick */
+
+	/* keep last */
+	MAC_AX_TRX_LAST,
+	MAC_AX_TRX_MAX = MAC_AX_TRX_LAST,
+	MAC_AX_TRX_INVALID = MAC_AX_TRX_LAST,
+};
+
+/**
+ * @enum mac_ax_qta_mode
+ *
+ * @brief mac_ax_qta_mode
+ *
+ * @var mac_ax_qta_mode::MAC_AX_QTA_SCC
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_DBCC
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_SCC_STF
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_DBCC_STF
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_SU_TP
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_DLFW
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_BCN_TEST
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_LAMODE
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_LAST
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_MAX
+ * Please Place Description here.
+ * @var mac_ax_qta_mode::MAC_AX_QTA_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_qta_mode {
+	MAC_AX_QTA_SCC,
+	MAC_AX_QTA_DBCC,
+	MAC_AX_QTA_SCC_STF,
+	MAC_AX_QTA_DBCC_STF,
+	MAC_AX_QTA_SU_TP,
+	MAC_AX_QTA_DLFW,
+	MAC_AX_QTA_BCN_TEST,
+	MAC_AX_QTA_LAMODE,
+	MAC_AX_QTA_SCC_TURBO,
+
+	/* keep last */
+	MAC_AX_QTA_LAST,
+	MAC_AX_QTA_MAX = MAC_AX_QTA_LAST,
+	MAC_AX_QTA_INVALID = MAC_AX_QTA_LAST,
+};
+
+/**
+ * @enum mac_ax_pkt_t
+ *
+ * @brief mac_ax_pkt_t
+ *
+ * @var mac_ax_pkt_t::MAC_AX_PKT_DATA
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_MGNT
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_CTRL
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_8023
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_H2C
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_FWDL
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_C2H
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_PPDU
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_CH_INFO
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_DFS
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_LAST
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_MAX
+ * Please Place Description here.
+ * @var mac_ax_pkt_t::MAC_AX_PKT_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_pkt_t {
+	MAC_AX_PKT_DATA,
+	MAC_AX_PKT_MGNT,
+	MAC_AX_PKT_CTRL,
+	MAC_AX_PKT_8023,
+	MAC_AX_PKT_H2C,
+	MAC_AX_PKT_FWDL,
+	MAC_AX_PKT_C2H,
+	MAC_AX_PKT_PPDU,
+	MAC_AX_PKT_CH_INFO,
+	MAC_AX_PKT_DFS,
+
+	/* keep last */
+	MAC_AX_PKT_LAST,
+	MAC_AX_PKT_MAX = MAC_AX_PKT_LAST,
+	MAC_AX_PKT_INVALID = MAC_AX_PKT_LAST,
+};
+
+/**
+ * @enum mac_ax_amsdu_pkt_num
+ *
+ * @brief mac_ax_amsdu_pkt_num
+ *
+ * @var mac_ax_amsdu_pkt_num::MAC_AX_AMSDU_AGG_NUM_1
+ * Please Place Description here.
+ * @var mac_ax_amsdu_pkt_num::MAC_AX_AMSDU_AGG_NUM_2
+ * Please Place Description here.
+ * @var mac_ax_amsdu_pkt_num::MAC_AX_AMSDU_AGG_NUM_3
+ * Please Place Description here.
+ * @var mac_ax_amsdu_pkt_num::MAC_AX_AMSDU_AGG_NUM_4
+ * Please Place Description here.
+ * @var mac_ax_amsdu_pkt_num::MAC_AX_AMSDU_AGG_NUM_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_amsdu_pkt_num {
+	MAC_AX_AMSDU_AGG_NUM_1 = 0,
+	MAC_AX_AMSDU_AGG_NUM_2 = 1,
+	MAC_AX_AMSDU_AGG_NUM_3 = 2,
+	MAC_AX_AMSDU_AGG_NUM_4 = 3,
+	MAC_AX_AMSDU_AGG_NUM_MAX
+};
+
+/**
+ * @enum mac_ax_phy_rpt
+ *
+ * @brief mac_ax_phy_rpt
+ *
+ * @var mac_ax_phy_rpt::MAC_AX_PPDU_STATUS
+ * Please Place Description here.
+ * @var mac_ax_phy_rpt::MAC_AX_CH_INFO
+ * Please Place Description here.
+ * @var mac_ax_phy_rpt::MAC_AX_DFS
+ * Please Place Description here.
+ */
+enum mac_ax_phy_rpt {
+	MAC_AX_PPDU_STATUS,
+	MAC_AX_CH_INFO,
+	MAC_AX_DFS,
+};
+
+/**
+ * @enum mac_ax_pkt_drop_sel
+ *
+ * @brief mac_ax_pkt_drop_sel
+ *
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_MACID_BE_ONCE
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_MACID_BK_ONCE
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_MACID_VI_ONCE
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_MACID_VO_ONCE
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_MACID_ALL
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_MG0_ONCE
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_HIQ_ONCE
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_HIQ_PORT
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_HIQ_MBSSID
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_BAND
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_REL_MACID
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_REL_HIQ_PORT
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_REL_HIQ_MBSSID
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_LAST
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_MAX
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_sel::MAC_AX_PKT_DROP_SEL_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_pkt_drop_sel {
+	MAC_AX_PKT_DROP_SEL_MACID_BE_ONCE,
+	MAC_AX_PKT_DROP_SEL_MACID_BK_ONCE,
+	MAC_AX_PKT_DROP_SEL_MACID_VI_ONCE,
+	MAC_AX_PKT_DROP_SEL_MACID_VO_ONCE,
+	MAC_AX_PKT_DROP_SEL_MACID_ALL,
+	MAC_AX_PKT_DROP_SEL_MG0_ONCE,
+	MAC_AX_PKT_DROP_SEL_HIQ_ONCE,
+	MAC_AX_PKT_DROP_SEL_HIQ_PORT,
+	MAC_AX_PKT_DROP_SEL_HIQ_MBSSID,
+	MAC_AX_PKT_DROP_SEL_BAND,
+	MAC_AX_PKT_DROP_SEL_BAND_ONCE,
+	MAC_AX_PKT_DROP_SEL_REL_MACID,
+	MAC_AX_PKT_DROP_SEL_REL_HIQ_PORT,
+	MAC_AX_PKT_DROP_SEL_REL_HIQ_MBSSID,
+
+	/* keep last */
+	MAC_AX_PKT_DROP_SEL_LAST,
+	MAC_AX_PKT_DROP_SEL_MAX = MAC_AX_PKT_DROP_SEL_LAST,
+	MAC_AX_PKT_DROP_SEL_INVALID = MAC_AX_PKT_DROP_SEL_LAST,
+};
+
+/*need to check and move to other */
+
+/**
+ * @enum mac_ax_fwd_target
+ *
+ * @brief mac_ax_fwd_target
+ *
+ * @var mac_ax_fwd_target::MAC_AX_FWD_DONT_CARE
+ * Please Place Description here.
+ * @var mac_ax_fwd_target::MAC_AX_FWD_TO_HOST
+ * Please Place Description here.
+ * @var mac_ax_fwd_target::MAC_AX_FWD_TO_WLAN_CPU
+ * Please Place Description here.
+ */
+enum mac_ax_fwd_target {
+	MAC_AX_FWD_DONT_CARE    = 0,
+	MAC_AX_FWD_TO_HOST      = 1,
+	MAC_AX_FWD_TO_WLAN_CPU  = 2
+};
+
+/**
+ * @enum mac_ax_action_frame
+ *
+ * @brief mac_ax_action_frame
+ *
+ * @var mac_ax_action_frame::MAC_AX_AF_CSA
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_ADDTS_REQ
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_ADDTS_RES
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_DELTS
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_ADDBA_REQ
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_ADDBA_RES
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_DELBA
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_NCW
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_GID_MGNT
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_OP_MODE
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_CSI
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_HT_CBFM
+ * Please Place Description here.
+ * @var mac_ax_action_frame::MAC_AX_AF_VHT_CBFM
+ * Please Place Description here.
+ */
+enum mac_ax_action_frame {
+	MAC_AX_AF_CSA       = 0,
+	MAC_AX_AF_ADDTS_REQ = 1,
+	MAC_AX_AF_ADDTS_RES = 2,
+	MAC_AX_AF_DELTS     = 3,
+	MAC_AX_AF_ADDBA_REQ = 4,
+	MAC_AX_AF_ADDBA_RES = 5,
+	MAC_AX_AF_DELBA     = 6,
+	MAC_AX_AF_NCW       = 7,
+	MAC_AX_AF_GID_MGNT  = 8,
+	MAC_AX_AF_OP_MODE   = 9,
+	MAC_AX_AF_CSI       = 10,
+	MAC_AX_AF_HT_CBFM   = 11,
+	MAC_AX_AF_VHT_CBFM  = 12
+};
+
+/**
+ * @enum mac_ax_af_user_define_index
+ *
+ * @brief mac_ax_af_user_define_index
+ *
+ * @var mac_ax_af_user_define_index::MAC_AX_AF_UD_0
+ * Please Place Description here.
+ * @var mac_ax_af_user_define_index::MAC_AX_AF_UD_1
+ * Please Place Description here.
+ * @var mac_ax_af_user_define_index::MAC_AX_AF_UD_2
+ * Please Place Description here.
+ * @var mac_ax_af_user_define_index::MAC_AX_AF_UD_3
+ * Please Place Description here.
+ */
+enum mac_ax_af_user_define_index {
+	MAC_AX_AF_UD_0      = 0,
+	MAC_AX_AF_UD_1      = 1,
+	MAC_AX_AF_UD_2      = 2,
+	MAC_AX_AF_UD_3      = 3
+};
+
+/**
+ * @enum mac_ax_trigger_frame
+ *
+ * @brief mac_ax_trigger_frame
+ *
+ * @var mac_ax_trigger_frame::MAC_AX_TF_BT
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_BFRP
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_MU_BAR
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_MU_RTS
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_BSRP
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_GCR_MU_BAR
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_BQRP
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_NFRP
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_TF8
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_TF9
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_TF10
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_TF11
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_TF12
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_TF13
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_TF14
+ * Please Place Description here.
+ * @var mac_ax_trigger_frame::MAC_AX_TF_TF15
+ * Please Place Description here.
+ */
+enum mac_ax_trigger_frame {
+	MAC_AX_TF_BT            = 0,
+	MAC_AX_TF_BFRP          = 1,
+	MAC_AX_TF_MU_BAR        = 2,
+	MAC_AX_TF_MU_RTS        = 3,
+	MAC_AX_TF_BSRP          = 4,
+	MAC_AX_TF_GCR_MU_BAR    = 5,
+	MAC_AX_TF_BQRP          = 6,
+	MAC_AX_TF_NFRP          = 7,
+	MAC_AX_TF_TF8           = 8,
+	MAC_AX_TF_TF9           = 9,
+	MAC_AX_TF_TF10          = 10,
+	MAC_AX_TF_TF11          = 11,
+	MAC_AX_TF_TF12          = 12,
+	MAC_AX_TF_TF13          = 13,
+	MAC_AX_TF_TF14          = 14,
+	MAC_AX_TF_TF15          = 15
+};
+
+/**
+ * @enum mac_ax_frame_type
+ *
+ * @brief mac_ax_frame_type
+ *
+ * @var mac_ax_frame_type::MAC_AX_FT_ACTION
+ * Please Place Description here.
+ * @var mac_ax_frame_type::MAC_AX_FT_ACTION_UD
+ * Please Place Description here.
+ * @var mac_ax_frame_type::MAC_AX_FT_TRIGGER
+ * Please Place Description here.
+ * @var mac_ax_frame_type::MAC_AX_FT_PM_CAM
+ * Please Place Description here.
+ */
+enum mac_ax_frame_type {
+	MAC_AX_FT_ACTION    = 0,
+	MAC_AX_FT_ACTION_UD = 1,
+	MAC_AX_FT_TRIGGER   = 2,
+	MAC_AX_FT_PM_CAM    = 3
+};
+
+/**
+ * @enum mac_ax_bd_trunc_mode
+ *
+ * @brief mac_ax_bd_trunc_mode
+ *
+ * @var mac_ax_bd_trunc_mode::MAC_AX_BD_NORM
+ * Please Place Description here.
+ * @var mac_ax_bd_trunc_mode::MAC_AX_BD_TRUNC
+ * Please Place Description here.
+ * @var mac_ax_bd_trunc_mode::MAC_AX_BD_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_bd_trunc_mode {
+	MAC_AX_BD_NORM,
+	MAC_AX_BD_TRUNC,
+	MAC_AX_BD_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_rxbd_mode
+ *
+ * @brief mac_ax_rxbd_mode
+ *
+ * @var mac_ax_rxbd_mode::MAC_AX_RXBD_PKT
+ * Please Place Description here.
+ * @var mac_ax_rxbd_mode::MAC_AX_RXBD_SEP
+ * Please Place Description here.
+ * @var mac_ax_rxbd_mode::MAC_AX_RXBD_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_rxbd_mode {
+	MAC_AX_RXBD_PKT,
+	MAC_AX_RXBD_SEP,
+	MAC_AX_RXBD_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_tag_mode
+ *
+ * @brief mac_ax_tag_mode
+ *
+ * @var mac_ax_tag_mode::MAC_AX_TAG_SGL
+ * Please Place Description here.
+ * @var mac_ax_tag_mode::MAC_AX_TAG_MULTI
+ * Please Place Description here.
+ * @var mac_ax_tag_mode::MAC_AX_TAG_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_tag_mode {
+	MAC_AX_TAG_SGL,
+	MAC_AX_TAG_MULTI,
+	MAC_AX_TAG_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_rx_fecth
+ *
+ * @brief mac_ax_rx_fecth
+ *
+ * @var mac_ax_rx_fecth::MAC_AX_RX_NORM_FETCH
+ * Please Place Description here.
+ * @var mac_ax_rx_fecth::MAC_AX_RX_PRE_FETCH
+ * Please Place Description here.
+ * @var mac_ax_rx_fecth::MAC_AX_RX_FETCH_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_rx_fecth {
+	MAC_AX_RX_NORM_FETCH,
+	MAC_AX_RX_PRE_FETCH,
+	MAC_AX_RX_FETCH_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_tx_burst
+ *
+ * @brief mac_ax_tx_burst
+ *
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_16B
+ * Please Place Description here.
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_32B
+ * Please Place Description here.
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_64B
+ * Please Place Description here.
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_128B
+ * Please Place Description here.
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_256B
+ * Please Place Description here.
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_512B
+ * Please Place Description here.
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_1024B
+ * Please Place Description here.
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_2048B
+ * Please Place Description here.
+ * @var mac_ax_tx_burst::MAC_AX_TX_BURST_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_tx_burst {
+	MAC_AX_TX_BURST_16B = 0,
+	MAC_AX_TX_BURST_32B = 1,
+	MAC_AX_TX_BURST_64B = 2,
+	MAC_AX_TX_BURST_V1_64B = 0,
+	MAC_AX_TX_BURST_128B = 3,
+	MAC_AX_TX_BURST_V1_128B = 1,
+	MAC_AX_TX_BURST_256B = 4,
+	MAC_AX_TX_BURST_V1_256B = 2,
+	MAC_AX_TX_BURST_512B = 5,
+	MAC_AX_TX_BURST_1024B = 6,
+	MAC_AX_TX_BURST_2048B = 7,
+	MAC_AX_TX_BURST_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_rx_burst
+ *
+ * @brief mac_ax_rx_burst
+ *
+ * @var mac_ax_rx_burst::MAC_AX_RX_BURST_16B
+ * Please Place Description here.
+ * @var mac_ax_rx_burst::MAC_AX_RX_BURST_32B
+ * Please Place Description here.
+ * @var mac_ax_rx_burst::MAC_AX_RX_BURST_64B
+ * Please Place Description here.
+ * @var mac_ax_rx_burst::MAC_AX_RX_BURST_128B
+ * Please Place Description here.
+ * @var mac_ax_rx_burst::MAC_AX_RX_BURST_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_rx_burst {
+	MAC_AX_RX_BURST_16B = 0,
+	MAC_AX_RX_BURST_32B = 1,
+	MAC_AX_RX_BURST_64B = 2,
+	MAC_AX_RX_BURST_V1_64B = 0,
+	MAC_AX_RX_BURST_128B = 3,
+	MAC_AX_RX_BURST_V1_128B = 1,
+	MAC_AX_RX_BURST_V1_256B = 0,
+	MAC_AX_RX_BURST_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_wd_dma_intvl
+ *
+ * @brief mac_ax_wd_dma_intvl
+ *
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_0S
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_256NS
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_512NS
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_768NS
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_1US
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_1_5US
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_2US
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_4US
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_8US
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_16US
+ * Please Place Description here.
+ * @var mac_ax_wd_dma_intvl::MAC_AX_WD_DMA_INTVL_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_wd_dma_intvl {
+	MAC_AX_WD_DMA_INTVL_0S,
+	MAC_AX_WD_DMA_INTVL_256NS,
+	MAC_AX_WD_DMA_INTVL_512NS,
+	MAC_AX_WD_DMA_INTVL_768NS,
+	MAC_AX_WD_DMA_INTVL_1US,
+	MAC_AX_WD_DMA_INTVL_1_5US,
+	MAC_AX_WD_DMA_INTVL_2US,
+	MAC_AX_WD_DMA_INTVL_4US,
+	MAC_AX_WD_DMA_INTVL_8US,
+	MAC_AX_WD_DMA_INTVL_16US,
+	MAC_AX_WD_DMA_INTVL_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_multi_tag_num
+ *
+ * @brief mac_ax_multi_tag_num
+ *
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_1
+ * Please Place Description here.
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_2
+ * Please Place Description here.
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_3
+ * Please Place Description here.
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_4
+ * Please Place Description here.
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_5
+ * Please Place Description here.
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_6
+ * Please Place Description here.
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_7
+ * Please Place Description here.
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_8
+ * Please Place Description here.
+ * @var mac_ax_multi_tag_num::MAC_AX_TAG_NUM_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_multi_tag_num {
+	MAC_AX_TAG_NUM_1,
+	MAC_AX_TAG_NUM_2,
+	MAC_AX_TAG_NUM_3,
+	MAC_AX_TAG_NUM_4,
+	MAC_AX_TAG_NUM_5,
+	MAC_AX_TAG_NUM_6,
+	MAC_AX_TAG_NUM_7,
+	MAC_AX_TAG_NUM_8,
+	MAC_AX_TAG_NUM_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_rx_adv_pref
+ *
+ * @brief mac_ax_rx_adv_pref
+ *
+ * @var mac_ax_rx_adv_pref::MAC_AX_RX_APREF_1BD
+ * Please Place Description here.
+ * @var mac_ax_rx_adv_pref::MAC_AX_RX_APREF_2BD
+ * Please Place Description here.
+ * @var mac_ax_rx_adv_pref::MAC_AX_RX_APREF_4BD
+ * Please Place Description here.
+ * @var mac_ax_rx_adv_pref::MAC_AX_RX_APREF_8BD
+ * Please Place Description here.
+ * @var mac_ax_rx_adv_pref::MAC_AX_RX_APREF_LAST
+ * Please Place Description here.
+ * @var mac_ax_rx_adv_pref::MAC_AX_RX_APREF_MAX
+ * Please Place Description here.
+ * @var mac_ax_rx_adv_pref::MAC_AX_RX_APREF_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_rx_adv_pref {
+	MAC_AX_RX_APREF_1BD = 0,
+	MAC_AX_RX_APREF_2BD,
+	MAC_AX_RX_APREF_4BD,
+	MAC_AX_RX_APREF_8BD,
+	/* keep last */
+	MAC_AX_RX_APREF_LAST,
+	MAC_AX_RX_APREF_MAX = MAC_AX_RX_APREF_LAST,
+	MAC_AX_RX_APREF_INVALID = MAC_AX_RX_APREF_LAST,
+};
+
+/**
+ * @enum mac_ax_lbc_tmr
+ *
+ * @brief mac_ax_lbc_tmr
+ *
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_8US
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_16US
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_32US
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_64US
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_128US
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_256US
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_512US
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_1MS
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_2MS
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_4MS
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_8MS
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_LBC_TMR_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_lbc_tmr {
+	MAC_AX_LBC_TMR_8US = 0,
+	MAC_AX_LBC_TMR_16US,
+	MAC_AX_LBC_TMR_32US,
+	MAC_AX_LBC_TMR_64US,
+	MAC_AX_LBC_TMR_128US,
+	MAC_AX_LBC_TMR_256US,
+	MAC_AX_LBC_TMR_512US,
+	MAC_AX_LBC_TMR_1MS,
+	MAC_AX_LBC_TMR_2MS,
+	MAC_AX_LBC_TMR_4MS,
+	MAC_AX_LBC_TMR_8MS,
+	MAC_AX_LBC_TMR_DEF = 0xFE
+};
+
+/**
+ * @enum mac_ax_io_rcv_tmr
+ *
+ * @brief mac_ax_io_rcv_tmr
+ *
+ * @var mac_ax_lbc_tmr::MAC_AX_IO_RCV_ANA_TMR_200US
+ * Please Place Description here.
+ * @var mac_ax_lbc_tmr::MAC_AX_IO_RCV_ANA_TMR_300US
+ * Please Place Description here.
+ */
+enum mac_ax_io_rcy_tmr {
+	MAC_AX_IO_RCY_ANA_TMR_2MS = 24000,
+	MAC_AX_IO_RCY_ANA_TMR_4MS = 48000,
+	MAC_AX_IO_RCY_ANA_TMR_6MS = 72000,
+	MAC_AX_IO_RCY_ANA_TMR_DEF = 0xFE
+};
+
+/*END need to check and move to other */
+
+/**
+ * @enum mac_ax_edcca_sel
+ *
+ * @brief mac_ax_edcca_sel
+ *
+ * @var mac_ax_edcca_sel::MAC_AX_EDCCA_IN_TB_CHK
+ * Please Place Description here.
+ * @var mac_ax_edcca_sel::MAC_AX_EDCCA_IN_SIFS_CHK
+ * Please Place Description here.
+ * @var mac_ax_edcca_sel::MAC_AX_EDCCA_IN_CTN_CHK
+ * Please Place Description here.
+ * @var mac_ax_edcca_sel::MAC_AX_EDCCA_SEL_LAST
+ * Please Place Description here.
+ * @var mac_ax_edcca_sel::MAC_AX_EDCCA_SEL_MAX
+ * Please Place Description here.
+ * @var mac_ax_edcca_sel::MAC_AX_EDCCA_SEL_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_edcca_sel {
+	MAC_AX_EDCCA_IN_TB_CHK,
+	MAC_AX_EDCCA_IN_SIFS_CHK,
+	MAC_AX_EDCCA_IN_CTN_CHK,
+
+	/* keep last */
+	MAC_AX_EDCCA_SEL_LAST,
+	MAC_AX_EDCCA_SEL_MAX = MAC_AX_EDCCA_SEL_LAST,
+	MAC_AX_EDCCA_SEL_INVALID = MAC_AX_EDCCA_SEL_LAST,
+};
+
+/**
+ * @enum mac_ax_chip_id
+ *
+ * @brief mac_ax_chip_id
+ *
+ * @var mac_ax_chip_id::MAC_AX_CHIP_ID_8852A
+ * Please Place Description here.
+ * @var mac_ax_chip_id::MAC_AX_CHIP_ID_8852B
+ * Please Place Description here.
+ * @var mac_ax_chip_id::MAC_AX_CHIP_ID_8852C
+ * Please Place Description here.
+ * @var mac_ax_chip_id::MAC_AX_CHIP_ID_8192XB
+ * Please Place Description here.
+ * @var mac_ax_chip_id::MAC_AX_CHIP_ID_8851B
+ * Please Place Description here.
+ * @var mac_ax_chip_id::MAC_AX_CHIP_ID_LAST
+ * Please Place Description here.
+ * @var mac_ax_chip_id::MAC_AX_CHIP_ID_MAX
+ * Please Place Description here.
+ * @var mac_ax_chip_id::MAC_AX_CHIP_ID_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_chip_id {
+	MAC_AX_CHIP_ID_8852A = 0,
+	MAC_AX_CHIP_ID_8852B,
+	MAC_AX_CHIP_ID_8852C,
+	MAC_AX_CHIP_ID_8192XB,
+	MAC_AX_CHIP_ID_8851B,
+	MAC_AX_CHIP_ID_8851E,
+	MAC_AX_CHIP_ID_8852D,
+	MAC_AX_CHIP_ID_8852BT,
+	MAC_BE_CHIP_ID_1115E, /*for BE test chip*/
+	MAC_BE_CHIP_ID_8922A,
+	MAC_BE_CHIP_ID_8952A,
+	MAC_BE_CHIP_ID_8934A,
+
+	/* keep last */
+	MAC_AX_CHIP_ID_LAST,
+	MAC_AX_CHIP_ID_MAX = MAC_AX_CHIP_ID_LAST,
+	MAC_AX_CHIP_ID_INVALID = MAC_AX_CHIP_ID_LAST,
+};
+
+/**
+ * @enum mac_ax_wdbk_mode
+ *
+ * @brief mac_ax_wdbk_mode
+ *
+ * @var mac_ax_wdbk_mode::MAC_AX_WDBK_MODE_SINGLE_BK
+ * Please Place Description here.
+ * @var mac_ax_wdbk_mode::MAC_AX_WDBK_MODE_GRP_BK
+ * Please Place Description here.
+ * @var mac_ax_wdbk_mode::MAC_AX_WDBK_MODE_LAST
+ * Please Place Description here.
+ * @var mac_ax_wdbk_mode::MAC_AX_WDBK_MODE_MAX
+ * Please Place Description here.
+ * @var mac_ax_wdbk_mode::MAC_AX_WDBK_MODE_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_wdbk_mode {
+	MAC_AX_WDBK_MODE_SINGLE_BK = 0,
+	MAC_AX_WDBK_MODE_GRP_BK = 1,
+
+	/* keep last */
+	MAC_AX_WDBK_MODE_LAST,
+	MAC_AX_WDBK_MODE_MAX = MAC_AX_WDBK_MODE_LAST,
+	MAC_AX_WDBK_MODE_INVALID = MAC_AX_WDBK_MODE_LAST,
+};
+
+/**
+ * @enum mac_ax_rty_bk_mode
+ *
+ * @brief mac_ax_rty_bk_mode
+ *
+ * @var mac_ax_rty_bk_mode::MAC_AX_RTY_BK_MODE_AGG
+ * Please Place Description here.
+ * @var mac_ax_rty_bk_mode::MAC_AX_RTY_BK_MODE_RATE_FB
+ * Please Place Description here.
+ * @var mac_ax_rty_bk_mode::MAC_AX_RTY_BK_MODE_BK
+ * Please Place Description here.
+ * @var mac_ax_rty_bk_mode::MAC_AX_RTY_BK_MODE_LAST
+ * Please Place Description here.
+ * @var mac_ax_rty_bk_mode::MAC_AX_RTY_BK_MODE_MAX
+ * Please Place Description here.
+ * @var mac_ax_rty_bk_mode::MAC_AX_RTY_BK_MODE_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_rty_bk_mode {
+	MAC_AX_RTY_BK_MODE_AGG = 0x0,
+	MAC_AX_RTY_BK_MODE_RATE_FB = 0x1,
+	MAC_AX_RTY_BK_MODE_BK = 0x2,
+
+	/* keep last */
+	MAC_AX_RTY_BK_MODE_LAST,
+	MAC_AX_RTY_BK_MODE_MAX = MAC_AX_RTY_BK_MODE_LAST,
+	MAC_AX_RTY_BK_MODE_INVALID = MAC_AX_RTY_BK_MODE_LAST,
+};
+
+/**
+ * @enum mac_ax_ch_busy_cnt_ctrl
+ *
+ * @brief mac_ax_ch_busy_cnt_ctrl
+ *
+ * @var mac_ax_ch_busy_cnt_ctrl::MAC_AX_CH_BUSY_CNT_CTRL_CNT_REF
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ctrl::MAC_AX_CH_BUSY_CNT_CTRL_CNT_BUSY_RST
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ctrl::MAC_AX_CH_BUSY_CNT_CTRL_CNT_IDLE_RST
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ctrl::MAC_AX_CH_BUSY_CNT_CTRL_CNT_EN
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ctrl::MAC_AX_CH_BUSY_CNT_CTRL_CNT_DIS
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ctrl::MAC_AX_CH_BUSY_CNT_CTRL_LAST
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ctrl::MAC_AX_CH_BUSY_CNT_CTRL_MAX
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ctrl::MAC_AX_CH_BUSY_CNT_CTRL_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_ch_busy_cnt_ctrl {
+	MAC_AX_CH_BUSY_CNT_CTRL_CNT_REF,
+	MAC_AX_CH_BUSY_CNT_CTRL_CNT_BUSY_RST,
+	MAC_AX_CH_BUSY_CNT_CTRL_CNT_IDLE_RST,
+	MAC_AX_CH_BUSY_CNT_CTRL_CNT_RST,
+	MAC_AX_CH_BUSY_CNT_CTRL_CNT_EN,
+	MAC_AX_CH_BUSY_CNT_CTRL_CNT_DIS,
+
+	/* keep last */
+	MAC_AX_CH_BUSY_CNT_CTRL_LAST,
+	MAC_AX_CH_BUSY_CNT_CTRL_MAX = MAC_AX_CH_BUSY_CNT_CTRL_LAST,
+	MAC_AX_CH_BUSY_CNT_CTRL_INVALID = MAC_AX_CH_BUSY_CNT_CTRL_LAST,
+};
+
+/**
+ * @enum mac_ax_func_sw
+ *
+ * @brief mac_ax_func_sw
+ *
+ * @var mac_ax_func_sw::MAC_AX_FUNC_DIS
+ * Please Place Description here.
+ * @var mac_ax_func_sw::MAC_AX_FUNC_EN
+ * Please Place Description here.
+ * @var mac_ax_func_sw::MAC_AX_FUNC_DEF
+ * Please Place Description here.
+ */
+enum mac_ax_func_sw {
+	MAC_AX_FUNC_DIS = 0,
+	MAC_AX_FUNC_EN,
+	MAC_AX_FUNC_DEF,
+
+	/* for SER stop without L0 SER dedicated */
+	MAC_AX_FUNC_WO_RECVY_DIS,
+	MAC_AX_FUNC_WO_RECVY_EN,
+};
+
+/**
+ * @enum mac_ax_twt_nego_tp
+ *
+ * @brief mac_ax_twt_nego_tp
+ *
+ * @var mac_ax_twt_nego_tp::MAC_AX_TWT_NEGO_TP_IND
+ * Please Place Description here.
+ * @var mac_ax_twt_nego_tp::MAC_AX_TWT_NEGO_TP_WAKE
+ * Please Place Description here.
+ * @var mac_ax_twt_nego_tp::MAC_AX_TWT_NEGO_TP_BRC
+ * Please Place Description here.
+ * @var mac_ax_twt_nego_tp::MAC_AX_TWT_NEGO_TP_LAST
+ * Please Place Description here.
+ * @var mac_ax_twt_nego_tp::MAC_AX_TWT_NEGO_TP_MAX
+ * Please Place Description here.
+ * @var mac_ax_twt_nego_tp::MAC_AX_TWT_NEGO_TP_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_twt_nego_tp {
+	MAC_AX_TWT_NEGO_TP_IND,
+	MAC_AX_TWT_NEGO_TP_WAKE,
+	MAC_AX_TWT_NEGO_TP_BRC,
+
+	/* keep last */
+	MAC_AX_TWT_NEGO_TP_LAST,
+	MAC_AX_TWT_NEGO_TP_MAX = MAC_AX_TWT_NEGO_TP_LAST,
+	MAC_AX_TWT_NEGO_TP_INVALID = MAC_AX_TWT_NEGO_TP_LAST,
+};
+
+/**
+ * @enum mac_ax_twt_act_tp
+ *
+ * @brief mac_ax_twt_act_tp
+ *
+ * @var mac_ax_twt_act_tp::MAC_AX_TWT_ACT_TP_ADD
+ * Please Place Description here.
+ * @var mac_ax_twt_act_tp::MAC_AX_TWT_ACT_TP_DEL
+ * Please Place Description here.
+ * @var mac_ax_twt_act_tp::MAC_AX_TWT_ACT_TP_MOD
+ * Please Place Description here.
+ * @var mac_ax_twt_act_tp::MAC_AX_TWT_ACT_TP_LAST
+ * Please Place Description here.
+ * @var mac_ax_twt_act_tp::MAC_AX_TWT_ACT_TP_MAX
+ * Please Place Description here.
+ * @var mac_ax_twt_act_tp::MAC_AX_TWT_ACT_TP_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_twt_act_tp {
+	MAC_AX_TWT_ACT_TP_ADD,
+	MAC_AX_TWT_ACT_TP_DEL,
+	MAC_AX_TWT_ACT_TP_MOD,
+
+	/* keep last */
+	MAC_AX_TWT_ACT_TP_LAST,
+	MAC_AX_TWT_ACT_TP_MAX = MAC_AX_TWT_ACT_TP_LAST,
+	MAC_AX_TWT_ACT_TP_INVALID = MAC_AX_TWT_ACT_TP_LAST,
+};
+
+/**
+ * @enum mac_ax_twtact_act_tp
+ *
+ * @brief mac_ax_twtact_act_tp
+ *
+ * @var mac_ax_twtact_act_tp::MAC_AX_TWTACT_ACT_TP_ADD
+ * Please Place Description here.
+ * @var mac_ax_twtact_act_tp::MAC_AX_TWTACT_ACT_TP_DEL
+ * Please Place Description here.
+ * @var mac_ax_twtact_act_tp::MAC_AX_TWTACT_ACT_TP_TRMNT
+ * Please Place Description here.
+ * @var mac_ax_twtact_act_tp::MAC_AX_TWTACT_ACT_TP_SUS
+ * Please Place Description here.
+ * @var mac_ax_twtact_act_tp::MAC_AX_TWTACT_ACT_TP_RSUM
+ * Please Place Description here.
+ * @var mac_ax_twtact_act_tp::MAC_AX_TWTACT_ACT_TP_LAST
+ * Please Place Description here.
+ * @var mac_ax_twtact_act_tp::MAC_AX_TWTACT_ACT_TP_MAX
+ * Please Place Description here.
+ * @var mac_ax_twtact_act_tp::MAC_AX_TWTACT_ACT_TP_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_twtact_act_tp {
+	MAC_AX_TWTACT_ACT_TP_ADD,
+	MAC_AX_TWTACT_ACT_TP_DEL,
+	MAC_AX_TWTACT_ACT_TP_TRMNT,
+	MAC_AX_TWTACT_ACT_TP_SUS,
+	MAC_AX_TWTACT_ACT_TP_RSUM,
+
+	/* keep last */
+	MAC_AX_TWTACT_ACT_TP_LAST,
+	MAC_AX_TWTACT_ACT_TP_MAX = MAC_AX_TWTACT_ACT_TP_LAST,
+	MAC_AX_TWTACT_ACT_TP_INVALID = MAC_AX_TWTACT_ACT_TP_LAST,
+};
+
+/**
+ * @enum mac_ax_twt_waitanno_tp
+ *
+ * @brief mac_ax_twt_waitanno_tp
+ *
+ * @var mac_ax_twt_waitanno_tp::MAC_AX_TWT_ANNOWAIT_DIS_MACID
+ * Please Place Description here.
+ * @var mac_ax_twt_waitanno_tp::MAC_AX_TWT_ANNOWAIT_EN_MACID
+ * Please Place Description here.
+ */
+enum mac_ax_twt_waitanno_tp {
+	MAC_AX_TWT_ANNOWAIT_DIS_MACID,
+	MAC_AX_TWT_ANNOWAIT_EN_MACID,
+};
+
+/**
+ * @enum mac_ax_tsf_sync_act
+ *
+ * @brief mac_ax_tsf_sync_act
+ *
+ * @var mac_ax_tsf_sync_act::MAC_AX_TSF_SYNC_NOW_ONCE
+ * Please Place Description here.
+ * @var mac_ax_tsf_sync_act::MAC_AX_TSF_EN_SYNC_AUTO
+ * Please Place Description here.
+ * @var mac_ax_tsf_sync_act::MAC_AX_TSF_DIS_SYNC_AUTO
+ * Please Place Description here.
+ */
+enum mac_ax_tsf_sync_act {
+	MAC_AX_TSF_SYNC_NOW_ONCE,
+	MAC_AX_TSF_EN_SYNC_AUTO,
+	MAC_AX_TSF_DIS_SYNC_AUTO
+};
+
+/**
+ * @enum mac_ax_slot_time
+ *
+ * @brief mac_ax_slot_time
+ *
+ * @var mac_ax_slot_time::MAC_AX_SLOT_TIME_BAND0_9US
+ * Please Place Description here.
+ * @var mac_ax_slot_time::MAC_AX_SLOT_TIME_BAND0_20US
+ * Please Place Description here.
+ * @var mac_ax_slot_time::MAC_AX_SLOT_TIME_BAND1_9US
+ * Please Place Description here.
+ * @var mac_ax_slot_time::MAC_AX_SLOT_TIME_BAND1_20US
+ * Please Place Description here.
+ */
+enum mac_ax_slot_time {
+	MAC_AX_SLOT_TIME_BAND0_9US,
+	MAC_AX_SLOT_TIME_BAND0_20US,
+	MAC_AX_SLOT_TIME_BAND1_9US,
+	MAC_AX_SLOT_TIME_BAND1_20US,
+};
+
+/*------------------------Define HCI related enum ----------------------------*/
+
+/**
+ * @enum mac_ax_pcie_func_ctrl
+ *
+ * @brief mac_ax_pcie_func_ctrl
+ *
+ * @var mac_ax_pcie_func_ctrl::MAC_AX_PCIE_DISABLE
+ * Please Place Description here.
+ * @var mac_ax_pcie_func_ctrl::MAC_AX_PCIE_ENABLE
+ * Please Place Description here.
+ * @var mac_ax_pcie_func_ctrl::MAC_AX_PCIE_DEFAULT
+ * Please Place Description here.
+ * @var mac_ax_pcie_func_ctrl::MAC_AX_PCIE_IGNORE
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_func_ctrl {
+	MAC_AX_PCIE_DISABLE = 0,
+	MAC_AX_PCIE_ENABLE = 1,
+	MAC_AX_PCIE_DEFAULT = 0xFE,
+	MAC_AX_PCIE_IGNORE = 0xFF
+};
+
+/**
+ * @enum mac_ax_pcie_phy
+ *
+ * @brief mac_ax_pcie_phy
+ *
+ * @var mac_ax_pcie_phy::MAC_AX_PCIE_PHY_GEN1
+ * Please Place Description here.
+ * @var mac_ax_pcie_phy::MAC_AX_PCIE_PHY_GEN2
+ * Please Place Description here.
+ * @var mac_ax_pcie_phy::MAC_AX_PCIE_PHY_GEN1_UNDEFINE
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_phy {
+	MAC_AX_PCIE_PHY_GEN1 = 1,
+	MAC_AX_PCIE_PHY_GEN2 = 2,
+	MAC_AX_PCIE_PHY_GEN1_UNDEFINE = 0x7F,
+};
+
+/**
+ * @enum mac_ax_pcie_clkdly
+ *
+ * @brief mac_ax_pcie_clkdly
+ *
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_0
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_5US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_6US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_11US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_15US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_19US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_25US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_30US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_38US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_50US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_64US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_100US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_128US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_150US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_192US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_200US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_300US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_400US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_500US
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_1MS
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_3MS
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_5MS
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_10MS
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_R_ERR
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_DEF
+ * Please Place Description here.
+ * @var mac_ax_pcie_clkdly::MAC_AX_PCIE_CLKDLY_IGNORE
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_clkdly {
+	MAC_AX_PCIE_CLKDLY_0 = 0,
+	MAC_AX_PCIE_CLKDLY_5US = 1,
+	MAC_AX_PCIE_CLKDLY_6US = 2,
+	MAC_AX_PCIE_CLKDLY_11US = 3,
+	MAC_AX_PCIE_CLKDLY_15US = 4,
+	MAC_AX_PCIE_CLKDLY_19US = 5,
+	MAC_AX_PCIE_CLKDLY_25US = 6,
+	MAC_AX_PCIE_CLKDLY_30US = 7,
+	MAC_AX_PCIE_CLKDLY_38US = 8,
+	MAC_AX_PCIE_CLKDLY_50US = 9,
+	MAC_AX_PCIE_CLKDLY_64US = 10,
+	MAC_AX_PCIE_CLKDLY_100US = 11,
+	MAC_AX_PCIE_CLKDLY_128US = 12,
+	MAC_AX_PCIE_CLKDLY_150US = 13,
+	MAC_AX_PCIE_CLKDLY_192US = 14,
+	MAC_AX_PCIE_CLKDLY_200US = 15,
+	MAC_AX_PCIE_CLKDLY_300US = 16,
+	MAC_AX_PCIE_CLKDLY_400US = 17,
+	MAC_AX_PCIE_CLKDLY_500US = 18,
+	MAC_AX_PCIE_CLKDLY_1MS = 19,
+	MAC_AX_PCIE_CLKDLY_3MS = 20,
+	MAC_AX_PCIE_CLKDLY_5MS = 21,
+	MAC_AX_PCIE_CLKDLY_10MS = 22,
+	MAC_AX_PCIE_CLKDLY_V1_0 = 0,
+	MAC_AX_PCIE_CLKDLY_V1_16US = 1,
+	MAC_AX_PCIE_CLKDLY_V1_32US = 2,
+	MAC_AX_PCIE_CLKDLY_V1_64US = 3,
+	MAC_AX_PCIE_CLKDLY_V1_80US = 4,
+	MAC_AX_PCIE_CLKDLY_V1_96US = 5,
+	MAC_AX_PCIE_CLKDLY_R_ERR = 0xFD,
+	MAC_AX_PCIE_CLKDLY_DEF = 0xFE,
+	MAC_AX_PCIE_CLKDLY_IGNORE = 0xFF
+};
+
+/**
+ * @enum mac_ax_rx_ch
+ *
+ * @brief mac_ax_rx_ch
+ *
+ * @var mac_ax_rx_ch::MAC_AX_RX_CH_RXQ
+ * Please Place Description here.
+ * @var mac_ax_rx_ch::MAC_AX_RX_CH_RPQ
+ * Please Place Description here.
+ * @var mac_ax_rx_ch::MAC_AX_RX_CH_NUM
+ * Please Place Description here.
+ */
+enum mac_ax_rx_ch {
+	MAC_AX_RX_CH_RXQ = 0,
+	MAC_AX_RX_CH_RPQ,
+	MAC_AX_RX_CH_NUM
+};
+
+/**
+ * @enum mac_be_rx_ch
+ *
+ * @brief mac_be_rx_ch
+ *
+ * @var mac_be_rx_ch::MAC_BE_RX_CH_RXQ
+ * Please Place Description here.
+ * @var mac_be_rx_ch::MAC_BE_RX_CH_RPQ
+ * Please Place Description here.
+ * @var mac_be_rx_ch::MAC_BE_RX_CH_RXQ1
+ * Please Place Description here.
+ * @var mac_be_rx_ch::MAC_BE_RX_CH_RPQ1
+ * Please Place Description here.
+ * @var mac_be_rx_ch::MAC_BE_RX_CH_NUM
+ * Please Place Description here.
+ */
+enum mac_be_rx_ch {
+	MAC_BE_RX_CH_RXQ = 0,
+	MAC_BE_RX_CH_RPQ,
+	MAC_BE_RX_CH_RXQ1,
+	MAC_BE_RX_CH_RPQ1,
+	MAC_BE_RX_CH_NUM
+};
+
+/**
+ * @enum mac_ax_pcie_l1dly
+ *
+ * @brief mac_ax_pcie_l1dly
+ *
+ * @var mac_ax_pcie_l1dly::MAC_AX_PCIE_L1DLY_16US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l1dly::MAC_AX_PCIE_L1DLY_32US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l1dly::MAC_AX_PCIE_L1DLY_64US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l1dly::MAC_AX_PCIE_L1DLY_INFI
+ * Please Place Description here.
+ * @var mac_ax_pcie_l1dly::MAC_AX_PCIE_L1DLY_R_ERR
+ * Please Place Description here.
+ * @var mac_ax_pcie_l1dly::MAC_AX_PCIE_L1DLY_DEF
+ * Please Place Description here.
+ * @var mac_ax_pcie_l1dly::MAC_AX_PCIE_L1DLY_IGNORE
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_l1dly {
+	MAC_AX_PCIE_L1DLY_16US = 0,
+	MAC_AX_PCIE_L1DLY_32US = 1,
+	MAC_AX_PCIE_L1DLY_64US = 2,
+	MAC_AX_PCIE_L1DLY_INFI = 3,
+	MAC_AX_PCIE_L1DLY_R_ERR = 0xFD,
+	MAC_AX_PCIE_L1DLY_DEF = 0xFE,
+	MAC_AX_PCIE_L1DLY_IGNORE = 0xFF
+};
+
+/**
+ * @enum mac_ax_pcie_l0sdly
+ *
+ * @brief mac_ax_pcie_l0sdly
+ *
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_1US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_2US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_3US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_4US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_5US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_6US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_7US
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_R_ERR
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_DEF
+ * Please Place Description here.
+ * @var mac_ax_pcie_l0sdly::MAC_AX_PCIE_L0SDLY_IGNORE
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_l0sdly {
+	MAC_AX_PCIE_L0SDLY_1US = 0,
+	MAC_AX_PCIE_L0SDLY_2US = 1,
+	MAC_AX_PCIE_L0SDLY_3US = 2,
+	MAC_AX_PCIE_L0SDLY_4US = 3,
+	MAC_AX_PCIE_L0SDLY_5US = 4,
+	MAC_AX_PCIE_L0SDLY_6US = 5,
+	MAC_AX_PCIE_L0SDLY_7US = 6,
+	MAC_AX_PCIE_L0SDLY_R_ERR = 0xFD,
+	MAC_AX_PCIE_L0SDLY_DEF = 0xFE,
+	MAC_AX_PCIE_L0SDLY_IGNORE = 0xFF
+};
+
+/**
+ * @enum mac_ax_pcie_ltr_spc
+ *
+ * @brief mac_ax_pcie_ltr_spc
+ *
+ * @var mac_ax_pcie_ltr_spc::MAC_AX_PCIE_LTR_SPC_10US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_spc::MAC_AX_PCIE_LTR_SPC_100US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_spc::MAC_AX_PCIE_LTR_SPC_500US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_spc::MAC_AX_PCIE_LTR_SPC_1MS
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_spc::MAC_AX_PCIE_LTR_SPC_R_ERR
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_spc::MAC_AX_PCIE_LTR_SPC_DEF
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_spc::MAC_AX_PCIE_LTR_SPC_IGNORE
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_ltr_spc {
+	MAC_AX_PCIE_LTR_SPC_10US = 0,
+	MAC_AX_PCIE_LTR_SPC_100US = 1,
+	MAC_AX_PCIE_LTR_SPC_500US = 2,
+	MAC_AX_PCIE_LTR_SPC_1MS = 3,
+	MAC_AX_PCIE_LTR_SPC_R_ERR = 0xFD,
+	MAC_AX_PCIE_LTR_SPC_DEF = 0xFE,
+	MAC_AX_PCIE_LTR_SPC_IGNORE = 0xFF
+};
+
+/**
+ * @enum mac_ax_pcie_ltr_idle_timer
+ *
+ * @brief mac_ax_pcie_ltr_idle_timer
+ *
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_1US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_10US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_100US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_200US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_400US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_800US
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_1_6MS
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_3_2MS
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_R_ERR
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_DEF
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_idle_timer::MAC_AX_PCIE_LTR_IDLE_TIMER_IGNORE
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_ltr_idle_timer {
+	MAC_AX_PCIE_LTR_IDLE_TIMER_1US = 0,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_10US = 1,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_100US = 2,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_200US = 3,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_400US = 4,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_800US = 5,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_1_6MS = 6,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_3_2MS = 7,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_R_ERR = 0xFD,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_DEF = 0xFE,
+	MAC_AX_PCIE_LTR_IDLE_TIMER_IGNORE = 0xFF
+};
+
+/**
+ * @enum mac_ax_pcie_ltr_sw_ctrl
+ *
+ * @brief mac_ax_pcie_ltr_sw_ctrl
+ *
+ * @var mac_ax_pcie_ltr_sw_ctrl::MAC_AX_PCIE_LTR_SW_ACT
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_sw_ctrl::MAC_AX_PCIE_LTR_SW_IDLE
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_ltr_sw_ctrl {
+	MAC_AX_PCIE_LTR_SW_ACT,
+	MAC_AX_PCIE_LTR_SW_IDLE,
+	MAC_AX_PCIE_LTR_SW_DIS,
+};
+
+enum mac_pcie_ltr_idx {
+	PCIE_LTR_IDX_0 = 0,
+	PCIE_LTR_IDX_1,
+	PCIE_LTR_IDX_2,
+	PCIE_LTR_IDX_3,
+	PCIE_LTR_IDX_MAX,
+	PCIE_LTR_IDX_INVALID = PCIE_LTR_IDX_MAX
+};
+
+/**
+ * @enum mac_ax_pcie_driving_ctrl
+ *
+ * @brief mac_ax_pcie_driving_ctrl
+ *
+ * @var mac_ax_pcie_driving_ctrl::MAC_AX_PCIE_DRIVING_3
+ * Please Place Description here.
+ * @var mac_ax_pcie_driving_ctrl::MAC_AX_PCIE_DRIVING_4
+ * Please Place Description here.
+ * @var mac_ax_pcie_driving_ctrl::MAC_AX_PCIE_DRIVING_5
+ * Please Place Description here.
+ * @var mac_ax_pcie_driving_ctrl::MAC_AX_PCIE_DRIVING_6
+ * Please Place Description here.
+ * @var mac_ax_pcie_driving_ctrl::MAC_AX_PCIE_DRIVING_7
+ * Please Place Description here.
+ */
+enum mac_ax_pcie_driving_ctrl {
+	MAC_AX_PCIE_DRIVING_3 = 0x44C3,
+	MAC_AX_PCIE_DRIVING_4 = 0x44C4,
+	MAC_AX_PCIE_DRIVING_5 = 0x44C5,
+	MAC_AX_PCIE_DRIVING_6 = 0x44C6,
+	MAC_AX_PCIE_DRIVING_7 = 0x44C7
+};
+
+/**
+ * @enum mac_ax_sdio_clk_mon
+ *
+ * @brief mac_ax_sdio_clk_mon
+ *
+ * @var mac_ax_sdio_clk_mon::MAC_AX_SDIO_CLK_MON_SHORT
+ * Please Place Description here.
+ * @var mac_ax_sdio_clk_mon::MAC_AX_SDIO_CLK_MON_LONG
+ * Please Place Description here.
+ * @var mac_ax_sdio_clk_mon::MAC_AX_SDIO_CLK_MON_USER_DEFINE
+ * Please Place Description here.
+ * @var mac_ax_sdio_clk_mon::MAC_AX_SDIO_CLK_MON_LAST
+ * Please Place Description here.
+ * @var mac_ax_sdio_clk_mon::MAC_AX_SDIO_CLK_MON_MAX
+ * Please Place Description here.
+ * @var mac_ax_sdio_clk_mon::MAC_AX_SDIO_CLK_MON_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_sdio_clk_mon {
+	MAC_AX_SDIO_CLK_MON_SHORT,
+	MAC_AX_SDIO_CLK_MON_LONG,
+	MAC_AX_SDIO_CLK_MON_USER_DEFINE,
+
+	/* keep last */
+	MAC_AX_SDIO_CLK_MON_LAST,
+	MAC_AX_SDIO_CLK_MON_MAX = MAC_AX_SDIO_CLK_MON_LAST,
+	MAC_AX_SDIO_CLK_MON_INVALID = MAC_AX_SDIO_CLK_MON_LAST,
+};
+
+/**
+ * @enum mac_ax_rx_ppdu_type
+ *
+ * @brief mac_ax_rx_ppdu_type
+ *
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_CCK
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_OFDM
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_HT
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_VHT_SU
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_VHT_MU
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_HE_SU
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_HE_MU
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_HE_TB
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_PPDU_LAST
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_PPDU_MAX
+ * Please Place Description here.
+ * @var mac_ax_rx_ppdu_type::MAC_AX_RX_PPDU_INVLAID
+ * Please Place Description here.
+ */
+enum mac_ax_rx_ppdu_type {
+	MAC_AX_RX_CCK,
+	MAC_AX_RX_OFDM,
+	MAC_AX_RX_HT,
+	MAC_AX_RX_VHT_SU,
+	MAC_AX_RX_VHT_MU,
+	MAC_AX_RX_HE_SU,
+	MAC_AX_RX_HE_MU,
+	MAC_AX_RX_HE_TB,
+
+	MAC_AX_RX_PPDU_LAST,
+	MAC_AX_RX_PPDU_MAX = MAC_AX_RX_PPDU_LAST,
+	MAC_AX_RX_PPDU_INVLAID = MAC_AX_RX_PPDU_LAST,
+};
+
+/**
+ * @enum mac_ax_net_type
+ *
+ * @brief mac_ax_net_type
+ *
+ * @var mac_ax_net_type::MAC_AX_NET_TYPE_NO_LINK
+ * Please Place Description here.
+ * @var mac_ax_net_type::MAC_AX_NET_TYPE_ADHOC
+ * Please Place Description here.
+ * @var mac_ax_net_type::MAC_AX_NET_TYPE_INFRA
+ * Please Place Description here.
+ * @var mac_ax_net_type::MAC_AX_NET_TYPE_AP
+ * Please Place Description here.
+ */
+enum mac_ax_net_type {
+	MAC_AX_NET_TYPE_NO_LINK,
+	MAC_AX_NET_TYPE_ADHOC,
+	MAC_AX_NET_TYPE_INFRA,
+	MAC_AX_NET_TYPE_AP,
+
+	MAC_AX_NET_TYPE_LAST,
+	MAC_AX_NET_TYPE_MAX = MAC_AX_NET_TYPE_LAST,
+	MAC_AX_NET_TYPE_INVLAID = MAC_AX_NET_TYPE_LAST,
+};
+
+/**
+ * @enum mac_ax_disable_rf_func
+ *
+ * @brief mac_ax_disable_rf_func
+ *
+ * @var mac_ax_disable_rf_func::MAC_AX_DISABLE_RF_FUNC_FBVR
+ * Please Place Description here.
+ * @var mac_ax_disable_rf_func::MAC_AX_DISABLE_RF_FUNC_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_disable_rf_func {
+	MAC_AX_DISABLE_RF_FUNC_FBVR,
+	MAC_AX_DISABLE_RF_FUNC_MAX
+};
+
+/**
+ * @enum mac_ax_self_role
+ *
+ * @brief mac_ax_self_role
+ *
+ * @var mac_ax_self_role::MAC_AX_SELF_ROLE_CLIENT
+ * Please Place Description here.
+ * @var mac_ax_self_role::MAC_AX_SELF_ROLE_AP
+ * Please Place Description here.
+ * @var mac_ax_self_role::MAC_AX_SELF_ROLE_AP_CLIENT
+ * Please Place Description here.
+ */
+enum mac_ax_self_role {
+	MAC_AX_SELF_ROLE_CLIENT,
+	MAC_AX_SELF_ROLE_AP,
+	MAC_AX_SELF_ROLE_AP_CLIENT
+};
+
+/**
+ * @enum mac_ax_wifi_role
+ *
+ * @brief mac_ax_wifi_role
+ *
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_NONE
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_STATION
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_AP
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_VAP
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_ADHOC
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_ADHOC_MASTER
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_MESH
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_MONITOR
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_P2P_DEVICE
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_P2P_GC
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_P2P_GO
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_NAN
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_VIRTUAL
+ * Please Place Description here.
+ * @var mac_ax_wifi_role::MAC_AX_WIFI_ROLE_MLME_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_wifi_role {
+	MAC_AX_WIFI_ROLE_NONE,
+	MAC_AX_WIFI_ROLE_STATION,
+	MAC_AX_WIFI_ROLE_AP,
+	MAC_AX_WIFI_ROLE_VAP,
+	MAC_AX_WIFI_ROLE_ADHOC,
+	MAC_AX_WIFI_ROLE_ADHOC_MASTER,
+	MAC_AX_WIFI_ROLE_MESH,
+	MAC_AX_WIFI_ROLE_MONITOR,
+	MAC_AX_WIFI_ROLE_P2P_DEVICE,
+	MAC_AX_WIFI_ROLE_P2P_GC,
+	MAC_AX_WIFI_ROLE_P2P_GO,
+	MAC_AX_WIFI_ROLE_NAN,
+	MAC_AX_WIFI_ROLE_VIRTUAL,
+	MAC_AX_WIFI_ROLE_MLME_MAX
+};
+
+/**
+ * @enum mac_ax_opmode
+ *
+ * @brief mac_ax_opmode
+ *
+ * @var mac_ax_opmode::MAC_AX_ROLE_CONNECT
+ * Please Place Description here.
+ * @var mac_ax_opmode::MAC_AX_ROLE_DISCONN
+ * Please Place Description here.
+ */
+enum mac_ax_opmode {
+	MAC_AX_ROLE_CONNECT,
+	MAC_AX_ROLE_DISCONN
+};
+
+/**
+ * @enum mac_ax_upd_mode
+ *
+ * @brief mac_ax_upd_mode
+ *
+ * @var mac_ax_upd_mode::MAC_AX_ROLE_CREATE
+ * Please Place Description here.
+ * @var mac_ax_upd_mode::MAC_AX_ROLE_REMOVE
+ * Please Place Description here.
+ * @var mac_ax_upd_mode::MAC_AX_ROLE_TYPE_CHANGE
+ * Please Place Description here.
+ * @var mac_ax_upd_mode::MAC_AX_ROLE_INFO_CHANGE
+ * Please Place Description here.
+ * @var mac_ax_upd_mode::MAC_AX_ROLE_CON_DISCONN
+ * Please Place Description here.
+ * @var mac_ax_upd_mode::MAC_AX_ROLE_BAND_SW
+ * Please Place Description here.
+ */
+enum mac_ax_upd_mode {
+	MAC_AX_ROLE_CREATE,
+	MAC_AX_ROLE_REMOVE,
+	MAC_AX_ROLE_TYPE_CHANGE,
+	MAC_AX_ROLE_INFO_CHANGE,
+	MAC_AX_ROLE_CON_DISCONN,
+	MAC_AX_ROLE_BAND_SW,
+	MAC_AX_ROLE_FW_RESTORE
+};
+
+/**
+ * @enum mac_ax_host_rpr_mode
+ *
+ * @brief mac_ax_host_rpr_mode
+ *
+ * @var mac_ax_host_rpr_mode::MAC_AX_RPR_MODE_POH
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_mode::MAC_AX_RPR_MODE_STF
+ * Please Place Description here.
+ */
+enum mac_ax_host_rpr_mode {
+	MAC_AX_RPR_MODE_POH = 0,
+	MAC_AX_RPR_MODE_STF
+};
+
+/**
+ * @enum h2c_buf_class
+ *
+ * @brief h2c_buf_class
+ *
+ * @var h2c_buf_class::H2CB_CLASS_CMD
+ * Please Place Description here.
+ * @var h2c_buf_class::H2CB_CLASS_DATA
+ * Please Place Description here.
+ * @var h2c_buf_class::H2CB_CLASS_LONG_DATA
+ * Please Place Description here.
+ * @var h2c_buf_class::H2CB_CLASS_LAST
+ * Please Place Description here.
+ * @var h2c_buf_class::H2CB_CLASS_MAX
+ * Please Place Description here.
+ * @var h2c_buf_class::H2CB_CLASS_INVALID
+ * Please Place Description here.
+ */
+enum h2c_buf_class {
+	H2CB_CLASS_CMD,		/* FW command */
+	H2CB_CLASS_DATA,	/* FW command + data */
+	H2CB_CLASS_LONG_DATA,	/* FW command + long data */
+
+	/* keep last */
+	H2CB_CLASS_LAST,
+	H2CB_CLASS_MAX = H2CB_CLASS_LAST,
+	H2CB_CLASS_INVALID = H2CB_CLASS_LAST,
+};
+
+/**
+ * @struct mac_ax_role_opmode
+ * @brief mac_ax_role_opmode
+ *
+ * @var mac_ax_role_opmode::ADD
+ * Please Place Description here.
+ * @var mac_ax_role_opmode::CHG
+ * Please Place Description here.
+ * @var mac_ax_role_opmode::RMV
+ * Please Place Description here.
+ */
+enum mac_ax_role_opmode {
+	ADD = 0,
+	CHG,
+	RMV
+};
+
+/**
+ * @enum mac_ax_preld_macid
+ *
+ * @brief mac_ax_preld_macid
+ *
+ * @var mac_ax_preld_macid::MAC_AX_PRELD_MACID0
+ * Please Place Description here.
+ * @var mac_ax_preld_macid::MAC_AX_PRELD_MACID1
+ * Please Place Description here.
+ * @var mac_ax_preld_macid::MAC_AX_PRELD_MACID2
+ * Please Place Description here.
+ * @var mac_ax_preld_macid::MAC_AX_PRELD_MACID3
+ * Please Place Description here.
+ * @var mac_ax_preld_macid::MAC_AX_PRELD_MACID_LAST
+ * Please Place Description here.
+ * @var mac_ax_preld_macid::MAC_AX_PRELD_MACID_MAX
+ * Please Place Description here.
+ * @var mac_ax_preld_macid::MAC_AX_PRELD_MACID_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_preld_macid {
+	MAC_AX_PRELD_MACID0 = 0,
+	MAC_AX_PRELD_MACID1,
+	MAC_AX_PRELD_MACID2,
+	MAC_AX_PRELD_MACID3,
+
+	MAC_AX_PRELD_MACID_LAST,
+	MAC_AX_PRELD_MACID_MAX = MAC_AX_PRELD_MACID_LAST,
+	MAC_AX_PRELD_MACID_INVLAID = MAC_AX_PRELD_MACID_LAST,
+};
+
+/**
+ * @enum mac_ax_dbcc_wmm
+ *
+ * @brief mac_ax_dbcc_wmm
+ *
+ * @var mac_ax_dbcc_wmm::MAC_AX_DBCC_WMM0
+ * Please Place Description here.
+ * @var mac_ax_dbcc_wmm::MAC_AX_DBCC_WMM1
+ * Please Place Description here.
+ * @var mac_ax_dbcc_wmm::MAC_AX_DBCC_WMM2
+ * Please Place Description here.
+ * @var mac_ax_dbcc_wmm::MAC_AX_DBCC_WMM3
+ * Please Place Description here.
+ * @var mac_ax_dbcc_wmm::MAC_AX_DBCC_WMM_LAST
+ * Please Place Description here.
+ * @var mac_ax_dbcc_wmm::MAC_AX_DBCC_WMM_MAX
+ * Please Place Description here.
+ * @var mac_ax_dbcc_wmm::MAC_AX_DBCC_WMM_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_dbcc_wmm {
+	MAC_AX_DBCC_WMM0 = 0,
+	MAC_AX_DBCC_WMM1,
+	MAC_AX_DBCC_WMM2,
+	MAC_AX_DBCC_WMM3,
+
+	MAC_AX_DBCC_WMM_LAST,
+	MAC_AX_DBCC_WMM_MAX = MAC_AX_DBCC_WMM_LAST,
+	MAC_AX_DBCC_WMM_INVALID = MAC_AX_DBCC_WMM_LAST,
+};
+
+/*--------------------Define FAST_CH_SW related enum-------------------------------------*/
+/**
+ * @struct mac_ax_fast_ch_sw_status_code
+ * @brief mac_ax_fast_ch_sw_status_code
+ *
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_OK
+ * FAST_CH_SW done without error
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_PART_MALLOC_FAIL
+ * fail when malloc pkt for part of stas
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_ALL_MALLOC_FAIL
+ * fail when malloc pkt for all of stas
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_PART_READOFLD_FAIL
+ * fail when reading offloaded pkt for part of stas
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_ALL_READOFLD_FAIL
+ * fail when reading offloaded pkt for all of stas
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_PART_SENDPKT_FAIL
+ * fail when sending pkt to part of stas
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_ALL_SENDPKT_FAIL
+ * fail when sending pkt to all of stas
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_PART_NO_ACK
+ * not receiving ack from part of stas
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_ALL_NO_ACK
+ * not receiving ack from all of stas
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_SWITCH_CH_FAIL
+ * AP fail to switch channel
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_RF_PARAM_ERR
+ * AP fail to restore RF params
+ * @var mac_ax_fast_ch_sw_status_code::MAC_AX_FAST_CH_SW_STATUS_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_fast_ch_sw_status_code {
+	MAC_AX_FAST_CH_SW_STATUS_OK = 0,
+	MAC_AX_FAST_CH_SW_STATUS_PART_READCSA_FAIL = 3,
+	MAC_AX_FAST_CH_SW_STATUS_ALL_READCSA_FAIL = 4,
+	MAC_AX_FAST_CH_SW_STATUS_PART_ENQCSA_FAIL = 5,
+	MAC_AX_FAST_CH_SW_STATUS_ALL_ENQCSA_FAIL = 6,
+	MAC_AX_FAST_CH_SW_STATUS_PART_CSA_NOACK = 7,
+	MAC_AX_FAST_CH_SW_STATUS_ALL_CSA_NOACK = 8,
+	MAC_AX_FAST_CH_SW_STATUS_SWITCH_CH_FAIL = 9,
+	MAC_AX_FAST_CH_SW_STATUS_BUSY = 10,
+	MAC_AX_FAST_CH_SW_STATUS_MAX
+};
+
+enum mac_ax_fw_state {
+	FS_SLEEP_IN       = 0x10,
+	FS_ERRHDL_IN      = 0x11,
+	FS_ASSERT_IN      = 0x12,
+	FS_EXCEP_IN       = 0x13,
+	FS_L2ERR_IN       = 0x14,
+	FS_L2ERR_CPU_IN   = 0x15,//CPU address hole
+	FS_L2ERR_HCI_IN   = 0x16,//HCI timeout
+	FS_L2ERR_ELSE_IN  = 0x17,
+	FS_WOW_FWDL_IN    = 0x18,
+
+	FS_SLEEP_OUT      = 0x80,
+	FS_ERRHDL_OUT     = 0x81,
+	FS_ASSERT_OUT     = 0x82,
+	//rsvd: 0xFFFFFF83
+	FS_L2ERR_OUT      = 0x84,
+
+	// Defeature
+	FS_DEFEA_RXNSS    = 0xEA01,
+	FS_DEFEA_BW5      = 0xEA02,
+	FS_DEFEA_BW10     = 0xEA03,
+	FS_DEFEA_BW20     = 0xEA04,
+	FS_DEFEA_BW40     = 0xEA05,
+	FS_DEFEA_BW80     = 0xEA06,
+	FS_DEFEA_BW160    = 0xEA07,
+	FS_DEFEA_TXNSS    = 0xEA08,
+	FS_DEFEA_PTCL     = 0xEA09,
+	FS_DEFEA_DBLABORT = 0xEA0A,
+};
+
+/**
+ * @struct mac_ax_scanofld_notify_reason
+ * @brief mac_ax_scanofld_notify_reason
+ *
+ * @var mac_ax_scanofld_notify_reason::MAC_AX_SCAN_DWELL_NOTIFY
+ * channel dwell due to rcv bcn
+ * @var mac_ax_scanofld_notify_reason::MAC_AX_SCAN_PRE_TX_NOTIFY
+ * before tx pkt
+ * @var mac_ax_scanofld_notify_reason::MAC_AX_SCAN_POST_TX_NOTIFY
+ * after tx pkt
+ * @var mac_ax_scanofld_notify_reason::MAC_AX_SCAN_ENTER_CH_NOTIFY
+ * enter ch
+ * @var mac_ax_scanofld_notify_reason::MAC_AX_SCAN_LEAVE_CH_NOTIFY
+ * leace ch
+ * @var mac_ax_scanofld_notify_reason::MAC_AX_SCAN_END_SCAN_NOTIFY
+ * scan stop
+ * @var mac_ax_scanofld_notify_reason::MAC_AX_SCAN_GET_RPT_NOTIFY
+ * scan stop
+ */
+enum mac_ax_scanofld_notify_reason {
+	MAC_AX_SCAN_DWELL_NOTIFY = 0,
+	MAC_AX_SCAN_PRE_TX_NOTIFY = 1,
+	MAC_AX_SCAN_POST_TX_NOTIFY = 2,
+	MAC_AX_SCAN_ENTER_CH_NOTIFY = 3,
+	MAC_AX_SCAN_LEAVE_CH_NOTIFY = 4,
+	MAC_AX_SCAN_END_SCAN_NOTIFY = 5,
+	MAC_AX_SCAN_GET_RPT_NOTIFY = 6,
+	MAC_AX_SCAN_CHKPT_TIMER = 7,
+};
+
+/**
+ * @struct mac_ax_scanofld_notify_status
+ * @brief mac_ax_scanofld_notify_status
+ *
+ * @var mac_ax_scanofld_notify_status::MAC_AX_SCAN_STATUS_NOTIFY
+ * just notify
+ * @var mac_ax_scanofld_notify_status::MAC_AX_SCAN_STATUS_SUCCESS
+ * success
+ * @var mac_ax_scanofld_notify_status::MAC_AX_SCAN_STATUS_FAIL
+ * fail
+ * @var mac_ax_scanofld_notify_status::MAC_AX_SCAN_STATUS_MAX
+ * max
+ */
+enum mac_ax_scanofld_notify_status {
+	MAC_AX_SCAN_STATUS_NOTIFY = 0,
+	MAC_AX_SCAN_STATUS_SUCCESS = 1,
+	MAC_AX_SCAN_STATUS_FAIL = 2,
+	MAC_AX_SCAN_STATUS_MAX
+};
+
+/**
+ * @struct mac_ax_scan_ofld_op
+ * @brief mac_ax_scan_ofld_op
+ *
+ * @var mac_ax_scan_ofld_op::MAC_AX_SCAN_OP_STOP
+ * stop scan
+ * @var mac_ax_scan_ofld_op::MAC_AX_SCAN_OP_START
+ * start scan
+ * @var mac_ax_scan_ofld_op::MAC_AX_SCAN_OP_SETPARM
+ * set parameter only
+ * @var mac_ax_scan_ofld_op::MAC_AX_SCAN_OP_GETRPT
+ * get rpt during scanning
+ * @var mac_ax_scan_ofld_op::MAC_AX_SCAN_OP_MAX
+ * max
+ */
+enum mac_ax_scan_ofld_op {
+	MAC_AX_SCAN_OP_STOP = 0,
+	MAC_AX_SCAN_OP_START = 1,
+	MAC_AX_SCAN_OP_SETPARM = 2,
+	MAC_AX_SCAN_OP_GETRPT = 3,
+	MAC_AX_SCAN_OP_MAX
+};
+
+/**
+ * @struct mac_ax_scan_ofld_scantype
+ * @brief mac_ax_scan_ofld_scantype
+ *
+ * @var mac_ax_scan_ofld_scantype::MAC_AX_SCAN_TYPE_SCANONCE
+ * scan once
+ * @var mac_ax_scan_ofld_scantype::MAC_AX_SCAN_TYPE_NORMAL
+ * repeat. period=normal pd
+ * @var mac_ax_scan_ofld_scantype::MAC_AX_SCAN_TYPE_NORMAL_SLOW
+ * repeat. normal pd * normal cycle + slow pd
+ * @var mac_ax_scan_ofld_scantype::MAC_AX_SCAN_TYPE_SEAMLESS
+ * repeat seamless
+ * @var mac_ax_scan_ofld_scantype::MAC_AX_SCAN_TYPE_MAX
+ * max
+ */
+enum mac_ax_scan_ofld_scantype {
+	MAC_AX_SCAN_TYPE_SCANONCE = 0,
+	MAC_AX_SCAN_TYPE_NORMAL = 1,
+	MAC_AX_SCAN_TYPE_NORMAL_SLOW = 2,
+	MAC_AX_SCAN_TYPE_SEAMLESS = 3,
+	MAC_AX_SCAN_TYPE_MAX
+};
+
+/**
+ * @struct mac_ax_scanofld_start_mode
+ * @brief mac_ax_scanofld_start_mode
+ *
+ * @var mac_ax_scanofld_start_mode::MAC_AX_SCAN_START_NOW
+ * start now
+ * @var mac_ax_scanofld_start_mode::MAC_AX_SCAN_START_TSF
+ * start at assigned tsf
+ * @var mac_ax_scanofld_start_mode::MAC_AX_SCAN_START_MAX
+ * max
+ */
+enum mac_ax_scanofld_start_mode {
+	MAC_AX_SCAN_START_NOW = 0,
+	MAC_AX_SCAN_START_TSF = 1,
+	MAC_AX_SCAN_START_MAX
+};
+
+/**
+ * @struct mac_ax_scanofld_ctrl
+ * @brief mac_ax_scanofld_ctrl
+ *
+ * @var mac_ax_scanofld_ctrl::MAC_AX_SCAN_START_NOW
+ * start now
+ * @var mac_ax_scanofld_ctrl::MAC_AX_SCAN_START_MAX
+ * max
+ */
+enum mac_ax_scanofld_ctrl {
+	MAC_AX_SCAN_CTRL_NEXT_CH = 0,
+	MAC_AX_SCAN_CTRL_MAX
+};
+
+/**
+ * @struct mac_ax_dev2hst_gpio
+ * @brief mac_ax_dev2hst_gpio
+ *
+ * @var mac_ax_dev2hst_gpio::MAC_AX_DEV2HST_GPIO_OUTPUT
+ * set gpio as data output
+ * @var mac_ax_dev2hst_gpio::MAC_AX_DEV2HST_GPIO_INPUT
+ * set gpio as data input
+ * @var mac_ax_dev2hst_gpio::MAC_AX_DEV2HST_GPIO_MAX
+ * max
+ */
+enum mac_ax_dev2hst_gpio {
+	MAC_AX_DEV2HST_GPIO_OUTPUT = 0,
+	MAC_AX_DEV2HST_GPIO_INPUT = 1,
+	MAC_AX_DEV2HST_GPIO_MAX
+};
+
+/**
+ * @struct mac_ax_dev2hst_active
+ * @brief mac_ax_dev2hst_active
+ *
+ * @var mac_ax_dev2hst_active::MAC_AX_DEV2HST_LOW_ACTIVE
+ * low (falling edge) as active
+ * @var mac_ax_dev2hst_active::MAC_AX_DEV2HST_HIGH_ACTIVE
+ * high (rising edge) as active
+ * @var mac_ax_dev2hst_active::MAC_AX_DEV2HST_ACTIVE_MAX
+ * max
+ */
+enum mac_ax_dev2hst_active {
+	MAC_AX_DEV2HST_LOW_ACTIVE = 0,
+	MAC_AX_DEV2HST_HIGH_ACTIVE = 1,
+	MAC_AX_DEV2HST_ACTIVE_MAX
+};
+
+/**
+ * @struct mac_ax_dev2hst_toggle_pulse
+ * @brief mac_ax_dev2hst_toggle_pulse
+ *
+ * @var mac_ax_dev2hst_toggle_pulse::MAC_AX_DEV2HST_TOGGLE
+ * toggle mode
+ * @var mac_ax_dev2hst_toggle_pulse::MAC_AX_DEV2HST_PULSE
+ * pulse mode
+ * @var mac_ax_dev2hst_toggle_pulse::MAC_AX_DEV2HST_TOGGLE_PULSE_MAX
+ * max
+ */
+enum mac_ax_dev2hst_toggle_pulse {
+	MAC_AX_DEV2HST_TOGGLE = 0,
+	MAC_AX_DEV2HST_PULSE = 1,
+	MAC_AX_DEV2HST_TOGGLE_PULSE_MAX
+};
+
+/**
+ * @struct mac_ax_drv_info_size
+ * @brief mac_ax_drv_info_size
+ * for halmac internal usage, records current drv info type
+ *
+ * @var mac_ax_drv_info_size::MAC_AX_DRV_INFO_NONE
+ * there is no drv info
+ * @var mac_ax_drv_info_size::MAC_AX_DRV_INFO_PHY_RPT
+ * current drv info is for phy report (16 bytes)
+ * @var mac_ax_drv_info_size::MAC_AX_DRV_INFO_BSSID
+ * current drv info is for bssid (16 bytes)
+ * @var mac_ax_drv_info_size::MAC_AX_DRV_INFO_MAC_HDR
+ * current drv info is for mac header
+ * (48 bytes, 8852C ACUT must use 80 bytes to prevent from sec access null)
+ * @var mac_ax_drv_info_size::MAC_AX_DRV_INFO_PHY_RPT_BSSID
+ * current drv info is for phy rpt & bssid
+ * (48 bytes, 8852C ACUT must use 80 bytes to prevent from sec access null)
+ * @var mac_ax_drv_info_size::MAC_AX_DRV_INFO_PHY_RPT_MAC_HDR
+ * current drv info is for phy rpt & mac header
+ * (48 bytes, 8852C ACUT must use 80 bytes to prevent from sec access null)
+ * @var mac_ax_drv_info_size::MAC_AX_DRV_INFO_LAST
+ * current drv info is invalid
+ */
+enum mac_ax_drv_info_size {
+	MAC_AX_DRV_INFO_NONE,
+	MAC_AX_DRV_INFO_PHY_RPT,
+	MAC_AX_DRV_INFO_BSSID,
+	MAC_AX_DRV_INFO_MAC_HDR,
+	MAC_AX_DRV_INFO_PHY_RPT_BSSID,
+	MAC_AX_DRV_INFO_PHY_RPT_MAC_HDR,
+
+	MAC_AX_DRV_INFO_LAST,
+	MAC_AX_DRV_INFO_MAX = MAC_AX_DRV_INFO_LAST,
+	MAC_AX_DRV_INFO_INVALID = MAC_AX_DRV_INFO_LAST,
+};
+
+/**
+ * @struct mac_ax_dev2hst_time_unit
+ * @brief mac_ax_dev2hst_time_unit
+ *
+ * @var mac_ax_dev2hst_time_unit::MAC_AX_DEV2HST_32US
+ * 32us
+ * @var mac_ax_dev2hst_time_unit::MAC_AX_DEV2HST_4MS
+ * 4ms
+ * @var mac_ax_dev2hst_time_unit::MAC_AX_DEV2HST_TIME_UNIT_MAX
+ * max
+ */
+enum mac_ax_dev2hst_time_unit {
+	MAC_AX_DEV2HST_US = 0,
+	MAC_AX_DEV2HST_MS = 1,
+	MAC_AX_DEV2HST_TIME_UNIT_MAX
+};
+
+/**
+ * @enum mac_ax_rx_hdr_trans_type
+ *
+ * @brief mac_ax_rx_hdr_trans_type
+ *
+ * @var mac_ax_rx_hdr_trans_type::MAC_AX_RX_HDR_TYPE_802P3_SNAP
+ * Please Place Description here.
+ * @var mac_ax_rx_hdr_trans_type::MAC_AX_RX_HDR_TYPE_ETH_II
+ * Please Place Description here.
+ * @var mac_ax_rx_hdr_trans_type::MAC_AX_RX_HDR_TYPE_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_rx_hdr_trans_type {
+	MAC_AX_RX_HDR_TYPE_802P3_SNAP = 0,
+	MAC_AX_RX_HDR_TYPE_ETH_II = 1,
+	MAC_AX_RX_HDR_TYPE_MAX = 2,
+};
+
+/**
+ * @enum mac_ax_rx_driv_info_hdr_type
+ *
+ * @brief mac_ax_rx_driv_info_hdr_type
+ *
+ * @var mac_ax_rx_driv_info_hdr_type::MAC_AX_RX_DRV_INFO_HDR_BSSID
+ * Please Place Description here.
+ * @var mac_ax_rx_driv_info_hdr_type::MAC_AX_RX_DRV_INFO_HDR_FULLY_HDR
+ * Please Place Description here.
+ * @var mac_ax_rx_driv_info_hdr_type::MAC_AX_RX_DRV_INFO_HDR_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_rx_driv_info_hdr_type {
+	MAC_AX_RX_DRIV_INFO_NONE = 0,
+	MAC_AX_RX_DRIV_INFO_HDR_BSSID = 1,
+	MAC_AX_RX_DRIV_INFO_HDR_FULLY_HDR = 2,
+	MAC_AX_RX_DRIV_INFO_HDR_MAX = 3,
+};
+
+/*--------------------Define Power Saving related enum-------------------------------------*/
+/**
+ * @enum mac_ax_listern_bcn_mode
+ *
+ * @brief mac_ax_listern_bcn_mode
+ *
+ * @var mac_ax_listern_bcn_mode::MAC_AX_RLBM_MIN
+ * Please Place Description here.
+ * @var mac_ax_listern_bcn_mode::MAC_AX_RLBM_MAX
+ * Please Place Description here.
+ * @var mac_ax_listern_bcn_mode::MAC_AX_RLBM_USERDEFINE
+ * Please Place Description here.
+ */
+enum mac_ax_listern_bcn_mode {
+	MAC_AX_RLBM_MIN         = 0,
+	MAC_AX_RLBM_MAX         = 1,
+	MAC_AX_RLBM_USERDEFINE  = 2,
+};
+
+/**
+ * @enum mac_ax_smart_ps_mode
+ *
+ * @brief mac_ax_smart_ps_mode
+ *
+ * @var mac_ax_smart_ps_mode::MAC_AX_SMART_PS_MODE_LEGACY_PWR1
+ * Please Place Description here.
+ * @var mac_ax_smart_ps_mode::MAC_AX_SMART_PS_MODE_TRX_PWR0
+ * Please Place Description here.
+ */
+enum mac_ax_smart_ps_mode {
+	MAC_AX_SMART_PS_MODE_LEGACY_PWR1 = 0,
+	MAC_AX_SMART_PS_MODE_TRX_PWR0 = 1,
+};
+
+/**
+ * @enum mac_ax_ps_advance_parm_op
+ *
+ * @brief mac_ax_ps_advance_parm_op
+ *
+ * @var mac_ax_ps_advance_parm_op::PS_ADVANCE_PARM_OP_NO_CHANGE
+ * Please Place Description here.
+ * @var mac_ax_ps_advance_parm_op::PS_ADVANCE_PARM_OP_SET
+ * Please Place Description here.
+ * @var mac_ax_ps_advance_parm_op::PS_ADVANCE_PARM_OP_DEFAULT
+ * Please Place Description here.
+ */
+enum mac_ax_ps_advance_parm_op{
+	PS_ADVANCE_PARM_OP_NO_CHANGE = 0,
+	PS_ADVANCE_PARM_OP_SET = 1,
+	PS_ADVANCE_PARM_OP_DEFAULT = 2,
+};
+
+/**
+ * @enum mac_ax_dma_ch
+ *
+ * @brief mac_ax_dma_ch
+ *
+ * @var mac_ax_dma_ch::MAC_AX_DMA_ACH0
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_ACH1
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_ACH2
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_ACH3
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_ACH4
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_ACH5
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_ACH6
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_ACH7
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_B0MG
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_B0HI
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_B1MG
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_B1HI
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_H2C
+ * Please Place Description here.
+ * @var mac_ax_dma_ch::MAC_AX_DMA_CH_NUM
+ * Please Place Description here.
+ */
+enum mac_ax_dma_ch {
+	MAC_AX_DMA_ACH0 = 0,
+	MAC_AX_DMA_ACH1,
+	MAC_AX_DMA_ACH2,
+	MAC_AX_DMA_ACH3,
+	MAC_AX_DMA_ACH4,
+	MAC_AX_DMA_ACH5,
+	MAC_AX_DMA_ACH6,
+	MAC_AX_DMA_ACH7,
+	MAC_AX_DMA_B0MG,
+	MAC_AX_DMA_B0HI,
+	MAC_AX_DMA_B1MG,
+	MAC_AX_DMA_B1HI,
+	MAC_AX_DMA_H2C,
+	MAC_AX_DMA_CH_NUM
+};
+
+/**
+ * @enum mac_ax_bcn_fltr_notify
+ *
+ * @brief mac_ax_bcn_fltr_notify
+ *
+ * @var mac_ax_bcn_fltr_notify::BCNFLTR_NOTI_BCN_LOSS
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_notify::BCNFLTR_NOTI_RSSI
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_notify::BCNFLTR_NOTI_DENY_SCAN
+ * Please Place Description here.
+ */
+enum mac_ax_bcn_fltr_notify {
+	BCNFLTR_NOTI_BCN_LOSS = 0,
+	BCNFLTR_NOTI_RSSI,
+	BCNFLTR_NOTI_DENY_SCAN,
+	BCNFLTR_NOTI_MAX,
+};
+
+/**
+ * @enum mac_ax_bcn_fltr_rssi_evt
+ *
+ * @brief mac_ax_bcn_fltr_rssi_evt
+ *
+ * @var mac_ax_bcn_fltr_rssi_evt::BCNFLTR_RSSI_EVT_NOT_CHANGED
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_rssi_evt::BCNFLTR_RSSI_EVT_HIGH
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_rssi_evt::BCNFLTR_RSSI_EVT_LOW
+ * Please Place Description here.
+ */
+enum mac_ax_bcn_fltr_rssi_evt {
+	BCNFLTR_RSSI_EVT_NOT_CHANGED = 0,
+	BCNFLTR_RSSI_EVT_HIGH,
+	BCNFLTR_RSSI_EVT_LOW,
+	BCNFLTR_RSSI_EVT_MAX,
+};
+
+/**
+ * @enum mac_ax_bcn_fltr_tp_thld
+ *
+ * @brief mac_ax_bcn_fltr_tp_thld
+ *
+ * @var mac_ax_bcn_fltr_tp_thld::BCNFLTR_TP_THLD_1M
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_tp_thld::BCNFLTR_TP_THLD_3M
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_tp_thld::BCNFLTR_TP_THLD_10M
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_tp_thld::BCNFLTR_TP_THLD_50M
+ * Please Place Description here.
+ */
+enum mac_ax_bcn_fltr_tp_thld {
+	BCNFLTR_TP_THLD_1M = 0,
+	BCNFLTR_TP_THLD_3M,
+	BCNFLTR_TP_THLD_10M,
+	BCNFLTR_TP_THLD_50M,
+	BCNFLTR_TP_THLD_MAX
+};
+
+/**
+ * @enum cmd_ofld_ver
+ *
+ * @brief cmd_ofld_ver
+ *
+ * @var cmd_ofld_ver::MAC_AX_CMD_OFLD
+ * Please Place Description here.
+ * @var cmd_ofld_ver::MAC_AX_CMD_OFLD_V1
+ * Please Place Description here.
+ */
+enum cmd_ofld_ver {
+	MAC_AX_CMD_OFLD,
+	MAC_AX_CMD_OFLD_V1
+};
+
+/**
+ * @enum mac_req_pwr_st
+ *
+ * @brief mac_req_pwr_st
+ *
+ * @var mac_req_pwr_st::REQ_PWR_ST_OPEN_RF
+ * Please Place Description here.
+ * @var mac_req_pwr_st::REQ_PWR_ST_CLOSE_RF
+ * Please Place Description here.
+ */
+enum mac_req_pwr_st {
+	REQ_PWR_ST_OPEN_RF	= 0,
+	REQ_PWR_ST_CLOSE_RF	= 1,
+	REQ_PWR_ST_ADC_OFF	= 2,
+	REQ_PWR_ST_BB_OFF	= 3,
+	REQ_PWR_ST_CPU_OFF	= 4,
+	REQ_PWR_ST_MAC_OFF	= 5,
+	REQ_PWR_ST_PLL_OFF	= 6,
+	REQ_PWR_ST_SWRD_OFF	= 7,
+	REQ_PWR_ST_XTAL_OFF	= 8,
+	REQ_PWR_ST_ADIE_OFF	= 9,
+	REQ_PWR_ST_BYPASS_DATA_ON	= 87,
+};
+
+/**
+ * @enum mac_req_bcn_to_lvl
+ *
+ * @brief mac_req_bcn_to_lvl
+ *
+ * @var mac_req_bcn_to_lvl::REQ_BCN_TO_LVL_0
+ * Please Place Description here.
+ * @var mac_req_bcn_to_lvl::REQ_BCN_TO_LVL_1
+ * Please Place Description here.
+ * @var mac_req_bcn_to_lvl::REQ_BCN_TO_LVL_2
+ * Please Place Description here.
+ * @var mac_req_bcn_to_lvl::REQ_BCN_TO_LVL_3
+ * Please Place Description here.
+ * @var mac_req_bcn_to_lvl::REQ_BCN_TO_LVL_4
+ * Please Place Description here.
+ * @var mac_req_bcn_to_lvl::REQ_BCN_TO_LVL_MAX
+ * Please Place Description here.
+ */
+enum mac_req_bcn_to_lvl {
+	REQ_BCN_TO_LVL_0,
+	REQ_BCN_TO_LVL_1,
+	REQ_BCN_TO_LVL_2,
+	REQ_BCN_TO_LVL_3,
+	REQ_BCN_TO_LVL_4,
+	REQ_BCN_TO_LVL_MAX,
+};
+
+/**
+ * @enum mac_req_ps_lvl
+ *
+ * @brief mac_req_ps_lvl
+ *
+ * @var mac_req_ps_lvl::REQ_PS_LVL_0
+ * Please Place Description here.
+ * @var mac_req_ps_lvl::REQ_PS_LVL_1
+ * Please Place Description here.
+ * @var mac_req_ps_lvl::REQ_PS_LVL_2
+ * Please Place Description here.
+ * @var mac_req_ps_lvl::REQ_PS_LVL_MAX
+ * Please Place Description here.
+ */
+enum mac_req_ps_lvl {
+	REQ_PS_LVL_0,
+	REQ_PS_LVL_1,
+	REQ_PS_LVL_2,
+	REQ_PS_LVL_MAX,
+};
+
+/**
+ * @enum mac_req_xtal_option
+ *
+ * @brief mac_req_xtal_option
+ *
+ * @var mac_req_xtal_option::REQ_XTAL_NORMAL_MODE
+ * Please Place Description here.
+ * @var mac_req_xtal_option::REQ_XTAL_LOW_PWR_MODE
+ */
+enum mac_req_xtal_option {
+	REQ_XTAL_NORMAL_MODE	= 0,
+	REQ_XTAL_LOW_PWR_MODE	= 1,
+};
+
+/**
+ * @enum mac_req_trx_lvl
+ *
+ * @brief mac_req_trx_lvl
+ *
+ * @var mac_req_trx_lvl::REQ_TRX_LVL_0
+ * Please Place Description here.
+ * @var mac_req_trx_lvl::REQ_TRX_LVL_1
+ * Please Place Description here.
+ * @var mac_req_trx_lvl::REQ_PS_LVL_MAX
+ * Please Place Description here.
+ */
+enum mac_req_trx_lvl {
+	REQ_TRX_LVL_0,
+	REQ_TRX_LVL_1,
+	REQ_TRX_LVL_MAX,
+};
+
+/**
+ * @enum mac_ax_tx_ant_num
+ *
+ * @brief mac_ax_tx_ant_num
+ *
+ * @var mac_ax_tx_ant_num::MAC_AX_2T
+ * Please Place Description here.
+ * @var mac_ax_tx_ant_num::MAC_AX_1T
+ * Please Place Description here.
+ */
+enum mac_ax_tx_ant_num {
+	MAC_AX_2T = 0,
+	MAC_AX_1T = 1,
+};
+
+/*--------------------Define Struct-------------------------------------*/
+
+/**
+ * @struct mac_ax_sch_tx_en
+ * @brief mac_ax_sch_tx_en
+ *
+ * @var mac_ax_sch_tx_en::be0
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::bk0
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::vi0
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::vo0
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::be1
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::bk1
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::vi1
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::vo1
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::mg0
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::mg1
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::mg2
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::hi
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::bcn
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::ul
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::twt0
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en::twt1
+ * Please Place Description here.
+ */
+struct mac_ax_sch_tx_en {
+	u8 be0:1;
+	u8 bk0:1;
+	u8 vi0:1;
+	u8 vo0:1;
+	u8 be1:1;
+	u8 bk1:1;
+	u8 vi1:1;
+	u8 vo1:1;
+	u8 mg0:1;
+	u8 mg1:1;
+	u8 mg2:1;
+	u8 hi:1;
+	u8 bcn:1;
+	u8 ul:1;
+	u8 twt0:1;
+	u8 twt1:1;
+	u8 twt2:1;
+	u8 twt3:1;
+};
+
+/**
+ * @var mac_ax_drv_wdt_ctrl::autok_wdt_ctrl
+ * Please Place Description here.
+ * @var mac_ax_drv_wdt_ctrl::tp_wdt_ctrl
+ * Please Place Description here.
+ */
+struct mac_ax_drv_wdt_ctrl {
+	enum mac_ax_pcie_func_ctrl autok_wdt_ctrl;
+	enum mac_ax_pcie_func_ctrl tp_wdt_ctrl;
+};
+
+/**
+ * @var mac_ax_processor_id::proc_id_h
+ * Please Place Description here.
+ * @var mac_ax_processor_id::proc_id_l
+ * Please Place Description here.
+ */
+struct mac_ax_processor_id {
+	u32 proc_id_h;
+	u32 proc_id_l;
+};
+
+/**
+ * @var mac_ax_cust_proc_id::proc_id
+ * Please Place Description here.
+ * @var mac_ax_cust_proc_id::customer_id
+ * Please Place Description here.
+ */
+struct mac_ax_cust_proc_id {
+	struct mac_ax_processor_id proc_id;
+	u8 base_board_id[BASE_BOARD_ID_LEN];
+	u32 customer_id;
+};
+
+/**
+ * @var mac_ax_tp_ctrl::tx_tp
+ * Please Place Description here.
+ * @var mac_ax_tp_ctrl::rx_tp
+ * Please Place Description here.
+ */
+struct mac_ax_tp_param {
+	u16 tx_tp;
+	u16 rx_tp;
+};
+
+/**
+ * @var mac_ax_wdt_param::tp
+ * Please Place Description here.
+ */
+struct mac_ax_wdt_param {
+	struct mac_ax_drv_wdt_ctrl drv_ctrl;
+	struct mac_ax_tp_param tp;
+};
+
+/**
+ * @var mac_ax_adapter_info::cust_proc_id
+ * Please Place Description here.
+ */
+struct mac_ax_adapter_info {
+	struct mac_ax_cust_proc_id cust_proc_id;
+};
+
+/**
+ * @struct mac_debug_log
+ * @brief mac_debug_log
+ *
+ * @var mac_debug_log::dbgprt_dump
+ * Please Place Description here.
+ * @var mac_debug_log::dbgprt_dump
+ * Please Place Description here.
+ * @var mac_debug_log::mac_reg_dump
+ * Please Place Description here.
+ */
+struct mac_debug_log_lvl {
+	u8 dbgprt_dump:1;
+	u8 share_mem_dump:1;
+	u8 cmac_dbg_dump:1;
+	u8 dmac_dbg_dump:1;
+	u8 txflow_dbg_dump:1;
+	u8 mac_reg_dump:1;
+	u8 rsvd:2;
+};
+
+/**
+ * @struct mac_ax_hw_info
+ * @brief mac_ax_hw_info
+ *
+ * @var mac_ax_hw_info::done
+ * Please Place Description here.
+ * @var mac_ax_hw_info::chip_id
+ * Please Place Description here.
+ * @var mac_ax_hw_info::cv
+ * Please Place Description here.
+ * @var mac_ax_hw_info::intf
+ * Please Place Description here.
+ * @var mac_ax_hw_info::tx_ch_num
+ * Please Place Description here.
+ * @var mac_ax_hw_info::tx_data_ch_num
+ * Please Place Description here.
+ * @var mac_ax_hw_info::wd_body_len
+ * Please Place Description here.
+ * @var mac_ax_hw_info::wd_info_len
+ * Please Place Description here.
+ * @var mac_ax_hw_info::pwr_on_seq
+ * Please Place Description here.
+ * @var mac_ax_hw_info::pwr_off_seq
+ * Please Place Description here.
+ * @var mac_ax_hw_info::pwr_seq_ver
+ * Please Place Description here.
+ * @var mac_ax_hw_info::fifo_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::macid_num
+ * Please Place Description here.
+ * @var mac_ax_hw_info::bssid_num
+ * Please Place Description here.
+ * @var mac_ax_hw_info::wl_efuse_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::efuse_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::log_efuse_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::limit_efuse_size_pcie
+ * Please Place Description here.
+ * @var mac_ax_hw_info::limit_efuse_size_usb
+ * Please Place Description here.
+ * @var mac_ax_hw_info::limit_efuse_size_sdio
+ * Please Place Description here.
+ * @var mac_ax_hw_info::bt_efuse_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::bt_log_efuse_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::hidden_efuse_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::sec_ctrl_efuse_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::sec_data_efuse_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::sec_cam_table
+ * Please Place Description here.
+ * @var mac_ax_hw_info::ple_rsvd_space
+ * Please Place Description here.
+ * @var mac_ax_hw_info::payload_desc_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::wd_checksum_en
+ * Please Place Description here.
+ * @var mac_ax_hw_info::sw_amsdu_max_size
+ * Please Place Description here.
+ * @var mac_ax_hw_info::core_swr_volt
+ * Please Place Description here.
+ * @var mac_ax_hw_info::core_swr_volt_sel
+ * Please Place Description here.
+ * @var mac_ax_hw_info::cmac0_drv_info
+ * Please Place Description here.
+ * @var mac_ax_hw_info::cmac1_drv_info
+ * Please Place Description here.
+ */
+struct mac_ax_hw_info {
+	u8 done;
+	u8 chip_id;
+	u8 cv;
+	u8 acv;
+	u8 fv;
+	enum mac_ax_intf intf;
+	u8 tx_ch_num;
+	u8 tx_data_ch_num;
+	u8 wd_body_len;
+	u8 wd_info_len;
+	struct mac_pwr_cfg **pwr_on_seq;
+	struct mac_pwr_cfg **pwr_off_seq;
+	u8 pwr_seq_ver;
+	u32 fifo_size;
+	u16 macid_num;
+	u8 port_num;
+	u8 mbssid_num;
+	u8 bssid_num;
+	u32 wl_efuse_size;
+	u32 efuse_size;
+	u32 log_efuse_size;
+	u32 limit_efuse_size_pcie;
+	u32 limit_efuse_size_usb;
+	u32 limit_efuse_size_sdio;
+	u32 bt_efuse_size;
+	u32 bt_log_efuse_size;
+	u8 hidden_efuse_rf_size;
+	u8 hidden_efuse_mac_size;
+	u32 sec_ctrl_efuse_size;
+	u32 sec_data_efuse_size;
+	struct sec_cam_table_t *sec_cam_table;
+	struct dctl_sec_info_t *dctl_sec_info;
+	u8 ple_rsvd_space;
+	u8 payload_desc_size;
+	u8 efuse_version_size;
+	u32 dav_full_efuse_size;
+	u32 dav_efuse_size;
+	u32 dav_hidden_efuse_size;
+	u32 dav_log_efuse_size;
+	u32 wl_efuse_start_addr;
+	u32 dav_efuse_start_addr;
+	u32 bt_efuse_start_addr;
+	u8 wd_checksum_en;
+	u32 sw_amsdu_max_size;
+	u32 ind_aces_cnt;
+	u32 dbg_port_cnt;
+	u8 core_swr_volt;
+	u8 is_sec_ic;
+	u8 sta_empty_flg;
+	struct mac_ax_adapter_info adpt_info;
+	enum mac_ax_core_swr_volt core_swr_volt_sel;
+	enum mac_ax_drv_info_size cmac0_drv_info;
+	enum mac_ax_drv_info_size cmac1_drv_info;
+	mac_ax_mutex ind_access_lock;
+	mac_ax_mutex lte_rlock;
+	mac_ax_mutex lte_wlock;
+	mac_ax_mutex dbg_port_lock;
+	mac_ax_mutex err_set_lock;
+	mac_ax_mutex err_get_lock;
+	mac_ax_mutex dbi_lock;
+	mac_ax_mutex mdio_lock;
+};
+
+/**
+ * @struct mac_ax_fw_info
+ * @brief mac_ax_fw_info
+ *
+ * @var mac_ax_fw_info::major_ver
+ * Please Place Description here.
+ * @var mac_ax_fw_info::minor_ver
+ * Please Place Description here.
+ * @var mac_ax_fw_info::sub_ver
+ * Please Place Description here.
+ * @var mac_ax_fw_info::sub_idx
+ * Please Place Description here.
+ * @var mac_ax_fw_info::build_year
+ * Please Place Description here.
+ * @var mac_ax_fw_info::build_mon
+ * Please Place Description here.
+ * @var mac_ax_fw_info::build_date
+ * Please Place Description here.
+ * @var mac_ax_fw_info::build_hour
+ * Please Place Description here.
+ * @var mac_ax_fw_info::build_min
+ * Please Place Description here.
+ * @var mac_ax_fw_info::h2c_seq
+ * Please Place Description here.
+ * @var mac_ax_fw_info::rec_seq
+ * Please Place Description here.
+ * @var mac_ax_fw_info::seq_lock
+ * Please Place Description here.
+ */
+struct mac_ax_fw_info {
+	u8 major_ver;
+	u8 minor_ver;
+	u8 sub_ver;
+	u8 sub_idx;
+	u16 build_year;
+	u16 build_mon;
+	u16 build_date;
+	u16 build_hour;
+	u16 build_min;
+	u8 h2c_seq;
+	u8 rec_seq;
+	mac_ax_mutex seq_lock;
+	mac_ax_mutex msg_reg;
+	u8 cap_buff[MAC_WLANFW_CAP_MAX_SIZE];
+	u32 cap_size;
+};
+
+/**
+ * @struct mac_ax_ser_info
+ * @brief mac_ax_ser_info
+ *
+ * @var mac_ax_ser_info::mac_debug_log_lvl
+ * for debug log level component adjust.
+ */
+struct mac_ax_ser_info {
+	struct mac_debug_log_lvl dbg_lvl;
+};
+
+/**
+ * @struct mac_ax_h2c_agg_node
+ * @brief mac_ax_h2c_agg_node
+ *
+ * @var mac_ax_h2c_agg_node::next
+ * Please Place Description here.
+ * @var mac_ax_h2c_agg_node::h2c_pkt
+ * Please Place Description here.
+ */
+struct mac_ax_h2c_agg_node {
+	struct mac_ax_h2c_agg_node *next;
+	u8 *h2c_pkt;
+};
+
+/**
+ * @struct mac_ax_h2c_agg_info
+ * @brief mac_ax_h2c_agg_info
+ *
+ * @var mac_ax_h2c_agg_info::h2c_agg_en
+ * Please Place Description here.
+ * @var mac_ax_h2c_agg_info::h2c_agg_pkt_num
+ * Please Place Description here.
+ * @var mac_ax_h2c_agg_info::h2c_agg_queue_head
+ * Please Place Description here.
+ * @var mac_ax_h2c_agg_info::h2c_agg_queue_last
+ * Please Place Description here.
+ * @var mac_ax_h2c_agg_info::h2c_agg_lock
+ * Please Place Description here.
+ */
+struct mac_ax_h2c_agg_info {
+	u8 h2c_agg_en;
+	u32 h2c_agg_pkt_num;
+	struct mac_ax_h2c_agg_node *h2c_agg_queue_head;
+	struct mac_ax_h2c_agg_node *h2c_agg_queue_last;
+	mac_ax_mutex h2c_agg_lock;
+};
+
+/**
+ * @struct mac_ax_mac_pwr_info
+ * @brief mac_ax_mac_pwr_info
+ *
+ * @var mac_ax_mac_pwr_info::pwr_seq_proc
+ * Please Place Description here.
+ * @var mac_ax_mac_pwr_info::pwr_in_lps
+ * Please Place Description here.
+ * @var mac_ax_mac_pwr_info::intf_pwr_switch
+ * Please Place Description here.
+ */
+struct mac_ax_mac_pwr_info {
+	u8 pwr_seq_proc;
+	u8 pwr_in_lps;
+	u32 (*intf_pwr_switch)(void *vadapter,
+			       u8 pre_switch, u8 on);
+};
+
+/**
+ * @struct mac_ax_ft_status
+ * @brief mac_ax_ft_status
+ *
+ * @var mac_ax_ft_status::mac_ft
+ * Please Place Description here.
+ * @var mac_ax_ft_status::status
+ * Please Place Description here.
+ * @var mac_ax_ft_status::buf
+ * Please Place Description here.
+ * @var mac_ax_ft_status::size
+ * Please Place Description here.
+ */
+struct mac_ax_ft_status {
+	enum mac_ax_feature mac_ft;
+	enum mac_ax_status status;
+	u8 *buf;
+	u32 size;
+};
+
+/**
+ * @struct mac_ax_dle_info
+ * @brief mac_ax_dle_info
+ *
+ * @var mac_ax_dle_info::qta_mode
+ * Please Place Description here.
+ * @var mac_ax_dle_info::wde_pg_size
+ * Please Place Description here.
+ * @var mac_ax_dle_info::ple_pg_size
+ * Please Place Description here.
+ * @var mac_ax_dle_info::c0_rx_qta
+ * Please Place Description here.
+ * @var mac_ax_dle_info::c1_rx_qta
+ * Please Place Description here.
+ * @var mac_ax_dle_info::hif_min
+ * Please Place Description here.
+ */
+struct mac_ax_dle_info {
+	enum mac_ax_qta_mode qta_mode;
+	u16 wde_pg_size;
+	u16 ple_pg_size;
+	u16 c0_rx_qta;
+	u16 c1_rx_qta;
+	u16 c0_ori_max;
+	u16 c1_ori_max;
+	u16 c0_tx_min;
+	u16 c0_tx_max;
+	u16 c1_tx_min;
+	u16 c1_tx_max;
+	u16 hif_min;
+};
+
+/**
+ * @struct mac_ax_gpio_info
+ * @brief mac_ax_gpio_info
+ *
+ * @var mac_ax_gpio_info::sw_io_0
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_1
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_2
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_3
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_4
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_5
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_6
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_7
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_8
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_9
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_10
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_11
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_12
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_13
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_14
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_15
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::uart_tx_gpio5
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::uart_tx_gpio7
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::uart_tx_gpio8
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::uart_rx_gpio6
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::uart_rx_gpio14
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::status
+ * Please Place Description here.
+ * @var mac_ax_gpio_info::sw_io_output
+ * Please Place Description here.
+ */
+struct mac_ax_gpio_info {
+#define MAC_AX_GPIO_NUM 19
+	/* byte0 */
+	u8 sw_io_0:1;
+	u8 sw_io_1:1;
+	u8 sw_io_2:1;
+	u8 sw_io_3:1;
+	u8 sw_io_4:1;
+	u8 sw_io_5:1;
+	u8 sw_io_6:1;
+	u8 sw_io_7:1;
+	/* byte1 */
+	u8 sw_io_8:1;
+	u8 sw_io_9:1;
+	u8 sw_io_10:1;
+	u8 sw_io_11:1;
+	u8 sw_io_12:1;
+	u8 sw_io_13:1;
+	u8 sw_io_14:1;
+	u8 sw_io_15:1;
+	/* byte2 */
+	u8 uart_tx_gpio5:1;
+	u8 uart_tx_gpio7:1;
+	u8 uart_tx_gpio8:1;
+	u8 uart_rx_gpio6:1;
+	u8 uart_rx_gpio14:1;
+	u8 uart_tx_gpio;
+	u8 uart_rx_gpio;
+	enum rtw_mac_gfunc status[MAC_AX_GPIO_NUM];
+#define MAC_AX_SW_IO_OUT_PP 0
+#define MAC_AX_SW_IO_OUT_OD 1
+	u8 sw_io_output[MAC_AX_GPIO_NUM];
+};
+
+/**
+ * @struct mac_ax_trx_info
+ * @brief mac_ax_trx_info
+ *
+ * @var mac_ax_trx_info::trx_mode
+ * Please Place Description here.
+ * @var mac_ax_trx_info::qta_mode
+ * Please Place Description here.
+ * @var mac_ax_trx_info::rpr_cfg
+ * Please Place Description here.
+ */
+struct mac_ax_trx_info {
+	enum mac_ax_trx_mode trx_mode;
+	enum mac_ax_qta_mode qta_mode;
+	struct mac_ax_host_rpr_cfg *rpr_cfg;
+	enum rtw_mac_env_mode env_mode;
+};
+
+/**
+ * @struct mac_ax_fwdl_info
+ * @brief mac_ax_fwdl_info
+ *
+ * @var mac_ax_fwdl_info::fw_en
+ * Please Place Description here.
+ * @var mac_ax_fwdl_info::dlrom_en
+ * Please Place Description here.
+ * @var mac_ax_fwdl_info::dlram_en
+ * Please Place Description here.
+ * @var mac_ax_fwdl_info::fw_from_hdr
+ * Please Place Description here.
+ * @var mac_ax_fwdl_info::fw_cat
+ * Please Place Description here.
+ * @var mac_ax_fwdl_info::rom_buff
+ * Please Place Description here.
+ * @var mac_ax_fwdl_info::rom_size
+ * Please Place Description here.
+ * @var mac_ax_fwdl_info::ram_buff
+ * Please Place Description here.
+ * @var mac_ax_fwdl_info::ram_size
+ * Please Place Description here.
+ */
+struct mac_ax_fwdl_info {
+	u8 fw_en;
+	u8 dlrom_en;
+	u8 dlram_en;
+	u8 fw_from_hdr;
+	enum rtw_fw_type fw_cat;
+	u8 *rom_buff;
+	u32 rom_size;
+	u8 *ram_buff;
+	u32 ram_size;
+	u8 wdt_plt_rst_en;
+};
+
+/**
+ * @struct mac_ax_txdma_ch_map
+ * @brief mac_ax_txdma_ch_map
+ *
+ * @var mac_ax_txdma_ch_map::ch0
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch1
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch2
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch3
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch4
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch5
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch6
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch7
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch8
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch9
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch10
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch11
+ * Please Place Description here.
+ * @var mac_ax_txdma_ch_map::ch12
+ * Please Place Description here.
+ */
+struct mac_ax_txdma_ch_map {
+	enum mac_ax_pcie_func_ctrl ch0;
+	enum mac_ax_pcie_func_ctrl ch1;
+	enum mac_ax_pcie_func_ctrl ch2;
+	enum mac_ax_pcie_func_ctrl ch3;
+	enum mac_ax_pcie_func_ctrl ch4;
+	enum mac_ax_pcie_func_ctrl ch5;
+	enum mac_ax_pcie_func_ctrl ch6;
+	enum mac_ax_pcie_func_ctrl ch7;
+	enum mac_ax_pcie_func_ctrl ch8;
+	enum mac_ax_pcie_func_ctrl ch9;
+	enum mac_ax_pcie_func_ctrl ch10;
+	enum mac_ax_pcie_func_ctrl ch11;
+	enum mac_ax_pcie_func_ctrl ch12;
+};
+
+/**
+ * @struct mac_ax_rxdma_ch_map
+ * @brief mac_ax_rxdma_ch_map
+ *
+ * @var mac_ax_rxdma_ch_map::rxq
+ * Please Place Description here.
+ * @var mac_ax_rxdma_ch_map::rpq
+ * Please Place Description here.
+ */
+struct mac_ax_rxdma_ch_map {
+	enum mac_ax_pcie_func_ctrl rxq;
+	enum mac_ax_pcie_func_ctrl rpq;
+};
+
+/**
+ * @struct mac_ax_intf_info
+ * @brief mac_ax_intf_info
+ *
+ * @var mac_ax_intf_info::txbd_trunc_mode
+ * Please Place Description here.
+ * @var mac_ax_intf_info::rxbd_trunc_mode
+ * Please Place Description here.
+ * @var mac_ax_intf_info::rxbd_mode
+ * Please Place Description here.
+ * @var mac_ax_intf_info::tag_mode
+ * Please Place Description here.
+ * @var mac_ax_intf_info::tx_burst
+ * Please Place Description here.
+ * @var mac_ax_intf_info::rx_burst
+ * Please Place Description here.
+ * @var mac_ax_intf_info::wd_dma_idle_intvl
+ * Please Place Description here.
+ * @var mac_ax_intf_info::wd_dma_act_intvl
+ * Please Place Description here.
+ * @var mac_ax_intf_info::multi_tag_num
+ * Please Place Description here.
+ * @var mac_ax_intf_info::rx_sep_append_len
+ * Please Place Description here.
+ * @var mac_ax_intf_info::txbd_buf
+ * Please Place Description here.
+ * @var mac_ax_intf_info::rxbd_buf
+ * Please Place Description here.
+ * @var mac_ax_intf_info::skip_all
+ * Please Place Description here.
+ * @var mac_ax_intf_info::txch_map
+ * Please Place Description here.
+ * @var mac_ax_intf_info::lbc_en
+ * Please Place Description here.
+ * @var mac_ax_intf_info::lbc_tmr
+ * Please Place Description here.
+ * @var mac_ax_intf_info::autok_en
+ * Please Place Description here.
+ */
+struct mac_ax_intf_info {
+	enum mac_ax_bd_trunc_mode txbd_trunc_mode;
+	enum mac_ax_bd_trunc_mode rxbd_trunc_mode;
+	enum mac_ax_rxbd_mode rxbd_mode;
+	enum mac_ax_tag_mode tag_mode;
+	enum mac_ax_tx_burst tx_burst;
+	enum mac_ax_rx_burst rx_burst;
+	enum mac_ax_wd_dma_intvl wd_dma_idle_intvl;
+	enum mac_ax_wd_dma_intvl wd_dma_act_intvl;
+	enum mac_ax_multi_tag_num multi_tag_num;
+	u16 rx_sep_append_len;
+	u8 *txbd_buf;
+	u8 *rxbd_buf;
+	u8 skip_all;
+	struct mac_ax_txdma_ch_map *txch_map;
+	enum mac_ax_pcie_func_ctrl lbc_en;
+	enum mac_ax_lbc_tmr lbc_tmr;
+	enum mac_ax_pcie_func_ctrl autok_en;
+	enum mac_ax_pcie_func_ctrl io_rcy_en;
+	enum mac_ax_io_rcy_tmr io_rcy_tmr;
+	u16 rxbd_num;
+	u16 rpbd_num;
+	u16 txbd_num;
+};
+
+/**
+ * @struct mac_ax_pcie_trx_mitigation
+ * @brief mac_ax_pcie_trx_mitigation
+ *
+ * @var mac_ax_pcie_trx_mitigation::txch_map
+ * Please Place Description here.
+ * @var mac_ax_pcie_trx_mitigation::tx_timer_unit
+ * Please Place Description here.
+ * @var mac_ax_pcie_trx_mitigation::tx_timer
+ * Please Place Description here.
+ * @var mac_ax_pcie_trx_mitigation::tx_counter
+ * Please Place Description here.
+ * @var mac_ax_pcie_trx_mitigation::rxch_map
+ * Please Place Description here.
+ * @var mac_ax_pcie_trx_mitigation::rx_timer_unit
+ * Please Place Description here.
+ * @var mac_ax_pcie_trx_mitigation::rx_timer
+ * Please Place Description here.
+ * @var mac_ax_pcie_trx_mitigation::rx_counter
+ * Please Place Description here.
+ */
+struct mac_ax_pcie_trx_mitigation {
+	struct mac_ax_txdma_ch_map *txch_map;
+	enum mac_ax_trx_mitigation_timer_unit tx_timer_unit;
+	u8 tx_timer;
+	u8 tx_counter;
+	struct mac_ax_rxdma_ch_map *rxch_map;
+	enum mac_ax_trx_mitigation_timer_unit rx_timer_unit;
+	u8 rx_timer;
+	u8 rx_counter;
+};
+
+/**
+ * @struct mac_mu_table
+ * @brief mac_mu_table
+ *
+ * @var mac_mu_table::mu_score_tbl_ctrl
+ * Please Place Description here.
+ * @var mac_mu_table::mu_score_tbl_0
+ * Please Place Description here.
+ * @var mac_mu_table::mu_score_tbl_1
+ * Please Place Description here.
+ * @var mac_mu_table::mu_score_tbl_2
+ * Please Place Description here.
+ * @var mac_mu_table::mu_score_tbl_3
+ * Please Place Description here.
+ * @var mac_mu_table::mu_score_tbl_4
+ * Please Place Description here.
+ * @var mac_mu_table::mu_score_tbl_5
+ * Please Place Description here.
+ */
+struct mac_mu_table {
+	u32 mu_score_tbl_ctrl;
+	u32 mu_score_tbl_0;
+	u32 mu_score_tbl_1;
+	u32 mu_score_tbl_2;
+	u32 mu_score_tbl_3;
+	u32 mu_score_tbl_4;
+	u32 mu_score_tbl_5;
+	struct mac_ax_ss_dl_grp_upd *dlmu_grp_info;
+};
+
+/**
+ * @struct mac_ax_ss_dl_grp_upd
+ * @brief mac_ax_ss_dl_grp_upd
+ *
+ * @var mac_ax_ss_dl_grp_upd::grp_valid
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::grp_id
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::is_hwgrp
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::rsvd
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::macid_u0
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::macid_u1
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::macid_u2
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::macid_u3
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::macid_u4
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::macid_u5
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::macid_u6
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::macid_u7
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::ac_bitmap_u0
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::ac_bitmap_u1
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::ac_bitmap_u2
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::ac_bitmap_u3
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::ac_bitmap_u4
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::ac_bitmap_u5
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::ac_bitmap_u6
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::ac_bitmap_u7
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::next_protecttype
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_grp_upd::next_rsptype
+ * Please Place Description here.
+ */
+struct mac_ax_ss_dl_grp_upd {
+	u8 grp_valid:1; //0: non valid 1: valid
+	u8 grp_id:5; //grp 0~16
+	u8 is_hwgrp:1;
+	u8 mru:1;
+	u8 macid_u0;
+	u8 macid_u1;
+	u8 macid_u2;
+	u8 macid_u3;
+	u8 macid_u4;
+	u8 macid_u5;
+	u8 macid_u6;
+	u8 macid_u7;
+	u8 ac_bitmap_u0:4;
+	u8 ac_bitmap_u1:4;
+	u8 ac_bitmap_u2:4;
+	u8 ac_bitmap_u3:4;
+	u8 ac_bitmap_u4:4;
+	u8 ac_bitmap_u5:4;
+	u8 ac_bitmap_u6:4;
+	u8 ac_bitmap_u7:4;
+	u8 next_protecttype:4;
+	u8 next_rsptype:4;
+	u8 w_idx;
+
+	u8 dcm_u0:1;
+	u8 dcm_u1:1;
+	u8 dcm_u2:1;
+	u8 dcm_u3:1;
+	u8 dcm_u4:1;
+	u8 dcm_u5:1;
+	u8 dcm_u6:1;
+	u8 dcm_u7:1;
+
+	u8 ss_u0:2;
+	u8 ss_u1:2;
+	u8 ss_u2:2;
+	u8 ss_u3:2;
+	u8 ss_u4:2;
+	u8 ss_u5:2;
+	u8 ss_u6:2;
+	u8 ss_u7:2;
+
+	u8 rate_idx_u0;
+	u8 rate_idx_u1;
+	u8 rate_idx_u2;
+	u8 rate_idx_u3;
+	u8 rate_idx_u4;
+	u8 rate_idx_u5;
+	u8 rate_idx_u6;
+	u8 rate_idx_u7;
+
+	u8 trigger_len;
+	u8 trigger_ul_threshold;
+};
+
+/**
+ * @struct mac_ax_ss_ul_grp_upd
+ * @brief mac_ax_ss_ul_grp_upd
+ *
+ * @var mac_ax_ss_ul_grp_upd::macid_u0
+ * Please Place Description here.
+ * @var mac_ax_ss_ul_grp_upd::macid_u1
+ * Please Place Description here.
+ * @var mac_ax_ss_ul_grp_upd::grp_bitmap
+ * Please Place Description here.
+ */
+struct mac_ax_ss_ul_grp_upd {
+	u8 macid_u0;
+	u8 macid_u1;
+	u16 grp_bitmap;
+};
+
+/**
+ * @struct mac_ax_ss_ul_sta_upd
+ * @brief mac_ax_ss_ul_sta_upd
+ *
+ * @var mac_ax_ss_ul_sta_upd::mode
+ * Please Place Description here.
+ * @var mac_ax_ss_ul_sta_upd::rsvd
+ * Please Place Description here.
+ * @var mac_ax_ss_ul_sta_upd::macid
+ * Please Place Description here.
+ * @var mac_ax_ss_ul_sta_upd::bsr_len
+ * Please Place Description here.
+ */
+struct mac_ax_ss_ul_sta_upd {
+	u32 mode:8; //0:del; 1: add
+	u32 rsvd:24;
+	u8 macid[4];
+	u16 bsr_len[2];
+};
+
+/**
+ * @struct mac_ax_2nav_info
+ * @brief mac_ax_2nav_info
+ *
+ * @var mac_ax_2nav_info::plcp_upd_nav_en
+ * Please Place Description here.
+ * @var mac_ax_2nav_info::tgr_fram_upd_nav_en
+ * Please Place Description here.
+ * @var mac_ax_2nav_info::nav_up
+ * Please Place Description here.
+ */
+struct mac_ax_2nav_info {
+	u8 plcp_upd_nav_en;
+	u8 tgr_fram_upd_nav_en;
+	u8 nav_up;
+};
+
+/**
+ * @struct mac_ax_bcn_info
+ * @brief mac_ax_bcn_info
+ *
+ * @var mac_ax_bcn_info::port
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::mbssid
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::band
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::grp_ie_ofst
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::macid
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::ssn_sel
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::ssn_mode
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::rate_sel
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::txpwr
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::txinfo_ctrl_en
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::ntx_path_en
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::path_map_a
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::path_map_b
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::path_map_c
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::path_map_d
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::antsel_a
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::antsel_b
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::antsel_c
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::antsel_d
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::sw_tsf
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::pld_buf
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::pld_len
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::csa_ofst
+ * Please Place Description here.
+ */
+struct mac_ax_bcn_info {
+	u8 port;
+	u8 mbssid;
+	u8 band;
+	u8 grp_ie_ofst;
+	u8 macid;
+	u8 ssn_sel;
+	u8 ssn_mode;
+	u16 rate_sel;
+	u8 txpwr;
+	u8 txinfo_ctrl_en;
+	u8 ntx_path_en;
+	u8 path_map_a;
+	u8 path_map_b;
+	u8 path_map_c;
+	u8 path_map_d;
+	u8 antsel_a;
+	u8 antsel_b;
+	u8 antsel_c;
+	u8 antsel_d;
+	u8 sw_tsf;
+	u8 *pld_buf;
+	u16 pld_len;
+	u16 csa_ofst;
+	u16 ecsa_ofst;
+};
+
+/**
+ * @struct mac_ax_bcn_ignore_edcca
+ * @brief mac_ax_bcn_ignore_edcca
+ *
+ * @var mac_ax_bcn_info::port
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::mbssid
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::band
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::ignore_edcca_en
+ * Please Place Description here.
+ * @var mac_ax_bcn_info::rsvd0
+ * Please Place Description here.
+ */
+struct mac_ax_bcn_ignore_edcca {
+	u32 port : 8;
+	u32 mbssid : 8;
+	u32 band : 8;
+	u32 ignore_edcca_en : 1;
+	u32 rsvd0 : 7;
+};
+
+/**
+ * @struct mac_ax_twt_para
+ * @brief mac_ax_twt_para
+ *
+ * @var mac_ax_twt_para::nego_tp
+ * Please Place Description here.
+ * @var mac_ax_twt_para::act
+ * Please Place Description here.
+ * @var mac_ax_twt_para::trig
+ * Please Place Description here.
+ * @var mac_ax_twt_para::flow_tp
+ * Please Place Description here.
+ * @var mac_ax_twt_para::proct
+ * Please Place Description here.
+ * @var mac_ax_twt_para::flow_id
+ * Please Place Description here.
+ * @var mac_ax_twt_para::id
+ * Please Place Description here.
+ * @var mac_ax_twt_para::wake_exp
+ * Please Place Description here.
+ * @var mac_ax_twt_para::band
+ * Please Place Description here.
+ * @var mac_ax_twt_para::port
+ * Please Place Description here.
+ * @var mac_ax_twt_para::rsp_pm
+ * Please Place Description here.
+ * @var mac_ax_twt_para::wake_unit
+ * Please Place Description here.
+ * @var mac_ax_twt_para::impt
+ * Please Place Description here.
+ * @var mac_ax_twt_para::twtulfixmode
+ * Please Place Description here.
+ * @var mac_ax_twt_para::rsvd
+ * Please Place Description here.
+ * @var mac_ax_twt_para::wake_man
+ * Please Place Description here.
+ * @var mac_ax_twt_para::dur
+ * Please Place Description here.
+ * @var mac_ax_twt_para::trgt_l
+ * Please Place Description here.
+ * @var mac_ax_twt_para::trgt_h
+ * Please Place Description here.
+ */
+struct mac_ax_twt_para {
+	enum mac_ax_twt_nego_tp nego_tp;
+	enum mac_ax_twt_act_tp act;
+	u32 trig:1;
+	u32 flow_tp:1;
+	u32 proct:1;
+	u32 flow_id:3;
+	u32 id:3;
+	u32 wake_exp:5;
+	u32 band:1;
+	u32 port:3;
+	u32 rsp_pm:1;
+	u32 wake_unit:1;
+	u32 impt:1;
+	u32 twtulfixmode:3;
+	u32 rsvd:8;
+
+	u16 wake_man;
+	u8 dur;
+	u32 trgt_l;
+	u32 trgt_h;
+};
+
+/**
+ * @struct mac_ax_twtact_para
+ * @brief mac_ax_twtact_para
+ *
+ * @var mac_ax_twtact_para::act
+ * Please Place Description here.
+ * @var mac_ax_twtact_para::macid
+ * Please Place Description here.
+ * @var mac_ax_twtact_para::id
+ * Please Place Description here.
+ * @var mac_ax_twtact_para::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_twtact_para {
+	enum mac_ax_twtact_act_tp act;
+	u16 macid;
+	u8 id:3;
+	u8 rsvd:5;
+};
+
+/**
+ * @struct mac_ax_twtanno_para
+ * @brief mac_ax_twtanno_para
+ *
+ * @var mac_ax_twtanno_para::macid
+ * Please Place Description here.
+ */
+struct mac_ax_twtanno_para {
+	u8 macid;
+};
+
+/**
+ * @struct mac_ax_twtanno_c2hpara
+ * @brief mac_ax_twtanno_c2hpara
+ *
+ * @var mac_ax_twtanno_c2hpara::wait_case
+ * Please Place Description here.
+ * @var mac_ax_twtanno_c2hpara::rsvd
+ * Please Place Description here.
+ * @var mac_ax_twtanno_c2hpara::macid0
+ * Please Place Description here.
+ * @var mac_ax_twtanno_c2hpara::macid1
+ * Please Place Description here.
+ * @var mac_ax_twtanno_c2hpara::macid2
+ * Please Place Description here.
+ */
+struct mac_ax_twtanno_c2hpara {
+	u32 wait_case:4;
+	u32 rsvd:4;
+	u32 macid0:8;
+	u32 macid1:8;
+	u32 macid2:8;
+};
+
+/**
+ * @struct mac_ax_port_cfg_para
+ * @brief mac_ax_port_cfg_para
+ *
+ * @var mac_ax_port_cfg_para::mbssid_idx
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_para::val
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_para::port
+ * Please Place Description here.
+ * @var mac_ax_port_cfg_para::band
+ * Please Place Description here.
+ */
+struct mac_ax_port_cfg_para {
+	u32 mbssid_idx;
+	u32 val;
+	u8 port;
+	u8 band;
+};
+
+/**
+ * @struct mac_ax_port_init_para
+ * @brief mac_ax_port_init_para
+ *
+ * @var mac_ax_port_init_para::port_idx
+ * Please Place Description here.
+ * @var mac_ax_port_init_para::band_idx
+ * Please Place Description here.
+ * @var mac_ax_port_init_para::net_type
+ * Please Place Description here.
+ * @var mac_ax_port_init_para::dtim_period
+ * Please Place Description here.
+ * @var mac_ax_port_init_para::mbid_num
+ * Please Place Description here.
+ * @var mac_ax_port_init_para::bss_color
+ * Please Place Description here.
+ * @var mac_ax_port_init_para::bcn_interval
+ * Please Place Description here.
+ * @var mac_ax_port_init_para::hiq_win
+ * Please Place Description here.
+ */
+struct mac_ax_port_init_para {
+	enum mac_ax_port port_idx;
+	enum mac_ax_band band_idx;
+	enum mac_ax_net_type net_type;
+	u8 dtim_period;
+	u8 mbid_num;
+	u8 bss_color;
+	u16 bcn_interval;
+	u32 hiq_win;
+};
+
+/**
+ * @struct mac_ax_dbgpkg
+ * @brief mac_ax_dbgpkg
+ *
+ * @var mac_ax_dbgpkg::ss_dbg_0
+ * Please Place Description here.
+ * @var mac_ax_dbgpkg::ss_dbg_1
+ * Please Place Description here.
+ */
+struct mac_ax_dbgpkg {
+	u32 ss_dbg_0;
+	u32 ss_dbg_1;
+};
+
+/**
+ * @struct mac_ax_dbgport_hw_en
+ * @brief mac_ax_dbgport_hw_en
+ *
+ * @var mac_ax_dbgport_hw_en::system
+ * Please Place Description here.
+ * @var mac_ax_dbgport_hw_en::wl_cpu
+ * Please Place Description here.
+ */
+struct mac_ax_dbgport_hw_en {
+	u8 system:1;
+	u8 pinmux:1;
+	u8 loader:1;
+	u8 hmux:1;
+	u8 pcie:1;
+	u8 usb:1;
+	u8 sdio:1;
+	u8 bt:1;
+
+	// WLAN_MAC
+	u8 axidma:1;
+	u8 wlphydbg_gpio:1;
+	u8 btcoexist:1;
+	u8 ltecoex:1;
+	u8 wlphydbg:1;
+	u8 wlan_mac_reg:1;
+	u8 wlan_mac_pmc:1;
+	u8 calib_top:1;
+
+	//DMAC
+	u16 dispatcher_top:1;
+	u16 wde_dle:1;
+	u16 ple_dle:1;
+	u16 wdrls:1;
+	u16 dle_cpuio:1;
+	u16 bbrpt:1;
+	u16 txpktctl:1;
+	u16 pktbuffer:1;
+
+	u16 dmac_table:1;
+	u16 sta_scheduler:1;
+	u16 dmac_pktin:1;
+	u16 wsec_top:1;
+	u16 mpdu_processor:1;
+	u16 dmac_apb_bridge:1;
+	u16 ltr_ctrl:1;
+	u16 rsvd0:1;
+
+	//CMAC 0
+	u8 cmac0_cmac_dma_top:1;
+	u8 cmac0_ptcltop:1;
+	u8 cmac0_schedulertop:1;
+	u8 cmac0_txpwr_ctrl:1;
+	u8 cmac0_cmac_apb_bridge:1;
+	u8 cmac0_mactx:1;
+	u8 cmac0_macrx:1;
+	u8 cmac0_wmac_trxptcl:1;
+
+	//CMAC 1
+	u8 cmac1_cmac_dma_top:1;
+	u8 cmac1_ptcltop:1;
+	u8 cmac1_schedulertop:1;
+	u8 cmac1_txpwr_ctrl:1;
+	u8 cmac1_cmac_apb_bridge:1;
+	u8 cmac1_mactx:1;
+	u8 cmac1_macrx:1;
+	u8 cmac1_wmac_trxptcl:1;
+
+	//others
+	u8 cmac_share:1;
+	u8 wl_cpu:1;
+	u8 rsvd1:6;
+};
+
+/**
+ * @struct mac_ax_dbgpkg_en
+ * @brief mac_ax_dbgpkg_en
+ *
+ * @var mac_ax_dbgpkg_en::ss_dbg
+ * Please Place Description here.
+ * @var mac_ax_dbgpkg_en::dle_dbg
+ * Please Place Description here.
+ * @var mac_ax_dbgpkg_en::dmac_dbg
+ * Please Place Description here.
+ * @var mac_ax_dbgpkg_en::cmac_dbg
+ * Please Place Description here.
+ * @var mac_ax_dbgpkg_en::mac_dbg_port
+ * Please Place Description here.
+ * @var mac_ax_dbgpkg_en::plersvd_dbg
+ * Please Place Description here.
+ * @var mac_ax_dbgpkg_en::tx_flow_dbg
+ * Please Place Description here.
+ */
+struct mac_ax_dbgpkg_en {
+	u8 ss_dbg:1;
+	u8 dle_dbg:1;
+	u8 dmac_dbg:1;
+	u8 cmac_dbg:1;
+	u8 mac_dbg_port:1;
+	u8 plersvd_dbg:1;
+	u8 tx_flow_dbg:1;
+	u8 rsvd:1;
+	struct mac_ax_dbgport_hw_en dp_hw_en;
+};
+
+/**
+ * @struct mac_ax_dbgport_hw
+ * @brief mac_ax_dbgport_hw
+ *
+ * @var mac_ax_dbgport_hw::dbg_sel
+ * valid value: enum mac_ax_dbgport_sel
+ * @var mac_ax_dbgport_hw::dbg_sel_16b
+ * valid value: enum mac_ax_dbgport_sel0_16b
+ *	         enum mac_ax_dbgport_sel1_16b
+ * @var mac_ax_dbgport_hw::dbg_sel_4b
+ * valid value: enum mac_ax_dbgport_sel_4b
+ * @var mac_ax_dbgport_hw::intn_idx
+ * valid value: #define MAC_AX_DP_INTN_IDX_XXX_XXX
+ * @var mac_ax_dbgport_hw::mode
+ * 0x0: for dump mode
+ * 0x1: for LA mode
+ * @var mac_ax_dbgport_hw::rsp_val
+ * return value: debug port info
+ */
+struct mac_ax_dbgport_hw {
+	// input
+	u8 dbg_sel[MAC_AX_DP_SEL_NUM];
+	u8 dbg_sel_16b[MAC_AX_DP_SEL_NUM];
+	u8 dbg_sel_4b[MAC_AX_DP_SEL_NUM];
+	u8 intn_idx[MAC_AX_DP_SEL_NUM];
+	u8 mode;
+	// output
+	u32 rsp_val;
+};
+
+/**
+ * @struct mac_ax_fwdbg_en
+ * @brief mac_ax_fwdbg_en
+ *
+ * @var mac_ax_fwdbg_en::status_dbg
+ * Please Place Description here.
+ * @var mac_ax_fwdbg_en::rsv_ple_dbg
+ * Please Place Description here.
+ * @var mac_ax_fwdbg_en::ps_dbg
+ * Please Place Description here.
+ */
+struct mac_ax_fwdbg_en {
+	u8 status_dbg:1;
+	u8 rsv_ple_dbg:1;
+	u8 ps_dbg:1;
+};
+
+union mac_conf_ofld_hioe_param0 {
+	u32 register_addr;
+	u32 delay_value;
+};
+
+union mac_conf_ofld_hioe_param1 {
+	u16 byte_data_h;
+	u16 bit_mask;
+};
+
+union mac_conf_ofld_hioe_param2 {
+	u16 byte_data_l;
+	u16 bit_data;
+};
+
+/**
+ * @struct mac_conf_ofld_hioe
+ * @brief mac_conf_ofld_hioe
+ *
+ * @var mac_conf_ofld_hioe::hioe_op
+ * Please Place Description here.
+ * @var mac_conf_ofld_hioe::inst_type
+ * Please Place Description here.
+ * @var mac_conf_ofld_hioe::rsvd
+ * Please Place Description here.
+ * @var mac_conf_ofld_hioe::data_mode
+ * Please Place Description here.
+ * @var mac_conf_ofld_hioe::param0
+ * Please Place Description here.
+ * @var mac_conf_ofld_hioe::param1
+ * Please Place Description here.
+ * @var mac_conf_ofld_hioe::param2
+ * Please Place Description here.
+ */
+struct mac_conf_ofld_hioe {
+#define CONF_OFLD_HIOE_OP_RESTORE 0
+#define CONF_OFLD_HIOE_OP_BACKUP 1
+#define CONF_OFLD_HIOE_OP_BOTH 2
+	u8 hioe_op;
+#define CONF_OFLD_HIOE_INST_IO 0
+#define CONF_OFLD_HIOE_INST_POLLING 1
+#define CONF_OFLD_HIOE_INST_DELAY 2
+	u8 inst_type;
+	u8 rsvd;
+#define CONF_OFLD_HIOE_INST_DATA_BYTE 0
+#define CONF_OFLD_HIOE_INST_DATA_BIT 3
+	u8 data_mode;
+	union mac_conf_ofld_hioe_param0 param0;
+	union mac_conf_ofld_hioe_param1 param1;
+	union mac_conf_ofld_hioe_param2 param2;
+};
+
+/**
+ * @struct mac_conf_ofld_ddma
+ * @brief mac_conf_ofld_ddma
+ *
+ * @var mac_conf_ofld_ddma::ddma_mode
+ * Please Place Description here.
+ * @var mac_conf_ofld_ddma::finish
+ * Please Place Description here.
+ * @var mac_conf_ofld_ddma::dma_len
+ * Please Place Description here.
+ * @var mac_conf_ofld_ddma::dma_src_addr
+ * Please Place Description here.
+ * @var mac_conf_ofld_ddma::dma_dst_addr
+ * Please Place Description here.
+ */
+struct mac_conf_ofld_ddma {
+#define CONF_OFLD_DDMA_OP_RESTORE 0
+#define CONF_OFLD_DDMA_OP_BACKUP 1
+#define CONF_OFLD_DDMA_OP_BOTH 2
+	u8 ddma_mode;
+	u8 finish;
+	u16 dma_len;
+	u32 dma_src_addr;
+	u32 dma_dst_addr;
+};
+
+union mac_conf_ofld_req_bd {
+	struct mac_conf_ofld_hioe hioe;
+	struct mac_conf_ofld_ddma ddma;
+};
+
+/**
+ * @struct mac_ax_conf_ofld_req
+ * @brief mac_ax_conf_ofld_req
+ *
+ * @var mac_ax_conf_ofld_req::device
+ * Please Place Description here.
+ * @var mac_ax_conf_ofld_req::rsvd
+ * Please Place Description here.
+ * @var mac_ax_conf_ofld_req::req
+ * Please Place Description here.
+ */
+struct mac_ax_conf_ofld_req {
+#define CONF_OFLD_DEVICE_HIOE 0
+#define CONF_OFLD_DEVICE_DDMA 1
+	u32 device:8;
+	u32 rsvd:24;
+	union mac_conf_ofld_req_bd req;
+};
+
+/**
+ * @struct mac_defeature_value
+ * @brief mac_defeature_value
+ *
+ * @var mac_defeature_value::rx_spatial_stream
+ * Please Place Description here.
+ * @var mac_defeature_value::bandwidth
+ * Please Place Description here.
+ * @var mac_defeature_value::tx_spatial_stream
+ * Please Place Description here.
+ * @var mac_defeature_value::protocol_80211
+ * Please Place Description here.
+ * @var mac_defeature_value::NIC_router
+ * Please Place Description here.
+ * @var mac_defeature_value::wl_func_support
+ * Please Place Description here.
+ * @var mac_defeature_value::hw_special_type
+ * Please Place Description here.
+ * @var mac_defeature_value::uuid
+ * Please Place Description here.
+ * @var mac_defeature_value::tx_path_num
+ * Please Place Description here.
+ * @var mac_defeature_value::rx_path_num
+ * Please Place Description here.
+ */
+struct mac_defeature_value {
+	u8 rx_spatial_stream;
+	u8 bandwidth;
+	u8 tx_spatial_stream;
+	u8 protocol_80211;
+	u8 NIC_router;
+	u8 wl_func_support;
+	u8 hw_special_type;
+	u32 uuid;
+	u8 tx_path_num;
+	u8 rx_path_num;
+};
+
+/**
+ * @struct mac_ax_wowlan_info
+ * @brief mac_ax_wowlan_info
+ *
+ * @var mac_ax_wowlan_info::aoac_report
+ * Please Place Description here.
+ */
+struct mac_ax_wowlan_info {
+	u8 *aoac_report;
+};
+
+/**
+ * @struct mac_ax_p2p_info
+ * @brief mac_ax_p2p_info
+ *
+ * @var mac_ax_p2p_info::macid
+ * Please Place Description here.
+ * @var mac_ax_p2p_info::p2pid
+ * Please Place Description here.
+ */
+struct mac_ax_p2p_info {
+	u8 macid;
+
+	u8 run:1;
+	u8 wait_dack:1;
+	u8 wait_init:1;
+	u8 wait_term:1;
+	u8 rsvd:4;
+};
+
+/**
+ * @struct mac_ax_p2p_act_info
+ * @brief mac_ax_p2p_act_info
+ *
+ * @var mac_ax_p2p_act_info::macid
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::noaid
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::act
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::type
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::all_slep
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::srt
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::itvl
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::dur
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::cnt
+ * Please Place Description here.
+ * @var mac_ax_p2p_act_info::ctw
+ * Please Place Description here.
+ */
+struct mac_ax_p2p_act_info {
+	u8 macid;
+	u8 noaid;
+	u8 act;
+	u8 type;
+	u8 all_slep;
+	u32 srt;
+	u32 itvl;
+	u32 dur;
+	u8 cnt;
+	u16 ctw;
+};
+
+struct mac_ax_p2p_macid_info {
+	u8 main_macid;
+	u8 ctrl_type;
+	u8 *bitmap;
+	u32 bmap_len;
+};
+
+struct mac_ax_t32_togl_info {
+	u8 band;
+	u8 port;
+	u8 en;
+	u16 early;
+};
+
+struct mac_ax_t32_togl_rpt {
+	u8 band;
+	u8 port;
+	u8 valid;
+	u16 early;
+	u16 status;
+	u32 tsf_l;
+	u32 tsf_h;
+};
+
+struct mac_ax_port_info {
+	u8 stat;
+#define MAC_AX_PORT_H2C_IDLE 0
+#define MAC_AX_PORT_H2C_BUSY 1
+#define MAC_AX_PORT_H2C_FAIL 2
+	u8 h2c_sm;
+#define MAC_AX_MBSSID_INIT 0
+#define MAC_AX_MBSSID_ENABLED 1
+	u8 mbssid_en_stat;
+};
+
+struct mac_ax_int_stats {
+	u32 h2c_reg_uninit;
+	u32 h2c_pkt_uninit;
+	u32 c2h_reg_uninit;
+};
+
+struct mac_ax_twt_info {
+	u32 err_rec;
+	u8 *pdbg_info;
+};
+
+struct mac_ax_pcie_err_info {
+	u32 txbd_len_zero:1;
+	u32 tx_stuck:1;
+	u32 rx_stuck:1;
+	u32 rsvd:29;
+};
+
+/**
+ * @struct mac_txd_ofld_wp_offset
+ * @brief txd offload for wp_offset
+ *
+ * @var mac_txd_ofld_enc_type::enc_type
+ * Please Place Description here.
+ * @var mac_txd_ofld_hw_amsdu_type::hw_amsdu_type
+ * Please Place Description here.
+ * @var mac_txd_ofld_hw_hdr_conv_type::hw_hdr_conv_type
+ * Please Place Description here.
+ */
+struct mac_txd_ofld_wp_offset {
+	enum mac_txd_ofld_enc_type enc_type;
+	enum mac_txd_ofld_hw_amsdu_type hw_amsdu_type;
+	enum mac_txd_ofld_hw_hdr_conv_type hw_hdr_conv_type;
+};
+
+/*-------------------- Define Struct needed to be moved-----------------------*/
+
+/**
+ * @struct mac_ax_tbl_hdr
+ * @brief mac_ax_tbl_hdr
+ *
+ * @var mac_ax_tbl_hdr::rw
+ * Please Place Description here.
+ * @var mac_ax_tbl_hdr::idx
+ * Please Place Description here.
+ * @var mac_ax_tbl_hdr::offset
+ * Please Place Description here.
+ * @var mac_ax_tbl_hdr::len
+ * Please Place Description here.
+ * @var mac_ax_tbl_hdr::type
+ * Please Place Description here.
+ */
+struct mac_ax_tbl_hdr {
+	u8 rw:1;
+	u8 idx:7;
+	u16 offset:5;
+	u16 len:10;
+	u16 type:1;
+};
+
+/**
+ * @struct mac_ax_ru_rate_ent
+ * @brief mac_ax_ru_rate_ent
+ *
+ * @var mac_ax_ru_rate_ent::dcm
+ * Please Place Description here.
+ * @var mac_ax_ru_rate_ent::ss
+ * Please Place Description here.
+ * @var mac_ax_ru_rate_ent::mcs
+ * Please Place Description here.
+ */
+struct mac_ax_ru_rate_ent {
+	u8 dcm:1;
+	u8 ss:3;
+	u8 mcs:4;
+};
+
+/**
+ * @struct mac_ax_dl_fix_sta_ent
+ * @brief mac_ax_dl_fix_sta_ent
+ *
+ * @var mac_ax_dl_fix_sta_ent::mac_id
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::ru_pos
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::fix_rate
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::fix_coding
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::fix_txbf
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::fix_pwr_fac
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::rate
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::txbf
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::coding
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::pwr_boost_fac
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_dl_fix_sta_ent::rsvd2
+ * Please Place Description here.
+ */
+struct mac_ax_dl_fix_sta_ent {
+	u8 mac_id;
+	u8 ru_pos[3];
+	u8 fix_rate:1;
+	u8 fix_coding:1;
+	u8 fix_txbf:1;
+	u8 fix_pwr_fac:1;
+	u8 rsvd0: 4;
+	struct mac_ax_ru_rate_ent rate;
+	u8 txbf:1;
+	u8 coding:1;
+	u8 pwr_boost_fac:5;
+	u8 rsvd1: 1;
+	u8 rsvd2;
+};
+
+/**
+ * @struct mac_ax_dlru_fixtbl
+ * @brief mac_ax_dlru_fixtbl
+ *
+ * @var mac_ax_dlru_fixtbl::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_dlru_fixtbl::max_sta_num
+ * Please Place Description here.
+ * @var mac_ax_dlru_fixtbl::min_sta_num
+ * Please Place Description here.
+ * @var mac_ax_dlru_fixtbl::doppler
+ * Please Place Description here.
+ * @var mac_ax_dlru_fixtbl::stbc
+ * Please Place Description here.
+ * @var mac_ax_dlru_fixtbl::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_dlru_fixtbl::ma_type
+ * Please Place Description here.
+ * @var mac_ax_dlru_fixtbl::fixru_flag
+ * Please Place Description here.
+ * @var mac_ax_dlru_fixtbl::sta
+ * Please Place Description here.
+ */
+struct mac_ax_dlru_fixtbl {
+	struct mac_ax_tbl_hdr tbl_hdr;
+	u8 max_sta_num:3;
+	u8 min_sta_num:3;
+	u8 doppler:1;
+	u8 stbc:1;
+	u8 gi_ltf:3;
+	u8 ma_type:1;
+	u8 fixru_flag:1;
+	struct mac_ax_dl_fix_sta_ent sta[MAC_AX_MAX_RU_NUM];
+};
+
+/**
+ * @struct mac_ax_ul_fix_sta_ent
+ * @brief mac_ax_ul_fix_sta_ent
+ *
+ * @var mac_ax_ul_fix_sta_ent::mac_id
+ * Please Place Description here.
+ * @var mac_ax_ul_fix_sta_ent::ru_pos
+ * Please Place Description here.
+ * @var mac_ax_ul_fix_sta_ent::tgt_rssi
+ * Please Place Description here.
+ * @var mac_ax_ul_fix_sta_ent::fix_tgt_rssi
+ * Please Place Description here.
+ * @var mac_ax_ul_fix_sta_ent::fix_rate
+ * Please Place Description here.
+ * @var mac_ax_ul_fix_sta_ent::fix_coding
+ * Please Place Description here.
+ * @var mac_ax_ul_fix_sta_ent::coding
+ * Please Place Description here.
+ * @var mac_ax_ul_fix_sta_ent::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_ul_fix_sta_ent::rate
+ * Please Place Description here.
+ */
+struct mac_ax_ul_fix_sta_ent {
+	u8 mac_id;
+	u8 ru_pos[3];
+	u8 tgt_rssi[3];
+	u8 fix_tgt_rssi: 1;
+	u8 fix_rate: 1;
+	u8 fix_coding: 1;
+	u8 coding: 1;
+	u8 rsvd1: 4;
+	struct mac_ax_ru_rate_ent rate;
+};
+
+/**
+ * @struct mac_ax_ulru_fixtbl
+ * @brief mac_ax_ulru_fixtbl
+ *
+ * @var mac_ax_ulru_fixtbl::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::max_sta_num
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::min_sta_num
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::doppler
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::ma_type
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::stbc
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::fix_tb_t_pe_nom
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::tb_t_pe_nom
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::fixru_flag
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::rsvd
+ * Please Place Description here.
+ * @var mac_ax_ulru_fixtbl::sta
+ * Please Place Description here.
+ */
+struct mac_ax_ulru_fixtbl {
+	struct mac_ax_tbl_hdr tbl_hdr;
+	u8 max_sta_num: 3;
+	u8 min_sta_num: 3;
+	u8 doppler: 1;
+	u8 ma_type: 1;
+	u8 gi_ltf: 3;
+	u8 stbc: 1;
+	u8 fix_tb_t_pe_nom: 1;
+	u8 tb_t_pe_nom: 2;
+	u8 fixru_flag: 1;
+	u16 rsvd;
+	struct mac_ax_ul_fix_sta_ent sta[MAC_AX_MAX_RU_NUM];
+};
+
+/**
+ * @struct mac_ax_scanofld_chinfo
+ * @brief mac_ax_scanofld_chinfo
+ *
+ * @var mac_ax_scanofld_chinfo::period
+ * how long to stay on this ch. unit: ms
+ * @var mac_ax_scanofld_chinfo::dwell_time
+ * dwell time if recv bcn. unit: ms. set 0 to disable dwell
+ * @var mac_ax_scanofld_chinfo::central_ch
+ * central ch
+ * @var mac_ax_scanofld_chinfo::pri_ch
+ * pri ch
+ * @var mac_ax_scanofld_chinfo::bw
+ * bandwidth
+ * @var mac_ax_scanofld_chinfo::c2h_notify_dwell
+ * notify if dwell
+ * @var mac_ax_scanofld_chinfo::c2h_notify_preTX
+ * notify before tx pkt
+ * @var mac_ax_scanofld_chinfo::c2h_notify_postTX
+ * notify after tx pkt
+ * @var mac_ax_scanofld_chinfo::c2h_notify_enterCH
+ * notify when entering ch
+ * @var mac_ax_scanofld_chinfo::c2h_notify_leaveCH
+ * notify when leaving ch
+ * @var mac_ax_scanofld_chinfo::num_addition_pkt
+ * num of additional pkt to send. Max=8
+ * @var mac_ax_scanofld_chinfo::tx_pkt
+ * whether tx probe req + additional pkt or not
+ * @var mac_ax_scanofld_chinfo::pause_tx_data
+ * wherther disable tx (except manage pkt) after sending probe req
+ * @var mac_ax_scanofld_chinfo::ch_band
+ * 0:2.4G; 1:5G; 2:6G
+ * @var mac_ax_scanofld_chinfo::probe_req_pkt_id
+ * probe req pkt id
+ * @var mac_ax_scanofld_chinfo::dfs_ch
+ * this is dfs ch
+ * @var mac_ax_scanofld_chinfo::tx_null
+ * tx null when entering / leaving ch
+ * @var mac_ax_scanofld_chinfo::rand_seq_num
+ * enable random seq num for probe req
+ * @var mac_ax_scanofld_chinfo::cfg_tx_pwr
+ * cfg tx pwr or not
+ * @var mac_ax_scanofld_chinfo::rsvd0
+ * rsvd
+ * @var mac_ax_scanofld_chinfo::additional_pkt_id
+ * id of additional pkts to send
+ * @var mac_ax_scanofld_chinfo::tx_pwr_idx
+ * tx pwr idx to write
+ * @var mac_ax_scanofld_chinfo::rsvd1
+ * rsvd
+ */
+#pragma pack(push)
+#pragma pack(1)
+struct mac_ax_scanofld_chinfo {
+	/* dword 0 */
+	u8 period;
+	u8 dwell_time;
+	u8 central_ch;
+	u8 pri_ch;
+	/* dword 1 */
+	u8 bw: 3;
+	u8 c2h_notify_dwell: 1;
+	u8 c2h_notify_preTX: 1;
+	u8 c2h_notify_postTX: 1;
+	u8 c2h_notify_enterCH: 1;
+	u8 c2h_notify_leaveCH: 1;
+	u8 num_addition_pkt:4;
+	u8 tx_pkt: 1;
+	u8 pause_tx_data: 1;
+	u8 ch_band: 2;
+	u8 probe_req_pkt_id;
+	u8 dfs_ch: 1;
+	u8 tx_null: 1;
+	u8 rand_seq_num: 1;
+	u8 cfg_tx_pwr: 1;
+	u8 tx_probe_req: 1;
+	u8 rsvd0: 3;
+	/* dword 2 3*/
+	u8 additional_pkt_id[SCANOFLD_MAX_ADDITION_PKT_NUM];
+	/* dword 4 */
+	u16 tx_pwr_idx;
+	u8 chkpt_timer;
+	u8 additional_pkt_acking;
+	/* dword 5 */
+	u16 fw_probe0_ssids;
+	u8 fw_probe0_tplt_id;
+	u8 rsvd1;
+	/* dword 6 */
+	u16 fw_probe0_shortssids;
+	u16 fw_probe0_bssids;
+};
+
+/**
+ * @struct mac_ax_scanofld_chrpt
+ * @brief mac_ax_scanofld_chrpt
+ *
+ * @var mac_ax_scanofld_chrpt::pri_ch
+ * pri ch
+ * @var mac_ax_scanofld_chrpt::rx_cnt
+ * beacon / probe rsp rx in this ch during scanning lifetime
+ * @var mac_ax_scanofld_chrpt::tx_fail
+ * num of tx fail caused by scanofld in this ch during scanning lifetime
+ * @var mac_ax_scanofld_chrpt::parsed
+ * have ever parsed a matched SSID in this ch during scanning lifetime
+ */
+struct mac_ax_scanofld_chrpt {
+	/* dword 0 */
+	u8 pri_ch;
+	u8 rx_cnt;
+	u8 tx_fail: 7;
+	u8 parsed: 1;
+	u8 rsvd;
+};
+
+#pragma pack(pop)
+
+struct mac_ax_scanofld_ssid {
+	u32 len: 8;
+	u32 rsvd: 24;
+	u8 content[SCANOFLD_MAX_SSID_LEN];
+};
+
+/**
+ * @struct mac_ax_scanofld_param
+ * @brief mac_ax_scanofld_param
+ *
+ * @var mac_ax_scanofld_param::macid
+ * macid
+ * @var mac_ax_scanofld_param::norm_cy
+ * normal cycle. available when scan_type=2
+ * @var mac_ax_scanofld_param::port_id
+ * port id
+ * @var mac_ax_scanofld_param::band
+ * band
+ * @var mac_ax_scanofld_param::operation
+ * 1: start scanning. 0: stop. 2: set param
+ * @var mac_ax_scanofld_param::target_ch_ch_band
+ * ch band of target channel (0: 2.4, 1:5, 2:6)
+ * @var mac_ax_scanofld_param::rsvd0
+ * rsvd
+ * @var mac_ax_scanofld_param::c2h_end
+ * whether notify when scan end
+ * @var mac_ax_scanofld_param::target_ch_mode
+ * whether switch to target (op) channel after walking through list. available when scan_type!=3
+ * @var mac_ax_scanofld_param::start_mode
+ * 0: start immediatly. 1: start at assigned TSF
+ * @var mac_ax_scanofld_param::scan_type
+ * 0: scan once.
+ * 1: normal repeat mode. period = normal_pd.
+ * 2: normal_slow repeat mode. normal_pd for norm_cy times, then slow_pd
+ * 3: seamless repeat mode
+ * @var mac_ax_scanofld_param::target_ch_bw
+ * BW of target (op) channel. available when target_ch_mode = 1
+ * @var mac_ax_scanofld_param::target_pri_ch
+ * pri ch of target (op) channel. available when target_ch_mode = 1
+ * @var mac_ax_scanofld_param::target_central_ch
+ * central ch of target (op) channel. available when target_ch_mode = 1
+ * @var mac_ax_scanofld_param::norm_pd
+ * normal period. available when scan_type = 1,2
+ * @var mac_ax_scanofld_param::slow_pd
+ * slow period. available when scan_type = 2
+ * @var mac_ax_scanofld_param::tsf_high
+ * higher 32 bit of start tsf. available when start_mode = 1
+ * @var mac_ax_scanofld_param::tsf_low
+ * lower 32 bit of start tsf. available when start_mode = 1
+ */
+struct mac_ax_scanofld_param {
+	/* dword0 */
+	u32 macid:8;
+	u32 norm_cy:8;
+	u32 port_id:3;
+	u32 band:1;
+	u32 operation:2;
+	u32 target_ch_ch_band:2;
+	u32 rsvd0:8;
+	/* dword1 */
+	u32 c2h_end:1;
+	u32 target_ch_mode:1;
+	u32 start_mode:1;
+	u32 scan_type:2;
+	u32 target_ch_bw:3;
+	u32 target_pri_ch:8;
+	u32 target_central_ch:8;
+	u32 target_num_pkts:8;
+	/* dword2 */
+	u32 norm_pd:16;
+	u32 slow_pd:16;
+	/* dword3 */
+	u32 tsf_high;
+	/* dword4 */
+	u32 tsf_low;
+	/* dword5 */
+	u8 target_ch_pkt[SCANOFLD_MAX_TARGET_PKT_NUM];
+	/* dword 6 */
+	u32 numssid:8;
+	u32 numshortssid: 8;
+	u32 numbssid: 8;
+	u32 rsvd2: 8;
+	/* will be repackeds as len-val */
+	struct mac_ax_scanofld_ssid ssid[SCANOFLD_MAX_SSID_NUM];
+	/* 4 byte each*/
+	u8 short_ssid[SCANOFLD_MAX_SSID_NUM][SCANOFLD_SHORTSSID_LEN];
+	/* 6 byte each*/
+	u8 bssid[SCANOFLD_MAX_SSID_NUM][SCANOFLD_BSSID_LEN];
+};
+
+/**
+ * @struct mac_ax_scanofld_rsp
+ * @brief mac_ax_scanofld_rsp
+ *
+ * @var mac_ax_scanofld_rsp::pri_ch
+ * pri ch
+ * @var mac_ax_scanofld_rsp::scanned_round
+ * current passed round (valid when reason in [5, 6])
+ * @var mac_ax_scanofld_rsp::notify reason
+ * ref to mac_ax_scanofld_notify_reason
+ * @var mac_ax_scanofld_rsp::status
+ * ref to mac_ax_scanofld_notify_status
+ * @var mac_ax_scanofld_rsp::actual_period
+ * actual period of this channel (valid when reason in [4, 5, 6])
+ * @var mac_ax_scanofld_rsp::spent_low
+ * lower 32 of spent time from scan start (valid when reason in [5, 6])
+ * @var mac_ax_scanofld_rsp::spent_high
+ * higher 32 of spent time from scan start (valid when reason in [5, 6])
+ * @var mac_ax_scanofld_rsp::tx_fail_cnt
+ * tx fail count caused by scanofld (valid when reason in [4, 5, 6])
+ * @var mac_ax_scanofld_rsp::air_density
+ * air_density in this channel (valid when reason in [5, 6])
+ * @var mac_ax_scanofld_rsp::num_ch_rpt
+ * num of ch rpt below (valid when reason in [5, 6] and wow scanofld)
+ * @var mac_ax_scanofld_rsp::ch_rpt_size
+ * size of an chrpt in dword (valid when reason in [5, 6] and wow scanofld)
+ * @var mac_ax_scanofld_rsp::rsvd0
+ * rsvd
+ */
+struct mac_ax_scanofld_rsp {
+	/* dword0 */
+	u32 pri_ch:8;
+	u32 scanned_round:8;
+	u32 notify_reason:4;
+	u32 status:4;
+	u32 actual_period:8;
+	/* dword1 */
+	u32 spent_low;
+	/* dword2 */
+	u32 spent_high;
+	/* dword3 */
+	u32 tx_fail_cnt:4;
+	u32 air_density:4;
+	u32 num_ch_rpt:8;
+	u32 ch_rpt_size:8;
+	u32 ch_band: 2;
+	u32 band: 1;
+	u32 rsvd0: 5;
+};
+
+/**
+ * @struct mac_ax_scanofld_info
+ * @brief mac_ax_scanofld_info
+ *
+ * @var mac_ax_scanofld_info::list
+ * halmac-hold CHlist
+ * @var mac_ax_scanofld_info::HalmacChListBusy
+ * halmac CHlist is busy or not
+ * @var mac_ax_scanofld_info::FwChListBusy
+ * fw CHlist is busy or not
+ * @var mac_ax_scanofld_info::last_fw_chlist_busy
+ * fw CHlist is busy or not
+ * @var mac_ax_scanofld_info::clearHalmacList
+ * clear halmac-hold CHlist after sending to fw or not
+ * @var mac_ax_scanofld_info::scanBusy
+ * fw scanning or not
+ * @var mac_ax_scanofld_info::last_fw_scan_busy
+ * fw scanning or not
+ */
+struct mac_ax_scanofld_info{
+	struct scan_chinfo_list *list[MAC_AX_BAND_NUM];
+	mac_ax_mutex drv_chlist_state_lock;
+	mac_ax_mutex fw_chlist_state_lock;
+	u8 drv_chlist_busy[MAC_AX_BAND_NUM];
+	u8 fw_chlist_busy[MAC_AX_BAND_NUM];
+	u8 last_fw_chlist_busy[MAC_AX_BAND_NUM];
+	u8 fw_scan_busy[MAC_AX_BAND_NUM];
+	u8 last_fw_scan_busy[MAC_AX_BAND_NUM];
+};
+
+/*--------------------END Define Struct needed to be moved--------------------*/
+/*--------------------Define HCI related structure----------------------------*/
+
+/**
+ * @struct mac_ax_hfc_ch_cfg
+ * @brief mac_ax_hfc_ch_cfg
+ *
+ * @var mac_ax_hfc_ch_cfg::min
+ * Please Place Description here.
+ * @var mac_ax_hfc_ch_cfg::max
+ * Please Place Description here.
+ * @var mac_ax_hfc_ch_cfg::grp
+ * Please Place Description here.
+ */
+struct mac_ax_hfc_ch_cfg {
+	u16 min;
+	u16 max;
+#define grp_0 0
+#define grp_1 1
+#define grp_num 2
+	u8 grp;
+};
+
+/**
+ * @struct mac_ax_hfc_ch_info
+ * @brief mac_ax_hfc_ch_info
+ *
+ * @var mac_ax_hfc_ch_info::aval
+ * Please Place Description here.
+ * @var mac_ax_hfc_ch_info::used
+ * Please Place Description here.
+ */
+struct mac_ax_hfc_ch_info {
+	u16 aval;
+	u16 used;
+};
+
+/**
+ * @struct mac_ax_hfc_pub_cfg
+ * @brief mac_ax_hfc_pub_cfg
+ *
+ * @var mac_ax_hfc_pub_cfg::group0
+ * Please Place Description here.
+ * @var mac_ax_hfc_pub_cfg::group1
+ * Please Place Description here.
+ * @var mac_ax_hfc_pub_cfg::pub_max
+ * Please Place Description here.
+ * @var mac_ax_hfc_pub_cfg::wp_thrd
+ * Please Place Description here.
+ */
+struct mac_ax_hfc_pub_cfg {
+	u16 group0;
+	u16 group1;
+	u16 pub_max;
+	u16 wp_thrd;
+};
+
+/**
+ * @struct mac_ax_hfc_pub_info
+ * @brief mac_ax_hfc_pub_info
+ *
+ * @var mac_ax_hfc_pub_info::g0_used
+ * Please Place Description here.
+ * @var mac_ax_hfc_pub_info::g1_used
+ * Please Place Description here.
+ * @var mac_ax_hfc_pub_info::g0_aval
+ * Please Place Description here.
+ * @var mac_ax_hfc_pub_info::g1_aval
+ * Please Place Description here.
+ * @var mac_ax_hfc_pub_info::pub_aval
+ * Please Place Description here.
+ * @var mac_ax_hfc_pub_info::wp_aval
+ * Please Place Description here.
+ */
+struct mac_ax_hfc_pub_info {
+	u16 g0_used;
+	u16 g1_used;
+	u16 g0_aval;
+	u16 g1_aval;
+	u16 pub_aval;
+	u16 wp_aval;
+};
+
+/**
+ * @struct mac_ax_hfc_prec_cfg
+ * @brief mac_ax_hfc_prec_cfg
+ *
+ * @var mac_ax_hfc_prec_cfg::ch011_prec
+ * Please Place Description here.
+ * @var mac_ax_hfc_prec_cfg::h2c_prec
+ * Please Place Description here.
+ * @var mac_ax_hfc_prec_cfg::wp_ch07_prec
+ * Please Place Description here.
+ * @var mac_ax_hfc_prec_cfg::wp_ch811_prec
+ * Please Place Description here.
+ * @var mac_ax_hfc_prec_cfg::ch011_full_cond
+ * Please Place Description here.
+ * @var mac_ax_hfc_prec_cfg::h2c_full_cond
+ * Please Place Description here.
+ * @var mac_ax_hfc_prec_cfg::wp_ch07_full_cond
+ * Please Place Description here.
+ * @var mac_ax_hfc_prec_cfg::wp_ch811_full_cond
+ * Please Place Description here.
+ */
+struct mac_ax_hfc_prec_cfg {
+	u16 ch011_prec;
+	u16 h2c_prec;
+	u16 wp_ch07_prec;
+	u16 wp_ch811_prec;
+	u8 ch011_full_cond;
+	u8 h2c_full_cond;
+	u8 wp_ch07_full_cond;
+	u8 wp_ch811_full_cond;
+};
+
+/**
+ * @struct mac_ax_hfc_param
+ * @brief mac_ax_hfc_param
+ *
+ * @var mac_ax_hfc_param::en
+ * Please Place Description here.
+ * @var mac_ax_hfc_param::h2c_en
+ * Please Place Description here.
+ * @var mac_ax_hfc_param::mode
+ * Please Place Description here.
+ * @var mac_ax_hfc_param::ch_cfg
+ * Please Place Description here.
+ * @var mac_ax_hfc_param::ch_info
+ * Please Place Description here.
+ * @var mac_ax_hfc_param::pub_cfg
+ * Please Place Description here.
+ * @var mac_ax_hfc_param::pub_info
+ * Please Place Description here.
+ * @var mac_ax_hfc_param::prec_cfg
+ * Please Place Description here.
+ */
+struct mac_ax_hfc_param {
+	u8 en;
+	u8 h2c_en;
+	u8 mode;
+	struct mac_ax_hfc_ch_cfg *ch_cfg;
+	struct mac_ax_hfc_ch_info *ch_info;
+	struct mac_ax_hfc_pub_cfg *pub_cfg;
+	struct mac_ax_hfc_pub_info *pub_info;
+	struct mac_ax_hfc_prec_cfg *prec_cfg;
+};
+
+/**
+ * @struct mac_ax_sdio_tx_info
+ * @brief mac_ax_sdio_tx_info
+ *
+ * @var mac_ax_sdio_tx_info::total_size
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_info::dma_txagg_num
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_info::ch_dma
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_info::pkt_size
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_info::wp_offset
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_info::chk_cnt
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_info::wde_rqd_num
+ * Please Place Description here.
+ * @var mac_ax_sdio_tx_info::ple_rqd_num
+ * Please Place Description here.
+ */
+struct mac_ax_sdio_tx_info {
+	u32 total_size;
+	u8 dma_txagg_num;
+	u8 ch_dma;
+	u16 *pkt_size;
+	u8 *wp_offset;
+	u8 chk_cnt;
+	u16 wde_rqd_num;
+	u16 ple_rqd_num;
+};
+
+/**
+ * @struct mac_ax_sdio_clk_mon_cfg
+ * @brief mac_ax_sdio_clk_mon_cfg
+ *
+ * @var mac_ax_sdio_clk_mon_cfg::mon
+ * Please Place Description here.
+ * @var mac_ax_sdio_clk_mon_cfg::cycle
+ * Please Place Description here.
+ */
+struct mac_ax_sdio_clk_mon_cfg {
+	enum mac_ax_sdio_clk_mon mon;
+	u32 cycle;
+};
+
+/**
+ * @struct mac_ax_pcie_ltr_rx_th_ctrl
+ * @brief mac_ax_pcie_ltr_rx_th_ctrl
+ *
+ * @var mac_ax_pcie_ltr_rx_th_ctrl::ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_rx_th_ctrl::val
+ * Please Place Description here.
+ */
+struct mac_ax_pcie_ltr_rx_th_ctrl {
+	enum mac_ax_pcie_func_ctrl ctrl;
+	u16 val;
+};
+
+/**
+ * @struct mac_ax_pcie_ltr_lat_ctrl
+ * @brief mac_ax_pcie_ltr_lat_ctrl
+ *
+ * @var mac_ax_pcie_ltr_lat_ctrl::ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_lat_ctrl::val
+ * Please Place Description here.
+ */
+struct mac_ax_pcie_ltr_lat_ctrl {
+	enum mac_ax_pcie_func_ctrl ctrl;
+	u32 val;
+};
+
+/**
+ * @struct mac_ax_pcie_ltr_param
+ * @brief mac_ax_pcie_ltr_param
+ *
+ * @var mac_ax_pcie_ltr_param::write
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::read
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::ltr_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::ltr_hw_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::ltr_spc_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::ltr_idle_timer_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::ltr_rx0_th_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::ltr_rx1_th_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::ltr_idle_lat_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_ltr_param::ltr_act_lat_ctrl
+ * Please Place Description here.
+ */
+
+struct mac_ax_pcie_ltr_param {
+	u8 write;
+	u8 read;
+	/* Read/Write */
+	enum mac_ax_pcie_func_ctrl ltr_ctrl;
+	enum mac_ax_pcie_func_ctrl ltr_hw_ctrl;
+	enum mac_ax_pcie_ltr_spc ltr_spc_ctrl;
+	enum mac_ax_pcie_ltr_idle_timer ltr_idle_timer_ctrl;
+	struct mac_ax_pcie_ltr_rx_th_ctrl ltr_rx0_th_ctrl;
+	struct mac_ax_pcie_ltr_rx_th_ctrl ltr_rx1_th_ctrl;
+	struct mac_ax_pcie_ltr_lat_ctrl ltr_idle_lat_ctrl;
+	struct mac_ax_pcie_ltr_lat_ctrl ltr_act_lat_ctrl;
+	struct mac_ax_pcie_ltr_lat_ctrl ltr_dis_lat_ctrl;
+	/* Read only */
+	enum mac_ax_pcie_func_ctrl hw_port_ctrl;
+	enum mac_ax_pcie_func_ctrl fw_port_ctrl;
+	enum mac_ax_pcie_func_ctrl drv_port_ctrl;
+	enum mac_pcie_ltr_idx hw_idx;
+	enum mac_pcie_ltr_idx fw_idx;
+	enum mac_pcie_ltr_idx drv_idx;
+	u32 curr_ltcy;
+};
+
+/**
+ * @struct mac_ax_usb_tx_agg_cfg
+ * @brief mac_ax_usb_tx_agg_cfg
+ *
+ * @var mac_ax_usb_tx_agg_cfg::pkt
+ * Please Place Description here.
+ * @var mac_ax_usb_tx_agg_cfg::agg_num
+ * Please Place Description here.
+ */
+struct mac_ax_usb_tx_agg_cfg {
+	u8 *pkt;
+	u32 agg_num;
+};
+
+/**
+ * @struct mac_ax_pcie_cfgspc_param
+ * @brief mac_ax_pcie_cfgspc_param
+ *
+ * @var mac_ax_pcie_cfgspc_param::write
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::read
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::l0s_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::l1_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::l1ss_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::wake_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::crq_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::clkdly_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::l0sdly_ctrl
+ * Please Place Description here.
+ * @var mac_ax_pcie_cfgspc_param::l1dly_ctrl
+ * Please Place Description here.
+ */
+struct mac_ax_pcie_cfgspc_param {
+	u8 write;
+	u8 read;
+	enum mac_ax_pcie_func_ctrl l0s_ctrl;
+	enum mac_ax_pcie_func_ctrl l1_ctrl;
+	enum mac_ax_pcie_func_ctrl l1ss_ctrl;
+	enum mac_ax_pcie_func_ctrl wake_ctrl;
+	enum mac_ax_pcie_func_ctrl crq_ctrl;
+	enum mac_ax_pcie_clkdly clkdly_ctrl;
+	enum mac_ax_pcie_l0sdly l0sdly_ctrl;
+	enum mac_ax_pcie_l1dly l1dly_ctrl;
+};
+
+/**
+ * @struct mac_ax_rx_agg_thold
+ * @brief mac_ax_rx_agg_thold
+ *
+ * @var mac_ax_rx_agg_thold::drv_define
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_thold::timeout
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_thold::size
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_thold::pkt_num
+ * Please Place Description here.
+ */
+struct mac_ax_rx_agg_thold {
+	u8 drv_define;
+	u8 timeout;
+	u8 size;
+	u8 pkt_num;
+};
+
+/**
+ * @struct mac_ax_lifetime_en
+ * @brief mac_ax_lifetime_en
+ *
+ * @var mac_ax_lifetime_en::acq_en
+ * Please Place Description here.
+ * @var mac_ax_lifetime_en::mgq_en
+ * Please Place Description here.
+ */
+struct mac_ax_lifetime_en {
+	u8 acq_en;
+	u8 mgq_en;
+};
+
+/**
+ * @struct mac_ax_lifetime_val
+ * @brief mac_ax_lifetime_val
+ *
+ * @var mac_ax_lifetime_val::acq_val_1
+ * Please Place Description here.
+ * @var mac_ax_lifetime_val::acq_val_2
+ * Please Place Description here.
+ * @var mac_ax_lifetime_val::acq_val_3
+ * Please Place Description here.
+ * @var mac_ax_lifetime_val::acq_val_4
+ * Please Place Description here.
+ * @var mac_ax_lifetime_val::mgq_val
+ * Please Place Description here.
+ */
+struct mac_ax_lifetime_val {
+	u16 acq_val_1;
+	u16 acq_val_2;
+	u16 acq_val_3;
+	u16 acq_val_4;
+	u16 mgq_val;
+};
+
+/**
+ * @struct mac_ax_cfg_bw
+ * @brief mac_ax_cfg_bw
+ *
+ * @var mac_ax_cfg_bw::pri_ch
+ * Please Place Description here.
+ * @var mac_ax_cfg_bw::central_ch
+ * Please Place Description here.
+ * @var mac_ax_cfg_bw::band
+ * Please Place Description here.
+ * @var mac_ax_cfg_bw::rsvd
+ * Please Place Description here.
+ * @var mac_ax_cfg_bw::cbw
+ * Please Place Description here.
+ */
+struct mac_ax_cfg_bw {
+	u8 pri_ch;
+	u8 central_ch;
+	u16 band: 1; /*hw_band*/
+	u16 band_type:2; /*2_4G= 0; 5G= 1,6G= 2,*/
+	u16 rsvd: 13;
+	enum channel_width cbw;
+};
+
+/*-------------------- Define Efuse related structure ------------------------*/
+
+/**
+ * @struct mac_ax_pg_efuse_info
+ * @brief mac_ax_pg_efuse_info
+ *
+ * @var mac_ax_pg_efuse_info::efuse_map
+ * Please Place Description here.
+ * @var mac_ax_pg_efuse_info::efuse_map_size
+ * Please Place Description here.
+ * @var mac_ax_pg_efuse_info::efuse_mask
+ * Please Place Description here.
+ * @var mac_ax_pg_efuse_info::efuse_mask_size
+ * Please Place Description here.
+ */
+struct mac_ax_pg_efuse_info {
+	u8 *efuse_map;
+	u32 efuse_map_size;
+	u8 *efuse_mask;
+	u32 efuse_mask_size;
+};
+
+/**
+ * @struct mac_efuse_tbl
+ * @brief mac_efuse_tbl
+ *
+ * @var mac_efuse_tbl::lock
+ * Please Place Description here.
+ */
+struct mac_efuse_tbl {
+	mac_ax_mutex lock;
+};
+
+/**
+ * @struct mac_bank_efuse_info
+ * @brief mac_bank_efuse_info
+ *
+ * @var mac_bank_efuse_info::phy_map
+ * Please Place Description here.
+ * @var mac_bank_efuse_info::log_map
+ * Please Place Description here.
+ * @var mac_bank_efuse_info::phy_map_valid
+ * Please Place Description here.
+ * @var mac_bank_efuse_info::log_map_valid
+ * Please Place Description here.
+ * @var mac_bank_efuse_info::efuse_end
+ * Please Place Description here.
+ * @var mac_bank_efuse_info::phy_map_size
+ * Please Place Description here.
+ * @var mac_bank_efuse_info::log_map_size
+ * Please Place Description here.
+ */
+struct mac_bank_efuse_info {
+	/* efuse_param */
+	u8 **phy_map;
+	u8 **log_map;
+	u8 *phy_map_valid;
+	u8 *log_map_valid;
+	u32 *efuse_end;
+	/* hw_info */
+	u32 *phy_map_size;
+	u32 *log_map_size;
+	u32 *efuse_start;
+};
+
+/**
+ * @struct mac_ax_efuse_param
+ * @brief mac_ax_efuse_param
+ *
+ * @var mac_ax_efuse_param::efuse_map
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::bt_efuse_map
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::log_efuse_map
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::bt_log_efuse_map
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::efuse_end
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::bt_efuse_end
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::efuse_map_valid
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::bt_efuse_map_valid
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::log_efuse_map_valid
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::bt_log_efuse_map_valid
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::auto_ck_en
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::dav_efuse_map
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::dav_log_efuse_map
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::dav_efuse_end
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::dav_efuse_map_valid
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::dav_log_efuse_map_valid
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::hidden_rf_map
+ * Please Place Description here.
+ * @var mac_ax_efuse_param::hidden_rf_map_valid
+ * Please Place Description here.
+ */
+struct mac_ax_efuse_param {
+	u8 *efuse_map;
+	u8 *bt_efuse_map;
+	u8 *log_efuse_map;
+	u8 *bt_log_efuse_map;
+	u32 efuse_end;
+	u32 bt_efuse_end;
+	u8 efuse_map_valid;
+	u8 bt_efuse_map_valid;
+	u8 log_efuse_map_valid;
+	u8 bt_log_efuse_map_valid;
+	u8 auto_ck_en;
+	u8 *dav_efuse_map;
+	u8 *dav_log_efuse_map;
+	u32 dav_efuse_end;
+	u8 dav_efuse_map_valid;
+	u8 dav_log_efuse_map_valid;
+	u8 *hidden_rf_map;
+	u8 hidden_rf_map_valid;
+	struct mac_efuse_tbl efuse_tbl;
+	struct mac_bank_efuse_info bank_efuse_info;
+	bool OTP_test;
+	enum rtw_dv_sel dv_sel;
+	u16 efuse_ctrl;
+	u16 read_efuse_cnt;
+};
+
+/**
+ * @struct mac_disable_rf_ofld_info
+ * @brief mac_disable_rf_ofld_info
+ *
+ * @var mac_disable_rf_ofld_info::func
+ * Please Place Description here.
+ * @var mac_disable_rf_ofld_info::type
+ * Please Place Description here.
+ */
+struct mac_disable_rf_ofld_info {
+	enum mac_ax_disable_rf_func func;
+	enum mac_ax_net_type type;
+};
+
+/*-------------------- Define offload related Struct -------------------------*/
+
+/**
+ * @struct mac_ax_read_req
+ * @brief mac_ax_read_req
+ *
+ * @var mac_ax_read_req::value_len
+ * Please Place Description here.
+ * @var mac_ax_read_req::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_read_req::ls
+ * Please Place Description here.
+ * @var mac_ax_read_req::ofld_id
+ * Please Place Description here.
+ * @var mac_ax_read_req::entry_num
+ * Please Place Description here.
+ * @var mac_ax_read_req::offset
+ * Please Place Description here.
+ * @var mac_ax_read_req::rsvd1
+ * Please Place Description here.
+ */
+struct mac_ax_read_req {
+	u16 value_len:11;
+	u16 rsvd0: 4;
+	u16 ls: 1;
+	u8 ofld_id;
+	u8 entry_num;
+	u16 offset;
+	u16 rsvd1;
+};
+
+/**
+ * @struct mac_ax_read_ofld_info
+ * @brief mac_ax_read_ofld_info
+ *
+ * @var mac_ax_read_ofld_info::buf
+ * Please Place Description here.
+ * @var mac_ax_read_ofld_info::buf_wptr
+ * Please Place Description here.
+ * @var mac_ax_read_ofld_info::last_req
+ * Please Place Description here.
+ * @var mac_ax_read_ofld_info::buf_size
+ * Please Place Description here.
+ * @var mac_ax_read_ofld_info::avl_buf_size
+ * Please Place Description here.
+ * @var mac_ax_read_ofld_info::used_size
+ * Please Place Description here.
+ * @var mac_ax_read_ofld_info::req_num
+ * Please Place Description here.
+ */
+struct mac_ax_read_ofld_info {
+	u8 *buf;
+	u8 *buf_wptr;
+	struct mac_ax_read_req *last_req;
+	u32 buf_size;
+	u32 avl_buf_size;
+	u32 used_size;
+	u32 req_num;
+};
+
+/**
+ * @struct mac_ax_read_ofld_value
+ * @brief mac_ax_read_ofld_value
+ *
+ * @var mac_ax_read_ofld_value::len
+ * Please Place Description here.
+ * @var mac_ax_read_ofld_value::rsvd
+ * Please Place Description here.
+ * @var mac_ax_read_ofld_value::buf
+ * Please Place Description here.
+ */
+struct mac_ax_read_ofld_value {
+	u16 len;
+	u16 rsvd;
+	u8 *buf;
+};
+
+/**
+ * @struct mac_ax_efuse_ofld_info
+ * @brief mac_ax_efuse_ofld_info
+ *
+ * @var mac_ax_efuse_ofld_info::buf
+ * Please Place Description here.
+ */
+struct mac_ax_efuse_ofld_info {
+	u8 *buf;
+};
+
+/**
+ * @struct mac_ax_write_req
+ * @brief mac_ax_write_req
+ *
+ * @var mac_ax_write_req::value_len
+ * Please Place Description here.
+ * @var mac_ax_write_req::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_write_req::polling
+ * Please Place Description here.
+ * @var mac_ax_write_req::mask_en
+ * Please Place Description here.
+ * @var mac_ax_write_req::ls
+ * Please Place Description here.
+ * @var mac_ax_write_req::ofld_id
+ * Please Place Description here.
+ * @var mac_ax_write_req::entry_num
+ * Please Place Description here.
+ * @var mac_ax_write_req::offset
+ * Please Place Description here.
+ * @var mac_ax_write_req::rsvd1
+ * Please Place Description here.
+ */
+struct mac_ax_write_req {
+	u16 value_len:11;
+	u16 rsvd0: 2;
+	u16 polling: 1;
+	u16 mask_en: 1;
+	u16 ls: 1;
+	u8 ofld_id;
+	u8 entry_num;
+	u16 offset;
+	u16 rsvd1;
+};
+
+/**
+ * @struct mac_ax_write_ofld_info
+ * @brief mac_ax_write_ofld_info
+ *
+ * @var mac_ax_write_ofld_info::buf
+ * Please Place Description here.
+ * @var mac_ax_write_ofld_info::buf_wptr
+ * Please Place Description here.
+ * @var mac_ax_write_ofld_info::last_req
+ * Please Place Description here.
+ * @var mac_ax_write_ofld_info::buf_size
+ * Please Place Description here.
+ * @var mac_ax_write_ofld_info::avl_buf_size
+ * Please Place Description here.
+ * @var mac_ax_write_ofld_info::used_size
+ * Please Place Description here.
+ * @var mac_ax_write_ofld_info::req_num
+ * Please Place Description here.
+ */
+struct mac_ax_write_ofld_info {
+	u8 *buf;
+	u8 *buf_wptr;
+	struct mac_ax_write_req *last_req;
+	u32 buf_size;
+	u32 avl_buf_size;
+	u32 used_size;
+	u32 req_num;
+};
+
+/**
+ * @struct mac_ax_conf_ofld_info
+ * @brief mac_ax_conf_ofld_info
+ *
+ * @var mac_ax_conf_ofld_info::buf
+ * Please Place Description here.
+ * @var mac_ax_conf_ofld_info::buf_wptr
+ * Please Place Description here.
+ * @var mac_ax_conf_ofld_info::buf_size
+ * Please Place Description here.
+ * @var mac_ax_conf_ofld_info::avl_buf_size
+ * Please Place Description here.
+ * @var mac_ax_conf_ofld_info::used_size
+ * Please Place Description here.
+ * @var mac_ax_conf_ofld_info::req_num
+ * Please Place Description here.
+ */
+struct mac_ax_conf_ofld_info {
+	u8 *buf;
+	u8 *buf_wptr;
+	u32 buf_size;
+	u32 avl_buf_size;
+	u32 used_size;
+	u16 req_num;
+};
+
+/**
+ * @struct mac_ax_pkt_ofld_info
+ * @brief mac_ax_pkt_ofld_info
+ *
+ * @var mac_ax_pkt_ofld_info::last_op
+ * Please Place Description here.
+ * @var mac_ax_pkt_ofld_info::free_id_count
+ * Please Place Description here.
+ * @var mac_ax_pkt_ofld_info::used_id_count
+ * Please Place Description here.
+ * @var mac_ax_pkt_ofld_info::id_bitmap
+ * Please Place Description here.
+ */
+struct mac_ax_pkt_ofld_info {
+#define PKT_OFLD_MAX_COUNT 256
+#define PKT_OFLD_NOT_EXISTS_ID 0xFF
+#define PKT_OFLD_MAX_VALID_ID_NUM (PKT_OFLD_MAX_COUNT - 1)
+	u8 last_op;
+	u16 free_id_count;
+	u16 used_id_count;
+	u8 id_bitmap[PKT_OFLD_MAX_COUNT >> 3];
+};
+
+/**
+ * @struct mac_ax_pkt_ofld_pkt
+ * @brief mac_ax_pkt_ofld_pkt
+ *
+ * @var mac_ax_pkt_ofld_pkt::pkt_id
+ * Please Place Description here.
+ * @var mac_ax_pkt_ofld_pkt::rsvd
+ * Please Place Description here.
+ * @var mac_ax_pkt_ofld_pkt::pkt_len
+ * Please Place Description here.
+ * @var mac_ax_pkt_ofld_pkt::pkt
+ * Please Place Description here.
+ */
+struct mac_ax_pkt_ofld_pkt {
+	u8 pkt_id;
+	u8 rsvd;
+	u16 pkt_len;
+	u8 *pkt;
+};
+
+/**
+ * @struct mac_ax_general_pkt_ids
+ * @brief mac_ax_general_pkt_ids
+ *
+ * @var mac_ax_general_pkt_ids::macid
+ * Please Place Description here.
+ * @var mac_ax_general_pkt_ids::probersp
+ * Please Place Description here.
+ * @var mac_ax_general_pkt_ids::pspoll
+ * Please Place Description here.
+ * @var mac_ax_general_pkt_ids::nulldata
+ * Please Place Description here.
+ * @var mac_ax_general_pkt_ids::qosnull
+ * Please Place Description here.
+ * @var mac_ax_general_pkt_ids::cts2self
+ * Please Place Description here.
+ * @var mac_ax_general_pkt_ids::probereq
+ * offloaded probe request pkt id
+ * @var mac_ax_general_pkt_ids::apcsa
+ * offloaded CSA frame id
+ */
+struct mac_ax_general_pkt_ids {
+	u8 macid;
+	u8 probersp;
+	u8 pspoll;
+	u8 nulldata;
+	u8 qosnull;
+	u8 cts2self;
+	u8 probereq;
+	u8 apcsa;
+};
+
+/**
+ * @struct mac_ax_cmd_ofld_info
+ * @brief mac_ax_cmd_ofld_info
+ *
+ * @var mac_ax_cmd_ofld_info::buf
+ * Please Place Description here.
+ * @var mac_ax_cmd_ofld_info::end_ptr
+ * Please Place Description here.
+ * @var mac_ax_cmd_ofld_info::buf_size
+ * Please Place Description here.
+ * @var mac_ax_cmd_ofld_info::avl_buf_size
+ * Please Place Description here.
+ * @var mac_ax_cmd_ofld_info::used_size
+ * Please Place Description here.
+ * @var mac_ax_cmd_ofld_info::cmd_num
+ * Please Place Description here.
+ * @var mac_ax_cmd_ofld_info::last_ver
+ * Please Place Description here.
+ */
+struct mac_ax_cmd_ofld_info {
+	u8 *buf;
+	u8 *buf_wptr;
+	u8 *last_wptr;
+	u16 buf_size;
+	u16 avl_buf_size;
+	u16 used_size;
+	u8 cmd_num;
+	u8 last_ver;
+	u8 result;
+	u32 accu_delay;
+	mac_ax_mutex cmd_ofld_lock;
+};
+
+/**
+ * @struct mac_ax_tx_duty_ofld_info
+ * @brief mac_ax_tx_duty_ofld_info
+ *
+ * @var mac_ax_tx_duty_ofld_info::timer_err
+ * Please Place Description here.
+ */
+struct mac_ax_tx_duty_ofld_info {
+	u8 timer_err;
+};
+
+/*--------------------Define OutSrc related ----------------------------------*/
+
+/**
+ * @struct mac_ax_la_cfg
+ * @brief mac_ax_la_cfg
+ *
+ * @var mac_ax_la_cfg::la_func_en
+ * Please Place Description here.
+ * @var mac_ax_la_cfg::la_restart_en
+ * Please Place Description here.
+ * @var mac_ax_la_cfg::la_timeout_en
+ * Please Place Description here.
+ * @var mac_ax_la_cfg::la_timeout_val
+ * Please Place Description here.
+ * @var mac_ax_la_cfg::la_data_loss_imr
+ * Please Place Description here.
+ * @var mac_ax_la_cfg::la_tgr_tu_sel
+ * Please Place Description here.
+ * @var mac_ax_la_cfg::la_tgr_time_val
+ * Please Place Description here.
+ * @var mac_ax_la_cfg::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_la_cfg {
+	u32 la_func_en:1;
+	u32 la_restart_en:1;
+	u32 la_timeout_en:1;
+	/* 2'h0: 1s, 2'h1: 2s, 2'h2: 4s, 2'h3: 8s */
+	u32 la_timeout_val:2;
+	/*Error flag mask bit for LA data loss due to pktbuffer busy */
+	u32 la_data_loss_imr:1;
+	/* TU (time unit) = 2^ B_AX_LA_TRIG_TU_SEL */
+	u32 la_tgr_tu_sel:4;
+	/* 6'h0: No delay, 6'h1: 1 TU, 6'h2: 2TU, ??*/
+	u32 la_tgr_time_val:7;
+	u32 rsvd:15;
+};
+
+/**
+ * @struct mac_ax_la_status
+ * @brief mac_ax_la_status
+ *
+ * @var mac_ax_la_status::la_buf_wptr
+ * Please Place Description here.
+ * @var mac_ax_la_status::la_buf_rndup_ind
+ * Please Place Description here.
+ * @var mac_ax_la_status::la_sw_fsmst
+ * Please Place Description here.
+ * @var mac_ax_la_status::la_data_loss
+ * Please Place Description here.
+ */
+struct mac_ax_la_status {
+	/* LA data dump finish address = (la_buf_wptr -1) */
+	u16 la_buf_wptr;
+	/*1: round up, 0: No round up */
+	u8 la_buf_rndup_ind:1;
+	/*3'h0: LA idle ; 3'h1: LA start; 3'h2: LA finish stop;*/
+	/*3'h3:LA finish timeout; 3'h4: LA re-start*/
+	u8 la_sw_fsmst:3;
+	/* LA data loss due to pktbuffer busy */
+	u8 la_data_loss:1;
+};
+
+/**
+ * @struct mac_ax_la_buf_param
+ * @brief mac_ax_la_buf_param
+ *
+ * @var mac_ax_la_buf_param::start_addr
+ * Please Place Description here.
+ * @var mac_ax_la_buf_param::end_addr
+ * Please Place Description here.
+ * @var mac_ax_la_buf_param::la_buf_sel
+ * Please Place Description here.
+ */
+struct mac_ax_la_buf_param {
+	u32 start_addr;
+	u32 end_addr;
+	u8 la_buf_sel; /*0: 64KB; 1: 128KB; 2: 192KB; 3: 256KB; 4: 320KB*/
+};
+
+/* need to modify for style later */
+#if !MAC_AX_PCIE_SUPPORT
+struct tx_base_desc {
+	u8 *vir_addr;
+	u32 phy_addr_l;
+	u32 phy_addr_h;
+	u8 cache;
+	u32 buf_len;
+	u16 host_idx;
+	u16 avail_num;
+};
+
+struct rx_base_desc {
+	u8 *vir_addr;
+	u32 phy_addr_l;
+	u32 phy_addr_h;
+	u8 cache;
+	u32 buf_len;
+	u16 host_idx;
+	u16 avail_num;
+};
+#endif
+
+/*--------------------Define TRX PKT INFO/RPT---------------------------------*/
+
+/**
+ * @struct mac_ax_pkt_data
+ * @brief mac_ax_pkt_data
+ *
+ * @var mac_ax_pkt_data::wifi_seq
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::hw_ssn_sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::hw_seq_mode
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::chk_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::hw_amsdu
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::shcut_camid
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::headerwllc_len
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::smh_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::wd_page
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::wp_offset
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::wdinfo_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::hw_aes_iv
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::hdr_len
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::ch
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::macid
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::agg_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::bk
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::max_agg_num
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::bmc
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::lifetime_sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::ampdu_density
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::userate
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::data_rate
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::data_bw
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::er_bw
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::data_gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::data_er
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::data_dcm
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::data_stbc
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::data_ldpc
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::hw_sec_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::sec_cam_idx
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::sec_type
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::dis_data_fb
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::dis_rts_fb
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::tid
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::rts_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::cts2self
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::cca_rts
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::hw_rts_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::ndpa
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::snd_pkt_sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::sifs_tx
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::tx_cnt_lmt_sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::tx_cnt_lmt
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::ndpa_dur
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::nav_use_hdr
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::multiport_id
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::mbssid
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::null_0
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::null_1
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::tri_frame
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::ack_ch_info
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::pkt_offset
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::a_ctrl_uph
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::a_ctrl_bsr
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::a_ctrl_cas
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::rtt
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::ht_data_snd
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::no_ack
+ * Please Place Description here.
+ * @var mac_ax_pkt_data::sw_define
+ * Please Place Description here.
+ */
+struct mac_ax_pkt_data {
+	u16 wifi_seq;
+	u8 hw_ssn_sel;
+	u8 hw_seq_mode;
+	u8 chk_en;
+	u8 hw_amsdu;
+	u8 shcut_camid;
+	u8 headerwllc_len;
+	u8 smh_en;
+	u8 wd_page;
+	u8 wp_offset;
+	u8 wdinfo_en;
+	u8 hw_aes_iv;
+	u8 hdr_len;
+	u8 ch;
+	u8 macid;
+	u8 wmm;
+	u8 band;
+	u8 agg_en;
+	u8 bk;
+	u8 max_agg_num;
+	u8 bmc;
+	u8 lifetime_sel;
+	u8 ampdu_density;
+	u8 userate;
+	u16 data_rate;
+	u8 data_bw;
+	u8 er_bw;
+	u8 data_gi_ltf;
+	u8 data_er;
+	u8 data_dcm;
+	u8 data_stbc;
+	u8 data_ldpc;
+	u8 hw_sec_en;
+	u8 sec_cam_idx;
+	u8 sec_type;
+	u8 dis_data_fb;
+	u8 dis_rts_fb;
+	u8 tid;
+	u8 rts_en;
+	u8 cts2self;
+	u8 cca_rts;
+	u8 hw_rts_en;
+	u8 ndpa;
+	u8 snd_pkt_sel;
+	u8 sifs_tx;
+	u8 tx_cnt_lmt_sel;
+	u8 tx_cnt_lmt;
+	u16 ndpa_dur;
+	u8 nav_use_hdr;
+	u8 multiport_id;
+	u8 mbssid;
+	u8 null_0;
+	u8 null_1;
+	u8 tri_frame;
+	u8 ack_ch_info;
+	u8 pkt_offset;
+	u8 a_ctrl_uph;
+	u8 a_ctrl_bsr;
+	u8 a_ctrl_cas;
+	u8 rtt;
+	u8 ht_data_snd;
+	u8 no_ack;
+	u8 sw_define;
+	u8 addr_info_num;
+	u8 reuse_start_num;
+	u8 reuse_size;
+	u8 reuse_num;
+	u8 hw_sec_iv;
+	u8 sw_sec_iv;
+	u8 sec_keyid;
+	u8 rls_to_cpuio;
+	u8 force_key_en;
+	u8 upd_wlan_hdr;
+	u16 data_rty_lowest_rate;
+	u8 spe_rpt;
+};
+
+/**
+ * @struct mac_ax_pkt_mgnt
+ * @brief mac_ax_pkt_mgnt
+ *
+ * @var mac_ax_pkt_mgnt::wifi_seq
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::hw_ssn_sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::hw_seq_mode
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::chk_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::hw_amsdu
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::shcut_camid
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::headerwllc_len
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::smh_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::wd_page
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::wp_offset
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::wdinfo_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::hw_aes_iv
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::hdr_len
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::macid
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::bk
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::max_agg_num
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::bmc
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::lifetime_sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::ampdu_density
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::userate
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::data_rate
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::data_bw
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::er_bw
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::data_gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::data_er
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::data_dcm
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::data_stbc
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::data_ldpc
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::hw_sec_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::sec_cam_idx
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::sec_type
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::dis_data_fb
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::dis_rts_fb
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::tid
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::rts_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::cts2self
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::cca_rts
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::hw_rts_en
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::ndpa
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::snd_pkt_sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::sifs_tx
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::tx_cnt_lmt_sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::tx_cnt_lmt
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::ndpa_dur
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::nav_use_hdr
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::multiport_id
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::mbssid
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::null_0
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::null_1
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::tri_frame
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::ack_ch_info
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::pkt_offset
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::a_ctrl_bsr
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::rtt
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::ht_data_snd
+ * Please Place Description here.
+ * @var mac_ax_pkt_mgnt::no_ack
+ * Please Place Description here.
+ */
+struct mac_ax_pkt_mgnt {
+	u16 wifi_seq;
+	u8 hw_ssn_sel;
+	u8 hw_seq_mode;
+	u8 chk_en;
+	u8 hw_amsdu;
+	u8 shcut_camid;
+	u8 headerwllc_len;
+	u8 smh_en;
+	u8 wd_page;
+	u8 wp_offset;
+	u8 wdinfo_en;
+	u8 hw_aes_iv;
+	u8 hdr_len;
+	u8 ch;
+	u8 macid;
+	u8 wmm;
+	u8 band;
+	u8 agg_en;
+	u8 bk;
+	u8 max_agg_num;
+	u8 bmc;
+	u8 lifetime_sel;
+	u8 ampdu_density;
+	u8 userate;
+	u16 data_rate;
+	u8 data_bw;
+	u8 er_bw;
+	u8 data_gi_ltf;
+	u8 data_er;
+	u8 data_dcm;
+	u8 data_stbc;
+	u8 data_ldpc;
+	u8 hw_sec_en;
+	u8 sec_cam_idx;
+	u8 sec_type;
+	u8 dis_data_fb;
+	u8 dis_rts_fb;
+	u8 tid;
+	u8 rts_en;
+	u8 cts2self;
+	u8 cca_rts;
+	u8 hw_rts_en;
+	u8 ndpa;
+	u8 snd_pkt_sel;
+	u8 sifs_tx;
+	u8 tx_cnt_lmt_sel;
+	u8 tx_cnt_lmt;
+	u16 ndpa_dur;
+	u8 nav_use_hdr;
+	u8 multiport_id;
+	u8 mbssid;
+	u8 null_0;
+	u8 null_1;
+	u8 tri_frame;
+	u8 ack_ch_info;
+	u8 pkt_offset;
+	u8 a_ctrl_uph;
+	u8 a_ctrl_bsr;
+	u8 a_ctrl_cas;
+	u8 rtt;
+	u8 ht_data_snd;
+	u8 no_ack;
+	u8 sw_define;
+	u8 addr_info_num;
+	u8 reuse_start_num;
+	u8 reuse_size;
+	u8 reuse_num;
+	u8 hw_sec_iv;
+	u8 sw_sec_iv;
+	u8 sec_keyid;
+	u8 rls_to_cpuio;
+	u8 force_key_en;
+	u8 upd_wlan_hdr;
+	u16 data_rty_lowest_rate;
+	u8 spe_rpt;
+};
+
+/**
+ * @struct mac_ax_rpkt_data
+ * @brief mac_ax_rpkt_data
+ *
+ * @var mac_ax_rpkt_data::crc_err
+ * Please Place Description here.
+ * @var mac_ax_rpkt_data::icv_err
+ * Please Place Description here.
+ */
+struct mac_ax_rpkt_data {
+	u8 crc_err;
+	u8 icv_err;
+};
+
+/**
+ * @struct mac_ax_txpkt_info
+ * @brief mac_ax_txpkt_info
+ *
+ * @var mac_ax_txpkt_info::type
+ * Please Place Description here.
+ * @var mac_ax_txpkt_info::pktsize
+ * Please Place Description here.
+ * @var mac_ax_txpkt_info::data
+ * Please Place Description here.
+ * @var mac_ax_txpkt_info::mgnt
+ * Please Place Description here.
+ * @var mac_ax_txpkt_info::u
+ * Please Place Description here.
+ */
+struct mac_ax_txpkt_info {
+	enum mac_ax_pkt_t type;
+	u32 pktsize;
+	union {
+		struct mac_ax_pkt_data data;
+		struct mac_ax_pkt_mgnt mgnt;
+	} u;
+};
+
+/**
+ * @struct mac_ax_bcn_cnt
+ * @brief mac_ax_bcn_cnt
+ *
+ * @var mac_ax_bcn_cnt::port
+ * Please Place Description here.
+ * @var mac_ax_bcn_cnt::mbssid
+ * Please Place Description here.
+ * @var mac_ax_bcn_cnt::ok_cnt
+ * Please Place Description here.
+ * @var mac_ax_bcn_cnt::fail_cnt
+ * Please Place Description here.
+ */
+struct mac_ax_bcn_cnt {
+	u8 port;
+	u8 mbssid;
+	u8 band;
+	u8 ok_cnt;
+	u8 cca_cnt;
+	u8 edcca_cnt;
+	u8 nav_cnt;
+	u8 txon_cnt;
+	u8 mac_cnt;
+	u8 others_cnt;
+	u8 lock_cnt;
+	u8 cmp_cnt;
+	u8 invalid_cnt;
+	u8 srchend_cnt;
+};
+
+/**
+ * @struct mac_ax_refill_info
+ * @brief mac_ax_refill_info
+ *
+ * @var mac_ax_refill_info::pkt
+ * Please Place Description here.
+ * @var mac_ax_refill_info::agg_num
+ * Please Place Description here.
+ * @var mac_ax_refill_info::packet_offset
+ * Please Place Description here.
+ */
+struct mac_ax_refill_info {
+	u8 *pkt;
+	u32 agg_num;
+	u8 packet_offset;
+};
+
+/**
+ * @struct mac_ax_rpkt_ppdu
+ * @brief mac_ax_rpkt_ppdu
+ *
+ * @var mac_ax_rpkt_ppdu::mac_info
+ * Please Place Description here.
+ */
+struct mac_ax_rpkt_ppdu {
+	u8 mac_info;
+};
+
+/**
+ * @struct mac_ax_mac_tx_mode_sel
+ * @brief mac_ax_mac_tx_mode_sel
+ *
+ * @var mac_ax_mac_tx_mode_sel::txop_rot_wmm0_en
+ * Please Place Description here.
+ * @var mac_ax_mac_tx_mode_sel::txop_rot_wmm1_en
+ * Please Place Description here.
+ * @var mac_ax_mac_tx_mode_sel::txop_rot_wmm2_en
+ * Please Place Description here.
+ * @var mac_ax_mac_tx_mode_sel::txop_rot_wmm3_en
+ * Please Place Description here.
+ */
+struct mac_ax_mac_tx_mode_sel {
+	u8 txop_rot_wmm0_en;
+	u8 txop_rot_wmm1_en;
+	u8 txop_rot_wmm2_en;
+	u8 txop_rot_wmm3_en;
+
+	u8 sw_mode_band0_en; /* shall remove when v0_22 release, Rick */
+};
+
+/**
+ * @struct mac_ax_rxpkt_info
+ * @brief mac_ax_rxpkt_info
+ *
+ * @var mac_ax_rxpkt_info::type
+ * Please Place Description here.
+ * @var mac_ax_rxpkt_info::rxdlen
+ * Please Place Description here.
+ * @var mac_ax_rxpkt_info::drvsize
+ * Please Place Description here.
+ * @var mac_ax_rxpkt_info::shift
+ * Please Place Description here.
+ * @var mac_ax_rxpkt_info::pktsize
+ * Please Place Description here.
+ * @var mac_ax_rxpkt_info::data
+ * Please Place Description here.
+ * @var mac_ax_rxpkt_info::ppdu
+ * Please Place Description here.
+ * @var mac_ax_rxpkt_info::u
+ * Please Place Description here.
+ */
+struct mac_ax_rxpkt_info {
+	enum mac_ax_pkt_t type;
+	u16 rxdlen;
+	u8 drvsize;
+	u8 shift;
+	u32 pktsize;
+	union {
+		struct mac_ax_rpkt_data data;
+		struct mac_ax_rpkt_ppdu ppdu;
+	} u;
+};
+
+/**
+ * @struct mac_ax_pm_cam_ctrl_t
+ * @brief mac_ax_pm_cam_ctrl_t
+ *
+ * @var mac_ax_pm_cam_ctrl_t::pld_mask0
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::pld_mask1
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::pld_mask2
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::pld_mask3
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::entry_index
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::valid
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::type
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::subtype
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::skip_mac_iv_hdr
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::target_ind
+ * Please Place Description here.
+ * @var mac_ax_pm_cam_ctrl_t::crc16
+ * Please Place Description here.
+ */
+struct mac_ax_pm_cam_ctrl_t {
+	u32 pld_mask0;
+	u32 pld_mask1;
+	u32 pld_mask2;
+	u32 pld_mask3;
+	u8 entry_index;
+	u8 valid;
+	u8 type;
+	u8 subtype;
+	u8 skip_mac_iv_hdr;
+	u8 target_ind;
+	u16 crc16;
+};
+
+/**
+ * @struct mac_ax_af_ud_ctrl_t
+ * @brief mac_ax_af_ud_ctrl_t
+ *
+ * @var mac_ax_af_ud_ctrl_t::index
+ * Please Place Description here.
+ * @var mac_ax_af_ud_ctrl_t::fwd_tg
+ * Please Place Description here.
+ * @var mac_ax_af_ud_ctrl_t::category
+ * Please Place Description here.
+ * @var mac_ax_af_ud_ctrl_t::action_field
+ * Please Place Description here.
+ */
+struct mac_ax_af_ud_ctrl_t {
+	u8 index;
+	u8 fwd_tg;
+	u8 category;
+	u8 action_field;
+};
+
+/**
+ * @struct mac_ax_rx_fwd_ctrl_t
+ * @brief mac_ax_rx_fwd_ctrl_t
+ *
+ * @var mac_ax_rx_fwd_ctrl_t::pm_cam_ctrl
+ * Please Place Description here.
+ * @var mac_ax_rx_fwd_ctrl_t::af_ud_ctrl
+ * Please Place Description here.
+ * @var mac_ax_rx_fwd_ctrl_t::type
+ * Please Place Description here.
+ * @var mac_ax_rx_fwd_ctrl_t::frame
+ * Please Place Description here.
+ * @var mac_ax_rx_fwd_ctrl_t::fwd_tg
+ * Please Place Description here.
+ */
+struct mac_ax_rx_fwd_ctrl_t {
+	struct mac_ax_pm_cam_ctrl_t pm_cam_ctrl;
+	struct mac_ax_af_ud_ctrl_t af_ud_ctrl;
+	u8 type;
+	u8 frame;
+	u8 fwd_tg;
+};
+
+/**
+ * @struct mac_ax_rx_fltr_ctrl_t
+ * @brief mac_ax_rx_fltr_ctrl_t
+ *
+ * @var mac_ax_rx_fltr_ctrl_t::sniffer_mode
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::acpt_a1_match_pkt
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::acpt_bc_pkt
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::acpt_mc_pkt
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::uc_pkt_chk_cam_match
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::bc_pkt_chk_cam_match
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::mc_pkt_white_lst_mode
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::bcn_chk_en
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::bcn_chk_rule
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::acpt_pwr_mngt_pkt
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::acpt_crc32_err_pkt
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::acpt_unsupport_pkt
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::acpt_mac_hdr_content_err_pkt
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::acpt_ftm_req_pkt
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::pkt_len_fltr
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::unsp_pkt_target
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::uid_fltr
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::cck_crc_chk_enable
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::cck_sig_chk_enable
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::lsig_parity_chk_enable
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::siga_crc_chk_enable
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::vht_su_sigb_crc_chk_enable
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::vht_mu_sigb_crc_chk_enable
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::he_sigb_crc_chk_enable
+ * Please Place Description here.
+ * @var mac_ax_rx_fltr_ctrl_t::min_len_chk_disable
+ * Please Place Description here.
+ */
+struct mac_ax_rx_fltr_ctrl_t {
+	// mac fltr
+	u8 sniffer_mode:1;
+	u8 acpt_a1_match_pkt:1;
+	u8 acpt_bc_pkt:1;
+	u8 acpt_mc_pkt:1;
+	u8 uc_pkt_chk_cam_match:1;
+	u8 bc_pkt_chk_cam_match:1;
+	u8 mc_pkt_white_lst_mode:1;
+	u8 bcn_chk_en:1;
+
+	u8 bcn_chk_rule:2;
+	u8 acpt_pwr_mngt_pkt:1;
+	u8 acpt_crc32_err_pkt:1;
+	u8 acpt_unsupport_pkt:1;
+	u8 acpt_mac_hdr_content_err_pkt:1;
+	u8 acpt_ftm_req_pkt:1;
+	u8 rsvd0:1;
+	u8 pkt_len_fltr:6;
+	u8 unsp_pkt_target:2;
+	u8 uid_fltr:4;
+	u8 rsvd1:4;
+	// plcp fltr
+	u8 cck_crc_chk_enable:1;
+	u8 cck_sig_chk_enable:1;
+	u8 lsig_parity_chk_enable:1;
+	u8 siga_crc_chk_enable:1;
+	u8 vht_su_sigb_crc_chk_enable:1;
+	u8 vht_mu_sigb_crc_chk_enable:1;
+	u8 he_sigb_crc_chk_enable:1;
+	u8 min_len_chk_disable:1;
+};
+
+struct mac_ax_rx_fltr_elem {
+	u16 subtype_mask;
+	enum mac_ax_fwd_target target_arr[16];
+};
+
+/**
+ * @struct mac_ax_addrcam_ctrl_t
+ * @brief mac_ax_addrcam_ctrl_t
+ */
+struct mac_ax_addrcam_ctrl_t {
+	u8 addrcam_en:1;
+	u8 srch_per_mpdu:1;
+	u8 a2_bit0_cmp_en:1;
+	u8 rsvd1:5;
+	u8 clr_all_content:1;
+	u8 rsvd2:3;
+	u8 srch_time_lmt:4;
+	u8 srch_range_lmt;
+	u8 rsvd3;
+};
+
+/**
+ * @struct mac_ax_addrcam_dis_ctrl_t
+ * @brief mac_ax_addrcam_dis_ctrl_t
+ *
+ */
+struct mac_ax_addrcam_dis_ctrl_t {
+	u8 def_hit_idx;
+	u8 def_hit_result : 1;
+	u8 def_a1_hit_result : 1;
+	u8 def_a2_hit_result : 1;
+	u8 def_a3_hit_result : 1;
+	u8 def_port : 3;
+	u8 rsvd : 1;
+	u8 def_sec_idx;
+	u8 def_macid;
+};
+
+/**
+ * @struct mac_ax_dfs_rpt
+ * @brief mac_ax_dfs_rpt
+ *
+ * @var mac_ax_dfs_rpt::dfs_ptr
+ * Please Place Description here.
+ * @var mac_ax_dfs_rpt::drop_num
+ * Please Place Description here.
+ * @var mac_ax_dfs_rpt::max_cont_drop
+ * Please Place Description here.
+ * @var mac_ax_dfs_rpt::total_drop
+ * Please Place Description here.
+ * @var mac_ax_dfs_rpt::dfs_num
+ * Please Place Description here.
+ */
+struct mac_ax_dfs_rpt {
+	u8 *dfs_ptr;
+	u16 drop_num;
+	u16 max_cont_drop;
+	u16 total_drop;
+	u16 dfs_num;
+};
+
+/**
+ * @struct mac_ax_ppdu_usr
+ * @brief mac_ax_ppdu_usr
+ *
+ * @var mac_ax_ppdu_usr::vld
+ * Please Place Description here.
+ * @var mac_ax_ppdu_usr::has_data
+ * Please Place Description here.
+ * @var mac_ax_ppdu_usr::has_ctrl
+ * Please Place Description here.
+ * @var mac_ax_ppdu_usr::has_mgnt
+ * Please Place Description here.
+ * @var mac_ax_ppdu_usr::has_bcn
+ * Please Place Description here.
+ * @var mac_ax_ppdu_usr::macid
+ * Please Place Description here.
+ */
+struct mac_ax_ppdu_usr {
+	u8 vld:1;
+	u8 has_data:1;
+	u8 has_ctrl:1;
+	u8 has_mgnt:1;
+	u8 has_bcn:1;
+	u8 macid;
+};
+
+/**
+ * @struct mac_ax_ppdu_stat
+ * @brief mac_ax_ppdu_stat
+ *
+ * @var mac_ax_ppdu_stat::band
+ * Please Place Description here.
+ * @var mac_ax_ppdu_stat::bmp_append_info
+ * Please Place Description here.
+ * @var mac_ax_ppdu_stat::bmp_filter
+ * Please Place Description here.
+ * @var mac_ax_ppdu_stat::dup2fw_en
+ * Please Place Description here.
+ * @var mac_ax_ppdu_stat::dup2fw_len
+ * Please Place Description here.
+ */
+struct mac_ax_ppdu_stat {
+	u8 band;
+#define MAC_AX_PPDU_MAC_INFO BIT(1)
+#define MAC_AX_PPDU_PLCP BIT(3)
+#define MAC_AX_PPDU_RX_CNT BIT(2)
+	u8 bmp_append_info;
+#define MAC_AX_PPDU_HAS_A1M BIT(4)
+#define MAC_AX_PPDU_HAS_CRC_OK BIT(5)
+#define MAC_AX_PPDU_HAS_DMA_OK BIT(6)
+	u8 bmp_filter;
+	u8 dup2fw_en;
+	u8 dup2fw_len;
+};
+
+/**
+ * @struct mac_ax_ch_info
+ * @brief mac_ax_ch_info
+ *
+ * @var mac_ax_ch_info::trigger
+ * Please Place Description here.
+ * @var mac_ax_ch_info::macid
+ * Please Place Description here.
+ * @var mac_ax_ch_info::bmp_filter
+ * Please Place Description here.
+ * @var mac_ax_ch_info::dis_to
+ * Please Place Description here.
+ * @var mac_ax_ch_info::seg_size
+ * Please Place Description here.
+ */
+struct mac_ax_ch_info {
+#define MAC_AX_CH_INFO_MACID 0
+#define MAC_AX_CH_INFO_NDP 1
+#define MAC_AX_CH_INFO_SND 2
+#define MAC_AX_CH_INFO_ACK 3
+	u8 trigger;
+	u8 macid;
+#define MAC_AX_CH_INFO_CRC_FAIL BIT(0)
+#define MAC_AX_CH_INFO_DATA_FRM BIT(1)
+#define MAC_AX_CH_INFO_CTRL_FRM BIT(2)
+#define MAC_AX_CH_INFO_MGNT_FRM BIT(3)
+	u8 bmp_filter;
+	u8 dis_to;
+#define MAC_AX_CH_IFNO_SEG_128 0
+#define MAC_AX_CH_IFNO_SEG_256 1
+#define MAC_AX_CH_IFNO_SEG_512 2
+#define MAC_AX_CH_IFNO_SEG_1024 3
+	u8 seg_size;
+};
+
+/**
+ * @struct mac_ax_dfs
+ * @brief mac_ax_dfs
+ *
+ * @var mac_ax_dfs::num_th
+ * Please Place Description here.
+ * @var mac_ax_dfs::en_timeout
+ * Please Place Description here.
+ */
+struct mac_ax_dfs {
+#define MAC_AX_DFS_TH_29 0
+#define MAC_AX_DFS_TH_61 1
+#define MAC_AX_DFS_TH_93 2
+#define MAC_AX_DFS_TH_125 3
+	u8 num_th;
+	u8 en_timeout;
+#define MAC_AX_DFS_TO_20MS 1
+#define MAC_AX_DFS_TO_40MS 2
+#define MAC_AX_DFS_TO_80MS 3
+	u8 dfs_to;
+};
+
+/**
+ * @struct mac_ax_ppdu_rpt
+ * @brief mac_ax_ppdu_rpt
+ *
+ * @var mac_ax_ppdu_rpt::rx_cnt_ptr
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::plcp_ptr
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::phy_st_ptr
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::phy_st_size
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::rx_cnt_size
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::lsig_len
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::service
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::usr_num
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::fw_def
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::is_to_self
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::plcp_size
+ * Please Place Description here.
+ * @var mac_ax_ppdu_rpt::usr
+ * Please Place Description here.
+ */
+struct mac_ax_ppdu_rpt {
+#define MAC_AX_PPDU_MAX_USR 8
+	u8 *rx_cnt_ptr;
+	u8 *plcp_ptr;
+	u8 *phy_st_ptr;
+	u32 phy_st_size;
+	u32 rx_cnt_size;
+	u16 lsig_len;
+	u16 service;
+	u8 usr_num;
+	u8 fw_def;
+	u8 is_to_self;
+	u8 plcp_size;
+	struct mac_ax_ppdu_usr usr[MAC_AX_PPDU_MAX_USR];
+};
+
+/**
+ * @struct mac_ax_phy_rpt_cfg
+ * @brief mac_ax_phy_rpt_cfg
+ *
+ * @var mac_ax_phy_rpt_cfg::type
+ * Please Place Description here.
+ * @var mac_ax_phy_rpt_cfg::en
+ * Please Place Description here.
+ * @var mac_ax_phy_rpt_cfg::dest
+ * Please Place Description here.
+ * @var mac_ax_phy_rpt_cfg::ppdu
+ * Please Place Description here.
+ * @var mac_ax_phy_rpt_cfg::chif
+ * Please Place Description here.
+ * @var mac_ax_phy_rpt_cfg::dfs
+ * Please Place Description here.
+ * @var mac_ax_phy_rpt_cfg::u
+ * Please Place Description here.
+ */
+struct mac_ax_phy_rpt_cfg {
+	enum mac_ax_phy_rpt type;
+	u8 en;
+#define MAC_AX_PRPT_DEST_HOST 0
+#define MAC_AX_PRPT_DEST_WLCPU 1
+	u8 dest;
+	union {
+		struct mac_ax_ppdu_stat ppdu;
+		struct mac_ax_ch_info chif;
+		struct mac_ax_dfs dfs;
+	} u;
+};
+
+/**
+ * @struct mac_ax_pkt_drop_info
+ * @brief mac_ax_pkt_drop_info
+ *
+ * @var mac_ax_pkt_drop_info::sel
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_info::macid
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_info::band
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_info::port
+ * Please Place Description here.
+ * @var mac_ax_pkt_drop_info::mbssid
+ * Please Place Description here.
+ */
+struct mac_ax_pkt_drop_info {
+	enum mac_ax_pkt_drop_sel sel;
+	u8 macid;
+	u8 band;
+	u8 port;
+	u8 mbssid;
+};
+
+/**
+ * @struct mac_ax_ch_busy_cnt_ref
+ * @brief mac_ax_ch_busy_cnt_ref
+ *
+ * @var mac_ax_ch_busy_cnt_ref::basic_nav
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ref::intra_nav
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ref::data_on
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ref::edcca_p20
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ref::cca_p20
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ref::cca_s20
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ref::cca_s40
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_ref::cca_s80
+ * Please Place Description here.
+ */
+struct mac_ax_ch_busy_cnt_ref {
+	u16 basic_nav:1;
+	u16 intra_nav:1;
+	u16 data_on:1;
+	u16 edcca_p20:1;
+	u16 cca_p20:1;
+	u16 cca_s20:1;
+	u16 cca_s40:1;
+	u16 cca_s80:1;
+	u16 phy_txon:1;
+	u16 rsvd:7;
+};
+
+/**
+ * @struct mac_ax_tx_queue_empty
+ * @brief mac_ax_tx_queue_empty
+ *
+ * @var mac_ax_tx_queue_empty::macid_txq_empty
+ * Please Place Description here.
+ * @var mac_ax_tx_queue_empty::band0_mgnt_empty
+ * Please Place Description here.
+ * @var mac_ax_tx_queue_empty::band1_mgnt_empty
+ * Please Place Description here.
+ * @var mac_ax_tx_queue_empty::fw_txq_empty
+ * Please Place Description here.
+ * @var mac_ax_tx_queue_empty::h2c_empty
+ * Please Place Description here.
+ * @var mac_ax_tx_queue_empty::others_empty
+ * Please Place Description here.
+ * @var mac_ax_tx_queue_empty::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_tx_queue_empty {
+#define WDE_QEMPTY_ACQ_NUM_MAX 16 /* shall be the max num of all chip */
+	u8 macid_txq_empty[WDE_QEMPTY_ACQ_NUM_MAX];
+	u8 band0_mgnt_empty:1;
+	u8 band1_mgnt_empty:1;
+	u8 fw_txq_empty:1;
+	u8 h2c_empty:1;
+	u8 others_empty:1;
+	u8 rsvd:3;
+};
+
+/**
+ * @struct mac_ax_rx_queue_empty
+ * @brief mac_ax_rx_queue_empty
+ *
+ * @var mac_ax_rx_queue_empty::band0_rxq_empty
+ * Please Place Description here.
+ * @var mac_ax_rx_queue_empty::band1_rxq_empty
+ * Please Place Description here.
+ * @var mac_ax_rx_queue_empty::c2h_empty
+ * Please Place Description here.
+ * @var mac_ax_rx_queue_empty::others_empty
+ * Please Place Description here.
+ * @var mac_ax_rx_queue_empty::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_rx_queue_empty {
+	u8 band0_rxq_empty:1;
+	u8 band1_rxq_empty:1;
+	u8 c2h_empty:1;
+	u8 others_empty:1;
+	u8 rsvd:4;
+};
+
+/**
+ * @struct mac_ax_dbcc_info
+ * @brief mac_ax_dbcc_info
+ *
+ * @var mac_ax_dbcc_info::ppdu_rpt_bkp
+ * Please Place Description here.
+ * @var mac_ax_dbcc_info::chinfo_bkp
+ * Please Place Description here.
+ * @var mac_ax_dbcc_info::dbcc_role_cnt
+ * Please Place Description here.
+ * @var mac_ax_dbcc_info::dbcc_wmm_type
+ * Please Place Description here.
+ * @var mac_ax_dbcc_info::dbcc_wmm_bp
+ * Please Place Description here.
+ * @var mac_ax_dbcc_info::bkp_flag
+ * Please Place Description here.
+ * @var mac_ax_dbcc_info::dbcc_wmm_list
+ * Please Place Description here.
+ * @var mac_ax_dbcc_info::notify_fw_flag
+ * Please Place Description here.
+ */
+struct mac_ax_dbcc_info {
+	struct mac_ax_phy_rpt_cfg ppdu_rpt_bkp[MAC_AX_BAND_NUM];
+	struct mac_ax_phy_rpt_cfg chinfo_bkp[MAC_AX_BAND_NUM];
+	u8 dbcc_role_cnt[MAC_AX_DBCC_WMM_MAX];
+	u8 dbcc_wmm_type[MAC_AX_DBCC_WMM_MAX]; // enum mac_ax_net_type
+	u8 dbcc_wmm_bp[MAC_AX_DBCC_WMM_MAX];
+	u8 bkp_flag[MAC_AX_BAND_NUM];
+	u8 *dbcc_wmm_list;
+	u8 notify_fw_flag;
+};
+
+/**
+ * @struct mac_dbcc_cfg_info
+ * @brief mac_dbcc_cfg_info
+ *
+ * @var mac_dbcc_cfg_info::trx_mode
+ * Please Place Description here.
+ * @var mac_dbcc_cfg_info::qta_mode
+ * Please Place Description here.
+ * @var mac_dbcc_cfg_info::dbcc_en
+ * Please Place Description here.
+ */
+struct mac_dbcc_cfg_info {
+	enum mac_ax_trx_mode trx_mode;
+	enum mac_ax_qta_mode qta_mode;
+	u8 dbcc_en;
+};
+
+/**
+ * @struct sensing_csi_info
+ * @brief sensing_csi_info
+ *
+ * @var sensing_csi_info::state_lock
+ * Lock of state
+ * @var sensing_csi_info::func_en
+ * Function is enabled or not
+ */
+struct sensing_csi_info{
+	u8 func_en;
+	u8 start_cmd_send;
+	u8 stop_cmd_send;
+	mac_ax_mutex state_lock;
+};
+
+/*--------------------Define TF2PCMD related struct --------------------------*/
+
+/**
+ * @struct mac_ax_rura_report
+ * @brief mac_ax_rura_report
+ *
+ * @var mac_ax_rura_report::rt_tblcol
+ * Please Place Description here.
+ * @var mac_ax_rura_report::prtl_alloc
+ * Please Place Description here.
+ * @var mac_ax_rura_report::rate_chg
+ * Please Place Description here.
+ */
+struct mac_ax_rura_report {
+	u8 rt_tblcol: 6;
+	u8 prtl_alloc: 1;
+	u8 rate_chg: 1;
+};
+
+//for ul rua output
+
+/**
+ * @struct mac_ax_ulru_out_sta_ent
+ * @brief mac_ax_ulru_out_sta_ent
+ *
+ * @var mac_ax_ulru_out_sta_ent::dropping
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::tgt_rssi
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::mac_id
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::ru_pos
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::coding
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::vip_flag
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::bsr_length
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::rsvd2
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::rate
+ * Please Place Description here.
+ * @var mac_ax_ulru_out_sta_ent::rpt
+ * Please Place Description here.
+ */
+struct mac_ax_ulru_out_sta_ent {
+	u8 dropping: 1;
+	u8 tgt_rssi: 7;
+	u8 mac_id;
+	u8 ru_pos;
+	u8 coding: 1;
+	u8 vip_flag: 1;
+	u8 rsvd1: 6;
+	u16 bsr_length: 15;
+	u16 rsvd2: 1;
+	struct mac_ax_ru_rate_ent rate;
+	struct mac_ax_rura_report rpt;
+};
+
+/**
+ * @struct mac_ax_ulrua_output
+ * @brief mac_ax_ulrua_output
+ *
+ * @var mac_ax_ulrua_output::ru2su
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::ppdu_bw
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::stbc
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::doppler
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::n_ltf_and_ma
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::sta_num
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::rf_gain_fix
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::rf_gain_idx
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::tb_t_pe_nom
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::rsvd2
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::grp_mode
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::grp_id
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::fix_mode
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::rsvd3
+ * Please Place Description here.
+ * @var mac_ax_ulrua_output::sta
+ * Please Place Description here.
+ */
+struct mac_ax_ulrua_output {
+	u8 ru2su: 1;
+	u8 ppdu_bw: 2;
+	u8 gi_ltf: 3;
+	u8 stbc: 1;
+	u8 doppler: 1;
+	u8 n_ltf_and_ma: 3;
+	u8 sta_num: 4;
+	u8 rsvd1: 1;
+	u16 rf_gain_fix: 1;
+	u16 rf_gain_idx: 10;
+	u16 tb_t_pe_nom: 2;
+	u16 rsvd2: 3;
+
+	u32 grp_mode: 1;
+	u32 grp_id: 6;
+	u32 fix_mode: 1;
+	u32 rsvd3: 24;
+	struct mac_ax_ulru_out_sta_ent sta[MAC_AX_MAX_RU_NUM];
+};
+
+/**
+ * @struct mac_ul_macid_info
+ * @brief mac_ul_macid_info
+ *
+ * @var mac_ul_macid_info::macid
+ * Please Place Description here.
+ * @var mac_ul_macid_info::pref_AC
+ * Please Place Description here.
+ * @var mac_ul_macid_info::rsvd
+ * Please Place Description here.
+ */
+struct mac_ul_macid_info {
+	u8 macid;
+	u8 pref_AC:2;
+	u8 rsvd:6;
+};
+
+/**
+ * @struct mac_ul_mode_cfg
+ * @brief mac_ul_mode_cfg
+ *
+ * @var mac_ul_mode_cfg::mode
+ * Please Place Description here.
+ * @var mac_ul_mode_cfg::interval
+ * Please Place Description here.
+ * @var mac_ul_mode_cfg::bsr_thold
+ * Please Place Description here.
+ * @var mac_ul_mode_cfg::storemode
+ * Please Place Description here.
+ * @var mac_ul_mode_cfg::rsvd
+ * Please Place Description here.
+ */
+struct mac_ul_mode_cfg {
+	u32 mode:2; /* 0: peoridic ; 1: normal ; 2: non_tgr */
+	u32 interval:6; /* unit: sec */
+	u32 bsr_thold:8;
+	u32 storemode:2;
+	u32 rsvd:14;
+};
+
+/**
+ * @struct mac_ax_ul_fixinfo
+ * @brief mac_ax_ul_fixinfo
+ *
+ * @var mac_ax_ul_fixinfo::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::cfg
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::ndpa_dur
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::tf_type
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::sig_ta_pkten
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::sig_ta_pktsc
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::murts_flag
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::ndpa
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::snd_pkt_sel
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::data_rate
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::data_er
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::data_bw
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::data_stbc
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::data_ldpc
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::data_dcm
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::apep_len
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::more_tf
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::data_bw_er
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::istwt
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::multiport_id
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::mbssid
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::txpwr_mode
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::ulfix_usage
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::twtgrp_stanum_sel
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::store_idx
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::sta
+ * Please Place Description here.
+ * @var mac_ax_ul_fixinfo::ulrua
+ * Please Place Description here.
+ */
+struct mac_ax_ul_fixinfo {
+	struct mac_ax_tbl_hdr tbl_hdr;
+	struct mac_ul_mode_cfg cfg;
+
+	u32 ndpa_dur:16;
+	u32 tf_type:3;
+	u32 sig_ta_pkten:1;
+	u32 sig_ta_pktsc:4;
+	u32 murts_flag:1;
+	u32 ndpa:2;
+	u32 snd_pkt_sel:2;
+	u32 gi_ltf:3;
+
+	u32 data_rate:9;
+	u32 data_er:1;
+	u32 data_bw:2;
+	u32 data_stbc:2;
+	u32 data_ldpc:1;
+	u32 data_dcm:1;
+	u32 apep_len:12;
+	u32 more_tf:1;
+	u32 data_bw_er:1;
+	u32 istwt:1;
+	u32 rsvd0:1;
+
+	u32 multiport_id:3;
+	u32 mbssid:4;
+	u32 txpwr_mode:3;
+	u32 ulfix_usage:3;
+	u32 twtgrp_stanum_sel:2;
+	u32 store_idx:4;
+	u32 rsvd1:13;
+	struct mac_ul_macid_info sta[4];
+	struct mac_ax_ulrua_output ulrua;
+};
+
+/**
+ * @struct mac_ax_mudecision_para
+ * @brief mac_ax_mudecision_para
+ *
+ * @var mac_ax_mudecision_para::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_mudecision_para::mu_thold
+ * Please Place Description here.
+ * @var mac_ax_mudecision_para::bypass_thold
+ * Please Place Description here.
+ * @var mac_ax_mudecision_para::bypass_tp
+ * Please Place Description here.
+ */
+struct mac_ax_mudecision_para {
+	struct mac_ax_tbl_hdr tbl_hdr;
+	u32 mu_thold:30;
+	u32 bypass_thold:1; //macid bypass tx time thold check
+	u32 bypass_tp:1; //T1 unit:us
+	u32 init_rate: 4;
+	u32 retry_th: 3;
+	u32 rsvd: 25;
+};
+
+/**
+ * @struct mac_ax_protect_rsp_field
+ * @brief mac_ax_protect_rsp_field
+ *
+ * @var mac_ax_protect_rsp_field::protect
+ * Please Place Description here.
+ * @var mac_ax_protect_rsp_field::rsp
+ * Please Place Description here.
+ */
+struct mac_ax_protect_rsp_field {
+	u8 protect: 4;
+	u8 rsp: 4;
+};
+
+/**
+ * @struct mac_ax_mu_protect_rsp_type
+ * @brief mac_ax_mu_protect_rsp_type
+ *
+ * @var mac_ax_mu_protect_rsp_type::byte_type
+ * Please Place Description here.
+ * @var mac_ax_mu_protect_rsp_type::feld_type
+ * Please Place Description here.
+ * @var mac_ax_mu_protect_rsp_type::u
+ * Please Place Description here.
+ */
+struct mac_ax_mu_protect_rsp_type {
+	union {
+		u8 byte_type;
+		struct mac_ax_protect_rsp_field feld_type;
+	} u;
+};
+
+/**
+ * @struct mac_ax_mu_sta_upd
+ * @brief mac_ax_mu_sta_upd
+ *
+ * @var mac_ax_mu_sta_upd::macid
+ * Please Place Description here.
+ * @var mac_ax_mu_sta_upd::mu_idx
+ * Please Place Description here.
+ * @var mac_ax_mu_sta_upd::prot_rsp_type
+ * Please Place Description here.
+ * @var mac_ax_mu_sta_upd::mugrp_bitmap
+ * Please Place Description here.
+ * @var mac_ax_mu_sta_upd::dis_256q
+ * Please Place Description here.
+ * @var mac_ax_mu_sta_upd::dis_1024q
+ * Please Place Description here.
+ * @var mac_ax_mu_sta_upd::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_mu_sta_upd {
+	u8 macid;
+	u8 mu_idx;
+	struct mac_ax_mu_protect_rsp_type prot_rsp_type[5];
+	u8 mugrp_bitmap: 5;
+	u8 dis_256q: 1;
+	u8 dis_1024q: 1;
+	u8 rsvd: 1;
+};
+
+/**
+ * @struct mac_ax_wlaninfo_get
+ * @brief mac_ax_wlaninfo_get
+ *
+ * @var mac_ax_wlaninfo_get::info_sel
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::argv0
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::argv1
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::argv2
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::argv3
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::argv4
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::argv5
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::argv6
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::argv7
+ * Please Place Description here.
+ * @var mac_ax_wlaninfo_get::rsvd1
+ * Please Place Description here.
+ */
+struct mac_ax_wlaninfo_get {
+	u32 info_sel:4;
+	u32 rsvd0:4;
+	u32 argv0:8;
+	u32 argv1:8;
+	u32 argv2:8;
+	u32 argv3:8;
+	u32 argv4:8;
+	u32 argv5:8;
+	u32 argv6:8;
+	u32 argv7:8;
+	u32 rsvd1:24;
+};
+
+/**
+ * @struct mac_ax_ccxrpt
+ * @brief mac_ax_ccxrpt
+ *
+ * @var mac_ax_ccxrpt::macid
+ * Please Place Description here.
+ * @var mac_ax_ccxrpt::tx_state
+ * Please Place Description here.
+ * @var mac_ax_ccxrpt::sw_define
+ * Please Place Description here.
+ * @var mac_ax_ccxrpt::pkt_ok_num
+ * Please Place Description here.
+ * @var mac_ax_ccxrpt::rsvd0
+ * Please Place Description here.
+ */
+struct mac_ax_ccxrpt {
+	u32 macid:7;
+	u32 tx_state:2;
+	u32 sw_define:4;
+	u32 pkt_ok_num:8;
+	u32 data_txcnt:6;
+	u32 rsvd0:5;
+};
+
+/**
+ * @struct mac_ax_dumpwlanc
+ * @brief mac_ax_dumpwlanc
+ *
+ * @var mac_ax_dumpwlanc::cmdid
+ * Please Place Description here.
+ * @var mac_ax_dumpwlanc::rsvd0
+ * Please Place Description here.
+ */
+struct mac_ax_dumpwlanc {
+	u32 cmdid:8;
+	u32 rsvd0:24;
+};
+
+/**
+ * @struct mac_ax_dumpwlans
+ * @brief mac_ax_dumpwlans
+ *
+ * @var mac_ax_dumpwlans::cmdid
+ * Please Place Description here.
+ * @var mac_ax_dumpwlans::macid_grp
+ * Please Place Description here.
+ * @var mac_ax_dumpwlans::rsvd0
+ * Please Place Description here.
+ */
+struct mac_ax_dumpwlans {
+	u32 cmdid:8;
+	u32 macid_grp:8;
+	u32 rsvd0:16;
+};
+
+/**
+ * @struct mac_ax_dumpwland
+ * @brief mac_ax_dumpwland
+ *
+ * @var mac_ax_dumpwland::cmdid
+ * Please Place Description here.
+ * @var mac_ax_dumpwland::grp_type
+ * Please Place Description here.
+ * @var mac_ax_dumpwland::grp_id
+ * Please Place Description here.
+ * @var mac_ax_dumpwland::muru
+ * Please Place Description here.
+ * @var mac_ax_dumpwland::macid
+ * Please Place Description here.
+ */
+struct mac_ax_dumpwland {
+	u32 cmdid:8;
+	u32 grp_type:8;
+	u32 grp_id:8;
+	u32 muru:8;
+	u8 macid[4];
+};
+
+/**
+ * @struct mac_ax_fixmode_para
+ * @brief mac_ax_fixmode_para
+ *
+ * @var mac_ax_fixmode_para::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::force_sumuru_en
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::forcesu
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::forcemu
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::forceru
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_fe_su_en
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_fe_vhtmu_en
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_fe_hemu_en
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_fe_heru_en
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_fe_ul_en
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_frame_seq_su
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_frame_seq_vhtmu
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_frame_seq_hemu
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_frame_seq_heru
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::fix_frame_seq_ul
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::is_dlruhwgrp
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::is_ulruhwgrp
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::prot_type_su
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::prot_type_vhtmu
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::resp_type_vhtmu
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::prot_type_hemu
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::resp_type_hemu
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::prot_type_heru
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::resp_type_heru
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::ul_prot_type
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::rugrpid
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::mugrpid
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::ulgrpid
+ * Please Place Description here.
+ * @var mac_ax_fixmode_para::rsvd1
+ * Please Place Description here.
+ */
+struct mac_ax_fixmode_para {
+	struct mac_ax_tbl_hdr tbl_hdr;
+	u32 force_sumuru_en: 1;
+	u32 forcesu: 1;
+	u32 forcemu: 1;
+	u32 forceru: 1;
+	u32 fix_fe_su_en:1;
+	u32 fix_fe_vhtmu_en:1;
+	u32 fix_fe_hemu_en:1;
+	u32 fix_fe_heru_en:1;
+	u32 fix_fe_ul_en:1;
+	u32 fix_frame_seq_su: 1;
+	u32 fix_frame_seq_vhtmu: 1;
+	u32 fix_frame_seq_hemu: 1;
+	u32 fix_frame_seq_heru: 1;
+	u32 fix_frame_seq_ul: 1;
+	u32 is_dlruhwgrp: 1;
+	u32 is_ulruhwgrp:1;
+	u32 prot_type_su: 4;
+	u32 prot_type_vhtmu: 4;
+	u32 resp_type_vhtmu: 4;
+	u32 prot_type_hemu: 4;
+	u32 resp_type_hemu: 4;
+	u32 prot_type_heru: 4;
+	u32 resp_type_heru: 4;
+	u32 ul_prot_type: 4;
+	u32 rugrpid: 5;
+	u32 mugrpid:5;
+	u32 ulgrpid:5;
+	u32 rsvd1:1;
+	u32 fix_txcmdnum_en:1;
+	u32 force_to_one:1;
+};
+
+/**
+ * @struct mac_ax_tf_ba
+ * @brief mac_ax_tf_ba
+ *
+ * @var mac_ax_tf_ba::fix_ba
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::ru_psd
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::tf_rate
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::rf_gain_fix
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::rf_gain_idx
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::tb_ppdu_bw
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::rate
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::doppler
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::stbc
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::sta_coding
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::tb_t_pe_nom
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::pr20_bw_en
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::ma_type
+ * Please Place Description here.
+ * @var mac_ax_tf_ba::rsvd1
+ * Please Place Description here.
+ */
+struct mac_ax_tf_ba {
+	u32 fix_ba:1;
+	u32 ru_psd:9;
+	u32 tf_rate:9;
+	u32 rf_gain_fix:1;
+	u32 rf_gain_idx:10;
+	u32 tb_ppdu_bw:2;
+	struct mac_ax_ru_rate_ent rate;
+	u8 gi_ltf:3;
+	u8 doppler:1;
+	u8 stbc:1;
+	u8 sta_coding:1;
+	u8 tb_t_pe_nom:2;
+	u8 pr20_bw_en:1;
+	u8 ma_type: 1;
+	u8 rsvd1: 6;
+};
+
+/**
+ * @struct mac_ax_ba_infotbl
+ * @brief mac_ax_ba_infotbl
+ *
+ * @var mac_ax_ba_infotbl::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_ba_infotbl::tfba
+ * Please Place Description here.
+ */
+struct mac_ax_ba_infotbl {
+	struct mac_ax_tbl_hdr tbl_hdr;
+	struct mac_ax_tf_ba tfba;
+};
+
+/**
+ * @struct mac_ax_dl_ru_grptbl
+ * @brief mac_ax_dl_ru_grptbl
+ *
+ * @var mac_ax_dl_ru_grptbl::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_dl_ru_grptbl::ppdu_bw
+ * Please Place Description here.
+ * @var mac_ax_dl_ru_grptbl::tx_pwr
+ * Please Place Description here.
+ * @var mac_ax_dl_ru_grptbl::pwr_boost_fac
+ * Please Place Description here.
+ * @var mac_ax_dl_ru_grptbl::fix_mode_flag
+ * Please Place Description here.
+ * @var mac_ax_dl_ru_grptbl::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_dl_ru_grptbl::rsvd
+ * Please Place Description here.
+ * @var mac_ax_dl_ru_grptbl::tf
+ * Please Place Description here.
+ */
+struct mac_ax_dl_ru_grptbl {
+	struct mac_ax_tbl_hdr tbl_hdr;
+	u16 ppdu_bw:2;
+	u16 tx_pwr:9;
+	u16 pwr_boost_fac:5;
+	u8 fix_mode_flag:1;
+	u8 rsvd1:7;
+	u8 rsvd;
+	struct mac_ax_tf_ba tf;
+};
+
+/**
+ * @struct mac_ax_ul_ru_grptbl
+ * @brief mac_ax_ul_ru_grptbl
+ *
+ * @var mac_ax_ul_ru_grptbl::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::grp_psd_max
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::grp_psd_min
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::tf_rate
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::fix_tf_rate
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::rsvd2
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::ppdu_bw
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::rf_gain_fix
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::rf_gain_idx
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::fix_mode_flag
+ * Please Place Description here.
+ * @var mac_ax_ul_ru_grptbl::rsvd1
+ * Please Place Description here.
+ */
+struct mac_ax_ul_ru_grptbl {
+	struct mac_ax_tbl_hdr tbl_hdr;
+	u32 grp_psd_max: 9;
+	u32 grp_psd_min: 9;
+	u32 tf_rate: 9;
+	u32 fix_tf_rate: 1;
+	u32 rsvd2: 4;
+	u16 ppdu_bw: 2;
+	u16 rf_gain_fix: 1;
+	u16 rf_gain_idx: 10;
+	u16 fix_mode_flag: 1;
+	u16 rsvd1: 2;
+};
+
+/**
+ * @struct mac_ax_bb_stainfo
+ * @brief mac_ax_bb_stainfo
+ *
+ * @var mac_ax_bb_stainfo::tbl_hdr
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::gi_ltf_48spt
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::gi_ltf_18spt
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::rsvd3
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_info_en
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_bw
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_doppler_ctrl
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_coding
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_txbf
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_stbc
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dl_fwcqi_flag
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlru_ratetbl_ridx
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::csi_info_bitmap
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dl_swgrp_bitmap
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_dcm
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_rate
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::dlsu_pwr
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::rsvd2
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::rsvd4
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_info_en
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_bw
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_doppler_ctrl
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_dcm
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_ss
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_mcs
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ul_fwcqi_flag
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulru_ratetbl_ridx
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_stbc
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_coding
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ulsu_rssi_m
+ * Please Place Description here.
+ * @var mac_ax_bb_stainfo::ul_swgrp_bitmap
+ * Please Place Description here.
+ */
+struct mac_ax_bb_stainfo {
+	struct mac_ax_tbl_hdr tbl_hdr;
+//sta capability
+	u8 gi_ltf_48spt:1;
+	u8 gi_ltf_18spt:1;
+	u8 rsvd3:6;
+//downlink su
+	u8 dlsu_info_en:1;
+	u8 dlsu_bw:2;
+	u8 dlsu_gi_ltf:3;
+	u8 dlsu_doppler_ctrl:2;
+	u8 dlsu_coding:1;
+	u8 dlsu_txbf:1;
+	u8 dlsu_stbc:1;
+	u8 dl_fwcqi_flag:1;
+	u8 dlru_ratetbl_ridx:4;
+	u8 csi_info_bitmap;
+	u32 dl_swgrp_bitmap;
+	u16 dlsu_dcm:1;
+	u16 rsvd1:6;
+	u16 dlsu_rate:9;
+	u8 dlsu_pwr:6;
+	u8 rsvd2:2;
+	u8 rsvd4;
+//uplink su
+	u8 ulsu_info_en:1;
+	u8 ulsu_bw:2;
+	u8 ulsu_gi_ltf:3;
+	u8 ulsu_doppler_ctrl:2;
+	u8 ulsu_dcm:1;
+	u8 ulsu_ss:3;
+	u8 ulsu_mcs:4;
+	u16 ul_fwcqi_flag:1;
+	u16 ulru_ratetbl_ridx:4;
+	u16 ulsu_stbc:1;
+	u16 ulsu_coding:1;
+	u16 ulsu_rssi_m:9;
+	u32 ul_swgrp_bitmap;
+//tb info
+};
+
+/**
+ * @struct mac_ax_tf_depend_user_para
+ * @brief mac_ax_tf_depend_user_para
+ *
+ * @var mac_ax_tf_depend_user_para::pref_AC
+ * Please Place Description here.
+ * @var mac_ax_tf_depend_user_para::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_tf_depend_user_para {
+	u8 pref_AC: 2;
+	u8 rsvd: 6;
+};
+
+/**
+ * @struct mac_ax_tf_user_para
+ * @brief mac_ax_tf_user_para
+ *
+ * @var mac_ax_tf_user_para::aid12
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::ul_mcs
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::macid
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::ru_pos
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::ul_fec_code
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::ul_dcm
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::ss_alloc
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::ul_tgt_rssi
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::rsvd
+ * Please Place Description here.
+ * @var mac_ax_tf_user_para::rsvd2
+ * Please Place Description here.
+ */
+struct mac_ax_tf_user_para {
+	u16 aid12: 12;
+	u16 ul_mcs: 4;
+	u8 macid;
+	u8 ru_pos;
+
+	u8 ul_fec_code: 1;
+	u8 ul_dcm: 1;
+	u8 ss_alloc: 6;
+	u8 ul_tgt_rssi: 7;
+	u8 rsvd: 1;
+	u16 rsvd2;
+};
+
+/**
+ * @struct mac_ax_tf_pkt_para
+ * @brief mac_ax_tf_pkt_para
+ *
+ * @var mac_ax_tf_pkt_para::ul_bw
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::num_he_ltf
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::ul_stbc
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::doppler
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::ap_tx_power
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::user_num
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::pktnum
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::pri20_bitmap
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::user
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para::dep_user
+ * Please Place Description here.
+ */
+struct mac_ax_tf_pkt_para {
+	u8 ul_bw: 2;
+	u8 gi_ltf: 2;
+	u8 num_he_ltf: 3;
+	u8 ul_stbc: 1;
+	u8 doppler: 1;
+	u8 ap_tx_power: 6;
+	u8 rsvd0: 1;
+	u8 user_num: 3;
+	u8 pktnum: 3;
+	u8 rsvd1: 2;
+	u8 pri20_bitmap;
+
+	struct mac_ax_tf_user_para user[4];
+	struct mac_ax_tf_depend_user_para dep_user[4];
+};
+
+/**
+ * @struct mac_ax_tf_pkt_para
+ * @brief mac_ax_tf_pkt_para
+ *
+ * @var mac_ax_tf_pkt_para_v1::ul_bw
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::num_he_ltf
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::ul_stbc
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::doppler
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::ap_tx_power
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::user_num
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::pktnum
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::pri20_bitmap
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::user
+ * Please Place Description here.
+ * @var mac_ax_tf_pkt_para_v1::dep_user
+ * Please Place Description here.
+ */
+struct mac_ax_tf_pkt_para_v1 {
+	u8 ul_bw: 2;
+	u8 gi_ltf: 2;
+	u8 num_he_ltf: 3;
+	u8 ul_stbc: 1;
+	u8 doppler: 1;
+	u8 ap_tx_power: 6;
+	u8 rsvd0: 1;
+	u8 user_num: 4;
+	u8 pktnum: 4;
+	u8 pri20_bitmap;
+
+	struct mac_ax_tf_user_para user[8];
+	struct mac_ax_tf_depend_user_para dep_user[8];
+};
+
+/**
+ * @struct mac_ax_tf_wd_para
+ * @brief mac_ax_tf_wd_para
+ *
+ * @var mac_ax_tf_wd_para::datarate
+ * Please Place Description here.
+ * @var mac_ax_tf_wd_para::mulport_id
+ * Please Place Description here.
+ * @var mac_ax_tf_wd_para::pwr_ofset
+ * Please Place Description here.
+ * @var mac_ax_tf_wd_para::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_tf_wd_para {
+	u16 datarate: 9;
+	u16 mulport_id: 3;
+	u16 pwr_ofset: 3;
+	u16 rsvd: 1;
+};
+
+/**
+ * @struct mac_ax_f2p_test_para
+ * @brief mac_ax_f2p_test_para
+ *
+ * @var mac_ax_f2p_test_para::tf_pkt
+ * Please Place Description here.
+ * @var mac_ax_f2p_test_para::tf_wd
+ * Please Place Description here.
+ * @var mac_ax_f2p_test_para::mode
+ * Please Place Description here.
+ * @var mac_ax_f2p_test_para::frexch_type
+ * Please Place Description here.
+ * @var mac_ax_f2p_test_para::sigb_len
+ * Please Place Description here.
+ */
+struct mac_ax_f2p_test_para {
+	struct mac_ax_tf_pkt_para tf_pkt;
+	struct mac_ax_tf_wd_para tf_wd;
+	u8 mode: 2;
+	u8 frexch_type: 6;
+	u8 sigb_len;
+};
+
+/**
+ * @struct mac_ax_f2p_test_para_v1
+ * @brief mac_ax_f2p_test_para_v1
+ *
+ * @var mac_ax_f2p_test_para_v1::tf_pkt
+ * Please Place Description here.
+ * @var mac_ax_f2p_test_para_v1::tf_wd
+ * Please Place Description here.
+ * @var mac_ax_f2p_test_para_v1::mode
+ * Please Place Description here.
+ * @var mac_ax_f2p_test_para_v1::frexch_type
+ * Please Place Description here.
+ * @var mac_ax_f2p_test_para_v1::sigb_len
+ * Please Place Description here.
+ */
+struct mac_ax_f2p_test_para_v1 {
+	struct mac_ax_tf_pkt_para_v1 tf_pkt;
+	struct mac_ax_tf_wd_para tf_wd;
+	u8 mode: 2;
+	u8 frexch_type: 6;
+	u8 sigb_len;
+};
+
+/**
+ * @struct mac_ax_f2p_wd
+ * @brief mac_ax_f2p_wd
+ *
+ * @var mac_ax_f2p_wd::cmd_qsel
+ * Please Place Description here.
+ * @var mac_ax_f2p_wd::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_f2p_wd::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_f2p_wd::ls
+ * Please Place Description here.
+ * @var mac_ax_f2p_wd::fs
+ * Please Place Description here.
+ * @var mac_ax_f2p_wd::total_number
+ * Please Place Description here.
+ * @var mac_ax_f2p_wd::seq
+ * Please Place Description here.
+ * @var mac_ax_f2p_wd::length
+ * Please Place Description here.
+ * @var mac_ax_f2p_wd::rsvd2
+ * Please Place Description here.
+ */
+struct mac_ax_f2p_wd {
+	/* dword 0 */
+	u32 cmd_qsel:6;
+	u32 rsvd0:2;
+	u32 rsvd1:2;
+	u32 ls:1;
+	u32 fs:1;
+	u32 total_number:4;
+	u32 seq:8;
+	u32 length:8;
+	/* dword 1 */
+	u32 rsvd2;
+};
+
+/**
+ * @struct mac_ax_f2p_tx_cmd
+ * @brief mac_ax_f2p_tx_cmd
+ *
+ * @var mac_ax_f2p_tx_cmd::cmd_type
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::cmd_sub_type
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_user_num
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::bw
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::tx_power
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::fw_define
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ss_sel_mode
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::next_qsel
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::twt_group
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dis_chk_slp
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ru_mu_2_su
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_t_pe
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::sigb_ch1_len
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::sigb_ch2_len
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::sigb_sym_num
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::sigb_ch2_ofs
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dis_htp_ack
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::tx_time_ref
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pri_user_idx
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ampdu_max_txtime
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::group_id
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::twt_chk_en
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::twt_port_id
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::twt_start_time
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::twt_end_time
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::apep_len
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::tri_pad
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_t_pe
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rf_gain_idx
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::fixed_gain_en
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_doppler
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_stbc
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_mid_per
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_cqi_rrp_tri
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd4
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::sigb_dcm
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::sigb_comp
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::doppler
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::stbc
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::mid_per
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::gi_ltf_size
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::sigb_mcs
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd5
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::macid_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ac_type_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::mu_sta_pos_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_rate_idx_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_dcm_en_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd6
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ru_alo_idx_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pwr_boost_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::agg_bmp_alo_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ampdu_max_txnum_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::user_define_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::user_define_ext_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_addr_idx_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_dcm_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_fec_cod_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_ru_rate_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd8
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_ru_alo_idx_u0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd9
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::macid_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ac_type_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::mu_sta_pos_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_rate_idx_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_dcm_en_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd10
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ru_alo_idx_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pwr_boost_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::agg_bmp_alo_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ampdu_max_txnum_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::user_define_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::user_define_ext_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_addr_idx_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_dcm_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_fec_cod_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_ru_rate_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd12
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_ru_alo_idx_u1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd13
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::macid_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ac_type_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::mu_sta_pos_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_rate_idx_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_dcm_en_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd14
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ru_alo_idx_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pwr_boost_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::agg_bmp_alo_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ampdu_max_txnum_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::user_define_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::user_define_ext_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_addr_idx_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_dcm_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_fec_cod_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_ru_rate_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd16
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_ru_alo_idx_u2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd17
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::macid_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ac_type_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::mu_sta_pos_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_rate_idx_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::dl_dcm_en_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd18
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ru_alo_idx_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pwr_boost_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::agg_bmp_alo_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ampdu_max_txnum_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::user_define_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::user_define_ext_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_addr_idx_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_dcm_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_fec_cod_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_ru_rate_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd20
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_ru_alo_idx_u3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd21
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pkt_id_0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd22
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::valid_0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_user_num_0
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd23
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pkt_id_1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd24
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::valid_1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_user_num_1
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd25
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pkt_id_2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd26
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::valid_2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_user_num_2
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd27
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pkt_id_3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd28
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::valid_3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_user_num_3
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd29
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pkt_id_4
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd30
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::valid_4
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_user_num_4
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd31
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::pkt_id_5
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd32
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::valid_5
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::ul_user_num_5
+ * Please Place Description here.
+ * @var mac_ax_f2p_tx_cmd::rsvd33
+ * Please Place Description here.
+ */
+struct mac_ax_f2p_tx_cmd {
+	/* dword 0 */
+	u32 cmd_type:8;
+	u32 cmd_sub_type:8;
+	u32 dl_user_num:5;
+	u32 bw:2;
+	u32 tx_power:9;
+	/* dword 1 */
+	u32 fw_define:16;
+	u32 ss_sel_mode:2;
+	u32 next_qsel:6;
+	u32 twt_group:4;
+	u32 dis_chk_slp:1;
+	u32 ru_mu_2_su:1;
+	u32 dl_t_pe:2;
+	/* dword 2 */
+	u32 sigb_ch1_len:8;
+	u32 sigb_ch2_len:8;
+	u32 sigb_sym_num:6;
+	u32 sigb_ch2_ofs:5;
+	u32 dis_htp_ack:1;
+	u32 tx_time_ref:2;
+	u32 pri_user_idx:2;
+	/* dword 3 */
+	u32 ampdu_max_txtime:14;
+	u32 rsvd0:2;
+	u32 group_id:6;
+	u32 rsvd1:2;
+	u32 rsvd2:4;
+	u32 twt_chk_en:1;
+	u32 twt_port_id:3;
+	/* dword 4 */
+	u32 twt_start_time:32;
+	/* dword 5 */
+	u32 twt_end_time:32;
+	/* dword 6 */
+	u32 apep_len:12;
+	u32 tri_pad:2;
+	u32 ul_t_pe:2;
+	u32 rf_gain_idx:10;
+	u32 fixed_gain_en:1;
+	u32 ul_gi_ltf:3;
+	u32 ul_doppler:1;
+	u32 ul_stbc:1;
+	/* dword 7 */
+	u32 ul_mid_per:1;
+	u32 ul_cqi_rrp_tri:1;
+	u32 rsvd3:6;
+	u32 rsvd4:8;
+	u32 sigb_dcm:1;
+	u32 sigb_comp:1;
+	u32 doppler:1;
+	u32 stbc:1;
+	u32 mid_per:1;
+	u32 gi_ltf_size:3;
+	u32 sigb_mcs:3;
+	u32 rsvd5:5;
+	/* dword 8 */
+	u32 macid_u0:8;
+	u32 ac_type_u0:2;
+	u32 mu_sta_pos_u0:2;
+	u32 dl_rate_idx_u0:9;
+	u32 dl_dcm_en_u0:1;
+	u32 rsvd6:2;
+	u32 ru_alo_idx_u0:8;
+	/* dword 9 */
+	u32 pwr_boost_u0:5;
+	u32 agg_bmp_alo_u0:3;
+	u32 ampdu_max_txnum_u0:8;
+	u32 user_define_u0:8;
+	u32 user_define_ext_u0:8;
+	/* dword 10 */
+	u32 ul_addr_idx_u0:8;
+	u32 ul_dcm_u0:1;
+	u32 ul_fec_cod_u0:1;
+	u32 ul_ru_rate_u0:7;
+	u32 rsvd8:7;
+	u32 ul_ru_alo_idx_u0:8;
+	/* dword 11 */
+	u32 rsvd9:32;
+	/* dword 12 */
+	u32 macid_u1:8;
+	u32 ac_type_u1:2;
+	u32 mu_sta_pos_u1:2;
+	u32 dl_rate_idx_u1:9;
+	u32 dl_dcm_en_u1:1;
+	u32 rsvd10:2;
+	u32 ru_alo_idx_u1:8;
+	/* dword 13 */
+	u32 pwr_boost_u1:5;
+	u32 agg_bmp_alo_u1:3;
+	u32 ampdu_max_txnum_u1:8;
+	u32 user_define_u1:8;
+	u32 user_define_ext_u1:8;
+	/* dword 14 */
+	u32 ul_addr_idx_u1:8;
+	u32 ul_dcm_u1:1;
+	u32 ul_fec_cod_u1:1;
+	u32 ul_ru_rate_u1:7;
+	u32 rsvd12:7;
+	u32 ul_ru_alo_idx_u1:8;
+	/* dword 15 */
+	u32 rsvd13:32;
+	/* dword 16 */
+	u32 macid_u2:8;
+	u32 ac_type_u2:2;
+	u32 mu_sta_pos_u2:2;
+	u32 dl_rate_idx_u2:9;
+	u32 dl_dcm_en_u2:1;
+	u32 rsvd14:2;
+	u32 ru_alo_idx_u2:8;
+	/* dword 17 */
+	u32 pwr_boost_u2:5;
+	u32 agg_bmp_alo_u2:3;
+	u32 ampdu_max_txnum_u2:8;
+	u32 user_define_u2:8;
+	u32 user_define_ext_u2:8;
+	/* dword 18 */
+	u32 ul_addr_idx_u2:8;
+	u32 ul_dcm_u2:1;
+	u32 ul_fec_cod_u2:1;
+	u32 ul_ru_rate_u2:7;
+	u32 rsvd16:7;
+	u32 ul_ru_alo_idx_u2:8;
+	/* dword 19 */
+	u32 rsvd17:32;
+	/* dword 20 */
+	u32 macid_u3:8;
+	u32 ac_type_u3:2;
+	u32 mu_sta_pos_u3:2;
+	u32 dl_rate_idx_u3:9;
+	u32 dl_dcm_en_u3:1;
+	u32 rsvd18:2;
+	u32 ru_alo_idx_u3:8;
+	/* dword 21 */
+	u32 pwr_boost_u3:5;
+	u32 agg_bmp_alo_u3:3;
+	u32 ampdu_max_txnum_u3:8;
+	u32 user_define_u3:8;
+	u32 user_define_ext_u3:8;
+	/* dword 22 */
+	u32 ul_addr_idx_u3:8;
+	u32 ul_dcm_u3:1;
+	u32 ul_fec_cod_u3:1;
+	u32 ul_ru_rate_u3:7;
+	u32 rsvd20:7;
+	u32 ul_ru_alo_idx_u3:8;
+	/* dword 23 */
+	u32 rsvd21:32;
+	/* dword 24 */
+	u32 pkt_id_0:12;
+	u32 rsvd22:3;
+	u32 valid_0:1;
+	u32 ul_user_num_0:4;
+	u32 rsvd23:12;
+	/* dword 25 */
+	u32 pkt_id_1:12;
+	u32 rsvd24:3;
+	u32 valid_1:1;
+	u32 ul_user_num_1:4;
+	u32 rsvd25:12;
+	/* dword 26 */
+	u32 pkt_id_2:12;
+	u32 rsvd26:3;
+	u32 valid_2:1;
+	u32 ul_user_num_2:4;
+	u32 rsvd27:12;
+	/* dword 27 */
+	u32 pkt_id_3:12;
+	u32 rsvd28:3;
+	u32 valid_3:1;
+	u32 ul_user_num_3:4;
+	u32 rsvd29:12;
+	/* dword 28 */
+	u32 pkt_id_4:12;
+	u32 rsvd30:3;
+	u32 valid_4:1;
+	u32 ul_user_num_4:4;
+	u32 rsvd31:12;
+	/* dword 29 */
+	u32 pkt_id_5:12;
+	u32 rsvd32:3;
+	u32 valid_5:1;
+	u32 ul_user_num_5:4;
+	u32 rsvd33:12;
+};
+
+//todo: doxygen
+struct mac_ax_f2p_tx_cmd_v1 {
+	/* dword 0 */
+	u32 cmd_type:8;
+	u32 cmd_sub_type:8;
+	u32 dl_user_num:5;
+	u32 bw:2;
+	u32 tx_power:9;
+	/* dword 1 */
+	u32 fw_define:16;
+	u32 ss_sel_mode:2;
+	u32 next_qsel:6;
+	u32 twt_group:4;
+	u32 dis_chk_slp:1;
+	u32 ru_mu_2_su:1;
+	u32 dl_t_pe:2;
+	/* dword 2 */
+	u32 ch20_with_data:8;
+	u32 s_idx:8;
+	u32 ru_grp_ntx:3;
+	u32 rsvd0:6;
+	u32 retry_brk:1;
+	u32 txop_brk:1;
+	u32 dis_htp_ack:1;
+	u32 pri_user_idx:4;
+	/* dword 3 */
+	u32 ampdu_max_txtime:14;
+	u32 rsvd1:1;
+	u32 fix_tx_time_mode:1;
+	u32 group_id:6;
+	u32 ul_ap_pwr:6;
+	u32 twt_chk_en:1;
+	u32 twt_port_id:3;
+	/* dword 4 */
+	u32 twt_start_time:32;
+	/* dword 5 */
+	u32 twt_end_time:32;
+	/* dword 6 */
+	u32 apep_len:12;
+	u32 tri_pad:2;
+	u32 ul_t_pe:2;
+	u32 rf_gain_idx:10;
+	u32 fixed_gain_en:1;
+	u32 ul_gi_ltf:3;
+	u32 ul_doppler:1;
+	u32 ul_stbc:1;
+	/* dword 7 */
+	u32 ul_mid_per:1;
+	u32 ul_cqi_rrp_tri:1;
+	u32 ul_len_ref:4;
+	u32 rsvd2:2;
+	u32 pri_exp_rssi_dbm:7;
+	u32 elna_idx:1;
+	u32 rsvd3:2;
+	u32 doppler:1;
+	u32 stbc:1;
+	u32 mid_per:1;
+	u32 gi_ltf_size:3;
+	u32 rsvd4:7;
+	u32 dis_force_cts2:1;
+
+	/* dword 8 */
+	u32 macid_u0:8;
+	u32 ac_type_u0:2;
+	u32 rsvd5:2;
+	u32 dl_rate_idx_u0:9;
+	u32 dl_dcm_en_u0:1;
+	u32 dl_ldpc_en_u0:1;
+	u32 txbf_en_u0:1;
+	u32 ru_alo_idx_u0:8;
+	/* dword 9 */
+	u32 pwr_boost_u0:5;
+	u32 agg_bmp_alo_u0:3;
+	u32 ampdu_max_txnum_u0:8;
+	u32 aid_u0:12;
+	u32 rsvd6:3;
+	u32 preload_en_u0:1;
+	/* dword 10 */
+	u32 ul_addr_idx_u0:8;
+	u32 ul_dcm_u0:1;
+	u32 ul_fec_cod_u0:1;
+	u32 ul_ru_rate_u0:7;
+	u32 rsvd7:7;
+	u32 ul_ru_alo_idx_u0:8;
+	/* dword 11 */
+	u32 user_define_u0:32;
+
+	/* dword 12 */
+	u32 macid_u1:8;
+	u32 ac_type_u1:2;
+	u32 rsvd8:2;
+	u32 dl_rate_idx_u1:9;
+	u32 dl_dcm_en_u1:1;
+	u32 dl_ldpc_en_u1:1;
+	u32 txbf_en_u1:1;
+	u32 ru_alo_idx_u1:8;
+	/* dword 13 */
+	u32 pwr_boost_u1:5;
+	u32 agg_bmp_alo_u1:3;
+	u32 ampdu_max_txnum_u1:8;
+	u32 aid_u1:12;
+	u32 rsvd9:3;
+	u32 preload_en_u1:1;
+	/* dword 14 */
+	u32 ul_addr_idx_u1:8;
+	u32 ul_dcm_u1:1;
+	u32 ul_fec_cod_u1:1;
+	u32 ul_ru_rate_u1:7;
+	u32 rsvd10:7;
+	u32 ul_ru_alo_idx_u1:8;
+	/* dword 15 */
+	u32 user_define_u1:32;
+
+	/* dword 16 */
+	u32 macid_u2:8;
+	u32 ac_type_u2:2;
+	u32 rsvd11:2;
+	u32 dl_rate_idx_u2:9;
+	u32 dl_dcm_en_u2:1;
+	u32 dl_ldpc_en_u2:1;
+	u32 txbf_en_u2:1;
+	u32 ru_alo_idx_u2:8;
+	/* dword 17 */
+	u32 pwr_boost_u2:5;
+	u32 agg_bmp_alo_u2:3;
+	u32 ampdu_max_txnum_u2:8;
+	u32 aid_u2:12;
+	u32 rsvd12:3;
+	u32 preload_en_u2:1;
+	/* dword 18 */
+	u32 ul_addr_idx_u2:8;
+	u32 ul_dcm_u2:1;
+	u32 ul_fec_cod_u2:1;
+	u32 ul_ru_rate_u2:7;
+	u32 rsvd13:7;
+	u32 ul_ru_alo_idx_u2:8;
+	/* dword 19 */
+	u32 user_define_u2:32;
+
+	/* dword 20 */
+	u32 macid_u3:8;
+	u32 ac_type_u3:2;
+	u32 rsvd14:2;
+	u32 dl_rate_idx_u3:9;
+	u32 dl_dcm_en_u3:1;
+	u32 dl_ldpc_en_u3:1;
+	u32 txbf_en_u3:1;
+	u32 ru_alo_idx_u3:8;
+	/* dword 21 */
+	u32 pwr_boost_u3:5;
+	u32 agg_bmp_alo_u3:3;
+	u32 ampdu_max_txnum_u3:8;
+	u32 aid_u3:12;
+	u32 rsvd15:3;
+	u32 preload_en_u3:1;
+	/* dword 22 */
+	u32 ul_addr_idx_u3:8;
+	u32 ul_dcm_u3:1;
+	u32 ul_fec_cod_u3:1;
+	u32 ul_ru_rate_u3:7;
+	u32 rsvd16:7;
+	u32 ul_ru_alo_idx_u3:8;
+	/* dword 23 */
+	u32 user_define_u3:32;
+
+	/* dword 24 */
+	u32 macid_u4:8;
+	u32 ac_type_u4:2;
+	u32 rsvd17:2;
+	u32 dl_rate_idx_u4:9;
+	u32 dl_dcm_en_u4:1;
+	u32 dl_ldpc_en_u4:1;
+	u32 txbf_en_u4:1;
+	u32 ru_alo_idx_u4:8;
+	/* dword 25 */
+	u32 pwr_boost_u4:5;
+	u32 agg_bmp_alo_u4:3;
+	u32 ampdu_max_txnum_u4:8;
+	u32 aid_u4:12;
+	u32 rsvd18:3;
+	u32 preload_en_u4:1;
+	/* dword 26 */
+	u32 ul_addr_idx_u4:8;
+	u32 ul_dcm_u4:1;
+	u32 ul_fec_cod_u4:1;
+	u32 ul_ru_rate_u4:7;
+	u32 rsvd19:7;
+	u32 ul_ru_alo_idx_u4:8;
+	/* dword 27 */
+	u32 user_define_u4:32;
+
+	/* dword 28 */
+	u32 macid_u5:8;
+	u32 ac_type_u5:2;
+	u32 rsvd20:2;
+	u32 dl_rate_idx_u5:9;
+	u32 dl_dcm_en_u5:1;
+	u32 dl_ldpc_en_u5:1;
+	u32 txbf_en_u5:1;
+	u32 ru_alo_idx_u5:8;
+	/* dword 29 */
+	u32 pwr_boost_u5:5;
+	u32 agg_bmp_alo_u5:3;
+	u32 ampdu_max_txnum_u5:8;
+	u32 aid_u5:12;
+	u32 rsvd21:3;
+	u32 preload_en_u5:1;
+	/* dword 30 */
+	u32 ul_addr_idx_u5:8;
+	u32 ul_dcm_u5:1;
+	u32 ul_fec_cod_u5:1;
+	u32 ul_ru_rate_u5:7;
+	u32 rsvd22:7;
+	u32 ul_ru_alo_idx_u5:8;
+	/* dword 31 */
+	u32 user_define_u5:32;
+
+	/* dword 32 */
+	u32 macid_u6:8;
+	u32 ac_type_u6:2;
+	u32 rsvd23:2;
+	u32 dl_rate_idx_u6:9;
+	u32 dl_dcm_en_u6:1;
+	u32 dl_ldpc_en_u6:1;
+	u32 txbf_en_u6:1;
+	u32 ru_alo_idx_u6:8;
+	/* dword 33 */
+	u32 pwr_boost_u6:5;
+	u32 agg_bmp_alo_u6:3;
+	u32 ampdu_max_txnum_u6:8;
+	u32 aid_u6:12;
+	u32 rsvd24:3;
+	u32 preload_en_u6:1;
+	/* dword 34 */
+	u32 ul_addr_idx_u6:8;
+	u32 ul_dcm_u6:1;
+	u32 ul_fec_cod_u6:1;
+	u32 ul_ru_rate_u6:7;
+	u32 rsvd25:7;
+	u32 ul_ru_alo_idx_u6:8;
+	/* dword 35 */
+	u32 user_define_u6:32;
+
+	/* dword 36 */
+	u32 macid_u7:8;
+	u32 ac_type_u7:2;
+	u32 rsvd26:2;
+	u32 dl_rate_idx_u7:9;
+	u32 dl_dcm_en_u7:1;
+	u32 dl_ldpc_en_u7:1;
+	u32 txbf_en_u7:1;
+	u32 ru_alo_idx_u7:8;
+	/* dword 37 */
+	u32 pwr_boost_u7:5;
+	u32 agg_bmp_alo_u7:3;
+	u32 ampdu_max_txnum_u7:8;
+	u32 aid_u7:12;
+	u32 rsvd27:3;
+	u32 preload_en_u7:1;
+	/* dword 38 */
+	u32 ul_addr_idx_u7:8;
+	u32 ul_dcm_u7:1;
+	u32 ul_fec_cod_u7:1;
+	u32 ul_ru_rate_u7:7;
+	u32 rsvd28:7;
+	u32 ul_ru_alo_idx_u7:8;
+	/* dword 39 */
+	u32 user_define_u7:32;
+
+	/* dword 40 */
+	u32 pkt_id_0:12;
+	u32 rsvd29:3;
+	u32 valid_0:1;
+	u32 ul_user_num_0:4;
+	u32 rsvd30:12;
+	/* dword 41 */
+	u32 pkt_id_1:12;
+	u32 rsvd31:3;
+	u32 valid_1:1;
+	u32 ul_user_num_1:4;
+	u32 rsvd32:12;
+	/* dword 42 */
+	u32 pkt_id_2:12;
+	u32 rsvd33:3;
+	u32 valid_2:1;
+	u32 ul_user_num_2:4;
+	u32 rsvd34:12;
+	/* dword 43 */
+	u32 pkt_id_3:12;
+	u32 rsvd35:3;
+	u32 valid_3:1;
+	u32 ul_user_num_3:4;
+	u32 rsvd36:12;
+	/* dword 44 */
+	u32 pkt_id_4:12;
+	u32 rsvd37:3;
+	u32 valid_4:1;
+	u32 ul_user_num_4:4;
+	u32 rsvd38:12;
+	/* dword 45 */
+	u32 pkt_id_5:12;
+	u32 rsvd39:3;
+	u32 valid_5:1;
+	u32 ul_user_num_5:4;
+	u32 rsvd40:12;
+	/* dword 46 */
+	u32 pkt_id_6:12;
+	u32 rsvd41:3;
+	u32 valid_6:1;
+	u32 ul_user_num_6:4;
+	u32 rsvd42:12;
+	/* dword 47 */
+	u32 pkt_id_7:12;
+	u32 rsvd43:3;
+	u32 valid_7:1;
+	u32 ul_user_num_7:4;
+	u32 rsvd44:12;
+	/* dword 48 */
+	u32 pkt_id_8:12;
+	u32 rsvd45:3;
+	u32 valid_8:1;
+	u32 ul_user_num_8:4;
+	u32 rsvd46:12;
+	/* dword 49 */
+	u32 pkt_id_9:12;
+	u32 rsvd47:3;
+	u32 valid_9:1;
+	u32 ul_user_num_9:4;
+	u32 rsvd48:12;
+};
+
+/*--------------------Define Sounding related struct -------------------------*/
+
+/**
+ * @struct mac_reg_csi_para
+ * @brief mac_reg_csi_para
+ *
+ * @var mac_reg_csi_para::band
+ * Please Place Description here.
+ * @var mac_reg_csi_para::portsel
+ * Please Place Description here.
+ * @var mac_reg_csi_para::nc
+ * Please Place Description here.
+ * @var mac_reg_csi_para::nr
+ * Please Place Description here.
+ * @var mac_reg_csi_para::ng
+ * Please Place Description here.
+ * @var mac_reg_csi_para::cb
+ * Please Place Description here.
+ * @var mac_reg_csi_para::cs
+ * Please Place Description here.
+ * @var mac_reg_csi_para::ldpc_en
+ * Please Place Description here.
+ * @var mac_reg_csi_para::stbc_en
+ * Please Place Description here.
+ * @var mac_reg_csi_para::bf_en
+ * Please Place Description here.
+ */
+struct mac_reg_csi_para {
+	u32 band: 1;
+	u32 portsel: 1;
+	u32 nc: 3;
+	u32 nr: 3;
+	u32 ng: 2;
+	u32 cb: 2;
+	u32 cs: 2;
+	u32 ldpc_en: 1;
+	u32 stbc_en: 1;
+	u32 bf_en: 1;
+};
+
+/**
+ * @struct mac_cctl_csi_para
+ * @brief mac_cctl_csi_para
+ *
+ * @var mac_cctl_csi_para::macid
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::band
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::nc
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::nr
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::ng
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::cb
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::cs
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::bf_en
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::stbc_en
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::ldpc_en
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::rate
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::gi_ltf
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::gid_sel
+ * Please Place Description here.
+ * @var mac_cctl_csi_para::bw
+ * Please Place Description here.
+ */
+struct mac_cctl_csi_para {
+	u8 macid;
+	u32 band: 1;
+	u32 nc: 3;
+	u32 nr: 3;
+	u32 ng: 2;
+	u32 cb: 2;
+	u32 cs: 2;
+	u32 bf_en: 1;
+	u32 stbc_en: 1;
+	u32 ldpc_en: 1;
+	u32 rate: 9;
+	u32 gi_ltf: 3;
+	u32 gid_sel: 1;
+	u32 bw: 2;
+};
+
+/**
+ * @struct mac_bf_sup
+ * @brief mac_bf_sup
+ *
+ * @var mac_bf_sup::bf_entry_num
+ * Please Place Description here.
+ * @var mac_bf_sup::su_buffer_num
+ * Please Place Description here.
+ * @var mac_bf_sup::mu_buffer_num
+ * Please Place Description here.
+ */
+struct mac_bf_sup {
+	u32 bf_entry_num;
+	u32 su_buffer_num;
+	u32 mu_buffer_num;
+};
+
+/**
+ * @struct mac_gid_pos
+ * @brief mac_gid_pos
+ *
+ * @var mac_gid_pos::gid_en
+ * Please Place Description here.
+ * @var mac_gid_pos::gid_pos
+ * Please Place Description here.
+ */
+struct mac_gid_pos {
+	u32 band;
+	u32 gid_tab[2];
+	u32 user_pos[4];
+};
+
+/**
+ * @struct mac_ax_ndpa_hdr
+ * @brief mac_ax_ndpa_hdr
+ *
+ * @var mac_ax_ndpa_hdr::frame_ctl
+ * Please Place Description here.
+ * @var mac_ax_ndpa_hdr::duration
+ * Please Place Description here.
+ * @var mac_ax_ndpa_hdr::addr1
+ * Please Place Description here.
+ * @var mac_ax_ndpa_hdr::addr2
+ * Please Place Description here.
+ */
+struct mac_ax_ndpa_hdr {
+	u16 frame_ctl;
+	u16 duration;
+	u8 addr1[6];
+	u8 addr2[6];
+};
+
+/**
+ * @struct mac_ax_snd_dialog
+ * @brief mac_ax_snd_dialog
+ *
+ * @var mac_ax_snd_dialog::he
+ * Please Place Description here.
+ * @var mac_ax_snd_dialog::dialog
+ * Please Place Description here.
+ * @var mac_ax_snd_dialog::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_snd_dialog {
+	u32 he: 1;
+	u32 dialog: 6;
+	u32 rsvd: 25;
+};
+
+/**
+ * @struct mac_ax_ht_ndpa_para
+ * @brief mac_ax_ht_ndpa_para
+ *
+ * @var mac_ax_ht_ndpa_para::addr3
+ * Please Place Description here.
+ * @var mac_ax_ht_ndpa_para::seq_control
+ * Please Place Description here.
+ */
+struct mac_ax_ht_ndpa_para {
+	u8 addr3[WLAN_ADDR_LEN];
+	u16 seq_control;
+};
+
+/**
+ * @struct mac_ax_vht_ndpa_sta_info
+ * @brief mac_ax_vht_ndpa_sta_info
+ *
+ * @var mac_ax_vht_ndpa_sta_info::aid
+ * Please Place Description here.
+ * @var mac_ax_vht_ndpa_sta_info::fb_type
+ * Please Place Description here.
+ * @var mac_ax_vht_ndpa_sta_info::nc
+ * Please Place Description here.
+ */
+struct mac_ax_vht_ndpa_sta_info {
+	u16 aid: 12;
+	u16 fb_type: 1;
+	u16 nc: 3;
+};
+
+/**
+ * @struct mac_ax_vht_ndpa_para
+ * @brief mac_ax_vht_ndpa_para
+ *
+ * @var mac_ax_vht_ndpa_para::sta_info
+ * Please Place Description here.
+ */
+struct mac_ax_vht_ndpa_para {
+	struct mac_ax_vht_ndpa_sta_info sta_info[MAX_VHT_SUPPORT_SOUND_STA];
+};
+
+/**
+ * @struct mac_ax_he_ndpa_sta_info
+ * @brief mac_ax_he_ndpa_sta_info
+ *
+ * @var mac_ax_he_ndpa_sta_info::aid
+ * Please Place Description here.
+ * @var mac_ax_he_ndpa_sta_info::bw
+ * Please Place Description here.
+ * @var mac_ax_he_ndpa_sta_info::fb_ng
+ * Please Place Description here.
+ * @var mac_ax_he_ndpa_sta_info::disambiguation
+ * Please Place Description here.
+ * @var mac_ax_he_ndpa_sta_info::cb
+ * Please Place Description here.
+ * @var mac_ax_he_ndpa_sta_info::nc
+ * Please Place Description here.
+ */
+struct mac_ax_he_ndpa_sta_info {
+	u32 aid: 11;
+	u32 bw: 14;
+	u32 fb_ng: 2;
+	u32 disambiguation: 1;
+	u32 cb: 1;
+	u32 nc: 3;
+};
+
+/**
+ * @struct mac_ax_he_ndpa_para_V1
+ * @brief mac_ax_he_ndpa_para_V1
+ *
+ * @var mac_ax_he_ndpa_para_V1::sta_info
+ * Please Place Description here.
+ */
+struct mac_ax_he_ndpa_para {
+	struct mac_ax_he_ndpa_sta_info sta_info[MAX_HE_SUPPORT_SOUND_STA];
+};
+
+/**
+ * @struct mac_ax_ndpa_para_v1
+ * @brief mac_ax_ndpa_para_v1
+ *
+ * @var mac_ax_ndpa_para_v1::common
+ * Please Place Description here.
+ * @var mac_ax_ndpa_para_v1::snd_dialog
+ * Please Place Description here.
+ * @var mac_ax_ndpa_para_v1::ht_para
+ * Please Place Description here.
+ * @var mac_ax_ndpa_para_v1::vht_para
+ * Please Place Description here.
+ * @var mac_ax_ndpa_para_v1::he_para
+ * Please Place Description here.
+ */
+struct mac_ax_ndpa_para {
+	struct mac_ax_ndpa_hdr common;
+	struct mac_ax_snd_dialog snd_dialog;
+	struct mac_ax_ht_ndpa_para ht_para;
+	struct mac_ax_vht_ndpa_para vht_para;
+	struct mac_ax_he_ndpa_para he_para;
+};
+
+/**
+ * @struct mac_ax_bfrp_hdr
+ * @brief mac_ax_bfrp_hdr
+ *
+ * @var mac_ax_bfrp_hdr::frame_ctl
+ * Please Place Description here.
+ * @var mac_ax_bfrp_hdr::duration
+ * Please Place Description here.
+ * @var mac_ax_bfrp_hdr::addr1
+ * Please Place Description here.
+ * @var mac_ax_bfrp_hdr::addr2
+ * Please Place Description here.
+ */
+struct mac_ax_bfrp_hdr {
+	u16 frame_ctl;
+	u16 duration;
+	u8 addr1[WLAN_ADDR_LEN];
+	u8 addr2[WLAN_ADDR_LEN];
+};
+
+/**
+ * @struct mac_ax_vht_bfrp_para
+ * @brief mac_ax_vht_bfrp_para
+ *
+ * @var mac_ax_vht_bfrp_para::retransmission_bitmap
+ * Please Place Description here.
+ */
+struct mac_ax_vht_bfrp_para {
+	u8 retransmission_bitmap;
+};
+
+/**
+ * @struct mac_ax_he_bfrp_common
+ * @brief mac_ax_he_bfrp_common
+ *
+ * @var mac_ax_he_bfrp_common::tgr_info
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::ul_len
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::more_tf
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::cs_rqd
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::ul_bw
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::mimo_ltfmode
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::num_heltf
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::ul_pktext
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::ul_stbc
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::ldpc_extra_sym
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::dplr
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::ap_tx_pwr
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::ul_sr
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::ul_siga2_rsvd
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_common::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_he_bfrp_common {
+	u32 tgr_info: 4;
+	u32 ul_len: 12;
+	u32 more_tf: 1;
+	u32 cs_rqd: 1;
+	u32 ul_bw: 2;
+	u32 gi_ltf: 2;
+	u32 mimo_ltfmode: 1;
+	u32 num_heltf: 3;
+	u32 ul_pktext: 3;
+	u32 ul_stbc: 1;
+	u32 ldpc_extra_sym: 1;
+	u32 dplr: 1;
+
+	u32 ap_tx_pwr: 6;
+	u32 ul_sr: 16;
+	u32 ul_siga2_rsvd: 9;
+	u32 rsvd: 1;
+};
+
+/**
+ * @struct mac_ax_he_bfrp_user
+ * @brief mac_ax_he_bfrp_user
+ *
+ * @var mac_ax_he_bfrp_user::aid12
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_user::ru_pos
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_user::ul_fec_code
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_user::ul_mcs
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_user::ul_dcm
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_user::ss_alloc
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_user::fbseg_rexmit_bmp
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_user::ul_tgt_rssi
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_user::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_he_bfrp_user {
+	u32 aid12: 12;
+	u32 ru_pos: 8;
+	u32 ul_fec_code: 1;
+	u32 ul_mcs: 4;
+	u32 ul_dcm: 1;
+	u32 ss_alloc: 6;
+
+	u32 fbseg_rexmit_bmp: 8;
+	u32 ul_tgt_rssi: 7;
+	u32 rsvd: 17;
+};
+
+/**
+ * @struct mac_ax_he_bfrp_para_v1
+ * @brief mac_ax_he_bfrp_para_v1
+ *
+ * @var mac_ax_he_bfrp_para_v1::common
+ * Please Place Description here.
+ * @var mac_ax_he_bfrp_para_v1::user
+ * Please Place Description here.
+ */
+struct mac_ax_he_bfrp_para {
+	struct mac_ax_he_bfrp_common common;
+	struct mac_ax_he_bfrp_user user[8];
+};
+
+/**
+ * @struct mac_ax_bfrp_para_v1
+ * @brief mac_ax_bfrp_para_v1
+ *
+ * @var mac_ax_bfrp_para_v1::hdr
+ * Please Place Description here.
+ * @var mac_ax_bfrp_para_v1::he_para
+ * Please Place Description here.
+ * @var mac_ax_bfrp_para_v1::vht_para
+ * Please Place Description here.
+ * @var mac_ax_bfrp_para_v1::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_bfrp_para {
+	struct mac_ax_bfrp_hdr hdr[3];
+	struct mac_ax_he_bfrp_para he_para[2];
+	struct mac_ax_vht_bfrp_para vht_para[3];
+	u8 rsvd;
+};
+
+/**
+ * @struct mac_ax_snd_wd_para
+ * @brief mac_ax_snd_wd_para
+ *
+ * @var mac_ax_snd_wd_para::txpktsize
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::ndpa_duration
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::datarate
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::macid
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::force_txop
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::data_bw
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::gi_ltf
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::data_er
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::data_dcm
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::data_stbc
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::data_ldpc
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::data_bw_er
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::multiport_id
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::mbssid
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::signaling_ta_pkt_sc
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::sw_define
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::txpwr_ofset_type
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::lifetime_sel
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::stf_mode
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::disdatafb
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::data_txcnt_lmt_sel
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::data_txcnt_lmt
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::sifs_tx
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::snd_pkt_sel
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::ndpa
+ * Please Place Description here.
+ * @var mac_ax_snd_wd_para::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_snd_wd_para {
+	u16 txpktsize;
+	u16 ndpa_duration;
+
+	u16 datarate: 9;
+	u16 macid: 7;//wd
+	u8 force_txop: 1;
+	u8 data_bw: 2;
+	u8 gi_ltf: 3;
+	u8 data_er: 1;
+	u8 data_dcm: 1;
+	u8 data_stbc: 1;
+	u8 data_ldpc: 1;
+	u8 data_bw_er : 1;
+	u8 multiport_id: 1;
+	u8 mbssid: 4;
+
+	u8 signaling_ta_pkt_sc: 4;
+	u8 sw_define: 4;
+	u8 txpwr_ofset_type: 3;
+	u8 lifetime_sel: 3;
+	u8 stf_mode: 1;
+	u8 disdatafb: 1;
+	u8 data_txcnt_lmt_sel: 1;
+	u8 data_txcnt_lmt: 6;
+	u8 sifs_tx: 1;
+	u8 snd_pkt_sel: 3;
+	u8 ndpa: 2;
+	u8 rsvd: 3;
+};
+
+/**
+ * @struct mac_ax_snd_f2P
+ * @brief mac_ax_snd_f2P
+ *
+ * @var mac_ax_snd_f2P::csi_len_bfrp
+ * Please Place Description here.
+ * @var mac_ax_snd_f2P::tb_t_pe_bfrp
+ * Please Place Description here.
+ * @var mac_ax_snd_f2P::tri_pad_bfrp
+ * Please Place Description here.
+ * @var mac_ax_snd_f2P::ul_cqi_rpt_tri_bfrp
+ * Please Place Description here.
+ * @var mac_ax_snd_f2P::rf_gain_idx_bfrp
+ * Please Place Description here.
+ * @var mac_ax_snd_f2P::fix_gain_en_bfrp
+ * Please Place Description here.
+ * @var mac_ax_snd_f2P::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_snd_f2P {
+	u16 csi_len_bfrp: 12;
+	u16 tb_t_pe_bfrp: 2;
+	u16 tri_pad_bfrp: 2;
+
+	u16 ul_cqi_rpt_tri_bfrp: 1;
+	u16 rf_gain_idx_bfrp: 10;
+	u16 fix_gain_en_bfrp: 1;
+	u16 ul_len_ref: 4;
+};
+
+/**
+ * @struct mac_ax_snd_f2P
+ * @brief mac_ax_snd_f2P
+ *
+ * @var mac_ax_snd_f2p_period::f2p_type
+ * Please Place Description here.
+ * @var mac_ax_snd_f2p_period::f2p_index
+ * Please Place Description here.
+ * @var mac_ax_snd_f2p_period::f2p_period
+ * Please Place Description here.
+ * @var mac_ax_snd_f2p_period::idx
+ * Please Place Description here.
+ * @var mac_ax_snd_f2p_period::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_snd_f2p_period::rsvd2
+ * Please Place Description here.
+ * @var mac_ax_snd_f2p_period::rsvd3
+ * Please Place Description here.
+ */
+struct mac_ax_snd_f2p_period {
+	u16 f2p_type: 8;
+	u16 f2p_index: 8;
+	u16 f2p_period;
+
+	u32 f2p_updcnt: 8;
+	u32 cr_idx: 22;
+	u32 rsvd: 2;
+
+};
+
+/**
+ * @struct mac_ax_fwcmd_snd_V1
+ * @brief mac_ax_fwcmd_snd_V1
+ *
+ * @var mac_ax_fwcmd_snd_v1::frexgtype
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::mode
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::bfrp0_user_num
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::bfrp1_user_num
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::rsvd
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::macid
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::pndpa
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::pbfrp
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::wd
+ * Please Place Description here.
+ * @var mac_ax_fwcmd_snd_v1::f2p
+ * Please Place Description here.
+ */
+struct mac_ax_fwcmd_snd {
+	u32 frexgtype: 6;
+	u32 mode: 2;
+	u32 bfrp0_user_num: 8;
+	u32 bfrp1_user_num: 8;
+	u32 rsvd: 8;
+	u8 macid[16];
+	struct mac_ax_ndpa_para pndpa;
+	struct mac_ax_bfrp_para pbfrp;
+	struct mac_ax_snd_wd_para wd[5];
+	struct mac_ax_snd_f2P f2p[2];
+	struct mac_ax_snd_f2p_period sfp;
+};
+
+/**
+ * @struct mac_ax_ie_cam_info
+ * @brief mac_ax_ie_cam_info
+ *
+ * @var mac_ax_ie_cam_info::type
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_info::ienum_ie
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_info::ie_ofst_len
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_info::ie_msk_crc
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_info::ie_val
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_info::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_info::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_info::rsvd2
+ * Please Place Description here.
+ */
+struct mac_ax_ie_cam_info {
+	u8 type;
+	u8 ienum_ie;
+	u8 ie_ofst_len;
+	u8 ie_msk_crc;
+	u8 ie_val;
+	u8 rsvd0;
+	u8 rsvd1;
+	u8 rsvd2;
+};
+
+/**
+ * @struct mac_iecam_type_ie_t
+ * @brief mac_iecam_type_ie_t
+ *
+ * @var mac_iecam_type_ie_t::type
+ * Please Place Description here.
+ * @var mac_iecam_type_ie_t::ienum
+ * Please Place Description here.
+ * @var mac_iecam_type_ie_t::ie_list
+ * Please Place Description here.
+ */
+struct mac_iecam_type_ie_t {
+	u8 type; /* reference to enum mac_iecam_ent_type */
+	u8 ienum;
+	u8 ie_list[3];
+};
+
+/**
+ * @struct mac_iecam_type_ofst_t
+ * @brief mac_iecam_type_ofst_t
+ *
+ * @var mac_iecam_type_ofst_t::type
+ * Please Place Description here.
+ * @var mac_iecam_type_ofst_t::ie
+ * Please Place Description here.
+ * @var mac_iecam_type_ofst_t::ofst
+ * Please Place Description here.
+ * @var mac_iecam_type_ofst_t::msk
+ * Please Place Description here.
+ * @var mac_iecam_type_ofst_t::val
+ * Please Place Description here.
+ */
+struct mac_iecam_type_ofst_t {
+	u8 type; /* reference to enum mac_iecam_ent_type */
+	u8 ie;
+	u8 ofst;
+	u8 msk;
+	u8 val;
+};
+
+/**
+ * @struct mac_ie_cam_type_crc_t
+ * @brief mac_ie_cam_type_crc_t
+ *
+ * @var mac_ie_cam_type_crc_t::type
+ * Please Place Description here.
+ * @var mac_ie_cam_type_crc_t::ie
+ * Please Place Description here.
+ * @var mac_ie_cam_type_crc_t::ie_len
+ * Please Place Description here.
+ * @var mac_ie_cam_type_crc_t::crc8
+ * Please Place Description here.
+ */
+struct mac_iecam_type_crc_t {
+	u8 type; /* reference to enum mac_iecam_ent_type */
+	u8 ie;
+	u8 ie_len;
+	u8 crc8;
+};
+
+/**
+ * @struct mac_iecam_data_t
+ * @brief mac_iecam_data_t
+ *
+ * @var mac_iecam_data_t::dw0
+ * Please Place Description here.
+ * @var mac_iecam_data_t::dw1
+ * Please Place Description here.
+ */
+struct mac_iecam_data_t {
+	u32 dw0;
+	u32 dw1;
+};
+
+/**
+ * @struct mac_iecam_hdr_t
+ * @brief mac_iecam_hdr_t
+ *
+ * @var mac_iecam_hdr_t::dw0
+ * Please Place Description here.
+ * @var mac_iecam_hdr_t::dw1
+ * Please Place Description here.
+ */
+struct mac_iecam_hdr_t {
+	u32 cam_idx:8;
+	u32 rsvd:24;
+};
+
+/**
+ * @struct mac_ie_cam_ent
+ * @brief mac_ie_cam_ent
+ *
+ * @var mac_ie_cam_ent::cam_idx
+ * Please Place Description here.
+ * @var mac_ie_cam_ent::type
+ * Please Place Description here.
+ * @var mac_ie_cam_ent::ie_t
+ * Please Place Description here.
+ * @var mac_ie_cam_ent::ofst_t
+ * Please Place Description here.
+ * @var mac_ie_cam_ent::crc_t
+ * Please Place Description here.
+ */
+struct mac_ie_cam_ent {
+	struct mac_iecam_hdr_t hdr;
+	union {
+		struct mac_iecam_type_ie_t ie_t;
+		struct mac_iecam_type_ofst_t ofst_t;
+		struct mac_iecam_type_crc_t crc_t;
+		struct mac_iecam_data_t data;
+	} u;
+};
+
+/**
+ * @struct mac_bcn_ofld_info
+ * @brief mac_bcn_ofld_info
+ *
+ * @var mac_bcn_ofld_info::ctrl_type
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::band
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::port
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::hit_en
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::miss_en
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::rst_iecam
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::hit_sel
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::miss_sel
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::cam_list
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::cam_num
+ * Please Place Description here.
+ */
+struct mac_bcn_ofld_info {
+	enum mac_bcn_ofld_ctrl_type ctrl_type;
+	enum mac_ax_band band;
+	enum mac_ax_port port;
+	enum mac_ax_func_sw hit_en;
+	enum mac_ax_func_sw miss_en;
+	enum mac_ax_func_sw rst_iecam;
+	enum mac_iecam_frwd_sel hit_sel;
+	enum mac_iecam_frwd_sel miss_sel;
+	struct mac_ie_cam_ent cam_list[MAC_AX_IECAM_NUM];
+	u8 cam_num;
+};
+
+/**
+ * @struct mac_calc_crc_info
+ * @brief mac_calc_crc_info
+ *
+ * @var mac_calc_crc_info::buf
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::len
+ * Please Place Description here.
+ * @var mac_bcn_ofld_info::crc
+ * Please Place Description here.
+ */
+struct mac_calc_crc_info {
+	u8 *buf;
+	u32 len;
+	u8 crc;
+};
+
+/*--------------------Define wowlan related struct ---------------------------*/
+
+/**
+ * @struct mac_ax_keep_alive_info
+ * @brief mac_ax_keep_alive_info
+ *
+ * @var mac_ax_keep_alive_info::keepalive_en
+ * Please Place Description here.
+ * @var mac_ax_keep_alive_info::rsvd
+ * Please Place Description here.
+ * @var mac_ax_keep_alive_info::packet_id
+ * Please Place Description here.
+ * @var mac_ax_keep_alive_info::period
+ * Please Place Description here.
+ */
+struct mac_ax_keep_alive_info {
+	u8 keepalive_en: 1;
+	u8 rsvd: 7;
+	u8 packet_id;
+	u8 period;
+};
+
+/**
+ * @struct mac_ax_disconnect_det_info
+ * @brief mac_ax_disconnect_det_info
+ *
+ * @var mac_ax_disconnect_det_info::disconnect_detect_en
+ * Please Place Description here.
+ * @var mac_ax_disconnect_det_info::tryok_bcnfail_count_en
+ * Please Place Description here.
+ * @var mac_ax_disconnect_det_info::disconnect_en
+ * Please Place Description here.
+ * @var mac_ax_disconnect_det_info::rsvd
+ * Please Place Description here.
+ * @var mac_ax_disconnect_det_info::check_period
+ * Please Place Description here.
+ * @var mac_ax_disconnect_det_info::try_pkt_count
+ * Please Place Description here.
+ * @var mac_ax_disconnect_det_info::tryok_bcnfail_count_limit
+ * Please Place Description here.
+ */
+struct mac_ax_disconnect_det_info {
+	u8 disconnect_detect_en: 1;
+	u8 tryok_bcnfail_count_en: 1;
+	u8 disconnect_en: 1;
+	u8 rsvd: 5;
+	u8 check_period;
+	u8 try_pkt_count;
+	u8 tryok_bcnfail_count_limit;
+};
+
+/**
+ * @enum mac_ax_enc_alg
+ *
+ * @brief mac_ax_enc_alg
+ *
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_NONE
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_WEP40
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_WEP104
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_TKIP
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_WAPI
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_GCMSMS4
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_CCMP
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_CCMP256
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_GCMP
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_GCMP256
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_BIP_CCMP128
+ * Please Place Description here.
+ * @var mac_ax_enc_alg::MAC_AX_RTW_ENC_MAX
+ * Please Place Description here.
+ */
+enum mac_ax_enc_alg {
+	MAC_AX_RTW_ENC_NONE = 0,
+	MAC_AX_RTW_ENC_WEP40 = 1,
+	MAC_AX_RTW_ENC_WEP104,
+	MAC_AX_RTW_ENC_TKIP,
+	MAC_AX_RTW_ENC_WAPI,
+	MAC_AX_RTW_ENC_GCMSMS4,
+	MAC_AX_RTW_ENC_CCMP,
+	MAC_AX_RTW_ENC_CCMP256,
+	MAC_AX_RTW_ENC_GCMP,
+	MAC_AX_RTW_ENC_GCMP256,
+	MAC_AX_RTW_ENC_BIP_CCMP128,
+	MAC_AX_RTW_ENC_MAX
+};
+
+/**
+ * @enum bip_sec_algo_type
+ *
+ * @brief bip_sec_algo_type
+ *
+ * @var bip_sec_algo_type::BIP_CMAC_128
+ * Please Place Description here.
+ * @var bip_sec_algo_type::BIP_CMAC_256
+ * Please Place Description here.
+ * @var bip_sec_algo_type::BIP_GMAC_128
+ * Please Place Description here.
+ * @var bip_sec_algo_type::BIP_GMAC_256
+ * Please Place Description here.
+ */
+enum bip_sec_algo_type {
+	BIP_CMAC_128 = 0,
+	BIP_CMAC_256 = 1,
+	BIP_GMAC_128 = 2,
+	BIP_GMAC_256 = 3
+};
+
+/**
+ * @struct mac_ax_wow_wake_info
+ * @brief mac_ax_wow_wake_info
+ *
+ * @var mac_ax_wow_wake_info::wow_en
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::drop_all_pkt
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::rx_parse_after_wake
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::rsvd
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::pairwise_sec_algo
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::group_sec_algo
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::remotectrl_info_content
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::pattern_match_en
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::magic_en
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::hw_unicast_en
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::fw_unicast_en
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::deauth_wakeup
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::rekey_wakeup
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::eap_wakeup
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_info::all_data_wakeup
+ * Please Place Description here.
+ */
+struct mac_ax_wow_wake_info {
+	u8 wow_en: 1;
+	u8 drop_all_pkt: 1;
+	u8 rx_parse_after_wake: 1;
+	u8 rsvd: 5;
+	enum mac_ax_enc_alg pairwise_sec_algo;
+	enum mac_ax_enc_alg group_sec_algo;
+	u32 remotectrl_info_content;
+	u8 pattern_match_en: 1;
+	u8 magic_en: 1;
+	u8 hw_unicast_en: 1;
+	u8 fw_unicast_en: 1;
+	u8 deauth_wakeup: 1;
+	u8 rekey_wakeup: 1;
+	u8 eap_wakeup: 1;
+	u8 all_data_wakeup: 1;
+};
+
+#define IV_LENGTH 8
+
+/**
+ * @struct mac_ax_remotectrl_info_parm_
+ * @brief mac_ax_remotectrl_info_parm_
+ *
+ * @var mac_ax_remotectrl_info_parm_::ptktxiv
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::validcheck
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::symbolchecken
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::lastkeyid
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::rsvd
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::rxptkiv
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::rxgtkiv_0
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::rxgtkiv_1
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::rxgtkiv_2
+ * Please Place Description here.
+ * @var mac_ax_remotectrl_info_parm_::rxgtkiv_3
+ * Please Place Description here.
+ */
+struct mac_ax_remotectrl_info_parm_ {
+	u8  ptktxiv[IV_LENGTH];
+	/* value = 0xdd */
+	u8  validcheck;
+	/* bit0 : check ptk, bit1 : check gtk */
+	u8  symbolchecken;
+	/* the last gtk index used by driver */
+	u8  lastkeyid;
+	u8  rsvd[5];
+	/* unicast iv */
+	u8  rxptkiv[IV_LENGTH];
+	/* broadcast/mulicast iv, 4 gtk index */
+	u8  rxgtkiv_0[IV_LENGTH];
+	u8  rxgtkiv_1[IV_LENGTH];
+	u8  rxgtkiv_2[IV_LENGTH];
+	u8  rxgtkiv_3[IV_LENGTH];
+};
+
+/**
+ * @struct mac_ax_wake_ctrl_info
+ * @brief mac_ax_wake_ctrl_info
+ *
+ * @var mac_ax_wake_ctrl_info::pattern_match_en
+ * Please Place Description here.
+ * @var mac_ax_wake_ctrl_info::magic_en
+ * Please Place Description here.
+ * @var mac_ax_wake_ctrl_info::hw_unicast_en
+ * Please Place Description here.
+ * @var mac_ax_wake_ctrl_info::fw_unicast_en
+ * Please Place Description here.
+ * @var mac_ax_wake_ctrl_info::deauth_wakeup
+ * Please Place Description here.
+ * @var mac_ax_wake_ctrl_info::rekey_wakeup
+ * Please Place Description here.
+ * @var mac_ax_wake_ctrl_info::eap_wakeup
+ * Please Place Description here.
+ * @var mac_ax_wake_ctrl_info::all_data_wakeup
+ * Please Place Description here.
+ */
+struct mac_ax_wake_ctrl_info {
+	u8 pattern_match_en: 1;
+	u8 magic_en: 1;
+	u8 hw_unicast_en: 1;
+	u8 fw_unicast_en: 1;
+	u8 deauth_wakeup: 1;
+	u8 rekey_wakeup: 1;
+	u8 eap_wakeup: 1;
+	u8 all_data_wakeup: 1;
+};
+
+/**
+ * @struct mac_ax_gtk_ofld_info
+ * @brief mac_ax_gtk_ofld_info
+ *
+ * @var mac_ax_gtk_ofld_info::gtk_en
+ * Please Place Description here.
+ * @var mac_ax_gtk_ofld_info::tkip_en
+ * Please Place Description here.
+ * @var mac_ax_gtk_ofld_info::ieee80211w_en
+ * Please Place Description here.
+ * @var mac_ax_gtk_ofld_info::pairwise_wakeup
+ * Please Place Description here.
+ * @var mac_ax_gtk_ofld_info::norekey_wakeup
+ * Please Place Description here.
+ * @var mac_ax_gtk_ofld_info::bip_sec_algo
+ * Please Place Description here.
+ * @var mac_ax_gtk_ofld_info::rsvd
+ * Please Place Description here.
+ * @var mac_ax_gtk_ofld_info::gtk_rsp_id
+ * Please Place Description here.
+ * @var mac_ax_gtk_ofld_info::pmf_sa_query_id
+ * Please Place Description here.
+ */
+struct mac_ax_gtk_ofld_info {
+	u8 gtk_en: 1;
+	u8 tkip_en: 1;
+	u8 ieee80211w_en: 1;
+	u8 pairwise_wakeup: 1;
+	u8 norekey_wakeup: 1;
+	u8 bip_sec_algo: 2;
+	u8 rsvd: 1;
+	u8 gtk_rsp_id: 8;
+	u8 pmf_sa_query_id: 8;
+	u8 algo_akm_suit: 8;
+};
+
+#define AOAC_REPORT_VERSION 1
+
+/**
+ * @struct mac_ax_aoac_report
+ * @brief mac_ax_aoac_report
+ *
+ * @var mac_ax_aoac_report::rpt_ver
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::sec_type
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::key_idx
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::pattern_idx
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::rekey_ok
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::ptk_tx_iv
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::eapol_key_replay_count
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::gtk
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::ptk_rx_iv
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::gtk_rx_iv_0
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::gtk_rx_iv_1
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::gtk_rx_iv_2
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::gtk_rx_iv_3
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::igtk_key_id
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::igtk_ipn
+ * Please Place Description here.
+ * @var mac_ax_aoac_report::igtk
+ * Please Place Description here.
+ */
+struct mac_ax_aoac_report {
+	u8 rpt_ver;
+	u8 sec_type;
+	u8 key_idx;
+	u8 pattern_idx;
+	u8 rekey_ok: 1;
+	u8 rsvd0: 7;
+	u8 rsvd1[3];
+	u8 ptk_tx_iv[IV_LENGTH];
+	u8 eapol_key_replay_count[8];
+	u8 gtk[32];
+	u8 ptk_rx_iv[IV_LENGTH];
+	u8 gtk_rx_iv_0[IV_LENGTH];
+	u8 gtk_rx_iv_1[IV_LENGTH];
+	u8 gtk_rx_iv_2[IV_LENGTH];
+	u8 gtk_rx_iv_3[IV_LENGTH];
+	u8 igtk_key_id[8];
+	u8 igtk_ipn[8];
+	u8 igtk[32];
+	u8 csa_pri_ch;
+	u8 csa_bw: 4;
+	u8 csa_ch_offset: 4;
+	u8 csa_chsw_failed: 1;
+	u8 csa_ch_band: 2;
+	u8 csa_rsvd0: 5;
+	u8 csa_rsvd1;
+};
+
+#define EAPOL_KCK_LENGTH 32
+#define EAPOL_KEK_LENGTH 32
+#define TKIP_TK_LENGTH 16
+#define TKIP_MIC_KEY_LENGTH 8
+#define IGTK_KEY_ID_LENGTH 4
+#define IGTK_PKT_NUM_LENGTH 8
+#define IGTK_LENGTH 16
+#define IGTK_OFFSET 4
+
+union keytype {
+	u8 SKEY[32];
+	u32 LKEY[4];
+};
+
+/**
+ * @struct mac_ax_gtk_info_parm_
+ * @brief mac_ax_gtk_info_parm_
+ *
+ * @var mac_ax_gtk_info_parm_::kck
+ * Please Place Description here.
+ * @var mac_ax_gtk_info_parm_::kek
+ * Please Place Description here.
+ * @var mac_ax_gtk_info_parm_::tk1
+ * Please Place Description here.
+ * @var mac_ax_gtk_info_parm_::txmickey
+ * Please Place Description here.
+ * @var mac_ax_gtk_info_parm_::rxmickey
+ * Please Place Description here.
+ * @var mac_ax_gtk_info_parm_::igtk_keyid
+ * Please Place Description here.
+ * @var mac_ax_gtk_info_parm_::ipn
+ * Please Place Description here.
+ * @var mac_ax_gtk_info_parm_::igtk
+ * Please Place Description here.
+ * @var mac_ax_gtk_info_parm_::sk
+ * Please Place Description here.
+ */
+struct mac_ax_gtk_info_parm_ {
+	/* eapol - key confirmation key (kck) */
+	u8  kck[EAPOL_KCK_LENGTH];
+	/* eapol - key encryption key (kek) */
+	u8  kek[EAPOL_KEK_LENGTH];
+	/* temporal key 1 (tk1) */
+	u8  tk1[TKIP_TK_LENGTH];
+	u8  txmickey[TKIP_MIC_KEY_LENGTH];
+	u8  rxmickey[TKIP_MIC_KEY_LENGTH];
+	u8 igtk_keyid[IGTK_KEY_ID_LENGTH];
+	u8 ipn[IGTK_PKT_NUM_LENGTH];
+	union keytype igtk[2];
+	union keytype sk[1];
+};
+
+/**
+ * @struct mac_ax_arp_ofld_info
+ * @brief mac_ax_arp_ofld_info
+ *
+ * @var mac_ax_arp_ofld_info::arp_en
+ * Please Place Description here.
+ * @var mac_ax_arp_ofld_info::arp_action
+ * Please Place Description here.
+ * @var mac_ax_arp_ofld_info::rsvd
+ * Please Place Description here.
+ * @var mac_ax_arp_ofld_info::arp_rsp_id
+ * Please Place Description here.
+ */
+struct mac_ax_arp_ofld_info {
+	u8 arp_en: 1;
+	u8 arp_action: 1;
+	u8 rsvd: 6;
+	u8 arp_rsp_id: 8;
+};
+
+/**
+ * @struct mac_ax_ndp_ofld_info
+ * @brief mac_ax_ndp_ofld_info
+ *
+ * @var mac_ax_ndp_ofld_info::ndp_en
+ * Please Place Description here.
+ * @var mac_ax_ndp_ofld_info::rsvd
+ * Please Place Description here.
+ * @var mac_ax_ndp_ofld_info::na_id
+ * Please Place Description here.
+ */
+struct mac_ax_ndp_ofld_info {
+	u8 ndp_en: 1;
+	u8 rsvd: 7;
+	u8 na_id: 8;
+};
+
+#define MAC_ADDRESS_LENGTH    6
+#define IPV6_ADDRESS_LENGTH   16
+
+/**
+ * @struct mac_ax_ndp_info_parm_
+ * @brief mac_ax_ndp_info_parm_
+ *
+ * @var mac_ax_ndp_info_parm_::enable
+ * Please Place Description here.
+ * @var mac_ax_ndp_info_parm_::checkremoveip
+ * Please Place Description here.
+ * @var mac_ax_ndp_info_parm_::rsvd
+ * Please Place Description here.
+ * @var mac_ax_ndp_info_parm_::numberoftargetip
+ * Please Place Description here.
+ * @var mac_ax_ndp_info_parm_::targetlinkaddress
+ * Please Place Description here.
+ * @var mac_ax_ndp_info_parm_::remoteipv6address
+ * Please Place Description here.
+ * @var mac_ax_ndp_info_parm_::targetip
+ * Please Place Description here.
+ */
+struct mac_ax_ndp_info_parm_ {
+	u8 enable: 1;
+	/* need to check sender ip or not */
+	u8 checkremoveip: 1;
+	/* need to check sender ip or not */
+	u8 rsvd: 6;
+	/* number of check ip which na query ip */
+	u8 numberoftargetip;
+	/* maybe support change mac address !! */
+	u8 targetlinkaddress[MAC_ADDRESS_LENGTH];
+	/* just respond ip */
+	u8 remoteipv6address[IPV6_ADDRESS_LENGTH];
+	/* target ip */
+	u8 targetip[2][IPV6_ADDRESS_LENGTH];
+};
+
+/**
+ * @struct mac_ax_realwow_info
+ * @brief mac_ax_realwow_info
+ *
+ * @var mac_ax_realwow_info::realwow_en
+ * Please Place Description here.
+ * @var mac_ax_realwow_info::auto_wakeup
+ * Please Place Description here.
+ * @var mac_ax_realwow_info::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_realwow_info::keepalive_id
+ * Please Place Description here.
+ * @var mac_ax_realwow_info::wakeup_pattern_id
+ * Please Place Description here.
+ * @var mac_ax_realwow_info::ack_pattern_id
+ * Please Place Description here.
+ */
+struct mac_ax_realwow_info {
+	u8 realwow_en: 1;
+	u8 auto_wakeup: 1;
+	u8 rsvd0: 6;
+	u8 keepalive_id: 8;
+	u8 wakeup_pattern_id: 8;
+	u8 ack_pattern_id: 8;
+};
+
+/**
+ * @struct mac_ax_realwowv2_info_parm_
+ * @brief mac_ax_realwowv2_info_parm_
+ *
+ * @var mac_ax_realwowv2_info_parm_::interval
+ * Please Place Description here.
+ * @var mac_ax_realwowv2_info_parm_::kapktsize
+ * Please Place Description here.
+ * @var mac_ax_realwowv2_info_parm_::acklostlimit
+ * Please Place Description here.
+ * @var mac_ax_realwowv2_info_parm_::ackpatternsize
+ * Please Place Description here.
+ * @var mac_ax_realwowv2_info_parm_::wakeuppatternsize
+ * Please Place Description here.
+ * @var mac_ax_realwowv2_info_parm_::rsvd
+ * Please Place Description here.
+ * @var mac_ax_realwowv2_info_parm_::wakeupsecnum
+ * Please Place Description here.
+ */
+struct mac_ax_realwowv2_info_parm_ {
+	u16 interval;   /*unit : 1 ms */
+	u16 kapktsize;
+	u16 acklostlimit;
+	u16 ackpatternsize;
+	u16 wakeuppatternsize;
+	u16 rsvd;
+	u32 wakeupsecnum;
+};
+
+/**
+ * @struct mac_ax_nlo_info
+ * @brief mac_ax_nlo_info
+ *
+ * @var mac_ax_nlo_info::nlo_en
+ * Please Place Description here.
+ * @var mac_ax_nlo_info::nlo_32k_en
+ * Please Place Description here.
+ * @var mac_ax_nlo_info::compare_cipher_type
+ * Please Place Description here.
+ * @var mac_ax_nlo_info::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_nlo_info {
+	u8 nlo_en: 1;
+	u8 nlo_32k_en: 1;
+	u8 compare_cipher_type: 1;
+	u8 rsvd: 5;
+};
+
+#define MAX_SUPPORT_NL_NUM   16
+#define MAX_PROBE_REQ_NUM    8
+#define SSID_MAX_LEN         32
+
+/**
+ * @struct mac_ax_nlo_networklist_parm_
+ * @brief mac_ax_nlo_networklist_parm_
+ *
+ * @var mac_ax_nlo_networklist_parm_::numofentries
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::numofhiddenap
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::rsvd
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::patterncheck
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::rsvd2
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::ssidlen
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::chipertype
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::rsvd3
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::locprobereq
+ * Please Place Description here.
+ * @var mac_ax_nlo_networklist_parm_::ssid
+ * Please Place Description here.
+ */
+struct mac_ax_nlo_networklist_parm_ {
+	u8  numofentries;
+	u8  numofhiddenap;
+	u8  rsvd[2];
+	u32 patterncheck;
+	u32 rsvd1;
+	u32 rsvd2;
+	u8  ssidlen[MAX_SUPPORT_NL_NUM];
+	u8  chipertype[MAX_SUPPORT_NL_NUM];
+	u8  rsvd3[MAX_SUPPORT_NL_NUM];
+	u8  locprobereq[MAX_PROBE_REQ_NUM];
+	u8  ssid[MAX_SUPPORT_NL_NUM][SSID_MAX_LEN];
+};
+
+/**
+ * @struct mac_ax_negative_pattern_info
+ * @brief mac_ax_negative_pattern_info
+ *
+ * @var mac_ax_negative_pattern_info::negative_pattern_en
+ * Please Place Description here.
+ * @var mac_ax_negative_pattern_info::rsvd
+ * Please Place Description here.
+ * @var mac_ax_negative_pattern_info::pattern_count
+ * Please Place Description here.
+ */
+struct mac_ax_negative_pattern_info {
+	u8 negative_pattern_en: 1;
+	u8 rsvd: 3;
+	u8 pattern_count: 4;
+};
+
+/**
+ * @struct mac_ax_hst2dev_ctrl_info
+ * @brief mac_ax_hst2dev_ctrl_info
+ *
+ * @var mac_ax_hst2dev_ctrl_info::disable_uphy
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::handshake_mode
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::rise_hst2dev_dis_uphy
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::uphy_dis_delay_unit
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::pdn_as_uphy_dis
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::pdn_to_enable_uphy
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::hst2dev_en
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::hst2dev_gpio_num
+ * Please Place Description here.
+ * @var mac_ax_hst2dev_ctrl_info::uphy_dis_delay_count
+ * Please Place Description here.
+ */
+struct mac_ax_hst2dev_ctrl_info {
+	u8 disable_uphy: 1;
+	u8 handshake_mode: 3;
+	u8 rsvd0: 4;
+	u8 rise_hst2dev_dis_uphy: 1;
+	u8 uphy_dis_delay_unit: 1;
+	u8 pdn_as_uphy_dis: 1;
+	u8 pdn_to_enable_uphy: 1;
+	u8 hst2dev_en: 1;
+	u8 rsvd1: 3;
+	u8 hst2dev_gpio_num: 8;
+	u8 uphy_dis_delay_count: 8;
+};
+
+/**
+ * @struct mac_ax_wowcam_upd_info
+ * @brief mac_ax_wowcam_upd_info
+ *
+ * @var mac_ax_wowcam_upd_info::r_w
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::idx
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::wkfm1
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::wkfm2
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::wkfm3
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::wkfm4
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::crc
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::negative_pattern_match
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::skip_mac_hdr
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::uc
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::mc
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::bc
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::rsvd2
+ * Please Place Description here.
+ * @var mac_ax_wowcam_upd_info::valid
+ * Please Place Description here.
+ */
+struct mac_ax_wowcam_upd_info {
+	u8 r_w: 1;
+	u8 idx: 7;
+	u8 rsvd0[3];
+	u32 wkfm1: 32;
+	u32 wkfm2: 32;
+	u32 wkfm3: 32;
+	u32 wkfm4: 32;
+	u16 crc: 16;
+	u8 rsvd1: 6;
+	u8 negative_pattern_match: 1;
+	u8 skip_mac_hdr: 1;
+	u8 uc: 1;
+	u8 mc: 1;
+	u8 bc: 1;
+	u8 rsvd2: 4;
+	u8 valid: 1;
+};
+
+/*--------------------Define SET/GET HW VALUE struct -------------------------*/
+/**
+ * @struct mac_ax_dctl_seq_cfg
+ * @brief mac_ax_dctl_seq_cfg
+ *
+ * @var seq0_val::seq0
+ * Please Place Description here.
+ * @var seq1_val::seq1
+ * Please Place Description here.
+ * @var seq2_val::seq2
+ * Please Place Description here.
+ * @var seq3_val::seq3
+ * Please Place Description here.
+ * @var hw_exseq_macid::ext macid
+ * Please Place Description here.
+ */
+struct mac_ax_dctl_seq_cfg {
+	u32 seq0_val;
+	u32 seq1_val;
+	u32 seq2_val;
+	u32 seq3_val;
+	u32 hw_exseq_macid;
+};
+
+/**
+ * @struct mac_ax_dctl_seq_cfg
+ * @brief mac_ax_dctl_seq_cfg
+ *
+ * @var qos_field_h::qos_field_h
+ * Please Place Description here.
+ * @var qos_field_h_en::qos_field_h_en
+ * Please Place Description here.
+ * @var mhdr_len::mhdr_len
+ * Please Place Description here.
+ * @var vlan_tag_valid::vlan_tag_valid
+ * Please Place Description here.
+ */
+struct mac_ax_hdr_conv_dctl_cfg {
+	u8 qos_field_h;
+	u8 qos_field_h_en:1;
+	u8 mhdr_len:5;
+	u8 vlan_tag_valid:1;
+	u8 rsvd:1;
+};
+
+/**
+ * @struct mac_ax_sdio_info
+ * @brief mac_ax_sdio_info
+ *
+ * @var mac_ax_sdio_info::sdio_4byte
+ * Please Place Description here.
+ * @var mac_ax_sdio_info::tx_mode
+ * Please Place Description here.
+ * @var mac_ax_sdio_info::spec_ver
+ * Please Place Description here.
+ * @var mac_ax_sdio_info::block_size
+ * Please Place Description here.
+ * @var mac_ax_sdio_info::tx_seq
+ * Please Place Description here.
+ * @var mac_ax_sdio_info::tx_align_size
+ * Please Place Description here.
+ * @var mac_ax_sdio_info::rpwm_bak
+ * Please Place Description here.
+ */
+struct mac_ax_sdio_info {
+	enum mac_ax_sdio_4byte_mode sdio_4byte;
+	enum mac_ax_sdio_tx_mode tx_mode;
+	enum mac_ax_sdio_spec_ver spec_ver;
+	enum mac_ax_sdio_opn_mode opn_mode;
+	u16 block_size;
+	u8 tx_seq;
+	u16 tx_align_size;
+	u32 rpwm_bak;
+};
+
+/**
+ * @struct mac_ax_sdio_txagg_cfg
+ * @brief mac_ax_sdio_txagg_cfg
+ *
+ * @var mac_ax_sdio_txagg_cfg::en
+ * Please Place Description here.
+ * @var mac_ax_sdio_txagg_cfg::align_size
+ * Please Place Description here.
+ */
+struct mac_ax_sdio_txagg_cfg {
+	u8 en;
+	u16 align_size;
+};
+
+/**
+ * @struct mac_ax_usb_info
+ * @brief mac_ax_usb_info
+ *
+ * @var mac_ax_usb_info::ep5
+ * Please Place Description here.
+ * @var mac_ax_usb_info::ep6
+ * Please Place Description here.
+ * @var mac_ax_usb_info::ep10
+ * Please Place Description here.
+ * @var mac_ax_usb_info::ep11
+ * Please Place Description here.
+ * @var mac_ax_usb_info::ep12
+ * Please Place Description here.
+ * @var mac_ax_usb_info::max_bulkout_wd_num
+ * Please Place Description here.
+ * @var mac_ax_usb_info::usb_mode
+ * Please Place Description here.
+ */
+struct mac_ax_usb_info {
+	u16 max_dma_txagg_msk;
+	u8 ep5;
+	u8 ep6;
+	u8 ep10;
+	u8 ep11;
+	u8 ep12;
+	u8 max_bulkout_wd_num;
+	enum mac_ax_use_mode usb_mode;
+};
+
+/**
+ * @struct mac_ax_usb_ep
+ * @brief mac_ax_usb_ep
+ *
+ * @var mac_ax_usb_ep::band
+ * Please Place Description here.
+
+ */
+struct mac_ax_usb_ep {
+	u8 ep4;
+	u8 ep5;
+	u8 ep6;
+	u8 ep7;
+	u8 ep8;
+	u8 ep9;
+	u8 ep10;
+	u8 ep11;
+	u8 ep12;
+	u8 ep13;
+	u8 ep14;
+	u8 ep15;
+};
+
+/**
+ * @struct mac_ax_pcie_info
+ * @brief mac_ax_pcie_info
+ *
+ * @var mac_ax_pcie_info::txbd_bndy
+ * Please Place Description here.
+ */
+struct mac_ax_pcie_info {
+	u16 txbd_bndy;
+	u16 rxbd_bndy;
+	u16 rpbd_bndy;
+	u32 autok_total;
+	u8 autok_2s_cnt;
+};
+
+struct mac_ax_flash_info {
+	u8 read_done;
+	u8 reading;
+	u32 read_addr;
+	u8 write_done;
+	u8 writing;
+	u32 write_addr;
+	u8 erasing;
+	u8 erase_done;
+	u32 erase_addr;
+	u8 *buf_addr;
+	mac_ax_mutex lock;
+};
+
+/**
+ * @struct mac_ax_fw_dbgcmd
+ * @brief mac_ax_fw_dbgcmd
+ *
+ * @var mac_ax_fw_dbgcmd::buf
+ * Please Place Description here.
+ * @var mac_ax_fw_dbgcmd::out_len
+ * Please Place Description here.
+ * @var mac_ax_fw_dbgcmd::used
+ * Please Place Description here.
+ * @var mac_ax_fw_dbgcmd::cmd_idle
+ * Please Place Description here.
+ * @var mac_ax_fw_dbgcmd::lock
+ * Please Place Description here.
+ */
+struct mac_ax_fw_dbgcmd {
+	char *buf;
+	u32 out_len;
+	u32 used;
+	u32 cmd_idle;
+	mac_ax_mutex lock;
+};
+
+/**
+ * @struct mac_ax_aval_page_cfg
+ * @brief mac_ax_aval_page_cfg
+ *
+ * @var mac_ax_aval_page_cfg::thold_wd
+ * Please Place Description here.
+ * @var mac_ax_aval_page_cfg::thold_wp
+ * Please Place Description here.
+ * @var mac_ax_aval_page_cfg::ch_dma
+ * Please Place Description here.
+ * @var mac_ax_aval_page_cfg::en
+ * Please Place Description here.
+ */
+struct mac_ax_aval_page_cfg {
+	u32 thold_wd;
+	u32 thold_wp;
+	u8 ch_dma;
+	u8 en;
+};
+
+/**
+ * @struct mac_ax_rx_agg_cfg
+ * @brief mac_ax_rx_agg_cfg
+ *
+ * @var mac_ax_rx_agg_cfg::mode
+ * Please Place Description here.
+ * @var mac_ax_rx_agg_cfg::thold
+ * Please Place Description here.
+ */
+struct mac_ax_rx_agg_cfg {
+	enum mac_ax_rx_agg_mode mode;
+	struct mac_ax_rx_agg_thold thold;
+};
+
+/**
+ * @struct mac_ax_usr_tx_rpt_cfg
+ * @brief mac_ax_usr_tx_rpt_cfg
+ *
+ * @var mac_ax_usr_tx_rpt_cfg::mode
+ * sel report mode
+ * @var mac_ax_usr_tx_rpt_cfg::rpt_start
+ * flag of first packet
+ * @var mac_ax_usr_tx_rpt_cfg::macid
+ * target macid
+ * @var mac_ax_usr_tx_rpt_cfg::rpt_period_us
+ * period of report, unit:us
+ */
+struct mac_ax_usr_tx_rpt_cfg {
+	enum mac_ax_usr_tx_rpt_mode mode;
+	u8 rpt_start;
+	u8 macid;
+	u8 band;
+	u8 port;
+	u32 rpt_period_us;
+};
+
+/**
+ * @struct mac_ax_ofld_cfg
+ * @brief disable ofld feature
+ *
+ * @var mac_ax_ofld_cfg::usr_edca_dis
+ * 1: disable; 0:enable
+ */
+struct mac_ax_ofld_cfg {
+	enum mac_ax_ofld_mode mode;
+	u8 usr_txop_be;
+	u16 usr_txop_be_val;
+};
+
+/**
+ * @struct mac_usr_tx_rpt_info
+ * @brief usr_txrpt
+ *
+ * @var mac_ax_ofld_cfg::all fields
+ * follow C2H description
+ */
+struct mac_usr_tx_rpt_info {
+	/* dword0 */
+	u32 rpt_mode:3;
+	u32 rsvd0:5;
+	u32 macid:8;
+	u32 ac:2;
+	u32 rsvd1:14;
+	/* dword1 */
+	u32 pending_be_1k:16;
+	u32 pending_bk_1k:16;
+	/* dword2 */
+	u32 pending_vi_1k:16;
+	u32 pending_vo_1k:16;
+	/* dword3 */
+	u32 freerun_cnt_first_in;
+	/* dword4 */
+	u32 freerun_cnt_first_out;
+	/* dword5 */
+	u32 freerun_cnt_last_out;
+	/* dword6 */
+	u32 tx_drop_num_be;
+	/* dword7 */
+	u32 tx_drop_num_bk;
+	/* dword8 */
+	u32 tx_drop_num_vi;
+	/* dword9 */
+	u32 tx_drop_num_vo;
+	/* dword10 */
+	u32 tx_ok_num_be;
+	/* dword11 */
+	u32 tx_ok_num_bk;
+	/* dword12 */
+	u32 tx_ok_num_vi;
+	/* dword13 */
+	u32 tx_ok_num_vo;
+	/* dword14 */
+	u32 rx_clear_us;
+	/* dword15 */
+	u32 busy_us;
+	/* dword16 */
+	u32 freerun_cnt_last_in;
+	/* dword17 */
+	u32 tx_ppdu_cnt;
+	/* dword18 */
+	u32 tx_ppdu_cnt_wo_last_pkt;
+	/* dword19 */
+	u32 tx_mpdu_cnt;
+	/* dword20 */
+	u32 tx_mpdu_cnt_wo_last_pkt;
+	/* dword21 */
+	u32 tx_rts_cnt;
+	/* dword22 */
+	u32 tx_rts_retry_cnt;
+	/* dword23 */
+	u32 tx_mpdu_ok_cnt;
+	/* dword24 */
+	u32 ra_ratio:8;
+	u32 max_rts_cnt:8;
+	u32 max_ampdu_num:8;
+	u32 rsvd2:8;
+	/* dword25 */
+	u32 rx_err_cnt;
+};
+
+/**
+ * @struct mac_ax_ac_edca_param
+ * @brief mac_ax_ac_edca_param
+ *
+ * @var mac_ax_ac_edca_param::txop_32us
+ * Please Place Description here.
+ * @var mac_ax_ac_edca_param::ecw_max
+ * Please Place Description here.
+ * @var mac_ax_ac_edca_param::ecw_min
+ * Please Place Description here.
+ * @var mac_ax_ac_edca_param::aifs_us
+ * Please Place Description here.
+ */
+struct mac_ax_ac_edca_param {
+	u16 txop_32us;
+	u8 ecw_max;
+	u8 ecw_min;
+	u8 aifs_us;
+};
+
+/**
+ * @struct mac_ax_usr_edca_param
+ * @brief mac_ax_usr_edca_param
+ *
+ * @var mac_ax_usr_edca_param::idx
+ * Please Place Description here.
+ * @var mac_ax_usr_edca_param::enable
+ * Please Place Description here.
+ * @var mac_ax_usr_edca_param::band
+ * Please Place Description here.
+ * @var mac_ax_usr_edca_param::wmm
+ * Please Place Description here.
+ * @var mac_ax_usr_edca_param::ac
+ * Please Place Description here.
+ * @var mac_ax_usr_edca_param::aggressive
+ * Please Place Description here.
+ * @var mac_ax_usr_edca_param::moderate
+ * Please Place Description here.
+ */
+struct mac_ax_usr_edca_param {
+	enum mac_ax_cmac_usr_edca_idx idx;
+	u8 enable;
+	u8 band;
+	enum mac_ax_cmac_wmm_sel wmm;
+	enum mac_ax_cmac_ac_sel ac;
+	struct mac_ax_ac_edca_param aggressive;
+	struct mac_ax_ac_edca_param moderate;
+};
+
+/**
+ * @struct mac_ax_edca_param
+ * @brief mac_ax_edca_param
+ *
+ * @var mac_ax_edca_param::band
+ * Please Place Description here.
+ * @var mac_ax_edca_param::path
+ * Please Place Description here.
+ * @var mac_ax_edca_param::txop_32us
+ * Please Place Description here.
+ * @var mac_ax_edca_param::ecw_max
+ * Please Place Description here.
+ * @var mac_ax_edca_param::ecw_min
+ * Please Place Description here.
+ * @var mac_ax_edca_param::aifs_us
+ * Please Place Description here.
+ */
+struct mac_ax_edca_param {
+	u8 band;
+	enum mac_ax_cmac_path_sel path;
+	u16 txop_32us;
+	u8 ecw_max;
+	u8 ecw_min;
+	u8 aifs_us;
+};
+
+/**
+ * @struct mac_ax_muedca_param
+ * @brief mac_ax_muedca_param
+ *
+ * @var mac_ax_muedca_param::band
+ * Please Place Description here.
+ * @var mac_ax_muedca_param::ac
+ * Please Place Description here.
+ * @var mac_ax_muedca_param::muedca_timer_32us
+ * Please Place Description here.
+ * @var mac_ax_muedca_param::ecw_max
+ * Please Place Description here.
+ * @var mac_ax_muedca_param::ecw_min
+ * Please Place Description here.
+ * @var mac_ax_muedca_param::aifs_us
+ * Please Place Description here.
+ */
+struct mac_ax_muedca_param {
+	u8 band;
+	enum mac_ax_cmac_ac_sel ac;
+	u16 muedca_timer_32us;
+	u8 ecw_max;
+	u8 ecw_min;
+	u8 aifs_us;
+};
+
+/**
+ * @struct mac_ax_muedca_timer
+ * @brief mac_ax_muedca_timer
+ *
+ * @var mac_ax_muedca_timer::band
+ * Please Place Description here.
+ * @var mac_ax_muedca_timer::ac
+ * Please Place Description here.
+ * @var mac_ax_muedca_timer::muedca_timer_32us
+ * Please Place Description here.
+ */
+struct mac_ax_muedca_timer {
+	u8 band;
+	enum mac_ax_cmac_ac_sel ac;
+	u16 muedca_timer_32us;
+};
+
+/**
+ * @struct mac_ax_muedca_cfg
+ * @brief mac_ax_muedca_cfg
+ *
+ * @var mac_ax_muedca_cfg::band
+ * Please Place Description here.
+ * @var mac_ax_muedca_cfg::wmm_sel
+ * Please Place Description here.
+ * @var mac_ax_muedca_cfg::countdown_en
+ * Please Place Description here.
+ * @var mac_ax_muedca_cfg::tb_update_en
+ * Please Place Description here.
+ */
+struct mac_ax_muedca_cfg {
+	u8 band;
+	enum mac_ax_cmac_wmm_sel wmm_sel;
+	u8 countdown_en;
+	u8 tb_update_en;
+};
+
+/**
+ * @struct mac_ax_sch_tx_en_cfg
+ * @brief mac_ax_sch_tx_en_cfg
+ *
+ * @var mac_ax_sch_tx_en_cfg::band
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en_cfg::tx_en
+ * Please Place Description here.
+ * @var mac_ax_sch_tx_en_cfg::tx_en_mask
+ * Please Place Description here.
+ */
+struct mac_ax_sch_tx_en_cfg {
+	u8 band;
+	struct mac_ax_sch_tx_en tx_en;
+	struct mac_ax_sch_tx_en tx_en_mask;
+};
+
+struct mac_ax_tx_idle_poll_cfg {
+	u8 band;
+	enum mac_ax_tx_idle_poll_sel sel;
+};
+
+/**
+ * @struct mac_ax_lifetime_cfg
+ * @brief mac_ax_lifetime_cfg
+ *
+ * @var mac_ax_lifetime_cfg::band
+ * Please Place Description here.
+ * @var mac_ax_lifetime_cfg::en
+ * Please Place Description here.
+ * @var mac_ax_lifetime_cfg::val
+ * Please Place Description here.
+ */
+struct mac_ax_lifetime_cfg {
+	u8 band;
+	struct mac_ax_lifetime_en en;
+	struct mac_ax_lifetime_val val;
+};
+
+/**
+ * @struct mac_ax_tb_ppdu_ctrl
+ * @brief mac_ax_tb_ppdu_ctrl
+ *
+ * @var mac_ax_tb_ppdu_ctrl::band
+ * Please Place Description here.
+ * @var mac_ax_tb_ppdu_ctrl::pri_ac
+ * Please Place Description here.
+ * @var mac_ax_tb_ppdu_ctrl::be_dis
+ * Please Place Description here.
+ * @var mac_ax_tb_ppdu_ctrl::bk_dis
+ * Please Place Description here.
+ * @var mac_ax_tb_ppdu_ctrl::vi_dis
+ * Please Place Description here.
+ * @var mac_ax_tb_ppdu_ctrl::vo_dis
+ * Please Place Description here.
+ */
+struct mac_ax_tb_ppdu_ctrl {
+	u8 band;
+	enum mac_ax_cmac_ac_sel pri_ac;
+	u8 be_dis;
+	u8 bk_dis;
+	u8 vi_dis;
+	u8 vo_dis;
+};
+
+/**
+ * @struct mac_ax_sifs_r2t_t2t_ctrl
+ * @brief mac_ax_sifs_r2t_t2t_ctrl
+ *
+ * @var mac_ax_sifs_r2t_t2t_ctrl::band
+ * mac0/mac1.
+ * @var mac_ax_sifs_r2t_t2t_ctrl::mactxen
+ * time param.
+ */
+struct mac_ax_sifs_r2t_t2t_ctrl {
+	u8 band;
+	u32 mactxen;
+};
+
+/**
+ * @struct macid_tx_bak
+ * @brief macid_tx_bak
+ *
+ * @var macid_tx_bak::sch_bak
+ * Please Place Description here.
+ * @var macid_tx_bak::ac_dis_bak
+ * Please Place Description here.
+ */
+struct macid_tx_bak {
+	struct mac_ax_sch_tx_en_cfg sch_bak;
+	struct mac_ax_tb_ppdu_ctrl ac_dis_bak;
+};
+
+/**
+ * @struct mac_ax_edcca_param
+ * @brief mac_ax_edcca_param
+ *
+ * @var mac_ax_edcca_param::band
+ * Please Place Description here.
+ * @var mac_ax_edcca_param::tb_check_en
+ * Please Place Description here.
+ * @var mac_ax_edcca_param::sifs_check_en
+ * Please Place Description here.
+ * @var mac_ax_edcca_param::ctn_check_en
+ * Please Place Description here.
+ * @var mac_ax_edcca_param::rsvd
+ * Please Place Description here.
+ * @var mac_ax_edcca_param::sel
+ * Please Place Description here.
+ */
+struct mac_ax_edcca_param {
+	u8 band:1;
+	u8 tb_check_en:1;
+	u8 sifs_check_en:1;
+	u8 ctn_check_en:1;
+	u8 rsvd:4;
+	enum mac_ax_edcca_sel sel;
+};
+
+/**
+ * @struct mac_ax_host_rpr_cfg
+ * @brief mac_ax_host_rpr_cfg
+ *
+ * @var mac_ax_host_rpr_cfg::agg
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_cfg::tmr
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_cfg::agg_def
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_cfg::tmr_def
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_cfg::rsvd
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_cfg::txok_en
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_cfg::rty_lmt_en
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_cfg::lft_drop_en
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_cfg::macid_drop_en
+ * Please Place Description here.
+ */
+struct mac_ax_host_rpr_cfg {
+	u8 agg;
+	u8 tmr;
+	u8 agg_def:1;
+	u8 tmr_def:1;
+	u8 rsvd:5;
+	enum mac_ax_func_sw txok_en;
+	enum mac_ax_func_sw rty_lmt_en;
+	enum mac_ax_func_sw lft_drop_en;
+	enum mac_ax_func_sw macid_drop_en;
+};
+
+/**
+ * @struct mac_ax_macid_pause_cfg
+ * @brief mac_ax_macid_pause_cfg
+ *
+ * @var mac_ax_macid_pause_cfg::macid
+ * Please Place Description here.
+ * @var mac_ax_macid_pause_cfg::pause
+ * Please Place Description here.
+ */
+struct mac_ax_macid_pause_cfg {
+	u8 macid;
+	u8 pause;
+};
+
+/**
+ * @struct mac_ax_macid_pause_sleep_cfg
+ * @brief mac_ax_macid_pause_sleep_cfg
+ *
+ * @var mac_ax_macid_pause_sleep_cfg::macid
+ * Please Place Description here.
+ * @var mac_ax_macid_pause_sleep_cfg::pause
+ * Please Place Description here.
+ * @var mac_ax_macid_pause_sleep_cfg::sleep
+ * Please Place Description here.
+ */
+struct mac_ax_macid_pause_sleep_cfg {
+	u8 macid;
+	u8 pause;
+	u8 sleep;
+};
+
+/**
+ * @struct mac_ax_macid_pause_grp
+ * @brief mac_ax_macid_pause_grp
+ *
+ * @var mac_ax_macid_pause_grp::pause_grp
+ * Please Place Description here.
+ * @var mac_ax_macid_pause_grp::mask_grp
+ * Please Place Description here.
+ */
+struct mac_ax_macid_pause_grp {
+	u32 pause_grp[4];
+	u32 mask_grp[4];
+};
+
+/**
+ * @struct mac_ax_macid_pause_sleep_grp
+ * @brief mac_ax_macid_pause_sleep_grp
+ *
+ * @var mac_ax_macid_pause_sleep_grp::pause_grp
+ * Please Place Description here.
+ * @var mac_ax_macid_pause_sleep_grp::mask_grp
+ * Please Place Description here.
+ */
+struct mac_ax_macid_pause_sleep_grp {
+	u32 pause_grp[4];
+	u32 pause_grp_mask[4];
+	u32 sleep_grp[4];
+	u32 sleep_grp_mask[4];
+};
+
+/**
+ * @struct mac_ax_ampdu_cfg
+ * @brief mac_ax_ampdu_cfg
+ *
+ * @var mac_ax_ampdu_cfg::band
+ * Please Place Description here.
+ * @var mac_ax_ampdu_cfg::wdbk_mode
+ * Please Place Description here.
+ * @var mac_ax_ampdu_cfg::rty_bk_mode
+ * Please Place Description here.
+ * @var mac_ax_ampdu_cfg::max_agg_num
+ * Please Place Description here.
+ * @var mac_ax_ampdu_cfg::max_agg_time_32us
+ * Please Place Description here.
+ */
+struct mac_ax_ampdu_cfg {
+	u8 band;
+	enum mac_ax_wdbk_mode wdbk_mode;
+	enum mac_ax_rty_bk_mode rty_bk_mode;
+	u16 max_agg_num;
+	u8 max_agg_time_32us;
+};
+
+/**
+ * @struct mac_ax_ch_stat_cnt
+ * @brief mac_ax_ch_stat_cnt
+ *
+ * @var mac_ax_ch_stat_cnt::band
+ * Please Place Description here.
+ * @var mac_ax_ch_stat_cnt::busy_cnt
+ * Please Place Description here.
+ * @var mac_ax_ch_stat_cnt::idle_cnt
+ * Please Place Description here.
+ */
+struct mac_ax_ch_stat_cnt {
+	u8 band;
+	u32 busy_cnt;
+	u32 idle_cnt;
+};
+
+/**
+ * @struct mac_ax_ch_busy_cnt_cfg
+ * @brief mac_ax_ch_busy_cnt_cfg
+ *
+ * @var mac_ax_ch_busy_cnt_cfg::band
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_cfg::cnt_ctrl
+ * Please Place Description here.
+ * @var mac_ax_ch_busy_cnt_cfg::ref
+ * Please Place Description here.
+ */
+struct mac_ax_ch_busy_cnt_cfg {
+	u8 band;
+	enum mac_ax_ch_busy_cnt_ctrl cnt_ctrl;
+	struct mac_ax_ch_busy_cnt_ref ref;
+};
+
+/**
+ * @struct mac_ax_ss_wmm_tbl_ctrl
+ * @brief mac_ax_ss_wmm_tbl_ctrl
+ *
+ * @var mac_ax_ss_wmm_tbl_ctrl::wmm
+ * Please Place Description here.
+ * @var mac_ax_ss_wmm_tbl_ctrl::wmm_mapping
+ * Please Place Description here.
+ */
+struct mac_ax_ss_wmm_tbl_ctrl {
+	u8 wmm;
+	enum mac_ax_ss_wmm_tbl wmm_mapping;
+};
+
+/**
+ * @struct mac_ax_bt_block_tx
+ * @brief mac_ax_bt_block_tx
+ *
+ * @var mac_ax_bt_block_tx::band
+ * Please Place Description here.
+ * @var mac_ax_bt_block_tx::en
+ * Please Place Description here.
+ */
+struct mac_ax_block_tx {
+	u8 band;
+	u8 en;
+};
+
+struct mac_ax_resp_chk_cca {
+	u8 band;
+	u8 resp_ack_chk_cca_en;
+};
+
+/**
+ * @struct mac_ax_gt3_cfg
+ * @brief mac_ax_gt3_cfg
+ *
+ * @var mac_ax_gt3_cfg::count_en
+ * Please Place Description here.
+ * @var mac_ax_gt3_cfg::mode
+ * Please Place Description here.
+ * @var mac_ax_gt3_cfg::gt3_en
+ * Please Place Description here.
+ * @var mac_ax_gt3_cfg::sort_en
+ * Please Place Description here.
+ * @var mac_ax_gt3_cfg::timeout
+ * Please Place Description here.
+ */
+struct mac_ax_gt3_cfg {
+	u32 count_en:1;
+	u32 mode:1; /*0 = counter mode; 1 = timer mode"*/
+	u32 gt3_en:1; /*HW clear when count down to zero in counter mode."*/
+	u32 sort_en:1;
+	u32 timeout:28;
+};
+
+/**
+ * @struct mac_ax_rty_lmt
+ * @brief mac_ax_rty_lmt
+ *
+ * @var mac_ax_rty_lmt::tx_cnt
+ * Please Place Description here.
+ * @var mac_ax_rty_lmt::macid
+ * Please Place Description here.
+ */
+struct mac_ax_rty_lmt {
+	u8 tx_cnt; //long tx cnt
+	u8 short_tx_cnt;
+	u8 macid;
+};
+
+/**
+ * @struct mac_ax_cctl_rty_lmt_cfg
+ * @brief mac_ax_cctl_rty_lmt_cfg
+ *
+ * @var mac_ax_cctl_rty_lmt_cfg::macid
+ * Please Place Description here.
+ * @var mac_ax_cctl_rty_lmt_cfg::data_lmt_sel
+ * Please Place Description here.
+ * @var mac_ax_cctl_rty_lmt_cfg::data_lmt_val
+ * Please Place Description here.
+ * @var mac_ax_cctl_rty_lmt_cfg::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_cctl_rty_lmt_cfg::rts_lmt_sel
+ * Please Place Description here.
+ * @var mac_ax_cctl_rty_lmt_cfg::rts_lmt_val
+ * Please Place Description here.
+ * @var mac_ax_cctl_rty_lmt_cfg::rsvd1
+ * Please Place Description here.
+ */
+struct mac_ax_cctl_rty_lmt_cfg {
+	u8 macid;
+	u8 data_lmt_sel:1;
+	u8 data_lmt_val:6;
+	u8 rsvd0:1;
+	u8 rts_lmt_sel:1;
+	u8 rts_lmt_val:4;
+	u8 rsvd1:3;
+};
+
+/**
+ * @struct mac_ax_cr_rty_lmt_cfg
+ * @brief mac_ax_cr_rty_lmt_cfg
+ *
+ * @var mac_ax_cr_rty_lmt_cfg::long_tx_cnt_lmt
+ * Please Place Description here.
+ * @var mac_ax_cr_rty_lmt_cfg::short_tx_cnt_lmt
+ * Please Place Description here.
+ * @var mac_ax_cr_rty_lmt_cfg::band
+ * Please Place Description here.
+ */
+struct mac_ax_cr_rty_lmt_cfg {
+	u16 long_tx_cnt_lmt:6; /*CR: long rty*/
+	u16 short_tx_cnt_lmt:6; /*CR: short rty*/
+	enum mac_ax_band band;
+};
+
+/**
+ * @struct mac_ax_rrsr_cfg
+ * @brief mac_ax_rrsr_cfg
+ *
+ * @var mac_ax_rrsr_cfg::rrsr_rate_en
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::rsc
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::doppler_en
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::dcm_en
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::ref_rate_sel
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::ref_rate
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::cck_cfg
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::rsvd
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::ofdm_cfg
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::ht_cfg
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::vht_cfg
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::he_cfg
+ * Please Place Description here.
+ */
+struct mac_ax_rrsr_cfg {
+	u32 rrsr_rate_en:4;
+	u32 rsc:2;
+	u32 doppler_en:1;
+	u32 dcm_en:1;
+	u32 ref_rate_sel:1;
+	u32 ref_rate:9;
+	u32 cck_cfg:4;
+	u32 ftm_rrsr_rate_en:4;
+	u32 rsvd:6;
+
+	u32 ofdm_cfg:8;
+	u32 ht_cfg:8;
+	u32 vht_cfg:8;
+	u32 he_cfg:8;
+	u8 band;
+};
+
+/**
+ * @struct mac_ax_cts_rrsr_cfg
+ * @brief mac_ax_cts_rrsr_cfg
+ *
+ * @var mac_ax_rrsr_cfg::cts_rrsr_rsc
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::cts_rrsr_opt
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::cts_rrsr_cck_cfg
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::cts_rrsr_ofdm_cfg
+ * Please Place Description here.
+ * @var mac_ax_rrsr_cfg::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_cts_rrsr_cfg {
+	u32 cts_rrsr_rsc:2;
+	u32 cts_rrsr_opt:1;
+	u32 cts_rrsr_cck_cfg:4;
+	u32 cts_rrsr_ofdm_cfg:8;
+	u32 rsvd:17;
+	u8 band;
+};
+
+/**
+ * @struct mac_ax_ss_quota_mode_ctrl
+ * @brief mac_ax_ss_quota_mode_ctrl
+ *
+ * @var mac_ax_ss_quota_mode_ctrl::wmm
+ * Please Place Description here.
+ * @var mac_ax_ss_quota_mode_ctrl::mode
+ * Please Place Description here.
+ */
+struct mac_ax_ss_quota_mode_ctrl {
+	enum mac_ax_ss_wmm wmm;
+	enum mac_ax_ss_quota_mode mode;
+};
+
+/**
+ * @struct mac_ax_ss_quota_setting
+ * @brief mac_ax_ss_quota_setting
+ *
+ * @var mac_ax_ss_quota_setting::macid
+ * Please Place Description here.
+ * @var mac_ax_ss_quota_setting::ac_type
+ * Please Place Description here.
+ * @var mac_ax_ss_quota_setting::val
+ * Please Place Description here.
+ * @var mac_ax_ss_quota_setting::ul_dl
+ * Please Place Description here.
+ */
+struct mac_ax_ss_quota_setting {
+	u8 macid;
+	u8 ac_type;
+	u8 val;
+	enum mac_ax_issue_uldl_type ul_dl;
+};
+
+/**
+ * @struct mac_ax_bt_polt_cnt
+ * @brief mac_ax_bt_polt_cnt
+ *
+ * @var mac_ax_bt_polt_cnt::band
+ * Please Place Description here.
+ * @var mac_ax_bt_polt_cnt::cnt
+ * Please Place Description here.
+ */
+struct mac_ax_bt_polt_cnt {
+	u8 band;
+	u16 cnt;
+};
+
+/**
+ * @struct mac_ax_prebkf_setting
+ * @brief mac_ax_prebkf_setting
+ *
+ * @var mac_ax_prebkf_setting::band
+ * Please Place Description here.
+ * @var mac_ax_prebkf_setting::val
+ * Please Place Description here.
+ */
+struct mac_ax_prebkf_setting {
+	u8 band;
+	u8 val;
+};
+
+/**
+ * @struct mac_ax_cctl_preld_cfg
+ * @brief mac_ax_cctl_preld_cfg
+ *
+ * @var mac_ax_cctl_preld_cfg::macid
+ * Please Place Description here.
+ * @var mac_ax_cctl_preld_cfg::en
+ * Please Place Description here.
+ * @var mac_ax_cctl_preld_cfg::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_cctl_preld_cfg {
+	u8 macid;
+	u8 en:1;
+	u8 rsvd:7;
+};
+
+/*--------------------Define SRAM FIFO ---------------------------------------*/
+
+/**
+ * @struct mac_ax_avl_std_bacam_info
+ * @brief  mac_ax_avl_std_bacam_info
+ *
+ * @var  mac_ax_avl_std_bacam_info::min_avl_idx
+ * Please Place Description here.
+ * @var  mac_ax_avl_std_bacam_info::max_avl_idx
+ */
+struct mac_ax_avl_std_bacam_info {
+	u32 min_avl_idx: 7;
+	u32 rsvd0: 9;
+	u32 max_avl_idx: 7;
+	u32 rsvd1: 9;
+};
+
+/**
+ * @struct mac_ax_bacam_info
+ * @brief mac_ax_bacam_info
+ *
+ * @var mac_ax_bacam_info::valid
+ * Please Place Description here.
+ * @var mac_ax_bacam_info::init_req
+ * Please Place Description here.
+ * @var mac_ax_bacam_info::entry_idx
+ * Tha var is only for 8852A.
+ * @var mac_ax_bacam_info::tid
+ * Please Place Description here.
+ * @var mac_ax_bacam_info::macid
+ * Please Place Description here.
+ * @var mac_ax_bacam_info::bmap_size
+ * Please Place Description here.
+ * @var mac_ax_bacam_info::ssn
+ * Please Place Description here.
+ * @var mac_ax_bacam_info::uid_value
+ * The var is for 8852C.
+ * @var mac_ax_bacam_info::std_entry_en
+ * The var is for 8852C.
+ * @var mac_ax_bacam_info::band_sel
+ * The var is for 8852C.
+ * @var mac_ax_bacam_info::entry_idx_v1
+ * The var is for 8852C.
+ */
+struct mac_ax_bacam_info {
+	u32 valid: 1;
+	u32 init_req: 1;
+	u32 entry_idx: 2;
+	u32 tid: 4;
+	u32 macid: 8;
+	u32 bmap_size: 4;
+	u32 ssn: 12;
+	u32 uid_value: 8;
+	u32 std_entry_en: 1;
+	u32 band_sel: 1;
+	u32 rsvd: 18;
+	u32 entry_idx_v1: 4;
+};
+
+/**
+ * @struct mac_ax_shcut_mhdr
+ * @brief mac_ax_shcut_mhdr
+ *
+ * @var mac_ax_shcut_mhdr::mac_header_length
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword0
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword1
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword2
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword3
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword4
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword5
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword6
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword7
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword8
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword9
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword10
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword11
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword12
+ * Please Place Description here.
+ * @var mac_ax_shcut_mhdr::dword13
+ * Please Place Description here.
+ */
+struct mac_ax_shcut_mhdr {/*need to revise note by kkbomb 0204*/
+// dword 0
+	u32 mac_header_length:8;
+	u32 dword0:24;
+	u32 dword1;
+	u32 dword2;
+	u32 dword3;
+	u32 dword4;
+	u32 dword5;
+	u32 dword6;
+	u32 dword7;
+	u32 dword8;
+	u32 dword9;
+	u32 dword10;
+	u32 dword11;
+	u32 dword12;
+	u32 dword13;
+};
+
+/**
+ * @struct mac_ax_fwstatus_payload
+ * @brief mac_ax_fwstatus_payload
+ *
+ * @var mac_ax_fwstatus_payload::dword0
+ * Please Place Description here.
+ * @var mac_ax_fwstatus_payload::dword1
+ * Please Place Description here.
+ */
+struct mac_ax_fwstatus_payload {
+	u32 dword0;
+	u32 dword1;
+	u32 dword2;
+	u32 dword3;
+	u32 dword4;
+	u32 dword5;
+	u32 dword6;
+	u32 dword7;
+	u32 dword8;
+	u32 dword9;
+	u32 dword10;
+	u32 dword11;
+};
+
+/**
+ * @struct mac_ax_ie_cam_cmd_info
+ * @brief mac_ax_ie_cam_cmd_info
+ *
+ * @var mac_ax_ie_cam_cmd_info::en
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::band
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::port
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::hit_en
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::miss_en
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::rst
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::hit_sel
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::miss_sel
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::num
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::buf
+ * Please Place Description here.
+ * @var mac_ax_ie_cam_cmd_info::buf_len
+ * Please Place Description here.
+ */
+struct mac_ax_ie_cam_cmd_info {
+	u8 en:1;
+	u8 band:1;
+	u8 port:3;
+	u8 hit_en:1;
+	u8 miss_en:1;
+	u8 rst:1;
+	u8 hit_sel:2;
+	u8 miss_sel:2;
+	u8 rsvd0:4;
+	u8 num:5;
+	u8 rsvd1:3;
+	u8 *buf;
+	u32 buf_len;
+};
+
+/**
+ * @struct mac_ax_addr_cam_info
+ * @brief mac_ax_addr_cam_info
+ *
+ * @var mac_ax_addr_cam_info::addr_cam_idx
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::offset
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::len
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::valid
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::net_type
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::bcn_hit_cond
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::hit_rule
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::bb_sel
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::addr_mask
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::mask_sel
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::bssid_cam_idx
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::is_mul_ent
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::sma
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::tma
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::macid
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::port_int
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::tsf_sync
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::tf_trs
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::lsig_txop
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::tgt_ind
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::frm_tgt_ind
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::aid12
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::wol_pattern
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::wol_uc
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::wol_magic
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::wapi
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::sec_ent_mode
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::sec_ent_keyid
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::sec_ent_valid
+ * Please Place Description here.
+ * @var mac_ax_addr_cam_info::sec_ent
+ * Please Place Description here.
+ */
+struct mac_ax_addr_cam_info {
+	u8 addr_cam_idx;	/* Addr cam entry index */
+	u8 offset;		/* Offset */
+	u8 len;			/* Length */
+	u8 valid : 1;
+	u8 net_type : 2;
+	u8 bcn_hit_cond : 2;
+	u8 hit_rule : 2;
+	u8 bb_sel : 1;
+	u8 addr_mask : 6;
+	u8 mask_sel : 2;
+	u8 bssid_cam_idx : 6;
+	u8 is_mul_ent : 1;
+	u8 sma[6];
+	u8 tma[6];
+	u8 macid;
+	u8 port_int: 3;
+	u8 tsf_sync: 3;
+	u8 tf_trs: 1;
+	u8 lsig_txop: 1;
+	u8 tgt_ind: 3;
+	u8 frm_tgt_ind: 3;
+	u16 aid12: 12;
+	u8 wol_pattern: 1;
+	u8 wol_uc: 1;
+	u8 wol_magic: 1;
+	u8 wapi: 1;
+	u8 sec_ent_mode: 2;
+	u8 sec_ent_keyid[7];
+	u8 sec_ent_valid;
+	u8 sec_ent[7];
+};
+
+/**
+ * @struct mac_ax_bssid_cam_info
+ * @brief mac_ax_bssid_cam_info
+ *
+ * @var mac_ax_bssid_cam_info::bssid_cam_idx
+ * Please Place Description here.
+ * @var mac_ax_bssid_cam_info::offset
+ * Please Place Description here.
+ * @var mac_ax_bssid_cam_info::len
+ * Please Place Description here.
+ * @var mac_ax_bssid_cam_info::valid
+ * Please Place Description here.
+ * @var mac_ax_bssid_cam_info::bb_sel
+ * Please Place Description here.
+ * @var mac_ax_bssid_cam_info::bss_color
+ * Please Place Description here.
+ * @var mac_ax_bssid_cam_info::bssid
+ * Please Place Description here.
+ */
+struct mac_ax_bssid_cam_info {
+	u8 bssid_cam_idx;	/* BSSID cam entry index */
+	u8 offset;		/* Offset */
+	u8 len;			/* Length */
+	u8 valid : 1;
+	u8 bb_sel : 1;
+	u8 addr_mask : 6;
+	u8 bss_color : 7;
+	u8 bssid[6];
+};
+
+/**
+ * @struct mac_ax_sec_cam_info
+ * @brief mac_ax_sec_cam_info
+ *
+ * @var mac_ax_sec_cam_info::sec_cam_idx
+ * Please Place Description here.
+ * @var mac_ax_sec_cam_info::offset
+ * Please Place Description here.
+ * @var mac_ax_sec_cam_info::len
+ * Please Place Description here.
+ * @var mac_ax_sec_cam_info::type
+ * Please Place Description here.
+ * @var mac_ax_sec_cam_info::ext_key
+ * Please Place Description here.
+ * @var mac_ax_sec_cam_info::spp_mode
+ * Please Place Description here.
+ * @var mac_ax_sec_cam_info::key
+ * Please Place Description here.
+ */
+struct mac_ax_sec_cam_info {
+	u8 sec_cam_idx;		/* Security cam entry index */
+	u8 offset;		/* Offset */
+	u8 len;			/* Length */
+	u8 type : 4;
+	u8 ext_key : 1;
+	u8 spp_mode : 1;
+	u32 key[4];
+};
+
+struct mac_ax_sec_iv_info {
+	u8 ptktxiv[IV_LENGTH];	/* Security IV */
+	u8 macid;
+	u8 opcode;
+};
+
+/**
+ * @struct mac_ax_macaddr
+ * @brief mac_ax_macaddr
+ *
+ * @var mac_ax_macaddr::macaddr
+ * Please Place Description here.
+ */
+struct mac_ax_macaddr {
+	u8 macaddr[6];
+};
+
+/**
+ * @struct mac_ax_sta_init_info
+ * @brief mac_ax_sta_init_info
+ *
+ * @var mac_ax_sta_init_info::macid
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::opmode
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::band
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::wmm
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::trigger
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::is_hesta
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::dl_bw
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::tf_mac_padding
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::dl_t_pe
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::port_id
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::net_type
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::wifi_role
+ * Please Place Description here.
+ * @var mac_ax_sta_init_info::self_role
+ * Please Place Description here.
+ */
+struct mac_ax_sta_init_info {
+	u8 macid;
+	u8 opmode:1;
+	u8 band:1;
+	u8 wmm:2;
+	u8 trigger:1;
+	u8 is_hesta: 1;
+	u8 dl_bw: 2;
+	u8 tf_mac_padding:2;
+	u8 dl_t_pe:3;
+	u8 port_id:3;
+	u8 net_type:2;
+	u8 wifi_role:4;
+	u8 self_role:2;
+};
+
+/**
+ * @struct mac_ax_fwrole_maintain
+ * @brief mac_ax_fwrole_maintain
+ *
+ * @var mac_ax_fwrole_maintain::macid
+ * Please Place Description here.
+ * @var mac_ax_fwrole_maintain::self_role
+ * Please Place Description here.
+ * @var mac_ax_fwrole_maintain::upd_mode
+ * Please Place Description here.
+ * @var mac_ax_fwrole_maintain::wifi_role
+ * Please Place Description here.
+ */
+struct mac_ax_fwrole_maintain {
+	u8 macid;
+	u8 self_role : 2;
+	u8 upd_mode : 3;
+	u8 wifi_role : 4;
+	u8 band: 2;
+	u8 port: 3;
+};
+
+struct mac_ax_cctl_info {
+	/* dword 0 */
+	u32 datarate:9;
+	u32 force_txop:1;
+	u32 data_bw:2;
+	u32 data_gi_ltf:3;
+	u32 darf_tc_index:1;
+	u32 arfr_ctrl:4;
+	u32 acq_rpt_en:1;
+	u32 mgq_rpt_en:1;
+	u32 ulq_rpt_en:1;
+	u32 twtq_rpt_en:1;
+	u32 rsvd0:1;
+	u32 disrtsfb:1;
+	u32 disdatafb:1;
+	u32 tryrate:1;
+	u32 ampdu_density:4;
+	/* dword 1 */
+	u32 data_rty_lowest_rate:9;
+	u32 ampdu_time_sel:1;
+	u32 ampdu_len_sel:1;
+	u32 rts_txcnt_lmt_sel:1;
+	u32 rts_txcnt_lmt:4;
+	u32 rtsrate:9;
+	u32 rsvd1:2;
+	u32 vcs_stbc:1;
+	u32 rts_rty_lowest_rate:4;
+	/* dword 2 */
+	u32 data_tx_cnt_lmt:6;
+	u32 data_txcnt_lmt_sel:1;
+	u32 max_agg_num_sel:1;
+	u32 rts_en:1;
+	u32 cts2self_en:1;
+	u32 cca_rts:2;
+	u32 hw_rts_en:1;
+	u32 rts_drop_data_mode:2;
+	u32 preld_en:1;
+	u32 ampdu_max_len:11;
+	u32 ul_mu_dis:1;
+	u32 ampdu_max_time:4;
+	/* dword 3 */
+	u32 max_agg_num:9;
+	u32 ba_bmap:2;
+	u32 rsvd3:5;
+	u32 vo_lftime_sel:3;
+	u32 vi_lftime_sel:3;
+	u32 be_lftime_sel:3;
+	u32 bk_lftime_sel:3;
+	u32 sectype:4;
+	/* dword 4 */
+	u32 multi_port_id:3;
+	u32 bmc:1;
+	u32 mbssid:4;
+	u32 navusehdr:1;
+	u32 txpwr_mode:3;
+	u32 data_dcm:1;
+	u32 data_er:1;
+	u32 data_ldpc:1;
+	u32 data_stbc:1;
+	u32 a_ctrl_bqr:1;
+	u32 a_ctrl_uph:1;
+	u32 a_ctrl_bsr:1;
+	u32 a_ctrl_cas:1;
+	u32 data_bw_er:1;
+	u32 lsig_txop_en:1;
+	u32 rsvd4:5;
+	u32 ctrl_cnt_vld:1;
+	u32 ctrl_cnt:4;
+	/* dword 5 */
+	u32 resp_ref_rate:9;
+	u32 rsvd5:3;
+	u32 all_ack_support:1;
+	u32 bsr_queue_size_format:1;
+	u32 bsr_om_upd_en:1;
+	u32 macid_fwd_idc:1;
+	u32 ntx_path_en:4;
+	u32 path_map_a:2;
+	u32 path_map_b:2;
+	u32 path_map_c:2;
+	u32 path_map_d:2;
+	u32 antsel_a:1;
+	u32 antsel_b:1;
+	u32 antsel_c:1;
+	u32 antsel_d:1;
+	/* dword 6 */
+	u32 addr_cam_index:8;
+	u32 paid:9;
+	u32 uldl:1;
+	u32 doppler_ctrl:2;
+	u32 nominal_pkt_padding:2;
+	u32 nominal_pkt_padding40:2;
+	u32 txpwr_tolerence:6;
+	//u32 rsvd9:2;
+	u32 nominal_pkt_padding80:2;
+	/* dword 7 */
+	u32 nc:3;
+	u32 nr:3;
+	u32 ng:2;
+	u32 cb:2;
+	u32 cs:2;
+	u32 csi_txbf_en:1;
+	u32 csi_stbc_en:1;
+	u32 csi_ldpc_en:1;
+	u32 csi_para_en:1;
+	u32 csi_fix_rate:9;
+	u32 csi_gi_ltf:3;
+	u32 nominal_pkt_padding160:2;
+	u32 csi_bw:2;
+};
+
+/**
+ * @struct mac_ax_dctl_info
+ * @brief mac_ax_dctl_info
+ *
+ * @var mac_ax_dctl_info::qos_field_h
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::hw_exseq_macid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::qos_field_h_en
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::aes_iv_l
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::aes_iv_h
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::seq0
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::seq1
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::amsdu_max_length
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sta_amsdu_en
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::chksum_offload_en
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::with_llc
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_hw_enc
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::seq2
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::seq3
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_cam_idx
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent0_keyid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent1_keyid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent2_keyid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent3_keyid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent4_keyid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent5_keyid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent6_keyid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent_valid
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent0
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent1
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent2
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent3
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent4
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent5
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::sec_ent6
+ * Please Place Description here.
+ * @var mac_ax_dctl_info::rsvd3
+ * Please Place Description here.
+ */
+struct mac_ax_dctl_info {
+	/* dword 0 */
+	u32 qos_field_h:8;
+	u32 hw_exseq_macid:7;
+	u32 qos_field_h_en:1; // qos_data
+	u32 aes_iv_l:16;
+	/* dword 1 */
+	u32 aes_iv_h:32;
+	/* dword 2 */
+	u32 seq0:12;
+	u32 seq1:12;
+	u32 amsdu_max_length:3;
+	u32 sta_amsdu_en:1;
+	u32 chksum_offload_en:1;
+	u32 with_llc:1;
+	u32 rsvd0:1;
+	u32 sec_hw_enc:1;
+	/* dword 3 */
+	u32 seq2:12;
+	u32 seq3:12;
+	u32 sec_cam_idx:8;
+	/* dword 4 */
+	u32 mhdr_len:5;
+	u32 vlan_tag_valid:1;
+	u32 vlan_tag_sel:2;
+	u32 htc_order:1;
+	u32 sec_key_id:2;
+	u32 rsvd2:4;
+	u32 wapi:1;
+	u32 sec_ent_mode:2;
+	u32 sec_ent0_keyid:2;
+	u32 sec_ent1_keyid:2;
+	u32 sec_ent2_keyid:2;
+	u32 sec_ent3_keyid:2;
+	u32 sec_ent4_keyid:2;
+	u32 sec_ent5_keyid:2;
+	u32 sec_ent6_keyid:2;
+	/* dword 5 */
+	u32 sec_ent_valid:8;
+	u32 sec_ent0:8;
+	u32 sec_ent1:8;
+	u32 sec_ent2:8;
+	/* dword 6 */
+	u32 sec_ent3:8;
+	u32 sec_ent4:8;
+	u32 sec_ent5:8;
+	u32 sec_ent6:8;
+	/* dword 7 */
+	u32 tgt_ind:4;    // for 52c dw3
+	u32 tgt_ind_en:1; // for 52c dw3
+	u32 htc_lb:3;     // for 52c dw3
+	u32 rsvd3:24;
+};
+
+/**
+ * struct mac_ax_role_info - role information
+ * @macid: MAC ID.
+ * @band: Band selection, band0 or band1.
+ * @wmm: WMM selection, wmm0 ow wmm1.
+ *	There are four sets about band and wmm,
+ *	band0+wmm0, band0+wmm1, band1+wmm0,band1+wmm1.
+ */
+
+/**
+ * @struct mac_ax_role_info
+ * @brief mac_ax_role_info
+ *
+ * @var mac_ax_role_info::self_role
+ * Please Place Description here.
+ * @var mac_ax_role_info::wifi_role
+ * Please Place Description here.
+ * @var mac_ax_role_info::net_type
+ * Please Place Description here.
+ * @var mac_ax_role_info::upd_mode
+ * Please Place Description here.
+ * @var mac_ax_role_info::opmode
+ * Please Place Description here.
+ * @var mac_ax_role_info::band
+ * Please Place Description here.
+ * @var mac_ax_role_info::port
+ * Please Place Description here.
+ * @var mac_ax_role_info::macid
+ * Please Place Description here.
+ * @var mac_ax_role_info::self_mac
+ * Please Place Description here.
+ * @var mac_ax_role_info::target_mac
+ * Please Place Description here.
+ * @var mac_ax_role_info::bssid
+ * Please Place Description here.
+ * @var mac_ax_role_info::bss_color
+ * Please Place Description here.
+ * @var mac_ax_role_info::bcn_hit_cond
+ * Please Place Description here.
+ * @var mac_ax_role_info::hit_rule
+ * Please Place Description here.
+ * @var mac_ax_role_info::is_mul_ent
+ * Please Place Description here.
+ * @var mac_ax_role_info::tsf_sync
+ * Please Place Description here.
+ * @var mac_ax_role_info::trigger
+ * Please Place Description here.
+ * @var mac_ax_role_info::lsig_txop
+ * Please Place Description here.
+ * @var mac_ax_role_info::tgt_ind
+ * Please Place Description here.
+ * @var mac_ax_role_info::frm_tgt_ind
+ * Please Place Description here.
+ * @var mac_ax_role_info::wol_pattern
+ * Please Place Description here.
+ * @var mac_ax_role_info::wol_uc
+ * Please Place Description here.
+ * @var mac_ax_role_info::wol_magic
+ * Please Place Description here.
+ * @var mac_ax_role_info::wapi
+ * Please Place Description here.
+ * @var mac_ax_role_info::sec_ent_mode
+ * Please Place Description here.
+ * @var mac_ax_role_info::wmm
+ * Please Place Description here.
+ * @var mac_ax_role_info::dbcc_role
+ * Please Place Description here.
+ * @var mac_ax_role_info::is_hesta
+ * Please Place Description here.
+ * @var mac_ax_role_info::dl_bw
+ * Please Place Description here.
+ * @var mac_ax_role_info::tf_mac_padding
+ * Please Place Description here.
+ * @var mac_ax_role_info::dl_t_pe
+ * Please Place Description here.
+ * @var mac_ax_role_info::aid
+ * Please Place Description here.
+ * @var mac_ax_role_info::a_info
+ * Please Place Description here.
+ * @var mac_ax_role_info::b_info
+ * Please Place Description here.
+ * @var mac_ax_role_info::s_info
+ * Please Place Description here.
+ * @var mac_ax_role_info::c_info
+ * Please Place Description here.
+ */
+struct mac_ax_role_info {
+	enum mac_ax_self_role self_role;
+	enum mac_ax_wifi_role wifi_role;
+	enum mac_ax_net_type net_type;
+	enum mac_ax_upd_mode upd_mode;
+	enum mac_ax_opmode opmode;
+	enum mac_ax_band band;
+	enum mac_ax_port port;
+	enum mac_ax_addr_msk_sel mask_sel;
+	enum mac_ax_addr_msk addr_mask;
+	u8 macid;
+	u8 self_mac[6];
+	u8 target_mac[6];
+	u8 bssid[6];
+
+	u8 bss_color:6;
+	u8 bcn_hit_cond:2;
+
+	u8 hit_rule:2;
+	u8 is_mul_ent:1;
+	u8 tsf_sync:3;
+	u8 trigger:1;
+	u8 lsig_txop:1;
+
+	u8 tgt_ind:3;
+	u8 frm_tgt_ind:3;
+	u8 wol_pattern:1;
+	u8 wol_uc:1;
+
+	u8 wol_magic:1;
+	u8 wapi:1;
+	u8 sec_ent_mode:2;
+	u8 wmm:2;
+	u8 dbcc_role:1;
+	u8 rsvd:1;
+
+	u8 is_hesta:1;
+	u8 dl_bw:2;
+	u8 tf_mac_padding:2;
+	u8 dl_t_pe: 3;
+
+	u16 aid;
+	struct mac_ax_addr_cam_info a_info;
+	struct mac_ax_bssid_cam_info b_info;
+	struct mac_ax_sec_cam_info s_info;
+	struct rtw_hal_mac_ax_cctl_info c_info;
+};
+
+/**
+ * @struct mac_role_tbl
+ * @brief mac_role_tbl
+ *
+ * @var mac_role_tbl::next
+ * Please Place Description here.
+ * @var mac_role_tbl::prev
+ * Please Place Description here.
+ * @var mac_role_tbl::info
+ * Please Place Description here.
+ * @var mac_role_tbl::macid
+ * Please Place Description here.
+ * @var mac_role_tbl::wmm
+ * Please Place Description here.
+ */
+struct mac_role_tbl {
+	/* keep first */
+	struct mac_role_tbl *next;
+	struct mac_role_tbl *prev;
+	struct mac_ax_role_info info;
+	u8 macid;
+	u8 wmm;
+};
+
+/**
+ * @struct mac_role_tbl_head
+ * @brief mac_role_tbl_head
+ *
+ * @var mac_role_tbl_head::next
+ * Please Place Description here.
+ * @var mac_role_tbl_head::prev
+ * Please Place Description here.
+ * @var mac_role_tbl_head::role_tbl_pool
+ * Please Place Description here.
+ * @var mac_role_tbl_head::qlen
+ * Please Place Description here.
+ * @var mac_role_tbl_head::lock
+ * Please Place Description here.
+ */
+struct mac_role_tbl_head {
+	/* keep first */
+	struct mac_role_tbl *next;
+	struct mac_role_tbl *prev;
+	struct mac_role_tbl_head *role_tbl_pool;
+	u32 qlen;
+	mac_ax_mutex lock;
+};
+
+/**
+ * @struct mac_ax_coex
+ * @brief mac_ax_coex
+ *
+ * @var mac_ax_coex::pta_mode
+ * Please Place Description here.
+ * @var mac_ax_coex::direction
+ * Please Place Description here.
+ */
+struct mac_ax_coex {
+#define MAC_AX_COEX_RTK_MODE 0
+#define MAC_AX_COEX_CSR_MODE 1
+	u8 pta_mode;
+#define MAC_AX_COEX_INNER 0
+#define MAC_AX_COEX_OUTPUT 1
+#define MAC_AX_COEX_INPUT 2
+	u8 direction;
+};
+
+/**
+ * @struct mac_ax_port_tsf
+ * @brief mac_ax_port_tsf
+ *
+ * @var mac_ax_port_tsf::tsf_l
+ * Please Place Description here.
+ * @var mac_ax_port_tsf::tsf_h
+ * Please Place Description here.
+ * @var mac_ax_port_tsf::port
+ * Please Place Description here.
+ * @var mac_ax_port_tsf::band
+ * Please Place Description here.
+ */
+struct mac_ax_port_tsf {
+	u32 tsf_l;
+	u32 tsf_h;
+	u8 port;
+	u8 band;
+};
+
+/**
+ * @struct mac_ax_freerun
+ * @brief mac_ax_freerun
+ *
+ * @var mac_ax_freerun::freerun_l
+ * Please Place Description here.
+ * @var mac_ax_freerun::freerun_h
+ * Please Place Description here.
+ * @var mac_ax_freerun::band
+ * Please Place Description here.
+ */
+struct mac_ax_freerun {
+	u32 freerun_l;
+	u32 freerun_h;
+	u8 band;
+};
+
+/**
+ * @struct mac_ax_gnt
+ * @brief mac_ax_gnt
+ *
+ * @var mac_ax_gnt::gnt_bt_sw_en
+ * Please Place Description here.
+ * @var mac_ax_gnt::gnt_bt
+ * Please Place Description here.
+ * @var mac_ax_gnt::gnt_wl_sw_en
+ * Please Place Description here.
+ * @var mac_ax_gnt::gnt_wl
+ * Please Place Description here.
+ */
+struct mac_ax_gnt {
+	u8 gnt_bt_sw_en;
+	u8 gnt_bt;
+	u8 gnt_wl_sw_en;
+	u8 gnt_wl;
+};
+
+/**
+ * @struct mac_ax_coex_gnt
+ * @brief mac_ax_coex_gnt
+ *
+ * @var mac_ax_coex_gnt::band0
+ * Please Place Description here.
+ * @var mac_ax_coex_gnt::band1
+ * Please Place Description here.
+ */
+struct mac_ax_coex_gnt {
+	struct mac_ax_gnt band0;
+	struct mac_ax_gnt band1;
+};
+
+/**
+ * @struct mac_ax_plt
+ * @brief mac_ax_plt
+ *
+ * @var mac_ax_plt::band
+ * Please Place Description here.
+ * @var mac_ax_plt::tx
+ * Please Place Description here.
+ * @var mac_ax_plt::rx
+ * Please Place Description here.
+ */
+struct mac_ax_plt {
+#define MAC_AX_PLT_LTE_RX BIT(0)
+#define MAC_AX_PLT_GNT_BT_TX BIT(1)
+#define MAC_AX_PLT_GNT_BT_RX BIT(2)
+#define MAC_AX_PLT_GNT_WL BIT(3)
+	u8 band;
+	u8 tx;
+	u8 rx;
+};
+
+/**
+ * @struct mac_ax_rx_cnt
+ * @brief mac_ax_rx_cnt
+ *
+ * @var mac_ax_rx_cnt::type
+ * Please Place Description here.
+ * @var mac_ax_rx_cnt::op
+ * Please Place Description here.
+ * @var mac_ax_rx_cnt::idx
+ * Please Place Description here.
+ * @var mac_ax_rx_cnt::band
+ * Please Place Description here.
+ * @var mac_ax_rx_cnt::buf
+ * Please Place Description here.
+ */
+struct mac_ax_rx_cnt {
+#define MAC_AX_RX_CRC_OK 0
+#define MAC_AX_RX_CRC_FAIL 1
+#define MAC_AX_RX_FA 2
+#define MAC_AX_RX_PPDU 3
+#define MAC_AX_RX_IDX 4
+	u8 type;
+#define MAC_AX_RXCNT_R 0
+#define MAC_AX_RXCNT_RST_ALL 1
+	u8 op;
+	u8 idx;
+	u8 band;
+	u16 *buf;
+};
+
+/**
+ * @struct mac_ax_tx_cnt
+ * @brief mac_ax_tx_cnt
+ *
+ * @var mac_ax_tx_cnt::band
+ * Please Place Description here.
+ * @var mac_ax_tx_cnt::sel
+ * Please Place Description here.
+ * @var mac_ax_tx_cnt::txcnt
+ * Please Place Description here.
+ */
+struct mac_ax_tx_cnt {
+#define MAC_AX_TX_LCCK 0
+#define MAC_AX_TX_SCCK 1
+#define MAC_AX_TX_OFDM 2
+#define MAC_AX_TX_HT 3
+#define MAC_AX_TX_HTGF 4
+#define MAC_AX_TX_VHTSU 5
+#define MAC_AX_TX_VHTMU 6
+#define MAC_AX_TX_HESU 7
+#define MAC_AX_TX_HEERSU 8
+#define MAC_AX_TX_HEMU 9
+#define MAC_AX_TX_HETB 10
+#define MAC_AX_TX_ALLTYPE 11
+	u8 band;
+	u8 sel;
+	u16 txcnt[MAC_AX_TX_ALLTYPE];
+};
+
+/**
+ * @struct mac_ax_mcc_role
+ * @brief mac_ax_mcc_role
+ *
+ * @var mac_ax_mcc_role::macid
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::central_ch_seg0
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::central_ch_seg1
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::primary_ch
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::bandwidth
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::group
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::c2h_rpt
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::dis_tx_null
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::dis_sw_retry
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::in_curr_ch
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::sw_retry_count
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::tx_null_early
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_mcc_role::duration
+ * Please Place Description here.
+ */
+struct mac_ax_mcc_role {
+	/* dword0 */
+	u32 macid: 8;
+	u32 central_ch_seg0: 8;
+	u32 central_ch_seg1: 8;
+	u32 primary_ch: 8;
+	/* dword1 */
+	enum channel_width bandwidth: 4;
+	u32 group: 2;
+#define MCC_C2H_RPT_OFF 0
+#define MCC_C2H_RPT_FAIL_ONLY 1
+#define MCC_C2H_RPT_ALL 2
+	u32 c2h_rpt: 2;
+	u32 dis_tx_null: 1;
+	u32 dis_sw_retry: 1;
+	u32 in_curr_ch: 1;
+	u32 sw_retry_count: 3;
+	u32 tx_null_early: 4;
+	u32 btc_in_2g: 1;
+	u32 pta_en: 1;
+	u32 rfk_by_pass: 1;
+	u32 ch_band_type: 2;
+	u32 rsvd0: 9;
+	/* dword2 */
+	u32 duration: 32;
+	/* dword3 */
+	u8 courtesy_en;
+	u8 courtesy_num;
+	u8 courtesy_target;
+	u8 rsvd1;
+};
+
+struct mac_ax_mcc_start {
+	/* dword0 */
+	u32 group: 2;
+	u32 btc_in_group: 1;
+	u32 old_group_action: 2;
+	u32 old_group:2;
+	u32 rsvd0:9;
+	u32 notify_cnt:3;
+	u32 rsvd1:2;
+	u32 notify_rxdbg_en:1;
+	u32 rsvd2:2;
+	u32 macid: 8;
+	/* dword1 */
+	u32 tsf_low;
+	/* dword2 */
+	u32 tsf_high;
+};
+
+/**
+ * @struct mac_ax_mcc_duration_info
+ * @brief mac_ax_mcc_duration_info
+ *
+ * @var mac_ax_mcc_duration_info::group
+ * Please Place Description here.
+ * @var mac_ax_mcc_duration_info::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_mcc_duration_info::start_macid
+ * Please Place Description here.
+ * @var mac_ax_mcc_duration_info::macid_x
+ * Please Place Description here.
+ * @var mac_ax_mcc_duration_info::macid_y
+ * Please Place Description here.
+ * @var mac_ax_mcc_duration_info::start_tsf_low
+ * Please Place Description here.
+ * @var mac_ax_mcc_duration_info::start_tsf_high
+ * Please Place Description here.
+ * @var mac_ax_mcc_duration_info::duration_x
+ * Please Place Description here.
+ * @var mac_ax_mcc_duration_info::duration_y
+ * Please Place Description here.
+ */
+struct mac_ax_mcc_duration_info {
+	/* dword0 */
+	u32 group: 2;
+	u32 btc_in_group:1;
+	u32 rsvd0: 5;
+	u32 start_macid: 8;
+	u32 macid_x: 8;
+	u32 macid_y: 8;
+	/* dword1 */
+	u32 start_tsf_low;
+	/* dword2 */
+	u32 start_tsf_high;
+	/* dword3 */
+	u32 duration_x;
+	/* dword4 */
+	u32 duration_y;
+};
+
+/**
+ * @struct mac_ax_mcc_group
+ * @brief mac_ax_mcc_group
+ *
+ * @var mac_ax_mcc_group::rpt_status
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::rpt_macid
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::macid_x
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::macid_y
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::rpt_tsf_high
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::rpt_tsf_low
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::tsf_x_high
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::tsf_x_low
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::tsf_y_high
+ * Please Place Description here.
+ * @var mac_ax_mcc_group::tsf_y_low
+ * Please Place Description here.
+ */
+struct mac_ax_mcc_group {
+	u8 rpt_status;
+	u8 rpt_macid;
+	u8 macid_x;
+	u8 macid_y;
+	u32 rpt_tsf_high;
+	u32 rpt_tsf_low;
+	u32 tsf_x_high;
+	u32 tsf_x_low;
+	u32 tsf_y_high;
+	u32 tsf_y_low;
+};
+
+/**
+ * @struct mac_ax_mcc_group_info
+ * @brief mac_ax_mcc_group_info
+ *
+ * @var mac_ax_mcc_group_info::groups
+ * Please Place Description here.
+ */
+struct mac_ax_mcc_group_info {
+	struct mac_ax_mcc_group groups[4];
+};
+
+/**
+ * @struct mac_ax_tx_tf_info
+ * @brief mac_ax_tx_tf_info
+ *
+ * @var mac_ax_tx_tf_info::tx_tf_infol
+ * Please Place Description here.
+ * @var mac_ax_tx_tf_info::tx_tf_infoh
+ * Please Place Description here.
+ * @var mac_ax_tx_tf_info::tx_tf_infosel
+ * Please Place Description here.
+ */
+struct mac_ax_tx_tf_info {
+	u32 tx_tf_infol;
+	u32 tx_tf_infoh;
+	u8 tx_tf_infosel;//4:common info; 0~3: user0 ~ user3 info
+};
+
+/**
+ * @enum sec_cfg_sel
+ *
+ * @brief sec_cfg_sel
+ *
+ * @var sec_threshold_sel::CTS2SELF_DISABLE
+ * Please Place Description here.
+ * @var sec_threshold_sel::CTS2SELF_NON_SEC_THRESHOLD
+ * Please Place Description here.
+ * @var sec_threshold_sel::CTS2SELF_SEC_THRESHOLD
+ * Please Place Description here.
+ * @var sec_threshold_sel::CTS2SELF_BOTH_THRESHOLD
+ * Please Place Description here.
+ */
+enum mac_ax_threshold_sel {
+	MAC_AX_CTS2SELF_DISABLE,
+	MAC_AX_CTS2SELF_NON_SEC_THRESHOLD, /* sec type != WEP/TKIP/WAP */
+	MAC_AX_CTS2SELF_SEC_THRESHOLD,     /* sec type == WEP/TKIP/WAP */
+	MAC_AX_CTS2SELF_BOTH_THRESHOLD,
+};
+
+/**
+ * @struct mac_ax_sr_info
+ * @brief mac_ax_sr_info
+ *
+ * @var mac_ax_sr_info::sr_en
+ * Please Place Description here.
+ * @var mac_ax_sr_info::sr_field_v15_allowed
+ * Please Place Description here.
+ * @var mac_ax_sr_info::srg_obss_pd_min
+ * Please Place Description here.
+ * @var mac_ax_sr_info::srg_obss_pd_max
+ * Please Place Description here.
+ * @var mac_ax_sr_info::non_srg_obss_pd_min
+ * Please Place Description here.
+ * @var mac_ax_sr_info::non_srg_obss_pd_max
+ * Please Place Description here.
+ * @var mac_ax_sr_info::srg_bsscolor_bitmap_0
+ * Please Place Description here.
+ * @var mac_ax_sr_info::srg_bsscolor_bitmap_1
+ * Please Place Description here.
+ * @var mac_ax_sr_info::srg_partbsid_bitmap_0
+ * Please Place Description here.
+ * @var mac_ax_sr_info::srg_partbsid_bitmap_1
+ * Please Place Description here.
+ */
+struct mac_ax_sr_info {
+	u8 sr_en: 1;
+	u8 sr_field_v15_allowed: 1;
+	u8 srg_obss_pd_min;
+	u8 srg_obss_pd_max;
+	u8 non_srg_obss_pd_min;
+	u8 non_srg_obss_pd_max;
+	u32 srg_bsscolor_bitmap_0;
+	u32 srg_bsscolor_bitmap_1;
+	u32 srg_partbsid_bitmap_0;
+	u32 srg_partbsid_bitmap_1;
+};
+
+/**
+ * @struct mac_ax_nav_padding
+ * @brief mac_ax_nav_padding
+ *
+ * @var mac_ax_nav_padding::band
+ * Please Place Description here.
+ * @var mac_ax_nav_padding::nav_pad_en
+ * Please Place Description here.
+ * @var mac_ax_nav_padding::over_txop_en
+ * Please Place Description here.
+ * @var mac_ax_nav_padding::nav_padding
+ * Please Place Description here.
+ */
+struct mac_ax_nav_padding {
+	u8 band;
+	u8 nav_pad_en;
+	u8 over_txop_en;
+	u16 nav_padding;
+};
+
+/**
+ * @struct mac_ax_max_tx_time
+ * @brief mac_ax_max_tx_time
+ *
+ * @var mac_ax_max_tx_time::macid
+ * Please Place Description here.
+ * @var mac_ax_max_tx_time::is_cctrl
+ * Please Place Description here.
+ * @var mac_ax_max_tx_time::max_tx_time
+ * Please Place Description here.
+ */
+struct mac_ax_max_tx_time {
+	u8 macid;
+	u8 is_cctrl;
+	u32 max_tx_time; /* us */
+};
+
+/**
+ * @struct mac_ax_hw_rts_th
+ * @brief Config HW RTS time/len threshold
+ *
+ * @var mac_ax_hw_rts_th::band
+ * the mac_band to setup/query
+ * @var mac_ax_hw_rts_th::time_th
+ * HW RTS time threshold
+ * @var mac_ax_hw_rts_th::time_th
+ * HW RTS length threshold
+ */
+struct mac_ax_hw_rts_th {
+	u8 band;
+	u16 time_th; /* us */
+	u16 len_th; /* byte */
+};
+
+/**
+ * @struct mac_ax_io_stat
+ * @brief Get IO state from HCI (PCIE: LBC)
+ *
+ * @var mac_ax_io_stat::to_flag
+ * timeout flag is set
+ * @var mac_ax_io_stat::io_st
+ * IO state from sm.io_st
+ * @var mac_ax_io_stat::rsvd
+ * reserved
+ * @var mac_ax_io_stat::addr
+ * the last timeout addr when timeout flag is set
+ */
+struct mac_ax_io_stat {
+	u8 to_flag:1;
+	u8 io_st:1;
+	u8 rsvd:6;
+	u32 addr;
+};
+
+/**
+ * @struct mac_ax_drv_stats
+ * @brief
+ *
+ * The driver status in halmac
+ *
+ * @var mac_ax_drv_stats::rx_ok
+ * RX status
+ * @var mac_ax_drv_stats::drv_rm
+ * Driver is removed
+ */
+struct mac_ax_drv_stats {
+	u8 rx_ok;
+	u8 drv_rm;
+};
+
+/**
+ * @struct mac_ax_wps_cfg
+ * @brief
+ *
+ * WPS is a driver feature to detect button pressed or released.
+ * In HW view, the feature is to check the GPIO input value is 0->1 or 1->0
+ * We use FW to detect GPIO val.
+ * In a specified interval, if FW detects value changed, it will send a C2H
+ *
+ * @var mac_ax_wps_cfg::en
+ * Enable WPS function i.e, Enable FW reports C2H
+ * @var mac_ax_wps_cfg::gpio
+ * The GPIO to be detected
+ * @var mac_ax_wps_cfg::interval
+ * The detecting interval in ms
+ */
+struct mac_ax_cfg_wps {
+	u8 en;
+	u8 gpio;
+	u8 interval; /* ms */
+};
+
+/**
+ * @struct mac_fw_msg
+ * @brief
+ *
+ * fw message encode/decode table
+ *
+ * @var mac_fw_msg::msgno
+ * @var mac_fw_msg::msg
+ */
+
+struct mac_fw_msg {
+	u32 msgno;
+	char *msg;
+};
+
+/**
+ * @struct mac_ax_preld_cfg
+ * @brief mac_ax_preld_cfg
+ *
+ * @var mac_ax_preld_cfg::macid
+ * Please Place Description here.
+ * @var mac_ax_preld_cfg::en
+ * Please Place Description here.
+ * @var mac_ax_preld_cfg::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_preld_cfg {
+	u8 macid[MAC_AX_PRELD_MACID_MAX];
+	u8 macid_en[MAC_AX_PRELD_MACID_MAX];
+	u16 mgq_en:1;
+	u16 hiq_en:1;
+	u16 hiq_port:3;
+	u16 hiq_mbid:5;
+	u16 rsvd:6;
+};
+
+/**
+ * @struct mac_ax_ss_link_info
+ * @brief mac_ax_ss_link_info
+ *
+ * @var mac_ax_ss_link_info::wmm
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::ac
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::ul
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::link_list
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::link_head
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::link_tail
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::link_len
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::macid0
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::macid1
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::macid2
+ * Please Place Description here.
+ * @var mac_ax_ss_link_info::link_bitmap
+ * Please Place Description here.
+ */
+struct mac_ax_ss_link_info {
+	u8 wmm;
+	u8 ac;
+	u8 ul;
+	u8 link_list[SS_LINK_SIZE];
+	u8 link_head;
+	u8 link_tail;
+	u8 link_len;
+	u8 macid0;
+	u8 macid1;
+	u8 macid2;
+	u8 link_bitmap[SS_LINK_SIZE];
+};
+
+/**
+ * @struct mac_ax_dbg_port_info
+ * @brief mac_ax_dbg_port_info
+ *
+ * @var mac_ax_dbg_port_info::sel_addr
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::sel_byte
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::sel_sh
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::sel_msk
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::srt
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::end
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::inc_num
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::rd_addr
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::rd_byte
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::rd_sh
+ * Please Place Description here.
+ * @var mac_ax_dbg_port_info::rd_msk
+ * Please Place Description here.
+ */
+struct mac_ax_dbg_port_info {
+	u32 sel_addr;
+	u8 sel_byte;
+	u32 sel_sh;
+	u32 sel_msk;
+	u32 srt;
+	u32 end;
+	u32 inc_num;
+	u32 rd_addr;
+	u8 rd_byte;
+	u32 rd_sh;
+	u32 rd_msk;
+};
+
+/**
+ * @struct mac_ax_dbcc_pcie_ctrl
+ * @brief mac_ax_dbcc_pcie_ctrl
+ *
+ * @var mac_ax_dbcc_pcie_ctrl::out_host_idx_l
+ * Please Place Description here.
+ * @var mac_ax_dbcc_pcie_ctrl::out_hw_idx_l
+ * Please Place Description here.
+ * @var mac_ax_dbcc_pcie_ctrl::clr_txch_map
+ * Please Place Description here.
+ */
+struct mac_ax_dbcc_pcie_ctrl {
+	u16 out_host_idx_l[MAC_AX_DMA_CH_NUM];
+	u16 out_hw_idx_l[MAC_AX_DMA_CH_NUM];
+	struct mac_ax_txdma_ch_map clr_txch_map;
+};
+
+/**
+ * @struct mac_ax_dbcc_usb_ctrl
+ * @brief mac_ax_dbcc_usb_ctrl
+ *
+ * @var mac_ax_dbcc_usb_ctrl::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_dbcc_usb_ctrl {
+	u32 rsvd;
+};
+
+/**
+ * @struct mac_ax_dbcc_sdio_ctrl
+ * @brief mac_ax_dbcc_sdio_ctrl
+ *
+ * @var mac_ax_dbcc_sdio_ctrl::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_dbcc_sdio_ctrl {
+	u32 rsvd;
+};
+
+/**
+ * @struct mac_ax_dbcc_hci_ctrl
+ * @brief mac_ax_dbcc_hci_ctrl
+ *
+ * @var mac_ax_dbcc_hci_ctrl::band
+ * Please Place Description here.
+ * @var mac_ax_dbcc_hci_ctrl::pause
+ * Please Place Description here.
+ * @var mac_ax_dbcc_hci_ctrl::u
+ * Please Place Description here.
+ */
+struct mac_ax_dbcc_hci_ctrl {
+	enum mac_ax_band band;
+	u8 pause;
+	union {
+		struct mac_ax_dbcc_pcie_ctrl pcie_ctrl;
+		struct mac_ax_dbcc_usb_ctrl usb_ctrl;
+		struct mac_ax_dbcc_sdio_ctrl sdio_ctrl;
+	} u;
+};
+
+/*------------------- Define FAST_CH_SW related structure ---------------------------*/
+
+/**
+ * @struct mac_ax_fast_ch_sw_param
+ * @brief
+ *
+ * FAST_CH_SW H2C params in driver
+ *
+ * @var mac_ax_fast_ch_sw_param::ap_port_id
+ * ap port id
+ * @var mac_ax_fast_ch_sw_param::ch_idx
+ * mapped channel idx for restoring rf param
+ * @var mac_ax_fast_ch_sw_param::thermal_idx
+ * thermal idx for restoring rf param
+ * @var mac_ax_fast_ch_sw_param::pause_rel_mode
+ * pause and release mode
+ * @var mac_ax_fast_ch_sw_param::con_sta_num
+ * num of connected sta currently
+ * @var mac_ax_fast_ch_sw_param::band
+ * PHY band
+ * @var mac_ax_fast_ch_sw_param::bandwidth
+ * bw of 20/40/80
+ * @var mac_ax_fast_ch_sw_param::pri_ch
+ * pri channel of target channel
+ * @var mac_ax_fast_ch_sw_param::central_ch
+ * central channel of target channel
+ * @var mac_ax_fast_ch_sw_param::rel_pause_tsfl
+ * release pause tsfl
+ * @var mac_ax_fast_ch_sw_param::rel_pause_tsfh
+ * release pause tsfh
+ * @var mac_ax_fast_ch_sw_param::rel_pause_delay_time
+ * release pause delay time
+ * @var mac_ax_fast_ch_sw_param::csa_pkt_id[MAC_AX_FAST_CH_SW_MAX_STA_NUM]
+ * offloaded CSA packet id for at most 4 stas
+ */
+struct mac_ax_fast_ch_sw_param {
+	/* dword0 */
+	u8 ap_port_id:4;
+	u8 ch_idx:4;
+	u8 thermal_idx:4;
+	u8 pause_rel_mode:4;
+	u8 con_sta_num;
+	u8 band:1;
+	u8 bandwidth:2;
+	u8 ch_band: 2;
+	u8 rsvd0:3;
+	/* dword1 */
+	u8 pri_ch;
+	u8 central_ch;
+	u16 rsvd1;
+	/* dword2 */
+	u32 rel_pause_tsfl;
+	/* dword3 */
+	u32 rel_pause_tsfh;
+	/* dword4 */
+	u32 rel_pause_delay_time;
+	/* dword5 */
+	u8 csa_pkt_id[MAC_AX_FAST_CH_SW_MAX_STA_NUM];
+};
+
+/**
+ * @struct mac_ax_fast_ch_sw_info
+ * @brief
+ *
+ * FAST_CH_SW status in driver
+ *
+ * @var mac_ax_fast_ch_sw_info::busy
+ * FW handling or not
+ * @var mac_ax_fast_ch_sw_info::status
+ * Last status of FCS
+ */
+struct mac_ax_fast_ch_sw_info{
+	bool busy;
+	u32 status;
+};
+
+/*------------------- END Define FAST_CH_SW related structure ---------------------------*/
+
+/*------------------- Define ch_switch related structure ---------------------------*/
+/**
+ * @struct ch_switch_rpt
+ * @brief ch_switch_rpt
+ *
+ * @var ch_switch_rpt::result
+ * result
+ * @var ch_switch_rpt::mac_time
+ * mac_time
+ * @var ch_switch_rpt::bb_time
+ * bb_time
+ * @var ch_switch_rpt::rf_time
+ * rf_time
+ * @var ch_switch_rpt::rf_reload_time
+ * rf_reload_time
+ * @var ch_switch_rpt::total_time
+ * total_time
+ */
+struct mac_ax_ch_switch_rpt {
+	u8 result;
+};
+
+/**
+ * @struct ch_switch_parm
+ * @brief ch_switch_parm
+ *
+ * @var ch_switch_parm::pri_ch
+ * pri ch
+ * @var ch_switch_parm::central_ch
+ * central ch
+ * @var ch_switch_parm::port
+ * port
+ * @var ch_switch_parm::bw
+ * bw
+ * @var ch_switch_parm::ch_band
+ * ch_band
+ * @var ch_switch_parm::band
+ * band
+ * @var ch_switch_parm::reload_rf
+ * reload rf
+ * @var ch_switch_parm::c2h_rpt
+ * c2h report
+ * @var ch_switch_parm::rsvd
+ * rsvd
+ */
+struct mac_ax_ch_switch_parm {
+	u8 pri_ch;
+	u8 central_ch;
+	u8 bw:3;
+	u8 ch_band:2;
+	u8 band:1;
+	u8 reload_rf:1;
+	u16 rsvd:9;
+};
+
+/*------------------- ENDDefine ch_switch related structure ---------------------------*/
+
+struct mac_ax_tf_user_sts {
+	u8 macid;
+	u8 tb_rate;
+	u8 tb_fail_per;
+	u8 avg_tb_rssi;
+	u8 cca_miss_per;
+	u8 avg_uph;
+	u8 minflag_per;
+	u8 avg_tb_evm;
+	u32 tf_num;
+	u16 bsr_len;
+	u16 rsvd;
+};
+
+struct mac_ax_tf_sts {
+	u8 user_num;
+	u8 ru_su_per;
+	u16 rsvd;
+	struct mac_ax_tf_user_sts tf_user_sts[UL_PER_STA_DBGINFO_NUM];
+};
+
+struct mac_ax_dlru_user_sts {
+	u8 macid;             // STA macid
+	u8 su_ru_ratio;
+	u8 su_fail_ratio;
+	u8 ru_fail_ratio;
+	u8 ru_avg_agg;
+	u8 NSS : 4;
+	u8 MCS : 4;
+};
+
+struct mac_ax_dlru_sts {
+	u8 user_num;
+	u8 total_su_ru_ratio;
+	u8 total_ru_fail_ratio;
+	u8 total_su_fail_ratio;
+	struct mac_ax_dlru_user_sts user_sts[DLRU_MAX_USER_STS];
+};
+
+struct mac_ax_fwc2h_sts {
+	struct mac_ax_tf_sts tfsts;
+	struct mac_ax_dlru_sts dlrusts;
+};
+
+struct mac_ax_fwsts_para {
+	u16 en:1;
+	u16 rsvd:15;
+	u16 intvl_ms;
+};
+
+/**
+ * @struct mac_ax_per_pkt_phy_rpt
+ * @brief mac_ax_per_pkt_phy_rpt
+ *
+ * @var mac_ax_per_pkt_phy_rpt::en
+ * 0: enable per-pkt phy report.
+ * 1: disable per-pkt phy report.
+ * @var mac_ax_per_pkt_phy_rpt::band
+ * 0: config band0 per-pkt phy report.
+ * 1: config band1 per-pkt phy report.
+ */
+struct mac_ax_per_pkt_phy_rpt {
+	u8 en;
+	u8 band;
+};
+
+/**
+ * @struct mac_ax_rx_driver_info_hdr_cfg
+ * @brief mac_ax_rx_driver_info_hdr_cfg
+ *
+ * @var mac_ax_rx_driver_info_hdr_cfg::en
+ * 0: enable per-pkt phy report.
+ * 1: disable per-pkt phy report.
+ * @var mac_ax_rx_driver_info_hdr_cfg::driv_info_hdr_type
+ * config type of driv_info_hdr.
+ * Please refer to mac_ax_rx_driv_info_hdr_type
+ */
+struct mac_ax_rx_driv_info_hdr_cfg {
+	u8 en;
+	enum mac_ax_rx_driv_info_hdr_type driv_info_hdr_type;
+};
+
+/**
+ * @struct mac_ax_rx_hdr_conv_cfg
+ * @brief mac_ax_rx_hdr_conv_cfg
+ *
+ * @var mac_ax_rx_hdr_conv_cfg::en
+ * 0: enable rx hdr conv.
+ * 1: disable rx hdr conv.
+ * @var mac_ax_rx_hdr_conv_cfg::chk_addr_cam_hit
+ * 0: always do rx hdr conv .
+ * 1: do rx hdr conv only if the RX frames hit address cam.
+ * @var mac_ax_rx_hdr_conv_cfg::rx_hdr_conv_type
+ * config type of rx hdr conv.
+ * Please refer to mac_ax_rx_hdr_trans_type
+ */
+struct mac_ax_rx_hdr_conv_cfg {
+	u8 en;
+	u8 chk_addr_cam_hit;
+	enum mac_ax_rx_hdr_trans_type rx_hdr_conv_type;
+};
+
+/*--------------------Define power saving related struct -------------------------*/
+/**
+ * @struct mac_ax_lps_info
+ * @brief mac_ax_lps_info
+ *
+ * @var mac_ax_lps_info::listen_bcn_mode
+ * Please Place Description here.
+ * @var mac_ax_lps_info::awake_interval
+ * Please Place Description here.
+ * @var mac_ax_lps_info::smart_ps_mode
+ * Please Place Description here.
+ * @var mac_ax_lps_info::bcnnohit_en
+ * Please Place Description here.
+ * @var mac_ax_lps_info::vouapsd_en
+ * Please Place Description here.
+ * @var mac_ax_lps_info::viuapsd_en
+ * Please Place Description here.
+ * @var mac_ax_lps_info::beuapsd_en
+ * Please Place Description here.
+ * @var mac_ax_lps_info::bkuapsd_en
+ * Please Place Description here.
+ * @var mac_ax_lps_info::nulltype
+ * Please Place Description here.
+ * @var mac_ax_lps_info::dyn_tx_ant_num_en
+ * Please Place Description here.
+ * @var mac_ax_lps_info::max_tx_ant_num
+ * Please Place Description here.
+ * @var mac_ax_lps_info::lps_tx_ant_num
+ * Please Place Description here.
+ */
+struct mac_ax_lps_info {
+	enum mac_ax_listern_bcn_mode listen_bcn_mode;
+	enum mac_ax_smart_ps_mode smart_ps_mode;
+	enum mac_ax_tx_ant_num max_tx_ant_num;
+	enum mac_ax_tx_ant_num lps_tx_ant_num;
+	u8 awake_interval;
+	u8 bcnnohit_en;
+	u8 vouapsd_en;
+	u8 viuapsd_en;
+	u8 beuapsd_en;
+	u8 bkuapsd_en;
+	u8 nulltype;
+	u8 dyn_tx_ant_num_en;
+};
+
+/**
+ * @struct mac_ax_ps_adv_parm
+ * @brief mac_ax_ps_adv_parm
+ *
+ * @var mac_ax_ps_adv_parm::macid
+ * Please Place Description here.
+ * @var mac_ax_ps_adv_parm::TRXTimeOutTimeSet
+ * Please Place Description here.
+ * @var mac_ax_ps_adv_parm::EnSmartPsDtimRx
+ * Please Place Description here.
+ * @var mac_ax_ps_adv_parm::EnTrxExtMode
+ * Please Place Description here.
+ * @var mac_ax_ps_adv_parm::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_ps_adv_parm::TRXTimeOutTimeVal
+ * Please Place Description here.
+ * @var mac_ax_ps_adv_parm::ExtNum
+ * Please Place Description here.
+ * @var mac_ax_ps_adv_parm::rsvd1
+ * Please Place Description here.
+ */
+struct mac_ax_ps_adv_parm {
+	u32 macid:8;
+	u32 trxtimeouttimeset:2;
+	u32 ensmartpsdtimrx:1;
+	u32 entrxextmode:1;
+	u32 rsvd0:20;
+	u32 trxtimeouttimeval:8;
+	u32 extnum:8;
+	u32 rsvd1:16;
+};
+
+/**
+ * @struct mac_ax_periodic_wake_info
+ * @brief mac_ax_periodic_wake_info
+ *
+ * @var mac_ax_periodic_wake_info::macid
+ * Please Place Description here.
+ * @var mac_ax_periodic_wake_info::enable
+ * Please Place Description here.
+ * @var mac_ax_periodic_wake_info::band
+ * Please Place Description here.
+ * @var mac_ax_periodic_wake_info::port
+ * Please Place Description here.
+ * @var mac_ax_periodic_wake_info::rsvd
+ * Please Place Description here.
+ * @var mac_ax_periodic_wake_info::sleep_interval
+ * Please Place Description here.
+ * @var mac_ax_periodic_wake_info::wake_duration
+ * Please Place Description here.
+ */
+struct mac_ax_periodic_wake_info {
+	u32 macid: 8;
+	u32 enable: 1;
+	u32 band: 1;
+	u32 port: 3;
+	u32 rsvd: 19;
+	u32 wake_period;
+	u32 wake_duration;
+};
+
+/**
+ * @struct mac_ax_bcn_fltr
+ * @brief mac_ax_bcn_fltr
+ *
+ * @var mac_ax_bcn_fltr::mon_rssi
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr::mon_bcn
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr::mon_tp
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr::tp_thld
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr::bcn_loss_cnt
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr::rssi_hys
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr::rssi_thld
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr::macid
+ * Please Place Description here.
+ */
+struct mac_ax_bcn_fltr {
+	u32 mon_rssi: 1;
+	u32 mon_bcn: 1;
+	u32 mon_tp: 1;
+	u32 tp_thld: 2;
+	u32 rsvd0: 3;
+	u32 bcn_loss_cnt: 4;
+	u32 rssi_hys: 4;
+	u32 rssi_thld: 8;
+	u32 macid: 8;
+};
+
+/**
+ * @struct mac_ax_bcn_fltr_rpt
+ * @brief mac_ax_bcn_fltr_rpt
+ *
+ * @var mac_ax_bcn_fltr_rpt::macid
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_rpt::type
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_rpt::rssi_evt
+ * Please Place Description here.
+ * @var mac_ax_bcn_fltr_rpt::rssi_ma
+ * Please Place Description here.
+ */
+struct mac_ax_bcn_fltr_rpt {
+	u32 macid: 8;
+	u32 type: 2;
+	u32 rssi_evt: 2;
+	u32 rsvd0: 4;
+	u32 rssi_ma: 8;
+	u32 rsvd1: 8;
+	u8 notified;
+};
+
+struct mac_ax_cts2self_cfg {
+	u8 band_sel;
+	enum mac_ax_threshold_sel threshold_sel;
+	u16 non_sec_threshold;
+	u16 sec_threshold;
+};
+
+struct mac_ax_multicast_info {
+	u8 mc_addr[6];
+	u8 bssid[6];
+	enum mac_ax_addr_msk mc_msk;
+	/* the mask is for multicast address */
+	/* each bit is mapped to one-byte mc_addr */
+	/* 0: do not compare the mc_addr byte. 1: compare the mc_addr byte */
+	/* mc_msk bit0 is mapped to mc_addr[0] */
+	/* mc_msk bit1 is mapped to mc_addr[1] */
+};
+
+/**
+ * @struct mac_ax_req_pwr_lvl_info
+ * @brief mac_ax_req_pwr_lvl_info
+ *
+ * @var mac_ax_req_pwr_lvl_info::macid
+ * Please Place Description here.
+ * @var mac_ax_req_pwr_lvl_info::bcn_to_val
+ * Please Place Description here.
+ * @var mac_ax_req_pwr_lvl_info::ps_lvl
+ * Please Place Description here.
+ * @var mac_ax_req_pwr_lvl_info::trx_lvl
+ * Please Place Description here.
+ * @var mac_ax_req_pwr_lvl_info::bcn_to_lvl
+ * Please Place Description here.
+ * @var mac_ax_req_pwr_lvl_info::rsvd0
+ * Please Place Description here.
+ */
+struct mac_ax_req_pwr_lvl_info {
+	u32 macid:8;
+	u32 bcn_to_val:8;
+	u32 ps_lvl:4;
+	u32 trx_lvl:4;
+	u32 bcn_to_lvl:4;
+	u32 rsvd0:4;
+};
+
+struct mac_lps_option {
+	enum mac_req_xtal_option req_xtal_option;
+};
+
+/**
+ * @struct mac_ax_tbtt_tuning_info
+ * @brief mac_ax_tbtt_tuning_info
+ *
+ * @var mac_ax_tbtt_tuning_info::band
+ * Please Place Description here.
+ * @var mac_ax_tbtt_tuning_info::port
+ * Please Place Description here.
+ * @var mac_ax_tbtt_tuning_info::rsvd0
+ * Please Place Description here.
+ * @var mac_ax_tbtt_tuning_info::shift_val
+ * Please Place Description here.
+ */
+struct mac_ax_tbtt_tuning_info {
+	u32 band:4;
+	u32 port:4;
+	u32 rsvd0:24;
+	u32 shift_val;
+};
+
+/*--------------------Define NAN related struct -------------------------*/
+/**
+ * @struct mac_ax_act_ack_info
+ * @brief mac_ax_act_ack_info
+ *
+ * @var mac_ax_act_ack_info::schedule_id
+ * Please Place Description here.
+ */
+struct mac_ax_act_ack_info {
+	u32 schedule_id;
+};
+
+/**
+ * @struct mac_ax_nan_info
+ * @brief mac_ax_nan_info
+ *
+ * @var mac_ax_nan_info::rpt_cluster_id
+ * Please Place Description here.
+ * @var mac_ax_nan_info::rpt_master_pref
+ * Please Place Description here.
+ * @var mac_ax_nan_info::rpt_random_factor
+ * Please Place Description here.
+ * @var mac_ax_nan_info::rpt_amr
+ * Please Place Description here.
+ * @var mac_ax_nan_info::rpt_ambtt
+ * Please Place Description here.
+ * @var mac_ax_nan_info::rpt_hop_count
+ * Please Place Description here.
+ * @var mac_ax_nan_info::rpt_port_dwst_low
+ * Please Place Description here.
+ * @var mac_ax_nan_info::rpt_fr_dwst_low
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::mac_ax_act_ack_info
+ * Please Place Description here.
+ */
+struct mac_ax_nan_info {
+	u8 rpt_cluster_id[6];
+	u8 rpt_master_pref;
+	u8 rpt_random_factor;
+	u32 rpt_amr;
+	u32 rpt_ambtt;
+	u8 rpt_hop_count;
+	u32 rpt_port_dwst_low;
+	u32 rpt_fr_dwst_low;
+	struct mac_ax_act_ack_info nan_act_ack_info;
+};
+
+/**
+ * @struct mac_ax_nan_sched_info
+ * @brief mac_ax_nan_sched_info
+ *
+ * @var mac_ax_nan_sched_info::module_id
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::priority
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::options
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::faw_en
+ * Please Place Description here.
+ * @var mac_ax_mac_ax_nan_sched_infonan_info::start_time
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::duration
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::period
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::tsf_idx
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::channel
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::bw
+ * Please Place Description here.
+ * @var mac_ax_nan_sched_info::primary_ch_idx
+ * Please Place Description here.
+ */
+struct mac_ax_nan_sched_info {
+	/* dword0 */
+	u8 module_id;
+	u8 priority;
+	u8 options;
+	u8 faw_en;
+	/* dword1 */
+	u32 start_time;
+	/* dword2 */
+	u32 duration;
+	/* dword3 */
+	u32 period;
+	/* dword4 */
+	u8 tsf_idx;
+	u8 channel;
+	u8 bw;
+	u8 primary_ch_idx;
+};
+
+/**
+ * @struct mac_ax_nan_bcn
+ * @brief mac_ax_nan_bcn
+ *
+ * @var mac_ax_nan_bcn::module_id
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::bcn_rsvd_offset
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::bcn_intvl_ms
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::priority
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::bcn_offset_us
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::cur_tbtt
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::cur_tbtt_fr
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::prohibit_before_ms
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::prohibit_after_ms
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::port_idx
+ * Please Place Description here.
+ * @var mac_ax_nan_bcn::options
+ * Please Place Description here.
+ */
+struct mac_ax_nan_bcn {
+	/* dword0 */
+	u8 module_id;
+	u8 bcn_rsvd_offset;
+	u8 bcn_intvl_ms;
+	u8 priority;
+	/* dword1 */
+	u32 bcn_offset_us;
+	/* dword2 */
+	u32 cur_tbtt;
+	/* dword3 */
+	u32 cur_tbtt_fr;
+	/* dword4 */
+	u8 prohibit_before_ms;
+	u8 prohibit_after_ms;
+	u8 port_idx;
+	u8 options;
+};
+
+/**
+ * @struct mac_ax_nan_func_info
+ * @brief mac_ax_nan_func_info
+ *
+ * @var mac_ax_nan_func_info::port_idx
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::mac_id
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::master_pref
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::random_factor
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::op_ch_24g
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::op_ch_5g
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::options
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::time_indicate_period
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::cluster_id
+ * Please Place Description here.
+ * @var mac_ax_nan_func_info::para_options
+ * Please Place Description here.
+ */
+struct mac_ax_nan_func_info {
+	/* dword0 */
+	u8 port_idx;
+	u8 mac_id;
+	u8 master_pref;
+	u8 random_factor;
+	/* dword1 */
+	u8 op_ch_24g;
+	u8 op_ch_5g;
+	u16 options;
+	/* dword2 */
+	u8 time_indicate_period;
+	u8 cluster_id[6];
+	u8 rsvd;
+	/* dword4 */
+	u16 para_options;
+	u8 fw_test_para_1;
+	u8 fw_test_para_2;
+};
+
+/**
+ * @struct mac_ax_ss_dl_rpt_info
+ * @brief mac_ax_ss_dl_rpt_info
+ *
+ * @var mac_ax_ss_dl_rpt_info::wmm0_max
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_rpt_info::wmm1_max
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_rpt_info::twt_wmm0_max
+ * Please Place Description here.
+ * @var mac_ax_ss_dl_rpt_info::twt_wmm1_max
+ * Please Place Description here.
+ */
+struct mac_ax_ss_dl_rpt_info {
+	u8 wmm0_max;
+	u8 wmm1_max;
+	u8 twt_wmm0_max;
+	u8 twt_wmm1_max;
+};
+
+enum mac_ax_ss_rpt_cfg {
+	MAC_AX_SS_DL_SU_RPT_CFG_GET,
+	MAC_AX_SS_DL_SU_RPT_CFG_SET,
+	MAC_AX_SS_DL_MU_RPT_CFG_GET,
+	MAC_AX_SS_DL_MU_RPT_CFG_SET,
+	MAC_AX_SS_DL_RU_RPT_CFG_GET,
+	MAC_AX_SS_DL_RU_RPT_CFG_SET,
+};
+
+/**
+ * @struct mac_ax_bcn_erly_rpt
+ * @brief mac_ax_bcn_erly_rpt
+ *
+ * @var mac_ax_bcn_erly_rpt::band
+ * Please Place Description here.
+ * @var mac_ax_bcn_erly_rpt::port
+ * Please Place Description here.
+ */
+struct mac_ax_bcn_erly_rpt {
+	u8 band;
+	u8 port;
+};
+
+/*--------------------Define Adapter & OPs------------------------------------*/
+#ifndef CONFIG_NEW_HALMAC_INTERFACE
+
+/**
+ * @struct mac_ax_pltfm_cb
+ * @brief mac_ax_pltfm_cb
+ *
+ * @var mac_ax_pltfm_cb::sdio_cmd52_r8
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd53_r8
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd53_r16
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd53_r32
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd53_rn
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd52_w8
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd53_w8
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd53_w16
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd53_w32
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd53_wn
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::sdio_cmd52_cia_r8
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::reg_r8
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::reg_r16
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::reg_r32
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::reg_w8
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::reg_w16
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::reg_w32
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::tx
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_query_h2c
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::tx
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_free
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_malloc
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_memcpy
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_memset
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_memcmp
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_delay_us
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_delay_ms
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_sleep_us
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_sleep_ms
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_mutex_init
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_mutex_deinit
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_mutex_lock
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::rtl_mutex_unlock
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::msg_print
+ * Please Place Description here.
+ * @var mac_ax_pltfm_cb::event_notify
+ * Please Place Description here.
+ */
+struct mac_ax_pltfm_cb {
+#if MAC_AX_SDIO_SUPPORT
+	u8 (*sdio_cmd52_r8)(void *drv_adapter, u32 addr);
+	u8 (*sdio_cmd53_r8)(void *drv_adapter, u32 addr);
+	u16 (*sdio_cmd53_r16)(void *drv_adapter, u32 addr);
+	u32 (*sdio_cmd53_r32)(void *drv_adapter, u32 addr);
+	u8 (*sdio_cmd53_rn)(void *drv_adapter, u32 addr, u32 size, u8 *val);
+	void (*sdio_cmd52_w8)(void *drv_adapter, u32 addr, u8 val);
+	void (*sdio_cmd53_w8)(void *drv_adapter, u32 addr, u8 val);
+	void (*sdio_cmd53_w16)(void *drv_adapter, u32 addr, u16 val);
+	void (*sdio_cmd53_w32)(void *drv_adapter, u32 addr, u32 val);
+	u8 (*sdio_cmd53_wn)(void *drv_adapter, u32 addr, u32 size, u8 *val);
+	u8 (*sdio_cmd52_cia_r8)(void *drv_adapter, u32 addr);
+#endif
+#if (MAC_AX_USB_SUPPORT || MAC_AX_PCIE_SUPPORT)
+	u8 (*reg_r8)(void *drv_adapter, u32 addr);
+	u16 (*reg_r16)(void *drv_adapter, u32 addr);
+	u32 (*reg_r32)(void *drv_adapter, u32 addr);
+	void (*reg_w8)(void *drv_adapter, u32 addr, u8 val);
+	void (*reg_w16)(void *drv_adapter, u32 addr, u16 val);
+	void (*reg_w32)(void *drv_adapter, u32 addr, u32 val);
+#endif
+#if MAC_AX_PHL_H2C
+	enum rtw_hal_status (*tx)(struct rtw_phl_com_t *phl_com,
+				  struct rtw_hal_com_t *hal_com,
+				  struct rtw_h2c_pkt *pkt);
+	struct rtw_h2c_pkt *(*rtl_query_h2c)(struct rtw_phl_com_t *phl_com,
+					     struct rtw_hal_com_t *hal_com,
+					     enum h2c_buf_class  type);
+	enum rtw_hal_status (*rtl_recycle_h2c)(struct rtw_phl_com_t *phl_com,
+					       struct rtw_h2c_pkt *h2c_pkt);
+#else
+	u32 (*tx)(void *drv_adapter, u8 *buf, u32 len);
+#endif
+	void (*rtl_free)(void *drv_adapter, void *buf, u32 size);
+	void* (*rtl_malloc)(void *drv_adapter, u32 size);
+	void (*rtl_memcpy)(void *drv_adapter, void *dest, void *src, u32 size);
+	void (*rtl_memset)(void *drv_adapter, void *addr, u8 val, u32 size);
+	s32 (*rtl_memcmp)(void *drv_adapter, void *ptr1, void *ptr2, u32 num);
+	void (*rtl_delay_us)(void *drv_adapter, u32 us);
+	void (*rtl_delay_ms)(void *drv_adapter, u32 ms);
+	void (*rtl_sleep_us)(void *drv_adapter, u32 us);
+	void (*rtl_sleep_ms)(void *drv_adapter, u32 ms);
+
+	void (*rtl_mutex_init)(void *drv_adapter, mac_ax_mutex *mutex);
+	void (*rtl_mutex_deinit)(void *drv_adapter, mac_ax_mutex *mutex);
+	void (*rtl_mutex_lock)(void *drv_adapter, mac_ax_mutex *mutex);
+	void (*rtl_mutex_unlock)(void *drv_adapter, mac_ax_mutex *mutex);
+	void (*msg_print)(void *drv_adapter, u8 dbg_level, s8 *fmt, ...);
+	void (*event_notify)(void *drv_adapter,
+			     enum mac_ax_feature mac_ft,
+			     enum mac_ax_status stat, u8 *buf, u32 size);
+#if MAC_AX_FEATURE_DBGCMD
+	s32 (*rtl_sprintf)(void *drv_adapter, char *buf, size_t size, const char *fmt, ...);
+	s32 (*rtl_strcmp)(void *drv_adapter, const char *s1, const char *s2);
+	char* (*rtl_strsep)(void *drv_adapter, char **s, const char *ct);
+	u32 (*rtl_strlen)(void *drv_adapter, char *buf);
+	char* (*rtl_strcpy)(void *drv_adapter, char *dest, const char *src);
+	char* (*rtl_strpbrk)(void *drv_adapter, const char *cs, const char *ct);
+	u32 (*rtl_strtoul)(void *drv_adapter, const char *buf, u32 base);
+#endif
+	void (*ser_l2_notify)(void *phl_com,
+			      void *hal_com);
+
+	u8 (*ld_fw_symbol)(void *phl_adapter, void *drv_adapter,
+			   const char *name, u8 **buf, u32 *buf_size);
+	u8 (*get_chip_id)(void *hal_com);
+};
+#endif/*CONFIG_NEW_HALMAC_INTERFACE*/
+
+/**
+ * @struct mac_ax_adapter
+ * @brief mac_ax_adapter
+ *
+ * @var mac_ax_adapter::ops
+ * Please Place Description here.
+ * @var mac_ax_adapter::drv_adapter
+ * Please Place Description here.
+ * @var mac_ax_adapter::phl_adapter
+ * Please Place Description here.
+ * @var mac_ax_adapter::pltfm_cb
+ * Please Place Description here.
+ * @var mac_ax_adapter::sm
+ * Please Place Description here.
+ * @var mac_ax_adapter::hw_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::fw_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::efuse_param
+ * Please Place Description here.
+ * @var mac_ax_adapter::mac_pwr_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::ft_stat
+ * Please Place Description here.
+ * @var mac_ax_adapter::hfc_param
+ * Please Place Description here.
+ * @var mac_ax_adapter::dle_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::gpio_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::role_tbl
+ * Please Place Description here.
+ * @var mac_ax_adapter::read_ofld_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::read_ofld_value
+ * Please Place Description here.
+ * @var mac_ax_adapter::write_ofld_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::efuse_ofld_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::conf_ofld_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::pkt_ofld_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::pkt_ofld_pkt
+ * Please Place Description here.
+ * @var mac_ax_adapter::mcc_group_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::wowlan_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::sdio_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::usb_info
+ * Please Place Description here.
+ * @var mac_ax_adapter::hv_ops
+ * Please Place Description here.
+ */
+struct mac_ax_adapter {
+	struct mac_ax_ops *ops;
+	void *drv_adapter; //hal_com adapter
+	void *phl_adapter; //phl_com adapter
+	struct mac_ax_pltfm_cb *pltfm_cb;
+	struct mac_ax_state_mach sm;
+	struct mac_ax_hw_info *hw_info;
+	struct mac_ax_fw_info fw_info;
+	struct mac_ax_ser_info ser_info;
+	struct mac_ax_efuse_param efuse_param;
+	struct mac_ax_mac_pwr_info mac_pwr_info;
+	struct mac_ax_ft_status *ft_stat;
+	struct mac_ax_hfc_param *hfc_param;
+	struct mac_ax_dle_info dle_info;
+	struct mac_ax_gpio_info gpio_info;
+	struct mac_role_tbl_head *role_tbl;
+	struct mac_ax_read_ofld_info read_ofld_info;
+	struct mac_ax_read_ofld_value read_ofld_value;
+	struct mac_ax_write_ofld_info write_ofld_info;
+	struct mac_ax_efuse_ofld_info efuse_ofld_info;
+	struct mac_ax_conf_ofld_info conf_ofld_info;
+	struct mac_ax_pkt_ofld_info pkt_ofld_info;
+	struct mac_ax_pkt_ofld_pkt pkt_ofld_pkt;
+	struct mac_ax_cmd_ofld_info cmd_ofld_info;
+	struct mac_ax_mcc_group_info mcc_group_info;
+	struct mac_ax_wowlan_info wowlan_info;
+	struct mac_ax_p2p_info *p2p_info;
+	struct mac_ax_t32_togl_rpt *t32_togl_rpt;
+	struct mac_ax_port_info *port_info;
+	struct mac_ax_int_stats stats;
+	struct mac_ax_h2c_agg_info h2c_agg_info;
+	struct mac_ax_drv_stats drv_stats;
+	struct sensing_csi_info csi_info;
+	struct mac_ax_nan_info nan_info;
+	u8 env;
+#if MAC_AX_SDIO_SUPPORT
+	struct mac_ax_sdio_info sdio_info;
+#endif
+#if MAC_AX_USB_SUPPORT
+	struct mac_ax_usb_info usb_info;
+#endif
+#if MAC_AX_PCIE_SUPPORT
+	struct mac_ax_pcie_info pcie_info;
+#endif
+	struct mac_ax_flash_info flash_info;
+	struct mac_ax_fast_ch_sw_info fast_ch_sw_info;
+#if MAC_AX_FEATURE_HV
+	struct hv_ax_ops *hv_ops;
+#endif
+#if MAC_AX_FEATURE_DBGCMD
+	struct mac_ax_fw_dbgcmd fw_dbgcmd;
+#endif
+#if MAC_AX_FEATURE_DBGDEC
+	struct mac_fw_msg *fw_log_array;
+	struct mac_fw_msg *fw_log_array_dl;
+	u32 fw_log_array_dl_size;
+#endif
+	struct mac_ax_scanofld_info scanofld_info;
+	struct mac_ax_fw_log log_cfg;
+	struct mac_ax_twt_info *twt_info;
+	struct mac_ax_ch_switch_rpt ch_switch_rpt;
+	struct mac_ax_dbcc_info *dbcc_info;
+	struct mac_ax_bcn_fltr_rpt bcn_fltr_rpt;
+	struct mac_ax_bcn_ignore_edcca bcn_ignore_edcca;
+};
+
+/**
+ * mac_ax_intf_ops - interface related callbacks
+ * @reg_read8:
+ * @reg_write8:
+ * @reg_read16:
+ * @reg_write16:
+ * @reg_read32:
+ * @reg_write32:
+ * @tx_allow_sdio:
+ * @tx_cmd_addr_sdio:
+ * @init_intf:
+ * @reg_read_n_sdio:
+ * @get_bulkout_id:
+ */
+
+/**
+ * @struct mac_ax_intf_ops
+ * @brief mac_ax_intf_ops
+ *
+ * @var mac_ax_intf_ops::reg_read8
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::reg_write8
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::reg_read16
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::reg_write16
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::reg_read32
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::reg_write32
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::tx_allow_sdio
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::tx_cmd_addr_sdio
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::intf_pre_init
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::intf_init
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::intf_deinit
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::reg_read_n_sdio
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::get_bulkout_id
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::ltr_set_pcie
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::u2u3_switch
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::get_usb_mode
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::get_usb_support_ability
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::usb_tx_agg_cfg
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::usb_rx_agg_cfg
+ * Please Place Description here.
+ * @var mac_ax_intf_ops::set_wowlan
+ * Please Place Description here.
+ */
+struct mac_ax_intf_ops {
+	u8 (*reg_read8)(struct mac_ax_adapter *adapter, u32 addr);
+	void (*reg_write8)(struct mac_ax_adapter *adapter, u32 addr, u8 val);
+	u16 (*reg_read16)(struct mac_ax_adapter *adapter, u32 addr);
+	void (*reg_write16)(struct mac_ax_adapter *adapter, u32 addr, u16 val);
+	u32 (*reg_read32)(struct mac_ax_adapter *adapter, u32 addr);
+	void (*reg_write32)(struct mac_ax_adapter *adapter, u32 addr, u32 val);
+	/**
+	 * @tx_allow_sdio
+	 * Only support SDIO interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*tx_allow_sdio)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_sdio_tx_info *info);
+	/**
+	 * @tx_cmd_addr_sdio
+	 * Only support SDIO interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*tx_cmd_addr_sdio)(struct mac_ax_adapter *adapter,
+				struct mac_ax_sdio_tx_info *info,
+				u32 *cmd_addr);
+	u32 (*intf_pre_init)(struct mac_ax_adapter *adapter, void *param);
+	u32 (*intf_init)(struct mac_ax_adapter *adapter, void *param);
+	u32 (*intf_deinit)(struct mac_ax_adapter *adapter, void *param);
+	/**
+	 * @reg_read_n_sdio
+	 * Only support SDIO interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*reg_read_n_sdio)(struct mac_ax_adapter *adapter, u32 addr,
+			       u32 size, u8 *val);
+	/**
+	 * @get_bulkout_id
+	 * Only support USB interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u8 (*get_bulkout_id)(struct mac_ax_adapter *adapter, u8 ch_dma,
+			     u8 mode);
+	/**
+	 * @ltr_set_pcie
+	 * Only support PCIe interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*ltr_set_pcie)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_pcie_ltr_param *param);
+	/**
+	 * @u2u3_switch
+	 * Only support USB interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*u2u3_switch)(struct mac_ax_adapter *adapter);
+	/**
+	 * @get_usb_mode
+	 * Only support USB interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*get_usb_mode)(struct mac_ax_adapter *adapter);
+	/**
+	 * @get_usb_support_ability
+	 * Only support USB interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*get_usb_support_ability)(struct mac_ax_adapter *adapter);
+	/**
+	 * @usb_tx_agg_cfg
+	 * Only support USB interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*usb_tx_agg_cfg)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_usb_tx_agg_cfg *agg);
+	/**
+	 * @usb_rx_agg_cfg
+	 * Only support USB interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*usb_rx_agg_cfg)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_rx_agg_cfg *cfg);
+
+	u32 (*set_wowlan)(struct mac_ax_adapter *adapter,
+			  enum mac_ax_wow_ctrl w_c);
+	/**
+	 * @ctrl_txdma_ch
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*ctrl_txdma_ch)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_txdma_ch_map *ch_map);
+	/**
+	 * @clr_idx_all
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*clr_idx_all)(struct mac_ax_adapter *adapter);
+	/**
+	 * @poll_txdma_ch_idle
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*poll_txdma_ch_idle)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_txdma_ch_map *ch_map);
+	/**
+	 * @poll_rxdma_ch_idle
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*poll_rxdma_ch_idle)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_rxdma_ch_map *ch_map);
+	/**
+	 * @set_pcie_speed
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*set_pcie_speed)(struct mac_ax_adapter *adapter,
+			      enum mac_ax_pcie_phy speed);
+	/**
+	 * @get_pcie_speed
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*get_pcie_speed)(struct mac_ax_adapter *adapter,
+			      u8 *speed);
+	/**
+	 * @ctrl_txhci
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*ctrl_txhci)(struct mac_ax_adapter *adapter,
+			  enum mac_ax_func_sw en);
+	/**
+	 * @ctrl_rxhci
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*ctrl_rxhci)(struct mac_ax_adapter *adapter,
+			  enum mac_ax_func_sw en);
+	/**
+	 * @ctrl_dma_io
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*ctrl_dma_io)(struct mac_ax_adapter *adapter,
+			   enum mac_ax_func_sw en);
+	/**
+	 * @get_io_stat
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*get_io_stat)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_io_stat *out_st);
+	/**
+	 * @get_txagg_num
+	 */
+	u32 (*get_txagg_num)(struct mac_ax_adapter *adapter,
+			     u8 band);
+	/**
+	 * @get_avail_txbd
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*get_avail_txbd)(struct mac_ax_adapter *adapter, u8 ch_idx,
+			      u16 *host_idx, u16 *hw_idx, u16 *avail_txbd);
+	/**
+	 * @get_avail_rxbd
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*get_avail_rxbd)(struct mac_ax_adapter *adapter, u8 ch_idx,
+			      u16 *host_idx, u16 *hw_idx, u16 *avail_rxbd);
+	/**
+	 * @trigger_txdma
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*trigger_txdma)(struct mac_ax_adapter *adapter,
+			     struct tx_base_desc *txbd_ring, u8 ch_idx);
+	/**
+	 * @notify_rxdone
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*notify_rxdone)(struct mac_ax_adapter *adapter,
+			     struct rx_base_desc *rxbd, u8 ch);
+	/**
+	 * @get_rx_state
+	 * Only support USB interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*get_rx_state)(struct mac_ax_adapter *adapter, u32 *val);
+	/**
+	 * @dbcc_hci_pause
+	 * Support all interface.
+	 */
+	u32 (*dbcc_hci_ctrl)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_dbcc_hci_ctrl *info);
+	/**
+	 * @pcie_autok_counter_avg
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*pcie_autok_counter_avg)(struct mac_ax_adapter *adapter);
+
+	/**
+	 * @tp_adjust
+	 * Only support PCIE interface. Using this API in other interface
+	 * may cause system crash or segmentation fault.
+	 */
+	u32 (*tp_adjust)(struct mac_ax_adapter *adapter,
+			 struct mac_ax_tp_param tp);
+};
+
+/**
+ * struct mac_ax_ops - callbacks for mac control
+ * All callbacks can be used after initializing mac_ax_ops by mac_ax_ops_init.
+ * @intf_ops: interface related callbacks, refer struct mac_ax_intf_ops to get
+ *	more deatails.
+ * @get_hw_info: get mac hardware information
+ * @mac_txdesc_len:
+ * @build_mac_txdesc:
+ */
+
+/**
+ * @struct mac_ax_ops
+ * @brief mac_ax_ops
+ *
+ * @var mac_ax_ops::intf_ops
+ * Please Place Description here.
+ * @var mac_ax_ops::hal_init
+ * Please Place Description here.
+ * @var mac_ax_ops::hal_fast_init
+ * Please Place Description here.
+ * @var mac_ax_ops::hal_deinit
+ * Please Place Description here.
+ * @var mac_ax_ops::hal_fast_deinit
+ * Please Place Description here.
+ * @var mac_ax_ops::add_role
+ * Please Place Description here.
+ * @var mac_ax_ops::remove_role
+ * Please Place Description here.
+ * @var mac_ax_ops::change_role
+ * Please Place Description here.
+ * @var mac_ax_ops::pwr_switch
+ * Please Place Description here.
+ * @var mac_ax_ops::sys_init
+ * Please Place Description here.
+ * @var mac_ax_ops::trx_init
+ * Please Place Description here.
+ * @var mac_ax_ops::feat_init
+ * Please Place Description here.
+ * @var mac_ax_ops::romdl
+ * Please Place Description here.
+ * @var mac_ax_ops::enable_cpu
+ * Please Place Description here.
+ * @var mac_ax_ops::disable_cpu
+ * Please Place Description here.
+ * @var mac_ax_ops::fwredl
+ * Please Place Description here.
+ * @var mac_ax_ops::fwdl
+ * Please Place Description here.
+ * @var mac_ax_ops::enable_fw
+ * Please Place Description here.
+ * @var mac_ax_ops::lv1_rcvy
+ * Please Place Description here.
+ * @var mac_ax_ops::get_macaddr
+ * Please Place Description here.
+ * @var mac_ax_ops::build_txdesc
+ * Please Place Description here.
+ * @var mac_ax_ops::refill_txdesc
+ * Please Place Description here.
+ * @var mac_ax_ops::parse_rxdesc
+ * Please Place Description here.
+ * @var mac_ax_ops::reset_fwofld_state
+ * Please Place Description here.
+ * @var mac_ax_ops::check_fwofld_done
+ * Please Place Description here.
+ * @var mac_ax_ops::read_pkt_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::del_pkt_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::add_pkt_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::pkt_ofld_packet
+ * Please Place Description here.
+ * @var mac_ax_ops::dump_efuse_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::efuse_ofld_map
+ * Please Place Description here.
+ * @var mac_ax_ops::upd_dctl_info
+ * Please Place Description here.
+ * @var mac_ax_ops::upd_cctl_info
+ * Please Place Description here.
+ * @var mac_ax_ops::ie_cam_upd
+ * Please Place Description here.
+ * @var mac_ax_ops::twt_info_upd_h2c
+ * Please Place Description here.
+ * @var mac_ax_ops::twt_act_h2c
+ * Please Place Description here.
+ * @var mac_ax_ops::twt_anno_h2c
+ * Please Place Description here.
+ * @var mac_ax_ops::twt_wait_anno
+ * Please Place Description here.
+ * @var mac_ax_ops::mac_host_getpkt_h2c
+ * Please Place Description here.
+ * @var mac_ax_ops::p2p_act_h2c
+ * Please Place Description here.
+ * @var mac_ax_ops::sta_add_key
+ * Please Place Description here.
+ * @var mac_ax_ops::sta_del_key
+ * Please Place Description here.
+ * @var mac_ax_ops::sta_search_key_idx
+ * Please Place Description here.
+ * @var mac_ax_ops::sta_hw_security_support
+ * Please Place Description here.
+ * @var mac_ax_ops::set_mu_table
+ * Please Place Description here.
+ * @var mac_ax_ops::ss_dl_grp_upd
+ * Please Place Description here.
+ * @var mac_ax_ops::ss_ul_grp_upd
+ * Please Place Description here.
+ * @var mac_ax_ops::ss_ul_sta_upd
+ * Please Place Description here.
+ * @var mac_ax_ops::bacam_avl_std_entry_idx
+ * Please Place Description here.
+ * @var mac_ax_ops::bacam_info
+ * Please Place Description here.
+ * @var mac_ax_ops::txdesc_len
+ * Please Place Description here.
+ * @var mac_ax_ops::upd_shcut_mhdr
+ * Please Place Description here.
+ * @var mac_ax_ops::enable_hwmasdu
+ * Please Place Description here.
+ * @var mac_ax_ops::enable_cut_hwamsdu
+ * Please Place Description here.
+ * @var mac_ax_ops::hdr_conv
+ * Please Place Description here.
+ * @var mac_ax_ops::set_hwseq_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::process_c2h
+ * Please Place Description here.
+ * @var mac_ax_ops::parse_dfs
+ * Please Place Description here.
+ * @var mac_ax_ops::parse_ppdu
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_phy_rpt
+ * Please Place Description here.
+ * @var mac_ax_ops::set_rx_forwarding
+ * Please Place Description here.
+ * @var mac_ax_ops::get_rx_fltr_opt
+ * Please Place Description here.
+ * @var mac_ax_ops::set_rx_fltr_opt
+ * Please Place Description here.
+ * @var mac_ax_ops::set_rx_fltr_typ_opt
+ * Please Place Description here.
+ * @var mac_ax_ops::set_rx_fltr_typstyp_opt
+ * Please Place Description here.
+ * @var mac_ax_ops::sr_update
+ * Please Place Description here.
+ * @var mac_ax_ops::two_nav_cfg
+ * Please Place Description here.
+ * @var mac_ax_ops::pkt_drop
+ * Please Place Description here.
+ * @var mac_ax_ops::send_bcn_h2c
+ * Please Place Description here.
+ * @var mac_ax_ops::tx_mode_sel
+ * Please Place Description here.
+ * @var mac_ax_ops::tcpip_chksum_ofd
+ * Please Place Description here.
+ * @var mac_ax_ops::chk_rx_tcpip_chksum_ofd
+ * Please Place Description here.
+ * @var mac_ax_ops::chk_allq_empty
+ * Please Place Description here.
+ * @var mac_ax_ops::is_txq_empty
+ * Please Place Description here.
+ * @var mac_ax_ops::is_rxq_empty
+ * Please Place Description here.
+ * @var mac_ax_ops::parse_bcn_stats_c2h
+ * Please Place Description here.
+ * @var mac_ax_ops::upd_mudecision_para
+ * Please Place Description here.
+ * @var mac_ax_ops::mu_sta_upd
+ * Please Place Description here.
+ * @var mac_ax_ops::upd_ul_fixinfo
+ * Please Place Description here.
+ * @var mac_ax_ops::f2p_test_cmd
+ * Please Place Description here.
+ * @var mac_ax_ops::snd_test_cmd
+ * Please Place Description here.
+ * @var mac_ax_ops::set_fw_fixmode
+ * Please Place Description here.
+ * @var mac_ax_ops::mac_dumpwlanc
+ * Please Place Description here.
+ * @var mac_ax_ops::mac_dumpwlans
+ * Please Place Description here.
+ * @var mac_ax_ops::mac_dumpwland
+ * Please Place Description here.
+ * @var mac_ax_ops::outsrc_h2c_common
+ * Please Place Description here.
+ * @var mac_ax_ops::read_pwr_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::write_pwr_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::write_msk_pwr_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::write_pwr_ofst_mode
+ * Please Place Description here.
+ * @var mac_ax_ops::write_pwr_ofst_bw
+ * Please Place Description here.
+ * @var mac_ax_ops::write_pwr_ref_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::write_pwr_limit_en
+ * Please Place Description here.
+ * @var mac_ax_ops::write_pwr_limit_rua_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::write_pwr_limit_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::write_pwr_by_rate_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::lamode_cfg
+ * Please Place Description here.
+ * @var mac_ax_ops::lamode_trigger
+ * Please Place Description here.
+ * @var mac_ax_ops::lamode_buf_cfg
+ * Please Place Description here.
+ * @var mac_ax_ops::get_lamode_st
+ * Please Place Description here.
+ * @var mac_ax_ops::read_xcap_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::write_xcap_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::write_bbrst_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::get_csi_buffer_index
+ * Please Place Description here.
+ * @var mac_ax_ops::set_csi_buffer_index
+ * Please Place Description here.
+ * @var mac_ax_ops::get_snd_sts_index
+ * Please Place Description here.
+ * @var mac_ax_ops::set_snd_sts_index
+ * Please Place Description here.
+ * @var mac_ax_ops::init_snd_mer
+ * Please Place Description here.
+ * @var mac_ax_ops::init_snd_mee
+ * Please Place Description here.
+ * @var mac_ax_ops::csi_force_rate
+ * Please Place Description here.
+ * @var mac_ax_ops::csi_rrsc
+ * Please Place Description here.
+ * @var mac_ax_ops::set_snd_para
+ * Please Place Description here.
+ * @var mac_ax_ops::set_csi_para_reg
+ * Please Place Description here.
+ * @var mac_ax_ops::set_csi_para_cctl
+ * Please Place Description here.
+ * @var mac_ax_ops::hw_snd_pause_release
+ * Please Place Description here.
+ * @var mac_ax_ops::bypass_snd_sts
+ * Please Place Description here.
+ * @var mac_ax_ops::deinit_mee
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_lps
+ * Please Place Description here.
+ * @var mac_ax_ops::ps_pwr_state
+ * Please Place Description here.
+ * @var mac_ax_ops::chk_leave_lps
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_ips
+ * Please Place Description here.
+ * @var mac_ax_ops::chk_leave_ips
+ * Please Place Description here.
+ * @var mac_ax_ops::lps_chk_access
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_wow_wake
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_disconnect_det
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_keepalive
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_gtk_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_arp_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_ndp_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_realwow
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_nlo
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_dev2hst_gpio
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_hst2dev_ctrl
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_wowcam_upd
+ * Please Place Description here.
+ * @var mac_ax_ops::cfg_wow_sleep
+ * Please Place Description here.
+ * @var mac_ax_ops::get_wow_fw_status
+ * Please Place Description here.
+ * @var mac_ax_ops::request_aoac_report
+ * Please Place Description here.
+ * @var mac_ax_ops::read_aoac_report
+ * Please Place Description here.
+ * @var mac_ax_ops::check_aoac_report_done
+ * Please Place Description here.
+ * @var mac_ax_ops::dbcc_enable
+ * Please Place Description here.
+ * @var mac_ax_ops::port_cfg
+ * Please Place Description here.
+ * @var mac_ax_ops::port_init
+ * Please Place Description here.
+ * @var mac_ax_ops::enable_imr
+ * Please Place Description here.
+ * @var mac_ax_ops::dump_efuse_map_wl
+ * Please Place Description here.
+ * @var mac_ax_ops::dump_efuse_map_bt
+ * Please Place Description here.
+ * @var mac_ax_ops::write_efuse
+ * Please Place Description here.
+ * @var mac_ax_ops::read_efuse
+ * Please Place Description here.
+ * @var mac_ax_ops::read_hidden_efuse
+ * Please Place Description here.
+ * @var mac_ax_ops::get_efuse_avl_size
+ * Please Place Description here.
+ * @var mac_ax_ops::get_efuse_avl_size_bt
+ * Please Place Description here.
+ * @var mac_ax_ops::dump_log_efuse
+ * Please Place Description here.
+ * @var mac_ax_ops::read_log_efuse
+ * Please Place Description here.
+ * @var mac_ax_ops::write_log_efuse
+ * Please Place Description here.
+ * @var mac_ax_ops::dump_log_efuse_bt
+ * Please Place Description here.
+ * @var mac_ax_ops::read_log_efuse_bt
+ * Please Place Description here.
+ * @var mac_ax_ops::write_log_efuse_bt
+ * Please Place Description here.
+ * @var mac_ax_ops::pg_efuse_by_map
+ * Please Place Description here.
+ * @var mac_ax_ops::pg_efuse_by_map_bt
+ * Please Place Description here.
+ * @var mac_ax_ops::mask_log_efuse
+ * Please Place Description here.
+ * @var mac_ax_ops::pg_sec_data_by_map
+ * Please Place Description here.
+ * @var mac_ax_ops::cmp_sec_data_by_map
+ * Please Place Description here.
+ * @var mac_ax_ops::get_efuse_info
+ * Please Place Description here.
+ * @var mac_ax_ops::set_efuse_info
+ * Please Place Description here.
+ * @var mac_ax_ops::read_hidden_rpt
+ * Please Place Description here.
+ * @var mac_ax_ops::check_efuse_autoload
+ * Please Place Description here.
+ * @var mac_ax_ops::pg_simulator
+ * Please Place Description here.
+ * @var mac_ax_ops::checksum_update
+ * Please Place Description here.
+ * @var mac_ax_ops::checksum_rpt
+ * Please Place Description here.
+ * @var mac_ax_ops::set_efuse_ctrl
+ * Please Place Description here.
+ * @var mac_ax_ops::otp_test
+ * Please Place Description here.
+ * @var mac_ax_ops::get_mac_ft_status
+ * Please Place Description here.
+ * @var mac_ax_ops::fw_log_cfg
+ * Please Place Description here.
+ * @var mac_ax_ops::pinmux_set_func
+ * Please Place Description here.
+ * @var mac_ax_ops::pinmux_free_func
+ * Please Place Description here.
+ * @var mac_ax_ops::sel_uart_tx_pin
+ * Please Place Description here.
+ * @var mac_ax_ops::sel_uart_rx_pin
+ * Please Place Description here.
+ * @var mac_ax_ops::set_gpio_func
+ * Please Place Description here.
+ * @var mac_ax_ops::get_gpio_val
+ * Please Place Description here.
+ * @var mac_ax_ops::get_hw_info
+ * Please Place Description here.
+ * @var mac_ax_ops::set_hw_value
+ * Please Place Description here.
+ * @var mac_ax_ops::get_hw_value
+ * Please Place Description here.
+ * @var mac_ax_ops::get_err_status
+ * Please Place Description here.
+ * @var mac_ax_ops::set_err_status
+ * Please Place Description here.
+ * @var mac_ax_ops::general_pkt_ids
+ * Please Place Description here.
+ * @var mac_ax_ops::coex_init
+ * Please Place Description here.
+ * @var mac_ax_ops::coex_read
+ * Please Place Description here.
+ * @var mac_ax_ops::coex_write
+ * Please Place Description here.
+ * @var mac_ax_ops::trigger_cmac_err
+ * Please Place Description here.
+ * @var mac_ax_ops::trigger_cmac1_err
+ * Please Place Description here.
+ * @var mac_ax_ops::trigger_dmac_err
+ * Please Place Description here.
+ * @var mac_ax_ops::tsf_sync
+ * Please Place Description here.
+ * @var mac_ax_ops::reset_mcc_group
+ * Please Place Description here.
+ * @var mac_ax_ops::reset_mcc_request
+ * Please Place Description here.
+ * @var mac_ax_ops::add_mcc
+ * Please Place Description here.
+ * @var mac_ax_ops::start_mcc
+ * Please Place Description here.
+ * @var mac_ax_ops::stop_mcc
+ * Please Place Description here.
+ * @var mac_ax_ops::del_mcc_group
+ * Please Place Description here.
+ * @var mac_ax_ops::mcc_request_tsf
+ * Please Place Description here.
+ * @var mac_ax_ops::mcc_macid_bitmap
+ * Please Place Description here.
+ * @var mac_ax_ops::mcc_sync_enable
+ * Please Place Description here.
+ * @var mac_ax_ops::mcc_set_duration
+ * Please Place Description here.
+ * @var mac_ax_ops::get_mcc_tsf_rpt
+ * Please Place Description here.
+ * @var mac_ax_ops::get_mcc_status_rpt
+ * Please Place Description here.
+ * @var mac_ax_ops::check_add_mcc_done
+ * Please Place Description here.
+ * @var mac_ax_ops::check_start_mcc_done
+ * Please Place Description here.
+ * @var mac_ax_ops::check_stop_mcc_done
+ * Please Place Description here.
+ * @var mac_ax_ops::check_del_mcc_group_done
+ * Please Place Description here.
+ * @var mac_ax_ops::check_mcc_request_tsf_done
+ * Please Place Description here.
+ * @var mac_ax_ops::check_mcc_macid_bitmap_done
+ * Please Place Description here.
+ * @var mac_ax_ops::check_mcc_sync_enable_done
+ * Please Place Description here.
+ * @var mac_ax_ops::check_mcc_set_duration_done
+ * Please Place Description here.
+ * @var mac_ax_ops::check_access
+ * Please Place Description here.
+ * @var mac_ax_ops::set_led_mode
+ * Please Place Description here.
+ * @var mac_ax_ops::led_ctrl
+ * Please Place Description here.
+ * @var mac_ax_ops::set_sw_gpio_mode
+ * Please Place Description here.
+ * @var mac_ax_ops::sw_gpio_ctrl
+ * Please Place Description here.
+ * @var mac_ax_ops::fwcmd_lb
+ * Please Place Description here.
+ * @var mac_ax_ops::mem_dump
+ * Please Place Description here.
+ * @var mac_ax_ops::get_mem_size
+ * Please Place Description here.
+ * @var mac_ax_ops::dbg_status_dump
+ * Please Place Description here.
+ * @var mac_ax_ops::reg_dump
+ * Please Place Description here.
+ * @var mac_ax_ops::rx_cnt
+ * Please Place Description here.
+ * @var mac_ax_ops::dump_fw_rsvd_ple
+ * Please Place Description here.
+ * @var mac_ax_ops::fw_dbg_dump
+ * Please Place Description here.
+ * @var mac_ax_ops::event_notify
+ * Please Place Description here.
+ * @var mac_ax_ops::ram_boot
+ * Please Place Description here.
+ * @var mac_ax_ops::clear_write_request
+ * Please Place Description here.
+ * @var mac_ax_ops::add_write_request
+ * Please Place Description here.
+ * @var mac_ax_ops::write_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::clear_conf_request
+ * Please Place Description here.
+ * @var mac_ax_ops::add_conf_request
+ * Please Place Description here.
+ * @var mac_ax_ops::conf_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::clear_read_request
+ * Please Place Description here.
+ * @var mac_ax_ops::add_read_request
+ * Please Place Description here.
+ * @var mac_ax_ops::read_ofld
+ * Please Place Description here.
+ * @var mac_ax_ops::read_ofld_value
+ * Please Place Description here.
+ * @var mac_ax_ops::get_fw_status
+ * Please Place Description here.
+ */
+struct mac_ax_ops {
+	struct mac_ax_intf_ops *intf_ops;
+	/*System level*/
+	u32 (*hal_init)(struct mac_ax_adapter *adapter,
+			struct mac_ax_trx_info *trx_info,
+			struct mac_ax_fwdl_info *fwdl_info,
+			struct mac_ax_intf_info *intf_info);
+	u32 (*hal_fast_init)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_trx_info *trx_info,
+			     struct mac_ax_fwdl_info *fwdl_info,
+			     struct mac_ax_intf_info *intf_info);
+	u32 (*hal_deinit)(struct mac_ax_adapter *adapter);
+	u32 (*hal_fast_deinit)(struct mac_ax_adapter *adapter);
+	u32 (*add_role)(struct mac_ax_adapter *adapter,
+			struct mac_ax_role_info *info);
+	u32 (*remove_role)(struct mac_ax_adapter *adapter, u8 macid);
+	u32 (*change_role)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_role_info *info);
+	u32 (*pwr_switch)(struct mac_ax_adapter *adapter, u8 on);
+	u32 (*sys_init)(struct mac_ax_adapter *adapter);
+	u32 (*trx_init)(struct mac_ax_adapter *adapter,
+			struct mac_ax_trx_info *info);
+	u32 (*feat_init)(struct mac_ax_adapter *adapter,
+			 struct mac_ax_trx_info *info);
+	u32 (*romdl)(struct mac_ax_adapter *adapter, u8 *rom, u32 romaddr,
+		     u32 len);
+	u32 (*enable_cpu)(struct mac_ax_adapter *adapter,
+			  u8 boot_reason, u8 dlfw);
+	u32 (*disable_cpu)(struct mac_ax_adapter *adapter);
+	u32 (*fwredl)(struct mac_ax_adapter *adapter, u8 *fw, u32 len);
+	u32 (*fwdl)(struct mac_ax_adapter *adapter, u8 *fw, u32 len);
+	u32 (*query_fw_buff)(struct mac_ax_adapter *adapter,
+			     enum rtw_fw_type cat, u8 **fw, u32 *fw_len);
+	u32 (*enable_fw)(struct mac_ax_adapter *adapter,
+			 enum rtw_fw_type cat);
+	u32 (*get_dynamic_hdr)(struct mac_ax_adapter *adapter, u8 *fw, u32 fw_len);
+	u32 (*lv1_rcvy)(struct mac_ax_adapter *adapter,
+			enum mac_ax_lv1_rcvy_step step);
+	u32 (*get_macaddr)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_macaddr *macaddr,
+			   u8 role_idx);
+	u32 (*build_txdesc)(struct mac_ax_adapter *adapter,
+			    struct rtw_t_meta_data *info, u8 *buf, u32 len);
+	u32 (*refill_txdesc)(struct mac_ax_adapter *adapter,
+			     struct rtw_t_meta_data *txpkt_info,
+			     struct mac_ax_refill_info *mask,
+			     struct mac_ax_refill_info *info);
+	u32 (*parse_rxdesc)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_rxpkt_info *info, u8 *buf, u32 len);
+	u32 (*watchdog)(struct mac_ax_adapter *adapter,
+			struct mac_ax_wdt_param *wdt_param);
+	/*FW offload related*/
+	u32 (*reset_fwofld_state)(struct mac_ax_adapter *adapter, u8 op);
+	u32 (*check_fwofld_done)(struct mac_ax_adapter *adapter, u8 op);
+	u32 (*read_pkt_ofld)(struct mac_ax_adapter *adapter, u8 id);
+	u32 (*del_pkt_ofld)(struct mac_ax_adapter *adapter, u8 id);
+	u32 (*add_pkt_ofld)(struct mac_ax_adapter *adapter, u8 *pkt,
+			    u16 len, u8 *id);
+	u32 (*pkt_ofld_packet)(struct mac_ax_adapter *adapter,
+			       u8 **pkt_buf, u16 *pkt_len, u8 *pkt_id);
+	u32 (*dump_efuse_ofld)(struct mac_ax_adapter *adapter, u32 efuse_size,
+			       u8 type);
+	u32 (*efuse_ofld_map)(struct mac_ax_adapter *adapter, u8 *efuse_map,
+			      u32 efuse_size);
+	u32 (*upd_dctl_info)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_dctl_info *info,
+			     struct mac_ax_dctl_info *mask, u8 macid,
+			     u8 operation);
+	u32 (*upd_cctl_info)(struct mac_ax_adapter *adapter,
+			     struct rtw_hal_mac_ax_cctl_info *info,
+			     struct rtw_hal_mac_ax_cctl_info *mask, u8 macid,
+			     u8 operation);
+	u32 (*ie_cam_upd)(struct mac_ax_adapter *adapter,
+			  struct mac_ax_ie_cam_cmd_info *info);
+	u32 (*twt_info_upd_h2c)(struct mac_ax_adapter *adapter,
+				struct mac_ax_twt_para *info);
+	u32 (*twt_act_h2c)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_twtact_para *info);
+	u32 (*twt_anno_h2c)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_twtanno_para *info);
+	void (*twt_wait_anno)(struct mac_ax_adapter *adapter,
+			      u8 *c2h_content, u8 *upd_addr);
+	u32 (*mac_host_getpkt_h2c)(struct mac_ax_adapter *adapter,
+				   u8 macid, u8 pkttype);
+	u32 (*p2p_act_h2c)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_p2p_act_info *info);
+	u32 (*p2p_macid_ctrl_h2c)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_p2p_macid_info *info);
+	u32 (*get_p2p_stat)(struct mac_ax_adapter *adapter);
+	u32 (*tsf32_togl_h2c)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_t32_togl_info *info);
+	u32 (*get_t32_togl_rpt)(struct mac_ax_adapter *adapter,
+				struct mac_ax_t32_togl_rpt *ret_rpt);
+	u32 (*ccxrpt_parsing)(struct mac_ax_adapter *adapter,
+			      u8 *buf, struct mac_ax_ccxrpt *info);
+	u32 (*host_efuse_rec)(struct mac_ax_adapter *adapter,
+			      u32 host_id, u32 efuse_val);
+	u32 (*cfg_sensing_csi)(struct mac_ax_adapter *adapter,
+			       struct rtw_hal_mac_sensing_csi_param *param);
+	u32 (*chk_sensing_csi_done)(struct mac_ax_adapter *adapter,
+				    u8 chk_state);
+	u32 (*calc_crc)(struct mac_ax_adapter *adapter, struct mac_calc_crc_info *info);
+	u32 (*bcn_ofld_ctrl)(struct mac_ax_adapter *adapter, struct mac_bcn_ofld_info *info);
+	/*Association, de-association related*/
+	u32 (*sta_add_key)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_sec_cam_info *sec_cam_content,
+			   u8 mac_id, u8 key_id, u8 key_type);
+	u32 (*sta_del_key)(struct mac_ax_adapter *adapter,
+			   u8 mac_id, u8 key_id, u8 key_type);
+	u32 (*sta_search_key_idx)(struct mac_ax_adapter *adapter,
+				  u8 mac_id, u8 key_id, u8 key_type);
+	u32 (*sta_hw_security_support)(struct mac_ax_adapter *adapter,
+				       u8 hw_security_support_type, u8 enable);
+	u32 (*set_mu_table)(struct mac_ax_adapter *adapter,
+			    struct mac_mu_table *mu_table);
+	u32 (*ss_dl_grp_upd)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_ss_dl_grp_upd *info);
+	u32 (*ss_ul_grp_upd)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_ss_ul_grp_upd *info);
+	u32 (*ss_ul_sta_upd)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_ss_ul_sta_upd *info);
+	u32 (*bacam_avl_std_entry_idx)(struct mac_ax_adapter *adapter,
+				       struct mac_ax_avl_std_bacam_info *info);
+	u32 (*bacam_info)(struct mac_ax_adapter *adapter,
+			  struct mac_ax_bacam_info *info);
+	/*TRX related*/
+	u32 (*txdesc_len)(struct mac_ax_adapter *adapter,
+			  struct rtw_t_meta_data *info);
+	u32 (*upd_shcut_mhdr)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_shcut_mhdr *info, u8 macid);
+	u32 (*enable_hwamsdu)(struct mac_ax_adapter *adapter,
+			      u8 enable,
+			      enum mac_ax_amsdu_pkt_num max_num,
+			      u8 en_single_amsdu,
+			      u8 en_last_amsdu_padding);
+	u32 (*hwamsdu_fwd_search_en)(struct mac_ax_adapter *adapter,
+				     u8 enable);
+	u32 (*hwamsdu_macid_en)(struct mac_ax_adapter *adapter,
+				u8 macid, u8 enable);
+	u8 (*hwamsdu_get_macid_en)(struct mac_ax_adapter *adapter,
+				   u8 macid);
+	u32 (*hwamsdu_max_len)(struct mac_ax_adapter *adapter,
+			       u8 macid, u8 amsdu_max_len);
+	u8 (*hwamsdu_get_max_len)(struct mac_ax_adapter *adapter,
+				  u8 macid);
+	u32 (*enable_cut_hwamsdu)(struct mac_ax_adapter *adapter,
+				  u8 enable,
+				  enum mac_ax_ex_shift aligned);
+	u32 (*cut_hwamsdu_chk_mpdu_len_en)(struct mac_ax_adapter *adapter,
+					   u8 enable,
+					   u8 low_th,
+					   u16 high_th);
+	u32 (*hdr_conv)(struct mac_ax_adapter *adapter,
+			u8 en_hdr_conv);
+	u32 (*hdr_conv_tx_set_eth_type)(struct mac_ax_adapter *adapter,
+					u8 eth_type_idx, u16 eth_type);
+	u32 (*hdr_conv_tx_get_eth_type)(struct mac_ax_adapter *adapter,
+					u8 eth_type_idx, u16 *eth_type);
+	u32 (*hdr_conv_tx_set_oui)(struct mac_ax_adapter *adapter,
+				   u8 oui_idx, u32 oui_val, u8 enable);
+	u32 (*hdr_conv_tx_get_oui)(struct mac_ax_adapter *adapter,
+				   u8 oui_idx, u32 *oui_val, u8 *enable);
+	u32 (*hdr_conv_tx_macid_en)(struct mac_ax_adapter *adapter,
+				    u8 macid,
+				    struct mac_ax_hdr_conv_dctl_cfg dctl_hdr_conv_cfg);
+	u32 (*hdr_conv_tx_vlan_tag_valid_en)(struct mac_ax_adapter *adapter,
+					     u8 macid, u8 vlan_tag_valid_en);
+	u8 (*hdr_conv_tx_get_vlan_tag_valid)(struct mac_ax_adapter *adapter,
+					     u8 macid);
+	u32 (*hdr_conv_tx_qos_field_en)(struct mac_ax_adapter *adapter,
+					u8 macid, u8 wlan_with_qosc_en, u8 qos_field_h);
+	u8 (*hdr_conv_tx_get_qos_field_en)(struct mac_ax_adapter *adapter,
+					   u8 macid);
+	u8 (*hdr_conv_tx_get_qos_field_h)(struct mac_ax_adapter *adapter,
+					  u8 macid);
+	u32 (*hdr_conv_tx_target_wlan_hdr_len)(struct mac_ax_adapter *adapter,
+					       u8 macid, u8 wlan_hdr_len);
+	u8 (*hdr_conv_tx_get_target_wlan_hdr_len)(struct mac_ax_adapter *adapter,
+						  u8 macid);
+	u32 (*hdr_conv_rx_en)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_rx_hdr_conv_cfg *cfg);
+	u32 (*hdr_conv_rx_en_driv_info_hdr)(struct mac_ax_adapter *adapter,
+					    struct mac_ax_rx_driv_info_hdr_cfg *cfg);
+	u32 (*set_hwseq_reg)(struct mac_ax_adapter *adapter,
+			     u8 reg_seq_idx,
+			     u16 reg_seq_val);
+	u32 (*set_hwseq_dctrl)(struct mac_ax_adapter *adapter,
+			       u8 macid,
+			       struct mac_ax_dctl_seq_cfg *seq_info);
+	u32 (*get_hwseq_cfg)(struct mac_ax_adapter *adapter,
+			     u8 macid, u8 ref_sel,
+			     struct mac_ax_dctl_seq_cfg *seq_info);
+	u32 (*process_c2h)(struct mac_ax_adapter *adapter, u8 *buf, u32 len,
+			   u8 *ret);
+	u32 (*parse_dfs)(struct mac_ax_adapter *adapter,
+			 u8 *buf, u32 dfs_len, struct mac_ax_dfs_rpt *rpt);
+	u32 (*parse_ppdu)(struct mac_ax_adapter *adapter,
+			  u8 *buf, u32 ppdu_len, u8 mac_info,
+			  struct mac_ax_ppdu_rpt *rpt);
+	u32 (*cfg_phy_rpt)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_phy_rpt_cfg *cfg);
+	u32 (*set_rx_forwarding)(struct mac_ax_adapter *adapter,
+				 struct mac_ax_rx_fwd_ctrl_t *rf_ctrl_p);
+	u32 (*get_rx_fltr_opt)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_rx_fltr_ctrl_t *opt,
+			       enum mac_ax_band band);
+	u32 (*set_rx_fltr_opt)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_rx_fltr_ctrl_t *opt,
+			       struct mac_ax_rx_fltr_ctrl_t *opt_msk,
+			       enum mac_ax_band band);
+	u32 (*set_rx_fltr_typ_opt)(struct mac_ax_adapter *adapter,
+				   enum mac_ax_pkt_t type,
+				   enum mac_ax_fwd_target fwd_target,
+				   enum mac_ax_band band);
+	u32 (*set_rx_fltr_typstyp_opt)(struct mac_ax_adapter *adapter,
+				       enum mac_ax_pkt_t type,
+				       u8 subtype,
+				       enum mac_ax_fwd_target fwd_target,
+				       enum mac_ax_band band);
+	u32 (*set_typsbtyp_fltr_detail)(struct mac_ax_adapter *adapter,
+					enum mac_ax_pkt_t type,
+					struct mac_ax_rx_fltr_elem *elem,
+					enum mac_ax_band band);
+	u32 (*get_cfg_addr_cam)(struct mac_ax_adapter *adapter,
+				struct mac_ax_addrcam_ctrl_t *opt,
+				enum mac_ax_band band);
+	u32 (*get_cfg_addr_cam_dis)(struct mac_ax_adapter *adapter,
+				    struct mac_ax_addrcam_dis_ctrl_t *opt,
+				    enum mac_ax_band band);
+	u32 (*cfg_addr_cam)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_addrcam_ctrl_t *ctl_opt,
+			    struct mac_ax_addrcam_ctrl_t *ctl_msk,
+			    enum mac_ax_band band);
+	u32 (*cfg_addr_cam_dis)(struct mac_ax_adapter *adapter,
+				struct mac_ax_addrcam_dis_ctrl_t *ctl_opt,
+				struct mac_ax_addrcam_dis_ctrl_t *ctl_msk,
+				enum mac_ax_band band);
+	u32 (*sr_update)(struct mac_ax_adapter *adapter,
+			 struct mac_ax_sr_info *sr_info,
+			 enum mac_ax_band band);
+	u32 (*two_nav_cfg)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_2nav_info *info);
+	u32 (*pkt_drop)(struct mac_ax_adapter *adapter,
+			struct mac_ax_pkt_drop_info *info);
+	u32 (*send_bcn_h2c)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_bcn_info *info);
+	u32 (*tx_mode_sel)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_mac_tx_mode_sel *mode_sel);
+	u32 (*tcpip_chksum_ofd)(struct mac_ax_adapter *adapter,
+				u8 en_tx_chksum_ofd,
+				u8 en_rx_chksum_ofd);
+	u32 (*chk_rx_tcpip_chksum_ofd)(struct mac_ax_adapter *adapter,
+				       u8 chksum_status);
+	u32 (*chk_allq_empty)(struct mac_ax_adapter *adapter, u8 *empty);
+	u32 (*is_txq_empty)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_tx_queue_empty *val);
+	u32 (*is_rxq_empty)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_rx_queue_empty *val);
+	u32 (*parse_bcn_stats_c2h)(struct mac_ax_adapter *adapter,
+				   u8 *content,
+				   struct mac_ax_bcn_cnt *val);
+	u32 (*tx_idle_poll)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_tx_idle_poll_cfg *poll_cfg);
+	u32 (*sifs_chk_cca_en)(struct mac_ax_adapter *adapter,
+			       u8 band, u8 en);
+	u32 (*patch_rx_rate)(struct mac_ax_adapter *adapter,
+			     struct rtw_r_meta_data *info);
+	u32 (*get_wp_offset)(struct mac_ax_adapter *adapter,
+			     struct mac_txd_ofld_wp_offset *ofld_conf, u16 *val);
+	/*frame exchange related*/
+	u32 (*upd_mudecision_para)(struct mac_ax_adapter *adapter,
+				   struct mac_ax_mudecision_para *info);
+	u32 (*mu_sta_upd)(struct mac_ax_adapter *adapter,
+			  struct mac_ax_mu_sta_upd *info);
+	u32 (*upd_ul_fixinfo)(struct mac_ax_adapter *adapter,
+			      struct rtw_phl_ax_ul_fixinfo *info);
+	u32 (*f2p_test_cmd)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_f2p_test_para *info,
+			    struct mac_ax_f2p_wd *f2pwd,
+			    struct mac_ax_f2p_tx_cmd *ptxcmd,
+			    u8 *psigb_addr);
+	u32 (*f2p_test_cmd_v1)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_f2p_test_para_v1 *info,
+			       struct mac_ax_f2p_wd *f2pwd,
+			       struct mac_ax_f2p_tx_cmd_v1 *ptxcmd,
+			       u8 *psigb_addr);
+	u32 (*snd_test_cmd)(struct mac_ax_adapter *adapter,
+			    u8 *cmd_buf);
+	u32 (*set_fw_fixmode)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_fixmode_para *info);
+	u32 (*mac_dumpwlanc)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_dumpwlanc *para);
+	u32 (*mac_dumpwlans)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_dumpwlans *para);
+	u32 (*mac_dumpwland)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_dumpwland *para);
+	void (*mac_ss_dl_rpt_cfg)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_ss_dl_rpt_info *info,
+				  enum mac_ax_ss_rpt_cfg cfg);
+	u32 (*set_bcn_ignore_edcca)(struct mac_ax_adapter *adapter,
+				    struct mac_ax_bcn_ignore_edcca *bnc_ignore_edcca);
+	/*outsrcing related */
+	u32 (*outsrc_h2c_common)(struct mac_ax_adapter *adapter,
+				 struct rtw_g6_h2c_hdr *hdr,
+				 u32 *pvalue);
+	u32 (*read_pwr_reg)(struct mac_ax_adapter *adapter, u8 band,
+			    const u32 offset, u32 *val);
+	u32 (*write_pwr_reg)(struct mac_ax_adapter *adapter, u8 band,
+			     const u32 offset, u32 val);
+	u32 (*write_msk_pwr_reg)(struct mac_ax_adapter *adapter, u8 band,
+				 const u32 offset, u32 mask, u32 val);
+	u32 (*write_pwr_ofst_mode)(struct mac_ax_adapter *adapter,
+				   u8 band, struct rtw_tpu_info *tpu);
+	u32 (*write_pwr_ofst_bw)(struct mac_ax_adapter *adapter,
+				 u8 band, struct rtw_tpu_info *tpu);
+	u32 (*write_pwr_ref_reg)(struct mac_ax_adapter *adapter,
+				 u8 band, struct rtw_tpu_info *tpu);
+	u32 (*write_pwr_limit_en)(struct mac_ax_adapter *adapter,
+				  u8 band, struct rtw_tpu_info *tpu);
+	u32 (*write_pwr_limit_rua_reg)(struct mac_ax_adapter *adapter,
+				       u8 band, struct rtw_tpu_info *tpu);
+	u32 (*write_pwr_limit_reg)(struct mac_ax_adapter *adapter,
+				   u8 band, struct rtw_tpu_pwr_imt_info *tpu);
+	u32 (*write_pwr_by_rate_reg)(struct mac_ax_adapter *adapter,
+				     u8 band,
+				     struct rtw_tpu_pwr_by_rate_info *tpu);
+	u32 (*lamode_cfg)(struct mac_ax_adapter *adapter,
+			  struct mac_ax_la_cfg *cfg);
+	u32 (*lamode_trigger)(struct mac_ax_adapter *adapter, u8 tgr);
+	u32 (*lamode_buf_cfg)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_la_buf_param *param);
+	struct mac_ax_la_status (*get_lamode_st)
+				 (struct mac_ax_adapter *adapter);
+	u32 (*read_xcap_reg)(struct mac_ax_adapter *adapter, u8 sc_xo,
+			     u32 *val);
+	u32 (*write_xcap_reg)(struct mac_ax_adapter *adapter, u8 sc_xo,
+			      u32 val);
+	u32 (*write_bbrst_reg)(struct mac_ax_adapter *adapter, u8 val);
+	u32 (*tx_path_map_cfg)(struct mac_ax_adapter *adapter,
+			       struct hal_txmap_cfg *cfg);
+	/*sounding related*/
+	u32 (*get_csi_buffer_index)(struct mac_ax_adapter *adapter, u8 band,
+				    u8 csi_buffer_id);
+	u32 (*set_csi_buffer_index)(struct mac_ax_adapter *adapter, u8 band,
+				    u8 macid, u16 csi_buffer_id,
+				    u16 buffer_idx);
+	u32 (*get_snd_sts_index)(struct mac_ax_adapter *adapter, u8 band,
+				 u8 index);
+	u32 (*set_snd_sts_index)(struct mac_ax_adapter *adapter, u8 band,
+				 u8 macid, u8 index);
+	u32 (*init_snd_mer)(struct mac_ax_adapter *adapter, u8 band);
+	u32 (*init_snd_mee)(struct mac_ax_adapter *adapter, u8 band);
+	u32 (*csi_force_rate)(struct mac_ax_adapter *adapter, u8 band,
+			      u8 ht_rate, u8 vht_rate, u8 he_rate);
+	u32 (*csi_rrsc)(struct mac_ax_adapter *adapter, u8 band, u32 rrsc);
+	u32 (*set_snd_para)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_fwcmd_snd *snd_info);
+	u32 (*set_csi_para_reg)(struct mac_ax_adapter *adapter,
+				struct mac_reg_csi_para *csi_para);
+	u32 (*set_csi_para_cctl)(struct mac_ax_adapter *adapter,
+				 struct mac_cctl_csi_para *csi_para);
+	u32 (*hw_snd_pause_release)(struct mac_ax_adapter *adapter,
+				    u8 band, u8 pr);
+	u32 (*bypass_snd_sts)(struct mac_ax_adapter *adapter);
+	u32 (*deinit_mee)(struct mac_ax_adapter *adapter, u8 band);
+	u32 (*snd_sup)(struct mac_ax_adapter *adapter,
+		       struct mac_bf_sup *bf_sup);
+	u32 (*gidpos)(struct mac_ax_adapter *adapter,
+		      struct mac_gid_pos *mu_gid);
+	/*lps related*/
+	u32 (*cfg_lps)(struct mac_ax_adapter *adapter,
+		       u8 macid,
+		       enum mac_ax_ps_mode ps_mode,
+		       struct mac_ax_lps_info *lps_info);
+	u32 (*ps_pwr_state)(struct mac_ax_adapter *adapter,
+			    enum mac_ax_pwr_state_action action,
+			    enum mac_ax_rpwm_req_pwr_state req_pwr_state);
+	u32 (*chk_leave_lps)(struct mac_ax_adapter *adapter, u8 macid);
+	u32 (*cfg_ips)(struct mac_ax_adapter *adapter,
+		       u8 macid,
+		       u8 enable);
+	u32 (*chk_leave_ips)(struct mac_ax_adapter *adapter, u8 macid);
+	u32 (*ps_notify_wake)(struct mac_ax_adapter *adapter);
+	u32 (*cfg_ps_advance_parm)(struct mac_ax_adapter *adapter,
+				   struct mac_ax_ps_adv_parm *parm);
+	u32 (*periodic_wake_cfg)(struct mac_ax_adapter *adapter,
+				 struct mac_ax_periodic_wake_info pw_info);
+	u32 (*req_pwr_lvl_cfg)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_req_pwr_lvl_info *pwr_lvl_info);
+	u32 (*lps_option_cfg)(struct mac_ax_adapter *adapter,
+			      struct mac_lps_option *lps_opt);
+	u32 (*tbtt_tuning_cfg)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_tbtt_tuning_info *tbtt_tuning_info);
+	/*Wowlan related*/
+	u32 (*cfg_wow_wake)(struct mac_ax_adapter *adapter,
+			    u8 macid,
+			    struct mac_ax_wow_wake_info *info,
+			    struct mac_ax_remotectrl_info_parm_ *content);
+	u32 (*cfg_disconnect_det)(struct mac_ax_adapter *adapter,
+				  u8 macid,
+				  struct mac_ax_disconnect_det_info *info);
+	u32 (*cfg_keepalive)(struct mac_ax_adapter *adapter,
+			     u8 macid,
+			     struct mac_ax_keep_alive_info *info);
+	u32 (*cfg_gtk_ofld)(struct mac_ax_adapter *adapter,
+			    u8 macid,
+			    struct mac_ax_gtk_ofld_info *info,
+			    struct mac_ax_gtk_info_parm_ *content);
+	u32 (*cfg_arp_ofld)(struct mac_ax_adapter *adapter,
+			    u8 macid,
+			    struct mac_ax_arp_ofld_info *info,
+			    void *parp_info_content);
+	u32 (*cfg_ndp_ofld)(struct mac_ax_adapter *adapter,
+			    u8 macid,
+			    struct mac_ax_ndp_ofld_info *info,
+			    struct mac_ax_ndp_info_parm_ *content);
+	u32 (*cfg_realwow)(struct mac_ax_adapter *adapter,
+			   u8 macid,
+			   struct mac_ax_realwow_info *info,
+			   struct mac_ax_realwowv2_info_parm_ *content);
+	u32 (*cfg_nlo)(struct mac_ax_adapter *adapter,
+		       u8 macid,
+		       struct mac_ax_nlo_info *info,
+		       struct mac_ax_nlo_networklist_parm_ *content);
+	u32 (*cfg_dev2hst_gpio)(struct mac_ax_adapter *adapter,
+				struct rtw_dev2hst_gpio_info *parm);
+	u32 (*cfg_hst2dev_ctrl)(struct mac_ax_adapter *adapter,
+				struct mac_ax_hst2dev_ctrl_info *info);
+	u32 (*cfg_wowcam_upd)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_wowcam_upd_info *info);
+	u32 (*get_wow_wake_rsn)(struct mac_ax_adapter *adapter, u8 *wake_rsn,
+				u8 *reset);
+	u32 (*cfg_wow_sleep)(struct mac_ax_adapter *adapter,
+			     u8 sleep);
+	u32 (*get_wow_fw_status)(struct mac_ax_adapter *adapter,
+				 u8 *status, u8 func_en);
+	u32 (*request_aoac_report)(struct mac_ax_adapter *adapter,
+				   u8 rx_ready);
+	u32 (*read_aoac_report)(struct mac_ax_adapter *adapter,
+				struct mac_ax_aoac_report *rpt_buf, u8 rx_ready);
+	u32 (*check_aoac_report_done)(struct mac_ax_adapter *adapter);
+	u32 (*wow_stop_trx)(struct mac_ax_adapter *adapter);
+	u32 (*cfg_wow_auto_test)(struct mac_ax_adapter *adapter, u8 rxtest);
+	u32 (*magic_waker_filter)(struct mac_ax_adapter *adapter,
+				  struct rtw_magic_waker_parm *parm);
+	u32 (*tcp_keepalive)(struct mac_ax_adapter *adapter,
+			     struct rtw_tcp_keepalive_parm *parm);
+	/*system related*/
+	u32 (*dbcc_enable)(struct mac_ax_adapter *adapter,
+			   struct mac_ax_trx_info *info, u8 dbcc_en);
+	u32 (*dbcc_pre_cfg)(struct mac_ax_adapter *adapter, struct mac_dbcc_cfg_info *info);
+	u32 (*dbcc_cfg)(struct mac_ax_adapter *adapter, struct mac_dbcc_cfg_info *info);
+	u32 (*dbcc_trx_ctrl)(struct mac_ax_adapter *adapter,
+			     enum mac_ax_band band, u8 pause);
+	u32 (*port_cfg)(struct mac_ax_adapter *adapter,
+			enum mac_ax_port_cfg_type type,
+			struct mac_ax_port_cfg_para *para);
+	u32 (*port_init)(struct mac_ax_adapter *adapter,
+			 struct mac_ax_port_init_para *para);
+	u32 (*enable_imr)(struct mac_ax_adapter *adapter, u8 band,
+			  enum mac_ax_hwmod_sel sel);
+	u32 (*dump_efuse_map_wl)(struct mac_ax_adapter *adapter,
+				 enum mac_ax_efuse_read_cfg cfg,
+				 u8 *efuse_map);
+	u32 (*dump_efuse_map_bt)(struct mac_ax_adapter *adapter,
+				 enum mac_ax_efuse_read_cfg cfg,
+				 u8 *efuse_map);
+	u32 (*write_efuse)(struct mac_ax_adapter *adapter, u32 addr, u8 val,
+			   enum mac_ax_efuse_bank bank);
+	u32 (*read_efuse)(struct mac_ax_adapter *adapter, u32 addr, u32 size,
+			  u8 *val, enum mac_ax_efuse_bank bank);
+	u32 (*read_hidden_efuse)(struct mac_ax_adapter *adapter, u32 addr,
+				 u32 size, u8 *val,
+				 enum mac_ax_efuse_hidden_cfg hidden_cfg);
+	u32 (*get_efuse_avl_size)(struct mac_ax_adapter *adapter, u32 *size);
+	u32 (*get_efuse_avl_size_bt)(struct mac_ax_adapter *adapter, u32 *size);
+	u32 (*dump_log_efuse)(struct mac_ax_adapter *adapter,
+			      enum mac_ax_efuse_parser_cfg parser_cfg,
+			      enum mac_ax_efuse_read_cfg cfg,
+			      u8 *efuse_map, bool is_limit);
+	u32 (*read_log_efuse)(struct mac_ax_adapter *adapter, u32 addr,
+			      u32 size, u8 *val);
+	u32 (*write_log_efuse)(struct mac_ax_adapter *adapter, u32 addr,
+			       u8 val);
+	u32 (*dump_log_efuse_bt)(struct mac_ax_adapter *adapter,
+				 enum mac_ax_efuse_parser_cfg parser_cfg,
+				 enum mac_ax_efuse_read_cfg cfg,
+				 u8 *efuse_map);
+	u32 (*read_log_efuse_bt)(struct mac_ax_adapter *adapter, u32 addr,
+				 u32 size, u8 *val);
+	u32 (*write_log_efuse_bt)(struct mac_ax_adapter *adapter, u32 addr,
+				  u8 val);
+	u32 (*pg_efuse_by_map)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_pg_efuse_info *info,
+			       enum mac_ax_efuse_read_cfg cfg,
+			       bool part, bool is_limit);
+	u32 (*pg_efuse_by_map_bt)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_pg_efuse_info *info,
+				  enum mac_ax_efuse_read_cfg cfg);
+	u32 (*mask_log_efuse)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_pg_efuse_info *info);
+	u32 (*pg_sec_data_by_map)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_pg_efuse_info *info);
+	u32 (*cmp_sec_data_by_map)(struct mac_ax_adapter *adapter,
+				   struct mac_ax_pg_efuse_info *info);
+	u32 (*get_efuse_info)(struct mac_ax_adapter *adapter, u8 *efuse_map,
+			      enum rtw_efuse_info id, void *value,
+			      u32 length, u8 *autoload_status);
+	u32 (*set_efuse_info)(struct mac_ax_adapter *adapter, u8 *efuse_map,
+			      enum rtw_efuse_info id, void *value, u32 length);
+	u32 (*read_hidden_rpt)(struct mac_ax_adapter *adapter,
+			       struct mac_defeature_value *rpt);
+	u32 (*check_efuse_autoload)(struct mac_ax_adapter *adapter,
+				    u8 *autoload_status);
+	u32 (*pg_simulator)(struct mac_ax_adapter *adapter,
+			    struct mac_ax_pg_efuse_info *info, u8 *phy_map);
+	u32 (*checksum_update)(struct mac_ax_adapter *adapter);
+	u32 (*checksum_rpt)(struct mac_ax_adapter *adapter, u16 *chksum);
+	u32 (*disable_rf_ofld_by_info)(struct mac_ax_adapter *adapter,
+				       struct mac_disable_rf_ofld_info info);
+	u32 (*set_efuse_ctrl)(struct mac_ax_adapter *adapter, bool is_secure);
+	u32 (*otp_test)(struct mac_ax_adapter *adapter, bool is_OTP_test);
+	u32 (*get_mac_ft_status)(struct mac_ax_adapter *adapter,
+				 enum mac_ax_feature mac_ft,
+				 enum mac_ax_status *stat, u8 *buf,
+				 const u32 size, u32 *ret_size);
+	u32 (*fw_log_cfg)(struct mac_ax_adapter *adapter,
+			  struct mac_ax_fw_log *log_cfg);
+	u32 (*pinmux_set_func)(struct mac_ax_adapter *adapter,
+			       enum mac_ax_gpio_func func);
+	u32 (*pinmux_free_func)(struct mac_ax_adapter *adapter,
+				enum mac_ax_gpio_func func);
+	u32 (*sel_uart_tx_pin)(struct mac_ax_adapter *adapter,
+			       enum mac_ax_uart_tx_pin uart_pin);
+	u32 (*sel_uart_rx_pin)(struct mac_ax_adapter *adapter,
+			       enum mac_ax_uart_rx_pin uart_pin);
+	u32 (*gpio_init)(struct mac_ax_adapter *adapter);
+	u32 (*set_gpio_func)(struct mac_ax_adapter *adapter,
+			     enum rtw_mac_gfunc func, s8 gpio);
+	u32 (*get_gpio_val)(struct mac_ax_adapter *adapter, u8 gpio, u8 *val);
+	u32 (*get_uart_fw_dbg_gpio)(struct mac_ax_adapter *adapter, u8 *uart_tx_pin,
+				    u8 *uart_rx_pin);
+	struct mac_ax_hw_info* (*get_hw_info)(struct mac_ax_adapter *adapter);
+	u32 (*set_hw_value)(struct mac_ax_adapter *adapter,
+			    enum mac_ax_hw_id hw_id, void *value);
+	u32 (*get_hw_value)(struct mac_ax_adapter *adapter,
+			    enum mac_ax_hw_id hw_id, void *value);
+	u32 (*get_err_status)(struct mac_ax_adapter *adapter,
+			      enum mac_ax_err_info *err);
+	u32 (*set_err_status)(struct mac_ax_adapter *adapter,
+			      enum mac_ax_err_info err);
+	u32 (*general_pkt_ids)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_general_pkt_ids *ids);
+	u32 (*coex_init)(struct mac_ax_adapter *adapter,
+			 struct mac_ax_coex *coex);
+	u32 (*coex_read)(struct mac_ax_adapter *adapter,
+			 const u32 offset, u32 *val);
+	u32 (*coex_write)(struct mac_ax_adapter *adapter,
+			  const u32 offset, const u32 val);
+	u32 (*trigger_cmac_err)(struct mac_ax_adapter *adapter);
+	u32 (*trigger_cmac1_err)(struct mac_ax_adapter *adapter);
+	u32 (*trigger_dmac_err)(struct mac_ax_adapter *adapter);
+	u32 (*tsf_sync)(struct mac_ax_adapter *adapter, u8 from_port,
+			u8 to_port, s32 sync_offset,
+			enum mac_ax_tsf_sync_act action);
+	u32 (*read_xtal_si)(struct mac_ax_adapter *adapter, u8 offset, u8 *val);
+	u32 (*write_xtal_si)(struct mac_ax_adapter *adapter, u8 offset, u8 val,
+			     u8 bitmask);
+	u32 (*io_chk_access)(struct mac_ax_adapter *adapter, u32 offset);
+	u32 (*ser_ctrl)(struct mac_ax_adapter *adapter, enum mac_ax_func_sw sw);
+	u32 (*chk_err_status)(struct mac_ax_adapter *adapter, u8 *ser_status);
+	u32 (*set_l0_dbg_mode)(struct mac_ax_adapter *adapter);
+	u32 (*set_l1_dbg_mode)(struct mac_ax_adapter *adapter);
+	u32 (*get_freerun)(struct mac_ax_adapter *adapter, struct mac_ax_freerun *freerun);
+	/* mcc */
+	u32 (*reset_mcc_group)(struct mac_ax_adapter *adapter, u8 group);
+	u32 (*reset_mcc_request)(struct mac_ax_adapter *adapter, u8 group);
+	u32 (*add_mcc)(struct mac_ax_adapter *adapter,
+		       struct mac_ax_mcc_role *info);
+	u32 (*start_mcc)(struct mac_ax_adapter *adapter,
+			 struct mac_ax_mcc_start *info);
+	u32 (*stop_mcc)(struct mac_ax_adapter *adapter, u8 group, u8 macid,
+			u8 prev_groups);
+	u32 (*del_mcc_group)(struct mac_ax_adapter *adapter, u8 group,
+			     u8 prev_groups);
+	u32 (*mcc_request_tsf)(struct mac_ax_adapter *adapter, u8 group,
+			       u8 macid_x, u8 macid_y);
+	u32 (*mcc_macid_bitmap)(struct mac_ax_adapter *adapter, u8 group,
+				u8 macid, u8 *bitmap, u8 len);
+	u32 (*mcc_sync_enable)(struct mac_ax_adapter *adapter, u8 group,
+			       u8 source, u8 target, u8 offset);
+	u32 (*mcc_set_duration)(struct mac_ax_adapter *adapter,
+				struct mac_ax_mcc_duration_info *info);
+	u32 (*get_mcc_tsf_rpt)(struct mac_ax_adapter *adapter, u8 group,
+			       u32 *tsf_x_high, u32 *tsf_x_low,
+			       u32 *tsf_y_high, u32 *tsf_y_low);
+	u32 (*get_mcc_status_rpt)(struct mac_ax_adapter *adapter, u8 group,
+				  u8 *status, u32 *tsf_high, u32 *tsf_low);
+	u32 (*get_mcc_group)(struct mac_ax_adapter *adapter, u8 *pget_group);
+	u32 (*check_add_mcc_done)(struct mac_ax_adapter *adapter, u8 group);
+	u32 (*check_start_mcc_done)(struct mac_ax_adapter *adapter, u8 group);
+	u32 (*check_stop_mcc_done)(struct mac_ax_adapter *adapter, u8 group);
+	u32 (*check_del_mcc_group_done)(struct mac_ax_adapter *adapter,
+					u8 group);
+	u32 (*check_mcc_request_tsf_done)(struct mac_ax_adapter *adapter,
+					  u8 group);
+	u32 (*check_mcc_macid_bitmap_done)(struct mac_ax_adapter *adapter,
+					   u8 group);
+	u32 (*check_mcc_sync_enable_done)(struct mac_ax_adapter *adapter,
+					  u8 group);
+	u32 (*check_mcc_set_duration_done)(struct mac_ax_adapter *adapter,
+					   u8 group);
+	/* not mcc */
+	u32 (*check_access)(struct mac_ax_adapter *adapter, u32 offset);
+	u32 (*set_led_mode)(struct mac_ax_adapter *adapter,
+			    enum mac_ax_led_mode mode, u8 led_id);
+	u32 (*led_ctrl)(struct mac_ax_adapter *adapter, u8 high, u8 led_id);
+	u32 (*set_sw_gpio_mode)(struct mac_ax_adapter *adapter,
+				enum rtw_gpio_mode mode, u8 gpio);
+	u32 (*sw_gpio_ctrl)(struct mac_ax_adapter *adapter, u8 high, u8 gpio);
+	u32 (*get_c2h_event)(struct mac_ax_adapter *adapter,
+			     struct rtw_c2h_info *c2h,
+			     enum phl_msg_evt_id *id,
+			     u8 *c2h_info);
+	u32 (*cfg_wps)(struct mac_ax_adapter *adapter,
+		       struct mac_ax_cfg_wps *wps);
+	u32 (*get_wl_dis_val)(struct mac_ax_adapter *adapter, u8 *val);
+	u32 (*cfg_per_pkt_phy_rpt)(struct mac_ax_adapter *adapter,
+				   struct mac_ax_per_pkt_phy_rpt *rpt);
+#if MAC_AX_FEATURE_DBGPKG
+	u32 (*fwcmd_lb)(struct mac_ax_adapter *adapter, u32 len, u8 burst);
+	u32 (*mem_dump)(struct mac_ax_adapter *adapter, enum mac_ax_mem_sel sel,
+			u32 strt_addr, u8 *data, u32 size, u32 dbg_path);
+	u32 (*get_mem_size)(struct mac_ax_adapter *adapter,
+			    enum mac_ax_mem_sel sel);
+	void (*dbg_status_dump)(struct mac_ax_adapter *adapter,
+				struct mac_ax_dbgpkg *val,
+				struct mac_ax_dbgpkg_en *en);
+	u32 (*reg_dump)(struct mac_ax_adapter *adapter,
+			enum mac_ax_reg_sel sel);
+	u32 (*rx_cnt)(struct mac_ax_adapter *adapter,
+		      struct mac_ax_rx_cnt *rxcnt);
+	u32 (*dump_fw_rsvd_ple)(struct mac_ax_adapter *adapter, u8 **buf);
+	u32 (*fw_dbg_dump)(struct mac_ax_adapter *adapter,
+			   u8 **buf,
+			   struct mac_ax_fwdbg_en *en);
+	u32 (*event_notify)(struct mac_ax_adapter *adapter,
+			    enum phl_msg_evt_id id, u8 band);
+	u32 (*dbgport_hw_set)(struct mac_ax_adapter *adapter,
+			      struct mac_ax_dbgport_hw *dp_hw);
+#endif
+#if MAC_AX_FEATURE_HV
+	u32 (*ram_boot)(struct mac_ax_adapter *adapter, u8 *fw, u32 len);
+	/*fw offload related*/
+	u32 (*clear_write_request)(struct mac_ax_adapter *adapter);
+	u32 (*add_write_request)(struct mac_ax_adapter *adapter,
+				 struct mac_ax_write_req *req,
+				 u8 *value, u8 *mask);
+	u32 (*write_ofld)(struct mac_ax_adapter *adapter);
+	u32 (*clear_conf_request)(struct mac_ax_adapter *adapter);
+	u32 (*add_conf_request)(struct mac_ax_adapter *adapter,
+				struct mac_ax_conf_ofld_req *req);
+	u32 (*conf_ofld)(struct mac_ax_adapter *adapter);
+	u32 (*clear_read_request)(struct mac_ax_adapter *adapter);
+	u32 (*add_read_request)(struct mac_ax_adapter *adapter,
+				struct mac_ax_read_req *req);
+	u32 (*read_ofld)(struct mac_ax_adapter *adapter);
+	u32 (*read_ofld_value)(struct mac_ax_adapter *adapter,
+			       u8 **val_buf, u16 *val_len);
+#endif
+	u32 (*add_cmd_ofld)(struct mac_ax_adapter *adapter,
+			    struct rtw_mac_cmd *cmd);
+	u32 (*add_cmd_ofld_v1)(struct mac_ax_adapter *adapter,
+			       struct rtw_mac_cmd_v1 *cmd);
+	u32 (*cmd_ofld)(struct mac_ax_adapter *adapter);
+	/* flash related*/
+	u32 (*flash_erase)(struct mac_ax_adapter *adapter,
+			   u32 addr,
+			   u32 length,
+			   u32 timeout);
+	u32 (*flash_read)(struct mac_ax_adapter *adapter,
+			  u32 addr,
+			  u32 length,
+			  u8 *buffer,
+			  u32 timeout);
+	u32 (*flash_write)(struct mac_ax_adapter *adapter,
+			   u32 addr,
+			   u32 length,
+			   u8 *buffer,
+			   u32 timeout);
+	u32 (*fw_status_cmd)(struct mac_ax_adapter *adapter,
+			     struct mac_ax_fwstatus_payload *info);
+	u32 (*tx_duty)(struct mac_ax_adapter *adapter,
+		       u16 pause_intvl, u16 tx_intvl);
+	u32 (*tx_duty_stop)(struct mac_ax_adapter *adapter);
+	u32 (*fwc2h_ofdma_sts_parse)(struct mac_ax_adapter *adapter,
+				     struct mac_ax_fwc2h_sts *fw_c2h_sts,
+				     u32 *content);
+	u32 (*fw_ofdma_sts_en)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_fwsts_para *fwsts_para);
+	u32 (*get_phy_rpt_cfg)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_phy_rpt_cfg *cfg);
+#if MAC_AX_FEATURE_DBGCMD
+	s32 (*halmac_cmd)(struct mac_ax_adapter *adapter, char *input, char *output, u32 out_len);
+	void (*halmac_cmd_parser)(struct mac_ax_adapter *adapter,
+				  char input[][MAC_MAX_ARGV], u32 input_num, char *output,
+				  u32 out_len);
+#endif
+	/* FAST_CH_SW */
+	u32 (*fast_ch_sw)(struct mac_ax_adapter *adapter,
+			  struct mac_ax_fast_ch_sw_param *fast_ch_sw_param);
+	u32 (*fast_ch_sw_done)(struct mac_ax_adapter *adapter);
+	u32 (*get_fast_ch_sw_rpt)(struct mac_ax_adapter *adapter, u32 *fast_ch_sw_status_code);
+	void (*h2c_agg_en)(struct mac_ax_adapter *adapter, u8 enable);
+	void (*h2c_agg_flush)(struct mac_ax_adapter *adapter);
+	u32 (*h2c_agg_tx)(struct mac_ax_adapter *adapter);
+	u32 (*fw_dbg_dle_cfg)(struct mac_ax_adapter *adapter, bool lock);
+	u32 (*add_scanofld_ch)(struct mac_ax_adapter *adapter,
+			       struct mac_ax_scanofld_chinfo *chinfo,
+			       u8 send_h2c, u8 clear_after_send, u8 band);
+	u32 (*scanofld)(struct mac_ax_adapter *adapter, struct mac_ax_scanofld_param *scanParam);
+	u32 (*scanofld_fw_busy)(struct mac_ax_adapter *adapter, u8 band);
+	u32 (*scanofld_chlist_busy)(struct mac_ax_adapter *adapter, u8 band);
+	u32 (*scanofld_hst_ctrl)(struct mac_ax_adapter *adapter, u8 pri_ch, u8 ch_band,
+				 enum mac_ax_scanofld_ctrl op, u8 band);
+#if MAC_AX_FEATURE_DBGDEC
+	u32 (*fw_log_set_array)(struct mac_ax_adapter *adapter, void *symbol_ptr, u32 file_size);
+	u32 (*fw_log_unset_array)(struct mac_ax_adapter *adapter);
+#endif
+	u32 (*get_fw_status)(struct mac_ax_adapter *adapter);
+	u32 (*role_sync)(struct mac_ax_adapter *adapter, struct mac_ax_role_info *info);
+	u32 (*ch_switch_ofld)(struct mac_ax_adapter *adapter, struct mac_ax_ch_switch_parm parm);
+	u32 (*get_ch_switch_rpt)(struct mac_ax_adapter *adapter, struct mac_ax_ch_switch_rpt *rpt);
+	u32 (*cfg_bcn_filter)(struct mac_ax_adapter *adapter, struct mac_ax_bcn_fltr cfg);
+	u32 (*bcn_filter_rssi)(struct mac_ax_adapter *adapter, u8 macid, u8 size, u8 *rssi);
+	u32 (*bcn_filter_tp)(struct mac_ax_adapter *adapter, u8 macid, u16 tx, u16 rx);
+	u32 (*cfg_bcn_early_rpt)(struct mac_ax_adapter *adapter, u8 band, u8 port, u8 en);
+	/*Proxy related*/
+	u32 (*proxyofld)(struct mac_ax_adapter *adapter, struct rtw_hal_mac_proxyofld *pcfg);
+	u32 (*proxy_mdns_serv_pktofld)(struct mac_ax_adapter *adapter,
+				       struct rtw_hal_mac_proxy_mdns_service *pserv, u8 *pktid);
+	u32 (*proxy_mdns_txt_pktofld)(struct mac_ax_adapter *adapter,
+				      struct rtw_hal_mac_proxy_mdns_txt *ptxt, u8 *pktid);
+	u32 (*proxy_mdns)(struct mac_ax_adapter *adapter, struct rtw_hal_mac_proxy_mdns *pmdns);
+	u32 (*proxy_ptcl_pattern)(struct mac_ax_adapter *adapter,
+				  struct rtw_hal_mac_proxy_ptcl_pattern *cfg);
+	u32 (*check_proxy_done)(struct mac_ax_adapter *adapter, u8 *fw_ret);
+	/*Fw Cap related*/
+	u32 (*get_wlanfw_cap)(struct mac_ax_adapter *adapter, struct rtw_wcpu_cap_t *wcpu_cap);
+	/* NAN related */
+	u32(*nan_act_schedule_req)(struct mac_ax_adapter *adapter,
+				   struct mac_ax_nan_sched_info *info);
+	u32(*nan_bcn_req)(struct mac_ax_adapter *adapter, struct mac_ax_nan_bcn *info);
+	u32(*nan_func_ctrl)(struct mac_ax_adapter *adapter, struct mac_ax_nan_func_info *info);
+	u32(*nan_pause_faw_tx)(struct mac_ax_adapter *adapter, u32 id_map);
+	u32(*nan_de_info)(struct mac_ax_adapter *adapter, u8 status, u8 loc_bcast_sdf);
+	u32(*nan_join_cluster)(struct mac_ax_adapter *adapter, u8 is_allow);
+	u32(*get_act_schedule_id)(struct mac_ax_adapter *adapter,
+				  struct mac_ax_act_ack_info *act_ack_info);
+	u32(*nan_get_cluster_info)(struct mac_ax_adapter *adapter,
+				   struct mac_ax_nan_info *cluster_info);
+	u32(*check_cluster_info)(struct mac_ax_adapter *adapter,
+				 struct mac_ax_nan_info *cluster_info);
+	/*sta csa*/
+	u32 (*cfg_sta_csa)(struct mac_ax_adapter *adapter, struct rtw_hal_mac_sta_csa *parm);
+	u32 (*check_sta_csa_cfg)(struct mac_ax_adapter *adapter, u8 *fw_ret);
+	/* MP security related */
+	u32 (*mp_chk_sec_rec)(struct mac_ax_adapter *adapter, u8 *sec_mode);
+	u32 (*mp_pg_sec_phy_wifi)(struct mac_ax_adapter *adapter);
+	u32 (*mp_cmp_sec_phy_wifi)(struct mac_ax_adapter *adapter);
+	u32 (*mp_pg_sec_hid_wifi)(struct mac_ax_adapter *adapter);
+	u32 (*mp_cmp_sec_hid_wifi)(struct mac_ax_adapter *adapter);
+	u32 (*mp_pg_sec_dis)(struct mac_ax_adapter *adapter);
+	u32 (*mp_cmp_sec_dis)(struct mac_ax_adapter *adapter);
+	u32 (*mp_sic_dis)(struct mac_ax_adapter *adapter);
+	u32 (*mp_chk_sic_dis)(struct mac_ax_adapter *adapter, u8 *sic_mode);
+	u32 (*mp_jtag_dis)(struct mac_ax_adapter *adapter);
+	u32 (*mp_chk_jtag_dis)(struct mac_ax_adapter *adapter, u8 *jtag_mode);
+	u32 (*mp_uart_tx_dis)(struct mac_ax_adapter *adapter);
+	u32 (*mp_chk_uart_tx_dis)(struct mac_ax_adapter *adapter, u8 *uart_tx_mode);
+	u32 (*mp_uart_rx_dis)(struct mac_ax_adapter *adapter);
+	u32 (*mp_chk_uart_rx_dis)(struct mac_ax_adapter *adapter, u8 *uart_rx_mode);
+};
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_exp_def.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_exp_def.h
new file mode 100644
index 000000000000..4ea96666c834
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_exp_def.h
@@ -0,0 +1,839 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+#ifndef _MAC_EXP_DEF_H_
+#define _MAC_EXP_DEF_H_
+
+// for core layer ref definition defined here
+/*--------------------Define -------------------------------------------*/
+#define RTW_PHL_PROXY_V4_ADDR_NUM 4
+#define RTW_PHL_PROXY_V6_ADDR_NUM 4
+
+#define RTW_PHL_PROXY_MDNS_MAX_MACHINE_NUM 3
+#define RTW_PHL_PROXY_MDNS_MAX_MACHINE_LEN 64
+#define RTW_PHL_PROXY_MDNS_MAX_DOMAIN_LEN 64
+#define RTW_PHL_PROXY_MDNS_MAX_SERVNAME_LEN 86
+#define RTW_PHL_PROXY_MDNS_MAX_TARGET_LEN 64
+#define RTW_PHL_PROXY_MDNS_MAX_SERV_NUM 10
+#define RTW_PHL_PROXY_MDNS_RSP_HDR_LEN sizeof(struct rtw_hal_mac_proxy_mdns_rsp_hdr)
+#define RTW_PHL_PROXY_PTCL_PATTERN_MAX_NUM 5
+#define RTW_PHL_PROXY_PTCL_PATTERN_MAX_LEN 128
+
+#define RTW_PHL_SOFTAP_MAX_CLIENT_NUM 8
+
+#define MAC_WLANFW_CAP_MAX_SIZE 48
+#define MAC_WLANFW_CAP_MAGIC_CODE 0xFCABFCAB
+
+#define MAC_WLANFW_MAC_CAP_SUBID 0xAC
+#define MAC_WLANFW_BB_CAP_SUBID 0xBB
+#define MAC_WLANFW_RF_CAP_SUBID 0xFF
+#define MAC_WLANFW_BTC_CAP_SUBID 0xBC
+
+#define RTW_PHL_WLANFW_MAC_CAP_LEN 4
+#define RTW_PHL_WLANFW_BB_CAP_LEN 1
+#define RTW_PHL_WLANFW_RF_CAP_LEN 1
+#define RTW_PHL_WLANFW_BTC_CAP_LEN 1
+
+#define RTW_PHL_DEV2HST_MAX_EXTEND_NUM 15
+#define RTW_PHL_MAGIC_WAKER_NUM 8
+#define MAC_ADDRESS_LEN 6
+/*--------------------Define MACRO--------------------------------------*/
+/*--------------------Define Enum---------------------------------------*/
+enum rtw_mac_gfunc {
+	RTW_MAC_GPIO_WL_PD,
+	RTW_MAC_GPIO_BT_PD,
+	RTW_MAC_GPIO_WL_EXTWOL,
+	RTW_MAC_GPIO_BT_GPIO,
+	RTW_MAC_GPIO_WL_SDIO_INT,
+	RTW_MAC_GPIO_BT_SDIO_INT,
+	RTW_MAC_GPIO_WL_FLASH,
+	RTW_MAC_GPIO_BT_FLASH,
+	RTW_MAC_GPIO_SIC,
+	RTW_MAC_GPIO_LTE_UART,
+	RTW_MAC_GPIO_LTE_3W,
+	RTW_MAC_GPIO_WL_PTA,
+	RTW_MAC_GPIO_BT_PTA,
+	RTW_MAC_GPIO_MAILBOX,
+	RTW_MAC_GPIO_WL_LED,
+	RTW_MAC_GPIO_OSC,
+	RTW_MAC_GPIO_XTAL_CLK,
+	RTW_MAC_GPIO_EXT_XTAL_CLK,
+	RTW_MAC_GPIO_DBG_GNT,
+	RTW_MAC_GPIO_WL_RFE_CTRL,
+	RTW_MAC_GPIO_BT_UART_RQB,
+	RTW_MAC_GPIO_BT_WAKE_HOST,
+	RTW_MAC_GPIO_HOST_WAKE_BT,
+	RTW_MAC_GPIO_DBG,
+	RTW_MAC_GPIO_WL_UART_TX,
+	RTW_MAC_GPIO_WL_UART_RX,
+	RTW_MAC_GPIO_WL_JTAG,
+	RTW_MAC_GPIO_SW_IO,
+
+	/* keep last */
+	RTW_MAC_GPIO_LAST,
+	RTW_MAC_GPIO_MAX = RTW_MAC_GPIO_LAST,
+	RTW_MAC_GPIO_INVALID = RTW_MAC_GPIO_LAST,
+	RTW_MAC_GPIO_DFLT = RTW_MAC_GPIO_LAST,
+};
+
+/**
+ * @enum mac_ax_wow_wake_reason
+ *
+ * @brief mac_ax_wow_wake_reason
+ *
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_PAIRWISEKEY
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_GTK
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_FOURWAY_HANDSHAKE
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_DISASSOC
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_DEAUTH
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_ARP_REQUEST
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_NS
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_EAPREQ_IDENTIFY
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_FW_DECISION_DISCONNECT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_MAGIC_PKT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_UNICAST_PKT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_PATTERN_PKT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RTD3_SSID_MATCH
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_DATA_PKT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_SSDP_MATCH
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_WSD_MATCH
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_SLP_MATCH
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_LLTD_MATCH
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_MDNS_MATCH
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_REALWOW_V2_WAKEUP_PKT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_REALWOW_V2_ACK_LOST
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_REALWOW_V2_TX_KAPKT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_ENABLE_FAIL_DMA_IDLE
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_ENABLE_FAIL_DMA_PAUSE
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RTIME_FAIL_DMA_IDLE
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RTIME_FAIL_DMA_PAUSE
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_SNMP_MISMATCHED_PKT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_RX_DESIGNATED_MAC_PKT
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_NLO_SSID_MACH
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_AP_OFFLOAD_WAKEUP
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_DMAC_ERROR_OCCURRED
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_EXCEPTION_OCCURRED
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_CLK_32K_UNLOCK
+ * Please Place Description here.
+ * @var mac_ax_wow_wake_reason::MAC_AX_WOW_CLK_32K_LOCK
+ * Please Place Description here.
+ */
+enum mac_ax_wow_wake_reason {
+	MAC_AX_WOW_RX_PAIRWISEKEY = 0x01,
+	MAC_AX_WOW_RX_GTK = 0x02,
+	MAC_AX_WOW_RX_FOURWAY_HANDSHAKE = 0x03,
+	MAC_AX_WOW_RX_DISASSOC = 0x04,
+	MAC_AX_WOW_RX_DEAUTH = 0x08,
+	MAC_AX_WOW_RX_ARP_REQUEST = 0x09,
+	MAC_AX_WOW_RX_NS = 0x0A,
+	MAC_AX_WOW_RX_EAPREQ_IDENTIFY = 0x0B,
+	MAC_AX_WOW_FW_DECISION_DISCONNECT = 0x10,
+	MAC_AX_WOW_RX_MAGIC_PKT = 0x21,
+	MAC_AX_WOW_RX_UNICAST_PKT = 0x22,
+	MAC_AX_WOW_RX_PATTERN_PKT = 0x23,
+	MAC_AX_WOW_RTD3_SSID_MATCH = 0x24,
+	MAC_AX_WOW_RX_DATA_PKT = 0x25,
+	MAC_AX_WOW_RX_SSDP_MATCH = 0x26,
+	MAC_AX_WOW_RX_WSD_MATCH = 0x27,
+	MAC_AX_WOW_RX_SLP_MATCH = 0x28,
+	MAC_AX_WOW_RX_LLTD_MATCH = 0x29,
+	MAC_AX_WOW_RX_MDNS_MATCH = 0x2A,
+	MAC_AX_WOW_RX_REALWOW_V2_WAKEUP_PKT = 0x30,
+	MAC_AX_WOW_RX_REALWOW_V2_ACK_LOST = 0x31,
+	MAC_AX_WOW_RX_REALWOW_V2_TX_KAPKT = 0x32,
+	MAC_AX_WOW_ENABLE_FAIL_DMA_IDLE = 0x40,
+	MAC_AX_WOW_ENABLE_FAIL_DMA_PAUSE = 0x41,
+	MAC_AX_WOW_RTIME_FAIL_DMA_IDLE = 0x42,
+	MAC_AX_WOW_RTIME_FAIL_DMA_PAUSE = 0x43,
+	MAC_AX_WOW_RX_SNMP_MISMATCHED_PKT = 0x50,
+	MAC_AX_WOW_RX_DESIGNATED_MAC_PKT = 0x51,
+	MAC_AX_WOW_NLO_SSID_MACH = 0x55,
+	MAC_AX_WOW_AP_OFFLOAD_WAKEUP = 0x66,
+	MAC_AX_WOW_DMAC_ERROR_OCCURRED = 0x70,
+	MAC_AX_WOW_EXCEPTION_OCCURRED = 0x71,
+	MAC_AX_WOW_L0_TO_L1_ERROR_OCCURRED = 0x72,
+	MAC_AX_WOW_ASSERT_OCCURRED = 0x73,
+	MAC_AX_WOW_L2_ERROR_OCCURRED = 0x74,
+	MAC_AX_WOW_WDT_TIMEOUT_WAKE = 0x75,
+	MAC_AX_WOW_RX_ACTION = 0xD0,
+	MAC_AX_WOW_CLK_32K_UNLOCK = 0xFD,
+	MAC_AX_WOW_CLK_32K_LOCK = 0xFE
+};
+
+enum rtw_mac_wow_wake_reason {
+	RTW_MAC_WOW_UNKNOWN = 0x00,
+	RTW_MAC_WOW_RX_PAIRWISEKEY = 0x01,
+	RTW_MAC_WOW_RX_GTK = 0x02,
+	RTW_MAC_WOW_RX_FOURWAY_HANDSHAKE = 0x03,
+	RTW_MAC_WOW_RX_DISASSOC = 0x04,
+	RTW_MAC_WOW_RX_DEAUTH = 0x08,
+	RTW_MAC_WOW_RX_ARP_REQUEST = 0x09,
+	RTW_MAC_WOW_RX_NS = 0x0A,
+	RTW_MAC_WOW_RX_EAPREQ_IDENTIFY = 0x0B,
+	RTW_MAC_WOW_FW_DECISION_DISCONNECT = 0x10,
+	RTW_MAC_WOW_TX_TCP_SEND_LIMIT = 0x11,
+	RTW_MAC_WOW_RX_TCP_FROM_SERVER_TO = 0x12,
+	RTW_MAC_WOW_RX_MAGIC_PKT = 0x21,
+	RTW_MAC_WOW_RX_UNICAST_PKT = 0x22,
+	RTW_MAC_WOW_RX_PATTERN_PKT = 0x23,
+	RTW_MAC_WOW_RTD3_SSID_MATCH = 0x24,
+	RTW_MAC_WOW_RX_DATA_PKT = 0x25,
+	RTW_MAC_WOW_RX_SSDP_MATCH = 0x26,
+	RTW_MAC_WOW_RX_WSD_MATCH = 0x27,
+	RTW_MAC_WOW_RX_SLP_MATCH = 0x28,
+	RTW_MAC_WOW_RX_LLTD_MATCH = 0x29,
+	RTW_MAC_WOW_RX_MDNS_MATCH = 0x2A,
+	RTW_MAC_WOW_RX_TCP_FIN = 0x2B,
+	RTW_MAC_WOW_RX_REALWOW_V2_WAKEUP_PKT = 0x30,
+	RTW_MAC_WOW_RX_REALWOW_V2_ACK_LOST = 0x31,
+	RTW_MAC_WOW_RX_REALWOW_V2_TX_KAPKT = 0x32,
+	RTW_MAC_WOW_ENABLE_FAIL_DMA_IDLE = 0x40,
+	RTW_MAC_WOW_ENABLE_FAIL_DMA_PAUSE = 0x41,
+	RTW_MAC_WOW_RTIME_FAIL_DMA_IDLE = 0x42,
+	RTW_MAC_WOW_RTIME_FAIL_DMA_PAUSE = 0x43,
+	RTW_MAC_WOW_RX_SNMP_MISMATCHED_PKT = 0x50,
+	RTW_MAC_WOW_RX_DESIGNATED_MAC_PKT = 0x51,
+	RTW_MAC_WOW_NLO_SSID_MACH = 0x55,
+	RTW_MAC_WOW_AP_OFFLOAD_WAKEUP = 0x66,
+	RTW_MAC_WOW_DMAC_ERROR_OCCURRED = 0x70,
+	RTW_MAC_WOW_EXCEPTION_OCCURRED = 0x71,
+	RTW_MAC_WOW_L0_TO_L1_ERROR_OCCURRED = 0x72,
+	RTW_MAC_WOW_ASSERT_OCCURRED = 0x73,
+	RTW_MAC_WOW_L2_ERROR_OCCURRED = 0x74,
+	RTW_MAC_WOW_WDT_TIMEOUT_WAKE = 0x75,
+	RTW_MAC_WOW_L1_TO_L2_ERROR_OCCURED = 0x76,
+	RTW_MAC_WOW_NO_WAKE_RX_PAIRWISEKEY = 0xB0,
+	RTW_MAC_WOW_NO_WAKE_RX_GTK = 0xB1,
+	RTW_MAC_WOW_NO_WAKE_RX_DISASSOC = 0xB2,
+	RTW_MAC_WOW_NO_WAKE_RX_DEAUTH = 0xB3,
+	RTW_MAC_WOW_NO_WAKE_RX_EAPREQ_IDENTIFY = 0xB4,
+	RTW_MAC_WOW_NO_WAKE_FW_DECISION_DISCONNECT = 0xB5,
+	RTW_MAC_WOW_RX_ACTION = 0xD0,
+	RTW_MAC_WOW_CLK_32K_UNLOCK = 0xFD,
+	RTW_MAC_WOW_CLK_32K_LOCK = 0xFE
+};
+
+enum rtw_mac_proxy_pattern_ptcl {
+	RTW_MAC_PROXY_PATTERN_SSDP = 0x0,
+	RTW_MAC_PROXY_PATTERN_WSD = 0x1,
+	RTW_MAC_PROXY_PATTERN_SLP = 0x2,
+	RTW_MAC_PROXY_PATTERN_MAX
+};
+
+/*for device environment*/
+enum rtw_mac_env_mode {
+	DUT_ENV_ASIC = 0,
+	DUT_ENV_FPGA = 1,
+	DUT_ENV_PXP = 2,
+};
+
+/*--------------------Define Struct-------------------------------------*/
+struct mac_ser_status {
+	u32 l0_cnt:8;
+	u32 l1_cnt:4;
+	u32 l0_pro_event:4;
+	u32 rmac_ppdu_hang_cnt:8;
+	u32 rsvd:8;
+};
+
+struct hal_txmap_cfg {
+	u32 macid:8;
+	u32 n_tx_en:4;
+	u32 map_a:2;
+	u32 map_b:2;
+	u32 map_c:2;
+	u32 map_d:2;
+	u32 rsvd:12;
+};
+
+struct rtw_phl_ax_ru_rate_ent {
+	u8 dcm:1;
+	u8 ss:3;
+	u8 mcs:4;
+};
+
+struct rtw_phl_ax_rura_report {
+	u8 rt_tblcol: 6;
+	u8 prtl_alloc: 1;
+	u8 rate_chg: 1;
+};
+
+struct rtw_phl_ax_ulru_out_sta_ent {
+	u8 dropping: 1;
+	u8 tgt_rssi: 7;
+	u8 mac_id;
+	u8 ru_pos;
+	u8 coding: 1;
+	u8 vip_flag: 1;
+	u8 rsvd1: 6;
+	u16 bsr_length: 15;
+	u16 rsvd2: 1;
+	struct rtw_phl_ax_ru_rate_ent rate;
+	struct rtw_phl_ax_rura_report rpt;
+};
+
+struct  rtw_phl_ax_tbl_hdr {
+	u8 rw:1;
+	u8 idx:7;
+	u16 offset:5;
+	u16 len:10;
+	u16 type:1;
+};
+
+#define RTW_PHL_MAX_RU_NUM 8
+struct  rtw_phl_ax_ulrua_output {
+	u8 ru2su: 1;
+	u8 ppdu_bw: 2;
+	u8 gi_ltf: 3;
+	u8 stbc: 1;
+	u8 doppler: 1;
+	u8 n_ltf_and_ma: 3;
+	u8 sta_num: 4;
+	u8 rsvd1: 1;
+	u16 rf_gain_fix: 1;
+	u16 rf_gain_idx: 10;
+	u16 tb_t_pe_nom: 2;
+	u16 rsvd2: 3;
+
+	u32 grp_mode: 1;
+	u32 grp_id: 6;
+	u32 fix_mode: 1;
+	u32 rsvd3: 24;
+	struct  rtw_phl_ax_ulru_out_sta_ent sta[RTW_PHL_MAX_RU_NUM];
+};
+
+struct rtw_phl_ul_macid_info {
+	u8 macid;
+	u8 pref_AC:2;
+	u8 ul_mu_dis:1;
+	u8 rsvd:5;
+};
+
+struct  rtw_phl_ul_mode_cfg {
+	u32 mode:2; /* 0: peoridic ; 1: normal ; 2: non_tgr; 3 tf_peoridic;*/
+	u32 interval:6; /* unit: sec */
+	u32 bsr_thold:8;
+	u32 storemode:2;
+	u32 rsvd:14;
+};
+
+struct  rtw_phl_ax_ul_fixinfo {
+	struct  rtw_phl_ax_tbl_hdr tbl_hdr;
+	struct  rtw_phl_ul_mode_cfg cfg;
+
+	u32 ndpa_dur:16;
+	u32 tf_type:3;
+	u32 sig_ta_pkten:1;
+	u32 sig_ta_pktsc:4;
+	u32 murts_flag:1;
+	u32 ndpa:2;
+	u32 snd_pkt_sel:2;
+	u32 gi_ltf:3;
+
+	u32 data_rate:9;
+	u32 data_er:1;
+	u32 data_bw:2;
+	u32 data_stbc:2;
+	u32 data_ldpc:1;
+	u32 data_dcm:1;
+	u32 apep_len:12;
+	u32 more_tf:1;
+	u32 data_bw_er:1;
+	u32 istwt:1;
+	u32 ul_logo_test:1;
+
+	u32 multiport_id:3;
+	u32 mbssid:4;
+	u32 txpwr_mode:3;
+	u32 ulfix_usage:3;
+	u32 twtgrp_stanum_sel:2;
+	u32 store_idx:4;
+	u32 rsvd1:13;
+	struct  rtw_phl_ul_macid_info sta[RTW_PHL_MAX_RU_NUM];
+	struct  rtw_phl_ax_ulrua_output ulrua;
+};
+
+struct rtw_hal_mac_ax_cctl_info {
+	/* dword 0 */
+	u32 datarate:9;
+	u32 force_txop:1;
+	u32 data_bw:2;
+	u32 data_gi_ltf:3;
+	u32 darf_tc_index:1;
+	u32 arfr_ctrl:4;
+	u32 acq_rpt_en:1;
+	u32 mgq_rpt_en:1;
+	u32 ulq_rpt_en:1;
+	u32 twtq_rpt_en:1;
+	u32 rsvd0:1;
+	u32 disrtsfb:1;
+	u32 disdatafb:1;
+	u32 tryrate:1;
+	u32 ampdu_density:4;
+	/* dword 1 */
+	u32 data_rty_lowest_rate:9;
+	u32 ampdu_time_sel:1;
+	u32 ampdu_len_sel:1;
+	u32 rts_txcnt_lmt_sel:1;
+	u32 rts_txcnt_lmt:4;
+	u32 rtsrate:9;
+	u32 rsvd1:2;
+	u32 vcs_stbc:1;
+	u32 rts_rty_lowest_rate:4;
+	/* dword 2 */
+	u32 data_tx_cnt_lmt:6;
+	u32 data_txcnt_lmt_sel:1;
+	u32 max_agg_num_sel:1;
+	u32 rts_en:1;
+	u32 cts2self_en:1;
+	u32 cca_rts:2;
+	u32 hw_rts_en:1;
+	u32 rts_drop_data_mode:2;
+	u32 preld_en:1;
+	u32 ampdu_max_len:11;
+	u32 ul_mu_dis:1;
+	u32 ampdu_max_time:4;
+	/* dword 3 */
+	u32 max_agg_num:9;
+	u32 ba_bmap:2;
+	u32 rsvd3:5;
+	u32 vo_lftime_sel:3;
+	u32 vi_lftime_sel:3;
+	u32 be_lftime_sel:3;
+	u32 bk_lftime_sel:3;
+	u32 sectype:4;
+	/* dword 4 */
+	u32 multi_port_id:3;
+	u32 bmc:1;
+	u32 mbssid:4;
+	u32 navusehdr:1;
+	u32 txpwr_mode:3;
+	u32 data_dcm:1;
+	u32 data_er:1;
+	u32 data_ldpc:1;
+	u32 data_stbc:1;
+	u32 a_ctrl_bqr:1;
+	u32 a_ctrl_uph:1;
+	u32 a_ctrl_bsr:1;
+	u32 a_ctrl_cas:1;
+	u32 data_bw_er:1;
+	u32 lsig_txop_en:1;
+	u32 rsvd4:5;
+	u32 ctrl_cnt_vld:1;
+	u32 ctrl_cnt:4;
+	/* dword 5 */
+	u32 resp_ref_rate:9;
+	u32 rsvd5:3;
+	u32 all_ack_support:1;
+	u32 bsr_queue_size_format:1;
+	u32 bsr_om_upd_en:1;
+	u32 macid_fwd_idc:1;
+	u32 ntx_path_en:4;
+	u32 path_map_a:2;
+	u32 path_map_b:2;
+	u32 path_map_c:2;
+	u32 path_map_d:2;
+	u32 antsel_a:1;
+	u32 antsel_b:1;
+	u32 antsel_c:1;
+	u32 antsel_d:1;
+	/* dword 6 */
+	u32 addr_cam_index:8;
+	u32 paid:9;
+	u32 uldl:1;
+	u32 doppler_ctrl:2;
+	u32 nominal_pkt_padding:2;
+	u32 nominal_pkt_padding40:2;
+	u32 txpwr_tolerence:6;
+	/*u32 rsvd9:2;*/
+	u32 nominal_pkt_padding80:2;
+	/* dword 7 */
+	u32 nc:3;
+	u32 nr:3;
+	u32 ng:2;
+	u32 cb:2;
+	u32 cs:2;
+	u32 csi_txbf_en:1;
+	u32 csi_stbc_en:1;
+	u32 csi_ldpc_en:1;
+	u32 csi_para_en:1;
+	u32 csi_fix_rate:9;
+	u32 csi_gi_ltf:3;
+	u32 nominal_pkt_padding160:2;
+	u32 csi_bw:2;
+};
+
+/**
+ * @struct mac_ax_fw_log
+ * @brief mac_ax_fw_log
+ *
+ * @var mac_ax_fw_log::level
+ * Please Place Description here.
+ * @var mac_ax_fw_log::output
+ * Please Place Description here.
+ * @var mac_ax_fw_log::comp
+ * Please Place Description here.
+ * @var mac_ax_fw_log::comp_ext
+ * Please Place Description here.
+ */
+struct mac_ax_fw_log {
+#define MAC_AX_FL_LV_OFF 0
+#define MAC_AX_FL_LV_CRT 1
+#define MAC_AX_FL_LV_SER 2
+#define MAC_AX_FL_LV_WARN 3
+#define MAC_AX_FL_LV_LOUD 4
+#define MAC_AX_FL_LV_TR 5
+	u32 level;
+#define MAC_AX_FL_LV_UART BIT(0)
+#define MAC_AX_FL_LV_C2H BIT(1)
+#define MAC_AX_FL_LV_SNI BIT(2)
+	u32 output;
+#define MAC_AX_FL_COMP_VER BIT(0)
+#define MAC_AX_FL_COMP_INIT BIT(1)
+#define MAC_AX_FL_COMP_TASK BIT(2)
+#define MAC_AX_FL_COMP_CNS BIT(3)
+#define MAC_AX_FL_COMP_H2C BIT(4)
+#define MAC_AX_FL_COMP_C2H BIT(5)
+#define MAC_AX_FL_COMP_TX BIT(6)
+#define MAC_AX_FL_COMP_RX BIT(7)
+#define MAC_AX_FL_COMP_IPSEC BIT(8)
+#define MAC_AX_FL_COMP_TIMER BIT(9)
+#define MAC_AX_FL_COMP_DBGPKT BIT(10)
+#define MAC_AX_FL_COMP_PS BIT(11)
+#define MAC_AX_FL_COMP_ERROR BIT(12)
+#define MAC_AX_FL_COMP_WOWLAN BIT(13)
+#define MAC_AX_FL_COMP_SECURE_BOOT BIT(14)
+#define MAC_AX_FL_COMP_BTC BIT(15)
+#define MAC_AX_FL_COMP_BB BIT(16)
+#define MAC_AX_FL_COMP_TWT BIT(17)
+#define MAC_AX_FL_COMP_RF BIT(18)
+#define MAC_AX_FL_COMP_MCC BIT(20)
+	u32 comp;
+	u32 comp_ext;
+};
+
+#pragma pack(push)
+#pragma pack(1)
+
+struct rtw_hal_mac_proxyofld {
+	u8 proxy_en:1;
+	u8 arp_rsp:1;
+	u8 ns_rsp:1;
+	u8 icmp_v4_rsp:1;
+	u8 icmp_v6_rsp:1;
+	u8 netbios_rsp:1;
+	u8 llmnr_v4_rsp:1;
+	u8 llmnr_v6_rsp:1;
+	u8 snmp_v4_rsp:1;
+	u8 snmp_v6_rsp:1;
+	u8 snmp_v4_wake:1;
+	u8 snmp_v6_wake:1;
+	u8 ssdp_v4_wake:1;
+	u8 ssdp_v6_wake:1;
+	u8 wsd_v4_wake:1;
+	u8 wsd_v6_wake:1;
+	u8 slp_v4_wake:1;
+	u8 slp_v6_wake:1;
+	u8 mdns_v4_rsp:1;
+	u8 mdns_v6_rsp:1;
+	u8 target_mac_wake:1;
+	u8 lltd_wake:1;
+	u8 mdns_v4_wake:1;
+	u8 mdns_v6_wake:1;
+	u8 rsvd0;
+	u8 v4addr[RTW_PHL_PROXY_V4_ADDR_NUM][4];
+	u8 v6addr[RTW_PHL_PROXY_V6_ADDR_NUM][16];
+};
+
+struct rtw_hal_mac_proxy_mdns_machine {
+	u32 len;
+	u8 name[RTW_PHL_PROXY_MDNS_MAX_MACHINE_LEN];
+};
+
+struct rtw_hal_mac_proxy_mdns_rsp_hdr {
+	u8 rspTypeB0;
+	u8 rspTypeB1;
+	u8 cache_class_B0;
+	u8 cache_class_B1;
+	u32 ttl;
+	u16 dataLen;
+};
+
+struct rtw_hal_mac_proxy_mdns_a {
+	struct rtw_hal_mac_proxy_mdns_rsp_hdr hdr;
+	u8 ipv4Addr[4];
+};
+
+struct rtw_hal_mac_proxy_mdns_aaaa {
+	struct rtw_hal_mac_proxy_mdns_rsp_hdr hdr;
+	u8 ipv6Addr[16];
+};
+
+struct rtw_hal_mac_proxy_mdns_ptr {
+	struct rtw_hal_mac_proxy_mdns_rsp_hdr hdr;
+	u8 domain[RTW_PHL_PROXY_MDNS_MAX_DOMAIN_LEN];
+	u8 compression;
+	u8 compression_loc;
+};
+
+struct rtw_hal_mac_proxy_mdns {
+	u8 ipv4_pktid;
+	u8 ipv6_pktid;
+	u8 num_supported_services;
+	u8 num_machine_names;
+	u8 macid;
+	u8 serv_pktid[RTW_PHL_PROXY_MDNS_MAX_SERV_NUM];
+	u8 rsvd;
+	struct rtw_hal_mac_proxy_mdns_machine machines[RTW_PHL_PROXY_MDNS_MAX_MACHINE_NUM];
+	struct rtw_hal_mac_proxy_mdns_a a_rsp;
+	struct rtw_hal_mac_proxy_mdns_aaaa aaaa_rsp;
+	struct rtw_hal_mac_proxy_mdns_ptr ptr_rsp;
+};
+
+struct rtw_hal_mac_proxy_mdns_txt {
+	struct rtw_hal_mac_proxy_mdns_rsp_hdr hdr;
+	u16 content_len;
+	u8 *content;
+};
+
+struct rtw_hal_mac_proxy_mdns_service {
+	u8 name_len;
+	u8 *name; //should contains 1 byte of delimiter at the end
+	struct rtw_hal_mac_proxy_mdns_rsp_hdr hdr;
+	u16 priority;
+	u16 weight;
+	u16 port;
+	u8 target_len;
+	u8 *target;
+	u8 compression;
+	u8 compression_loc;
+	u8 has_txt;
+	u8 txt_pktid;
+	u8 txt_id;
+};
+
+struct rtw_hal_mac_proxy_ptcl_pattern {
+	u8 macid;
+	u8 num_pattern;
+	enum rtw_mac_proxy_pattern_ptcl ptcl;
+	u8 pattern_len[RTW_PHL_PROXY_PTCL_PATTERN_MAX_NUM];
+	u8 patterns[RTW_PHL_PROXY_PTCL_PATTERN_MAX_NUM][RTW_PHL_PROXY_PTCL_PATTERN_MAX_LEN];
+};
+
+#pragma pack(pop)
+
+struct rtw_hal_mac_sensing_csi_param{
+	u8 macid;
+	u8 en:1;
+	u8 rsvd:7;
+	u16 period; // Unit: ms
+	u8 retry_cnt;
+	u16 rate; // AX use [8:0], BE use [10:0]
+	u8 pkt_num;
+	u8 *pkt_id; // Array of packet offload id
+};
+
+struct rtw_hal_mac_sensing_csi_tx_rpt{
+	u8 result;
+	u8 rsvd[3];
+};
+
+struct rtw_hal_mac_sensing_csi_tx_result{
+	u8 macid;
+	u8 num; // Number of result
+	u8 seq_num;
+	u8 rsvd;
+	struct rtw_hal_mac_sensing_csi_tx_rpt tx_rpt[RTW_PHL_SOFTAP_MAX_CLIENT_NUM];
+};
+
+struct rtw_wcpu_mac_cap_t {
+	/* ---- dword 0 ---- */
+	u32 io_offload: 1;
+	u32 chsw_offload: 1;
+	u32 lps_pg: 1;
+	u32 twt_sta: 1;
+	u32 nan: 1;
+	u32 ftm: 1;
+	u32 scan_offload: 1;
+	u32 sensing_csi: 1;
+	u32 efuse_dump_offload: 1;
+	u32 adie_efuse_dump_offload: 1;
+	u32 rsvd0: 22;
+	/* ---- dword 1 ---- */
+	u32 rsvd1: 32;
+	/* ---- dword 2 ---- */
+	u32 rsvd2: 32;
+	/* ---- dword 3 ---- */
+	u32 rsvd3: 32;
+};
+
+struct rtw_wcpu_cap_t {
+	u8 valid;
+	u8 rsvd0;
+	u16 rsvd1;
+	struct rtw_wcpu_mac_cap_t mac_ofld_cap;
+	u32 bb_ofld_cap[RTW_PHL_WLANFW_BB_CAP_LEN];
+	u32 rf_ofld_cap[RTW_PHL_WLANFW_RF_CAP_LEN];
+	u32 btc_ofld_cap[RTW_PHL_WLANFW_BTC_CAP_LEN];
+};
+
+#pragma pack(push)
+#pragma pack(1)
+struct mac_wlanfw_cap_hdr {
+	u32 magic_code;
+	u8 num_mods;
+};
+
+#pragma pack(pop)
+
+struct rtw_dev2hst_extend_rsn {
+	u8 rsn;
+	u8 pulse_duration;
+	u8 pulse_period;
+	u8 pulse_count;
+
+	u8 toggle_pulse : 1;
+	u8 pulse_nonstop : 1;
+	u8 time_unit : 1;
+	u8 subrsn_en : 1;
+	u8 rsvd0 : 4;
+	u8 subrsn;
+	u16 rsvd1;
+};
+
+struct rtw_dev2hst_gpio_info {
+	/* dword0 */
+	u32 dev2hst_gpio_en : 1;
+	u32 disable_inband : 1;
+	u32 gpio_output_input : 1;
+	u32 gpio_active : 1;
+	u32 toggle_pulse : 1;
+	u32 data_pin_wakeup : 1;
+	u32 gpio_pulse_nonstop : 1;
+	u32 gpio_time_unit : 1;
+	u32 gpio_num : 8;
+	u32 gpio_pulse_dura : 8;
+	u32 gpio_pulse_period : 8;
+	/* dword1 */
+	u32 gpio_pulse_count : 8;
+	u32 num_extend_rsn : 4;
+	u32 rsvd0 : 4;
+	u32 indicate_duration : 8;
+	u32 indicate_intermission : 8;
+	/* dword2 */
+	u32 customer_id : 8;
+	u32 rsvd2 : 24;
+	/* dword3 */
+	u32 rsn_a_en : 1;
+	u32 rsn_a_toggle_pulse : 1;
+	u32 rsn_a_pulse_nonstop : 1;
+	u32 rsn_a_time_unit : 1;
+	u32 rsvd3 : 28;
+	/* dword4 */
+	u32 rsn_a : 8;
+	u32 rsn_a_pulse_duration : 8;
+	u32 rsn_a_pulse_period : 8;
+	u32 rsn_a_pulse_count : 8;
+	/* dword5 */
+	u32 rsn_b_en : 1;
+	u32 rsn_b_toggle_pulse : 1;
+	u32 rsn_b_pulse_nonstop : 1;
+	u32 rsn_b_time_unit : 1;
+	u32 rsvd4 : 28;
+	/* dword6 */
+	u32 rsn_b : 8;
+	u32 rsn_b_pulse_duration : 8;
+	u32 rsn_b_pulse_period : 8;
+	u32 rsn_b_pulse_count : 8;
+	/* dword 7 ~ 36 */
+	struct rtw_dev2hst_extend_rsn extend_rsn[RTW_PHL_DEV2HST_MAX_EXTEND_NUM];
+};
+
+struct rtw_magic_waker_parm {
+	u8 waker_num;
+	u8 waker_addr_arr[RTW_PHL_MAGIC_WAKER_NUM][MAC_ADDRESS_LEN];
+};
+
+struct rtw_tcp_keepalive_parm {
+	u16 macid;
+	u8 period;
+	u8 tx_pktid;
+	u8 retry_intvl;
+	u8 max_retry_cnt;
+	u8 ack_pktid;
+	u8 recv_keepalive_timeout;
+	u8 enable : 1;
+	u8 immed_tx : 1;
+	u8 seq_increase : 1;
+	u8 rsvd : 5;
+};
+struct rtw_hal_mac_sta_csa {
+	u8 en;
+	u8 macid;
+	u8 max_ap_gone_time;
+	u8 num_supported_ch;
+	struct rtw_hal_mac_sta_csa_ch *chlist;
+};
+
+struct rtw_hal_mac_sta_csa_ch {
+	/* dword 0 */
+	u8 pri_ch;
+	u8 supported_bw; //BIT0: 20 / BIT1: 40 / BIT2: 80 / BIT3: 160
+	u8 ch_band:2;
+	u8 rsvd0:6;
+	u32 rsvd1;
+	/* dword 1 */
+	u32 rf0;
+	/* dword 2 */
+	u32 rf1;
+	/* dword 3 */
+	u32 rf2;
+	/* dword 4 */
+	u32 rf3;
+};
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_hw_info.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_hw_info.h
new file mode 100644
index 000000000000..0a7633af01d9
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_hw_info.h
@@ -0,0 +1,75 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef __MAC_HW_INFO_H
+#define __MAC_HW_INFO_H
+/*--------------------Define -------------------------------------------*/
+/*--------------------Define MACRO--------------------------------------*/
+/*--------------------Define Enum---------------------------------------*/
+// TRX Desc related
+// MAC_REG related
+// F2P CMD related
+
+/**
+ * @enum mac_ax_snd_pkt_sel
+ *
+ * @brief mac_ax_snd_pkt_sel
+ *
+ * @var mac_ax_snd_pkt_sel::MAC_AX_UNICAST_NDPA
+ * Please Place Description here.
+ * @var mac_ax_snd_pkt_sel::MAC_AX_BROADCAST_NDPA
+ * Please Place Description here.
+ * @var mac_ax_snd_pkt_sel::MAC_AX_LAST_NDPA
+ * Please Place Description here.
+ * @var mac_ax_snd_pkt_sel::MAC_AX_MIDDLE_NDPA
+ * Please Place Description here.
+ * @var mac_ax_snd_pkt_sel::MAC_AX_BF_REPORT_POLL
+ * Please Place Description here.
+ * @var mac_ax_snd_pkt_sel::MAC_AX_FINAL_BFRP
+ * Please Place Description here.
+ */
+enum mac_ax_snd_pkt_sel {
+	MAC_AX_UNICAST_NDPA = 0,
+	MAC_AX_BROADCAST_NDPA = 1,
+	MAC_AX_LAST_NDPA = 2,
+	MAC_AX_MIDDLE_NDPA = 3,
+	MAC_AX_BF_REPORT_POLL = 4,
+	MAC_AX_FINAL_BFRP = 5,
+};
+
+/**
+ * @enum mac_ax_ndpa_pkt
+ *
+ * @brief mac_ax_ndpa_pkt
+ *
+ * @var mac_ax_ndpa_pkt::MAC_AX_NORMAL_PKT
+ * Please Place Description here.
+ * @var mac_ax_ndpa_pkt::MAC_AX_HT_PKT
+ * Please Place Description here.
+ * @var mac_ax_ndpa_pkt::MAC_AX_VHT_PKT
+ * Please Place Description here.
+ * @var mac_ax_ndpa_pkt::MAC_AX_HE_PKT
+ * Please Place Description here.
+ */
+enum mac_ax_ndpa_pkt {
+	MAC_AX_NORMAL_PKT = 0,
+	MAC_AX_HT_PKT = 1,
+	MAC_AX_VHT_PKT = 2,
+	MAC_AX_HE_PKT = 2,
+};
+
+/*--------------------Define Struct-------------------------------------*/
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_outsrc_def.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_outsrc_def.h
new file mode 100644
index 000000000000..d8a8ff26e99a
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_outsrc_def.h
@@ -0,0 +1,181 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_OUTSRC_DEF_H_
+#define _MAC_OUTSRC_DEF_H_
+
+// for other submodule ref definition defined here
+/*--------------------Define -------------------------------------------*/
+/*--------------------Define MACRO--------------------------------------*/
+/*--------------------Define Enum---------------------------------------*/
+
+/**
+ * @enum rtw_mac_src_cmd_ofld
+ *
+ * @brief rtw_mac_src_cmd_ofld
+ *
+ * @var rtw_mac_src_cmd_ofld::MAC_AX_BB_CMD_OFLD
+ * Please Place Description here.
+ * @var rtw_mac_src_cmd_ofld::MAC_AX_RF_CMD_OFLD
+ * Please Place Description here.
+ * @var rtw_mac_src_cmd_ofld::MAC_AX_MAC_CMD_OFLD
+ * Please Place Description here.
+ * @var rtw_mac_src_cmd_ofld::MAC_RF_DDIE_CMD_OFLD
+ * Please Place Description here.
+ * @var rtw_mac_src_cmd_ofld::MAC_AX_OTHER_CMD_OFLD
+ * Please Place Description here.
+ */
+enum rtw_mac_src_cmd_ofld {
+	RTW_MAC_BB_CMD_OFLD = 0,
+	RTW_MAC_RF_CMD_OFLD,
+	RTW_MAC_MAC_CMD_OFLD,
+	RTW_MAC_RF_DDIE_CMD_OFLD,
+	RTW_MAC_OTHER_CMD_OFLD
+};
+
+/**
+ * @enum rtw_mac_cmd_type_ofld
+ *
+ * @brief rtw_mac_cmd_type_ofld
+ *
+ * @var rtw_mac_cmd_type_ofld::MAC_AX_WRITE_OFLD
+ * Please Place Description here.
+ * @var rtw_mac_cmd_type_ofld::MAC_AX_POLLING_OFLD
+ * Please Place Description here.
+ * @var rtw_mac_cmd_type_ofld::MAC_AX_DELAY_OFLD
+ * Please Place Description here.
+ */
+enum rtw_mac_cmd_type_ofld {
+	RTW_MAC_WRITE_OFLD = 0,
+	RTW_MAC_COMPARE_OFLD,
+	RTW_MAC_DELAY_OFLD,
+	RTW_MAC_MOVE_OFLD
+};
+
+/**
+ * @enum mac_ax_cmd_id
+ *
+ * @brief mac_ax_cmd_id
+ *
+ * @var mac_ax_host_rpr_mode::MAC_AX_ID_0
+ * Please Place Description here.
+ * @var mac_ax_host_rpr_mode::MAC_AX_ID_1
+ * Please Place Description here.
+ */
+enum mac_ax_cmd_id {
+	MAC_AX_ID_0 = 0,
+	MAC_AX_ID_1
+};
+
+/**
+ * @enum rtw_mac_rf_path
+ *
+ * @brief rtw_mac_rf_path
+ *
+ * @var rtw_mac_rf_path::RF_PATH_A
+ * Please Place Description here.
+ * @var rtw_mac_rf_path::RF_PATH_B
+ * Please Place Description here.
+ * @var rtw_mac_rf_path::RF_PATH_C
+ * Please Place Description here.
+ * @var rtw_mac_rf_path::RF_PATH_D
+ * Please Place Description here.
+ */
+enum rtw_mac_rf_path {
+	RTW_MAC_RF_PATH_A = 0,   //Radio Path A
+	RTW_MAC_RF_PATH_B,	//Radio Path B
+	RTW_MAC_RF_PATH_C,	//Radio Path C
+	RTW_MAC_RF_PATH_D,	//Radio Path D
+};
+
+enum rtw_fw_cap {
+	FW_CAP_IO_OFLD = BIT(0),
+};
+
+/*--------------------Define Struct-------------------------------------*/
+
+/**
+ * @struct rtw_mac_cmd
+ * @brief rtw_mac_cmd
+ *
+ * @var rtw_mac_cmd::src
+ * Please Place Description here.
+ * @var rtw_mac_cmd::type
+ * Please Place Description here.
+ * @var rtw_mac_cmd::lc
+ * Please Place Description here.
+ * @var rtw_mac_cmd::rf_path
+ * Please Place Description here.
+ * @var rtw_mac_cmd::offset
+ * Please Place Description here.
+ * @var rtw_mac_cmd::id
+ * Please Place Description here.
+ * @var rtw_mac_cmd::value
+ * Please Place Description here.
+ * @var rtw_mac_cmd::mask
+ * Please Place Description here.
+ */
+struct rtw_mac_cmd {
+	enum rtw_mac_src_cmd_ofld src;
+	enum rtw_mac_cmd_type_ofld type;
+	u8 lc;
+	enum rtw_mac_rf_path rf_path;
+	u16 offset;
+	u16 id;
+	u32 value;
+	u32 mask;
+};
+
+/**
+ * @struct rtw_mac_cmd_v1
+ * @brief rtw_mac_cmd_v1
+ *
+ * @var rtw_mac_cmd::src0
+ * Please Place Description here.
+ * @var rtw_mac_cmd::src1
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::type
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::lc
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::rf_path
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::offset0
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::value0
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::mask0
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::offset1
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::rsvd0
+ * Please Place Description here.
+ * @var rtw_mac_cmd_v1::mask1
+ * Please Place Description here.
+ */
+struct rtw_mac_cmd_v1 {
+	enum rtw_mac_src_cmd_ofld src0;
+	enum rtw_mac_rf_path rf_path0;
+	enum rtw_mac_src_cmd_ofld src1;
+	enum rtw_mac_rf_path rf_path1;
+	enum rtw_mac_cmd_type_ofld type;
+	u8 lc;
+	u16 offset0;
+	u16 offset1;
+	u32 mask0;
+	u32 value;
+};
+#endif //_MAC_OUTSRC_DEF_H_
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg.h
new file mode 100644
index 000000000000..5e3275a7cf65
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg.h
@@ -0,0 +1,9 @@
+#ifndef __MAC_REG_H__
+#define __MAC_REG_H__
+
+#include "chip_cfg.h"
+
+#include "mac_reg_ax.h"
+#include "mac_reg_be.h"
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg_ax.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg_ax.h
new file mode 100644
index 000000000000..97917da98e1a
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg_ax.h
@@ -0,0 +1,19556 @@
+#ifndef __MAC_REG_AX_H__
+#define __MAC_REG_AX_H__
+
+#include "hci_reg_ax.h"
+#include "plat_reg_ax.h"
+
+//
+// WL_AX_REG_DMAC.xls
+//
+
+//
+// TOP_OFF
+//
+
+#define R_AX_GT0_CTRL 0x8000
+#define B_AX_GT_COUNT_EN BIT(31)
+#define B_AX_GT_MODE BIT(30)
+#define B_AX_GT_EN BIT(29)
+#define B_AX_GT_SORT_EN BIT(28)
+#define B_AX_GT_DATA_SH 0
+#define B_AX_GT_DATA_MSK 0xfffffff
+
+#define R_AX_GT0_CNT 0x8004
+#define B_AX_GT_CNT_SH 0
+#define B_AX_GT_CNT_MSK 0xfffffff
+
+#define R_AX_GT1_CTRL 0x8008
+#define B_AX_GT1_COUNT_EN BIT(31)
+#define B_AX_GT1_MODE BIT(30)
+#define B_AX_GT1_EN BIT(29)
+#define B_AX_GT1_SORT_EN BIT(28)
+#define B_AX_GT1_DATA_SH 0
+#define B_AX_GT1_DATA_MSK 0xfffffff
+
+#define R_AX_GT1_CNT 0x800C
+#define B_AX_GT1_CNT_SH 0
+#define B_AX_GT1_CNT_MSK 0xfffffff
+
+#define R_AX_GT2_CTRL 0x8010
+#define B_AX_GT2_COUNT_EN BIT(31)
+#define B_AX_GT2_MODE BIT(30)
+#define B_AX_GT2_EN BIT(29)
+#define B_AX_GT2_SORT_EN BIT(28)
+#define B_AX_GT2_DATA_SH 0
+#define B_AX_GT2_DATA_MSK 0xfffffff
+
+#define R_AX_GT2_CNT 0x8014
+#define B_AX_GT2_CNT_SH 0
+#define B_AX_GT2_CNT_MSK 0xfffffff
+
+#define R_AX_GT3_CTRL 0x8018
+#define B_AX_GT3_COUNT_EN BIT(31)
+#define B_AX_GT3_MODE BIT(30)
+#define B_AX_GT3_EN BIT(29)
+#define B_AX_GT3_SORT_EN BIT(28)
+#define B_AX_GT3_DATA_SH 0
+#define B_AX_GT3_DATA_MSK 0xfffffff
+
+#define R_AX_GT3_CNT 0x801C
+#define B_AX_GT3_CNT_SH 0
+#define B_AX_GT3_CNT_MSK 0xfffffff
+
+#define R_AX_SORT_CTRL 0x8024
+#define B_AX_CMAC1_SORT_EN BIT(1)
+#define B_AX_CMAC0_SORT_EN BIT(0)
+
+#define R_AX_PHYREG_SET 0x8040
+#define B_AX_PHYREG_SET_SH 0
+#define B_AX_PHYREG_SET_MSK 0xf
+
+#define R_AX_FWD0IMR 0x8100
+#define B_AX_FS_H2C_INT_EN BIT(8)
+#define B_AX_FS_HIOE_ERR_INT_EN BIT(7)
+#define B_AX_FS_SW_PLL_LEAVE_32K_INT_EN BIT(6)
+#define B_AX_FS_MAILBOX_OUT_EMPTY_INT_EN BIT(5)
+#define B_AX_FS_LTE_COEX_INT_EN BIT(4)
+#define B_AX_FS_GT3_INT_EN BIT(3)
+#define B_AX_FS_GT2_INT_EN BIT(2)
+#define B_AX_FS_GT1_INT_EN BIT(1)
+#define B_AX_FS_GT0_INT_EN BIT(0)
+
+#define R_AX_FWD0ISR 0x8104
+#define B_AX_FS_H2C_INT BIT(8)
+#define B_AX_FS_HIOE_ERR_INT BIT(7)
+#define B_AX_FS_SW_PLL_LEAVE_32K_INT BIT(6)
+#define B_AX_FS_MAILBOX_OUT_EMPTY_INT BIT(5)
+#define B_AX_FS_LTE_COEX_INT BIT(4)
+#define B_AX_FS_GT3_INT BIT(3)
+#define B_AX_FS_GT2_INT BIT(2)
+#define B_AX_FS_GT1_INT BIT(1)
+#define B_AX_FS_GT0_INT BIT(0)
+
+#define R_AX_HD0IMR 0x8110
+#define B_AX_WDT_PTFM_INT_EN BIT(5)
+#define B_AX_CPWM_INT_EN BIT(2)
+#define B_AX_GT3_INT_EN BIT(1)
+#define B_AX_C2H_INT_EN BIT(0)
+
+#define R_AX_HD0ISR 0x8114
+#define B_AX_WDT_PTFM_INT BIT(5)
+#define B_AX_CPWM_INT BIT(2)
+#define B_AX_GT3_INT BIT(1)
+#define B_AX_C2H_INT BIT(0)
+
+#define R_AX_H2CREG_DATA0 0x8140
+#define B_AX_H2CREG_D0_SH 0
+#define B_AX_H2CREG_D0_MSK 0xffffffffL
+
+#define R_AX_H2CREG_DATA1 0x8144
+#define B_AX_H2CREG_D1_SH 0
+#define B_AX_H2CREG_D1_MSK 0xffffffffL
+
+#define R_AX_H2CREG_DATA2 0x8148
+#define B_AX_H2CREG_D2_SH 0
+#define B_AX_H2CREG_D2_MSK 0xffffffffL
+
+#define R_AX_H2CREG_DATA3 0x814C
+#define B_AX_H2CREG_D3_SH 0
+#define B_AX_H2CREG_D3_MSK 0xffffffffL
+
+#define R_AX_C2HREG_DATA0 0x8150
+#define B_AX_C2HREG_D0_SH 0
+#define B_AX_C2HREG_D0_MSK 0xffffffffL
+
+#define R_AX_C2HREG_DATA1 0x8154
+#define B_AX_C2HREG_D1_SH 0
+#define B_AX_C2HREG_D1_MSK 0xffffffffL
+
+#define R_AX_C2HREG_DATA2 0x8158
+#define B_AX_C2HREG_D2_SH 0
+#define B_AX_C2HREG_D2_MSK 0xffffffffL
+
+#define R_AX_C2HREG_DATA3 0x815C
+#define B_AX_C2HREG_D3_SH 0
+#define B_AX_C2HREG_D3_MSK 0xffffffffL
+
+#define R_AX_H2CREG_CTRL 0x8160
+#define B_AX_H2CREG_TRIGGER BIT(0)
+
+#define R_AX_C2HREG_CTRL 0x8164
+#define B_AX_C2HREG_TRIGGER BIT(0)
+
+#define R_AX_CPWM 0x8170
+#define B_AX_CPWM_TOGGLE BIT(15)
+#define B_AX_CPWM_VAL_SH 0
+#define B_AX_CPWM_VAL_MSK 0x7fff
+
+#define R_AX_ANACLK_CAL_CTRL 0x8180
+#define B_AX_ANACLK_CAL_EN BIT(31)
+#define B_AX_ANACLK_SEL_SH 24
+#define B_AX_ANACLK_SEL_MSK 0x3
+#define B_AX_ANACLK_CAL_RPT_SH 0
+#define B_AX_ANACLK_CAL_RPT_MSK 0xffff
+
+#define R_AX_PARAM_BIST_CTRL 0x8200
+#define B_AX_BIST_DYN_READ_EN BIT(14)
+#define B_AX_BIST_LOOP_MODE BIT(13)
+#define B_AX_BIST_LVDRF_CLKDIS BIT(12)
+#define B_AX_BIST_WLMCU_ROM_MISR_OUTPUT_SEL_SH 8
+#define B_AX_BIST_WLMCU_ROM_MISR_OUTPUT_SEL_MSK 0x7
+#define B_AX_BIST_BT_RPT_SEL_SH 4
+#define B_AX_BIST_BT_RPT_SEL_MSK 0xf
+#define B_AX_BIST_DRF_RESUME BIT(3)
+#define B_AX_BIST_DRF_MODE BIT(2)
+#define B_AX_BIST_MODE BIT(1)
+#define B_AX_BIST_RSTN_ALL BIT(0)
+
+#define R_AX_PARAM_MEM_RM_CTRL 0x8204
+#define B_AX_SYM_MEM_RMV_FABDBG_SH 30
+#define B_AX_SYM_MEM_RMV_FABDBG_MSK 0x3
+#define B_AX_SYM_MEM_RMV_SIGN BIT(29)
+#define B_AX_SYM_MEM_RMV_2PRF BIT(27)
+#define B_AX_SYM_MEM_RMV_1PRF BIT(26)
+#define B_AX_SYM_MEM_RMV_1PSR BIT(25)
+#define B_AX_SYM_MEM_RMV_ROM BIT(24)
+#define B_AX_SYM_MEM_RME_BT_SH 8
+#define B_AX_SYM_MEM_RME_BT_MSK 0xf
+#define B_AX_SYM_MEM_RME_WLMCU_SH 4
+#define B_AX_SYM_MEM_RME_WLMCU_MSK 0xf
+#define B_AX_SYM_MEM_RME_HCI_SH 0
+#define B_AX_SYM_MEM_RME_HCI_MSK 0xf
+
+#define R_AX_PARAM_USB_BIST_RSTN 0x8210
+#define B_AX_BIST_RST_N_USB_SH 0
+#define B_AX_BIST_RST_N_USB_MSK 0x3f
+
+#define R_AX_PARAM_USB_BIST_DONE 0x8214
+#define B_AX_BIST_DONE_USB_SH 0
+#define B_AX_BIST_DONE_USB_MSK 0x3f
+
+#define R_AX_PARAM_USB_BIST_FAIL 0x8218
+#define B_AX_BIST_FAIL_USB_SH 0
+#define B_AX_BIST_FAIL_USB_MSK 0x3f
+
+#define R_AX_PARAM_USB_DRF_PAUSE 0x821C
+#define B_AX_BIST_DRF_PAUSE_USB_SH 0
+#define B_AX_BIST_DRF_PAUSE_USB_MSK 0x3f
+
+#define R_AX_PARAM_PCIE_BIST_RSTN 0x8220
+#define B_AX_BIST_RST_N_PCIE_SH 0
+#define B_AX_BIST_RST_N_PCIE_MSK 0x3f
+
+#define R_AX_PARAM_PCIE_BIST_DONE 0x8224
+#define B_AX_BIST_DONE_PCIE_SH 0
+#define B_AX_BIST_DONE_PCIE_MSK 0x3f
+
+#define R_AX_PARAM_PCIE_BIST_FAIL 0x8228
+#define B_AX_BIST_FAIL_PCIE_SH 0
+#define B_AX_BIST_FAIL_PCIE_MSK 0x3f
+
+#define R_AX_PARAM_PCIE_DRF_PAUSE 0x822C
+#define B_AX_BIST_DRF_PAUSE_SH 0
+#define B_AX_BIST_DRF_PAUSE_MSK 0x3f
+
+#define R_AX_PARAM_WLMCU_BIST_RSTN 0x8230
+#define B_AX_BIST_RST_N_WLMCU_SH 0
+#define B_AX_BIST_RST_N_WLMCU_MSK 0x1ffff
+
+#define R_AX_PARAM_WLMCU_BIST_DONE 0x8234
+#define B_AX_BIST_DONE_WLMCU_SH 0
+#define B_AX_BIST_DONE_WLMCU_MSK 0x1ffff
+
+#define R_AX_PARAM_WLMCU_BIST_FAIL 0x8238
+#define B_AX_BIST_FAIL_WLMCU_SH 0
+#define B_AX_BIST_FAIL_WLMCU_MSK 0x1ffff
+
+#define R_AX_PARAM_WLMCU_DRF_PAUSE 0x823C
+
+#define R_AX_PARAM_SDIO_BIST_RSTN 0x8240
+#define B_AX_BIST_RST_N_SDIO_SH 0
+#define B_AX_BIST_RST_N_SDIO_MSK 0x3
+
+#define R_AX_PARAM_SDIO_BIST_DONE 0x8244
+#define B_AX_BIST_DONE_SDIO_SH 0
+#define B_AX_BIST_DONE_SDIO_MSK 0x3
+
+#define R_AX_PARAM_SDIO_BIST_FAIL 0x8248
+#define B_AX_BIST_FAIL_SDIO_SH 0
+#define B_AX_BIST_FAIL_SDIO_MSK 0x3
+
+#define R_AX_PARAM_SDIO_DRF_PAUSE 0x824C
+#define B_AX_DRF_PAUSE_SDIO_SH 0
+#define B_AX_DRF_PAUSE_SDIO_MSK 0x3
+
+#define R_AX_PARAM_BT0_BIST_RSTN 0x8250
+#define B_AX_BIST_RST_N_BT0_SH 0
+#define B_AX_BIST_RST_N_BT0_MSK 0xffffffffL
+
+#define R_AX_PARAM_BT0_BIST_DONE 0x8254
+#define B_AX_BIST_DONE_BIT0_SH 0
+#define B_AX_BIST_DONE_BIT0_MSK 0xffffffffL
+
+#define R_AX_PARAM_BT0_BIST_FAIL 0x8258
+#define B_AX_BIST_FAIL_BT0_SH 0
+#define B_AX_BIST_FAIL_BT0_MSK 0xffffffffL
+
+#define R_AX_PARAM_BT0_DRF_PAUSE 0x825C
+#define B_AX_BIST_DRF_PAUSE_BT0_SH 0
+#define B_AX_BIST_DRF_PAUSE_BT0_MSK 0xffffffffL
+
+#define R_AX_PARAM_BT1_BIST_RSTN 0x8260
+#define B_AX_BIST_RST_N_BT1_SH 0
+#define B_AX_BIST_RST_N_BT1_MSK 0x1ff
+
+#define R_AX_PARAM_BT1_BIST_DONE 0x8264
+#define B_AX_BIST_DONE_BT1_SH 0
+#define B_AX_BIST_DONE_BT1_MSK 0x1ff
+
+#define R_AX_PARAM_BT1_BIST_FAIL 0x8268
+#define B_AX_BIST_FAIL_BT1_SH 0
+#define B_AX_BIST_FAIL_BT1_MSK 0x1ff
+
+#define R_AX_PARAM_BT1_DRF_PAUSE 0x826C
+#define B_AX_BIST_DRF_PAUSE_BT1_SH 0
+#define B_AX_BIST_DRF_PAUSE_BT1_MSK 0x1ff
+
+#define R_AX_PARAM_WLMCU_ROM_MISR_DOUT 0x8270
+#define B_AX_WLMCU_BIST_ROM_MISR_DOUT_SH 0
+#define B_AX_WLMCU_BIST_ROM_MISR_DOUT_MSK 0xffffffffL
+
+#define R_AX_PARAM_BT_BIST_RPT 0x8274
+#define B_AX_BT_BIST_RPT_SH 0
+#define B_AX_BT_BIST_RPT_MSK 0xffffffffL
+
+//
+// WL_PON
+//
+
+#define R_AX_FWD1IMR 0x8300
+#define B_AX_FS_TM_WAKE_INT_EN BIT(16)
+#define B_AX_FS_BT_MAILBOX_INT_EN BIT(1)
+#define B_AX_FS_RPWM_INT_EN BIT(0)
+
+#define R_AX_FWD1ISR 0x8304
+#define B_AX_FS_TM_WAKE_INT BIT(16)
+#define B_AX_FS_BT_MAILBOX_INT BIT(1)
+#define B_AX_FS_RPWM_INT BIT(0)
+
+#define R_AX_FSMIMR 0x8308
+#define B_AX_FSM_RP_END_EVENT_IMR BIT(6)
+#define B_AX_FSM_RX_BCN_TO_CNT_EVENT_IMR BIT(5)
+#define B_AX_FSM_RX_MATCH_EVENT_IMR BIT(4)
+#define B_AX_FSM_HIOE_ERR_EVENT_IMR BIT(3)
+#define B_AX_FSM_OTHERS_WAKE_EVENT_IMR BIT(2)
+#define B_AX_FSM_TIMER_TO_EVENT_IMR BIT(1)
+
+#define R_AX_FSMISR 0x830C
+#define B_AX_FSM_RP_END_EVENT_ISR BIT(6)
+#define B_AX_FSM_RX_BCN_TO_CNT_EVENT_ISR BIT(5)
+#define B_AX_FSM_RX_MATCH_EVENT_ISR BIT(4)
+#define B_AX_FSM_HIOE_ERR_EVENT_ISR BIT(3)
+#define B_AX_FSM_OTHERS_WAKE_EVENT_ISR BIT(2)
+#define B_AX_FSM_TIMER_TO_EVENT_ISR BIT(1)
+
+#define R_AX_TM_BKP_RES_CTRL 0x8310
+#define B_AX_SORTING_ROLE_SEL_SH 12
+#define B_AX_SORTING_ROLE_SEL_MSK 0x3
+#define B_AX_SORTING_ROLE_ST_SH 8
+#define B_AX_SORTING_ROLE_ST_MSK 0xf
+#define B_AX_TM_WAKE_IND BIT(7)
+#define B_AX_TM_BKP_EN_STS BIT(6)
+#define B_AX_SCH_RES_EN BIT(4)
+#define B_AX_PRE_CHK_DONE BIT(3)
+#define B_AX_PRE_CHK_VALID BIT(2)
+#define B_AX_TM_RES_EN BIT(1)
+#define B_AX_TM_BKP_EN_TRIGGER BIT(0)
+
+#define R_AX_PRE_CHK_CTRL 0x8314
+#define B_AX_PRE_CHK_THD_SH 16
+#define B_AX_PRE_CHK_THD_MSK 0xffff
+#define B_AX_PRE_WAKE_TIME_SH 0
+#define B_AX_PRE_WAKE_TIME_MSK 0xffff
+
+#define R_AX_LPS_WTM_SC 0x8318
+#define B_AX_LPS_WTM_SC_SH 0
+#define B_AX_LPS_WTM_SC_MSK 0xffffffffL
+
+#define R_AX_LPS_WTM_CNT 0x831C
+#define B_AX_LPS_WTM_CNT_SH 0
+#define B_AX_LPS_WTM_CNT_MSK 0xffffffffL
+
+#define R_AX_TSF_32K_SEL 0x8320
+#define B_AX_TSF_CLK_STABLE BIT(17)
+#define B_AX_CKSL_WLTSF BIT(16)
+#define B_AX_32K_SRC_SEL BIT(8)
+#define B_AX_US_TIME_VALUE_SH 0
+#define B_AX_US_TIME_VALUE_MSK 0xff
+
+#define R_AX_HIOE_END_ADDR 0x8340
+#define B_AX_HIOE_END_ADDR_SH 0
+#define B_AX_HIOE_END_ADDR_MSK 0xffffffffL
+
+#define R_AX_HIOE_STR_ADDR 0x8344
+#define B_AX_HIOE_STR_ADDR_SH 0
+#define B_AX_HIOE_STR_ADDR_MSK 0xffffffffL
+
+#define R_AX_BKP_HIOE_CTRL 0x8348
+#define B_AX_BKP_HIOE_CTRL_SH 16
+#define B_AX_BKP_HIOE_CTRL_MSK 0xffff
+
+#define R_AX_RES_HIOE_CTRL 0x834C
+#define B_AX_RES_HIOE_CTRL_SH 16
+#define B_AX_RES_HIOE_CTRL_MSK 0xffff
+
+#define R_AX_HCI_FUNC_EN 0x8380
+#define B_AX_HCI_RXDMA_EN BIT(1)
+#define B_AX_HCI_TXDMA_EN BIT(0)
+
+#define R_AX_OSC_32K_CTRL 0x8394
+#define B_AX_LPOSC32K_OK BIT(31)
+#define B_AX_CAL_32K_DBG_SEL BIT(3)
+#define B_AX_CAL32K_XTAL_EN BIT(2)
+#define B_AX_CAL32K_OSC_EN BIT(1)
+#define B_AX_WL_POW_32KOSC BIT(0)
+
+#define R_AX_32K_CAL_REG0 0x8398
+#define B_AX_CAL_32K_REG_WR BIT(31)
+#define B_AX_CAL_OSC_XTAL_SEL BIT(22)
+#define B_AX_CAL_32K_REG_ADDR_SH 16
+#define B_AX_CAL_32K_REG_ADDR_MSK 0x3f
+#define B_AX_CAL_32K_REG_DATA_SH 0
+#define B_AX_CAL_32K_REG_DATA_MSK 0xffff
+
+#define R_AX_OSC32K_RCAL 0x839C
+#define B_AX_OSC32K_RCAL_SH 0
+#define B_AX_OSC32K_RCAL_MSK 0x7fff
+
+#define R_AX_BOOT_DBG 0x83F0
+#define B_AX_BOOT_STATUS_SH 16
+#define B_AX_BOOT_STATUS_MSK 0xffff
+#define B_AX_SECUREBOOT_STATUS_SH 0
+#define B_AX_SECUREBOOT_STATUS_MSK 0xffff
+
+//
+// COMMON
+//
+
+#define R_AX_DMAC_FUNC_EN 0x8400
+#define B_AX_DMAC_CRPRT BIT(31)
+#define B_AX_MAC_FUNC_EN BIT(30)
+#define B_AX_DMAC_FUNC_EN BIT(29)
+#define B_AX_MPDU_PROC_EN BIT(28)
+#define B_AX_WD_RLS_EN BIT(27)
+#define B_AX_DLE_WDE_EN BIT(26)
+#define B_AX_TXPKT_CTRL_EN BIT(25)
+#define B_AX_STA_SCH_EN BIT(24)
+#define B_AX_DLE_PLE_EN BIT(23)
+#define B_AX_PKT_BUF_EN BIT(22)
+#define B_AX_DMAC_TBL_EN BIT(21)
+#define B_AX_PKT_IN_EN BIT(20)
+#define B_AX_DLE_CPUIO_EN BIT(19)
+#define B_AX_DISPATCHER_EN BIT(18)
+#define B_AX_BBRPT_EN BIT(17)
+#define B_AX_MAC_SEC_EN BIT(16)
+#define B_AX_DMACREG_GCKEN BIT(15)
+
+#define R_AX_DMAC_CLK_EN 0x8404
+#define B_AX_MPDU_CKEN BIT(28)
+#define B_AX_WD_RLS_CLK_EN BIT(27)
+#define B_AX_DLE_WDE_CLK_EN BIT(26)
+#define B_AX_TXPKT_CTRL_CLK_EN BIT(25)
+#define B_AX_STA_SCH_CLK_EN BIT(24)
+#define B_AX_DLE_PLE_CLK_EN BIT(23)
+#define B_AX_PKTBUF_CKEN BIT(22)
+#define B_AX_DMAC_TABLE_CLK_EN BIT(21)
+#define B_AX_PKT_IN_CLK_EN BIT(20)
+#define B_AX_DLE_CPUIO_CLK_EN BIT(19)
+#define B_AX_DISPATCHER_CLK_EN BIT(18)
+#define B_AX_BBRPT_CLK_EN BIT(17)
+#define B_AX_MAC_SEC_CLK_EN BIT(16)
+#define B_AX_AXIDMA_CLK_EN BIT(9) //HOTFIX
+
+#define R_AX_LTR_CTRL_0 0x8410
+#define B_AX_LTR_SPACE_IDX_SH 12
+#define B_AX_LTR_SPACE_IDX_MSK 0x3
+#define B_AX_LTR_IDLE_TIMER_IDX_SH 8
+#define B_AX_LTR_IDLE_TIMER_IDX_MSK 0x7
+#define B_AX_LTR_WD_NOEMP_CHK BIT(6)
+#define B_AX_APP_LTR_ACT BIT(5)
+#define B_AX_APP_LTR_IDLE BIT(4)
+#define B_AX_LTR_EN BIT(1)
+#define B_AX_LTR_HW_EN BIT(0)
+
+#define R_AX_LTR_CTRL_1 0x8414
+#define B_AX_LTR_RX1_TH_SH 16
+#define B_AX_LTR_RX1_TH_MSK 0xfff
+#define B_AX_LTR_RX0_TH_SH 0
+#define B_AX_LTR_RX0_TH_MSK 0xfff
+
+#define R_AX_LTR_IDLE_LATENCY 0x8418
+#define B_AX_LTR_IDLE_LTCY_SH 0
+#define B_AX_LTR_IDLE_LTCY_MSK 0xffffffffL
+
+#define R_AX_LTR_ACTIVE_LATENCY 0x841C
+#define B_AX_LTR_ACT_LTCY_SH 0
+#define B_AX_LTR_ACT_LTCY_MSK 0xffffffffL
+
+#define R_AX_DMAC_TABLE_CTRL 0x8420
+#define B_AX_HWAMSDU_PADDING_MODE BIT(31)
+#define B_AX_MACID_MPDU_PROCESSOR_OFFSET_SH 16
+#define B_AX_MACID_MPDU_PROCESSOR_OFFSET_MSK 0x7ff
+#define B_AX_DMAC_CTRL_INFO_OFFSET_SH 0
+#define B_AX_DMAC_CTRL_INFO_OFFSET_MSK 0x7ff
+
+#define R_AX_SER_DBG_INFO 0x8424
+#define B_AX_SER_L0_PROMOTE_L1_EVENT_SH 28
+#define B_AX_SER_L0_PROMOTE_L1_EVENT_MSK 0xf
+#define B_AX_SER_L1_COUNTER_SH 24
+#define B_AX_SER_L1_COUNTER_MSK 0xf
+#define B_AX_RMAC_PPDU_HANG_CNT_SH 16
+#define B_AX_RMAC_PPDU_HANG_CNT_MSK 0xff
+#define B_AX_SER_L0_COUNTER_SH 0
+#define B_AX_SER_L0_COUNTER_MSK 0xff
+#define B_AX_DMAC_ASSERTION BIT(31)
+
+#define R_AX_DLE_EMPTY0 0x8430
+#define B_AX_PLE_EMPTY_QTA_DMAC_CPUIO BIT(26)
+#define B_AX_PLE_EMPTY_QTA_DMAC_MPDU_TX BIT(25)
+#define B_AX_PLE_EMPTY_QTA_DMAC_WLAN_CPU BIT(24)
+#define B_AX_PLE_EMPTY_QTA_DMAC_H2C BIT(23)
+#define B_AX_PLE_EMPTY_QTA_DMAC_B1_TXPL BIT(22)
+#define B_AX_PLE_EMPTY_QTA_DMAC_B0_TXPL BIT(21)
+#define B_AX_WDE_EMPTY_QTA_DMAC_CPUIO BIT(20)
+#define B_AX_WDE_EMPTY_QTA_DMAC_PKTIN BIT(19)
+#define B_AX_WDE_EMPTY_QTA_DMAC_DATA_CPU BIT(18)
+#define B_AX_WDE_EMPTY_QTA_DMAC_WLAN_CPU BIT(17)
+#define B_AX_WDE_EMPTY_QTA_DMAC_HIF BIT(16)
+#define B_AX_WDE_EMPTY_QUE_DMAC_PKTIN BIT(10)
+#define B_AX_PLE_EMPTY_QUE_DMAC_SEC_TX BIT(9)
+#define B_AX_PLE_EMPTY_QUE_DMAC_MPDU_TX BIT(8)
+#define B_AX_WDE_EMPTY_QUE_OTHERS BIT(7)
+#define B_AX_WDE_EMPTY_QUE_CMAC0_WMM1 BIT(4)
+#define B_AX_WDE_EMPTY_QUE_CMAC0_WMM0 BIT(3)
+#define B_AX_WDE_EMPTY_QUE_CMAC1_MBH BIT(2)
+#define B_AX_WDE_EMPTY_QUE_CMAC0_MBH BIT(1)
+#define B_AX_WDE_EMPTY_QUE_CMAC0_ALL_AC BIT(0)
+
+#define R_AX_DLE_EMPTY1 0x8434
+#define B_AX_PLE_EMPTY_QTA_DMAC_WDRLS BIT(20)
+#define B_AX_PLE_EMPTY_QTA_CMAC1_DMA_BBRPT BIT(19)
+#define B_AX_PLE_EMPTY_QTA_CMAC1_DMA_RX BIT(18)
+#define B_AX_PLE_EMPTY_QTA_CMAC0_DMA_RX BIT(17)
+#define B_AX_PLE_EMPTY_QTA_DMAC_C2H BIT(16)
+#define B_AX_PLE_EMPTY_QUE_DMAC_PLRLS BIT(5)
+#define B_AX_PLE_EMPTY_QUE_DMAC_CPUIO BIT(4)
+#define B_AX_PLE_EMPTY_QUE_DMAC_SEC_RX BIT(3)
+#define B_AX_PLE_EMPTY_QUE_DMAC_MPDU_RX BIT(2)
+#define B_AX_PLE_EMPTY_QUE_DMAC_HDP BIT(1)
+#define B_AX_WDE_EMPTY_QUE_DMAC_WDRLS BIT(0)
+
+#define R_AX_FWD2IMR 0x8500
+#define B_AX_FS_TXPKTIN_INT_EN BIT(5)
+#define B_AX_FS_WWLAN_INT_EN BIT(4)
+#define B_AX_FS_PLD_CPU_IO_PORT_Q1_INT_EN BIT(3)
+#define B_AX_FS_PLD_CPU_IO_PORT_Q0_INT_EN BIT(2)
+#define B_AX_FS_WD_CPU_IO_PORT_Q1_INT_EN BIT(1)
+#define B_AX_FS_WD_CPU_IO_PORT_Q0_INT_EN BIT(0)
+
+#define R_AX_FWD2ISR 0x8504
+#define B_AX_FS_TXPKTIN_INT BIT(5)
+#define B_AX_FS_WWLAN_INT BIT(4)
+#define B_AX_FS_PLD_CPU_IO_PORT_Q1_INT BIT(3)
+#define B_AX_FS_PLD_CPU_IO_PORT_Q0_INT BIT(2)
+#define B_AX_FS_WD_CPU_IO_PORT_Q1_INT BIT(1)
+#define B_AX_FS_WD_CPU_IO_PORT_Q0_INT BIT(0)
+
+#define R_AX_DMAC_ERR_IMR 0x8520
+#define B_AX_DLE_CPUIO_ERR_INT_EN BIT(10)
+#define B_AX_APB_BRIDGE_ERR_INT_EN BIT(9)
+#define B_AX_DISPATCH_ERR_INT_EN BIT(8)
+#define B_AX_PKTIN_ERR_INT_EN BIT(7)
+#define B_AX_PLE_DLE_ERR_INT_EN BIT(6)
+#define B_AX_TXPKTCTRL_ERR_INT_EN BIT(5)
+#define B_AX_WDE_DLE_ERR_INT_EN BIT(4)
+#define B_AX_STA_SCHEDULER_ERR_INT_EN BIT(3)
+#define B_AX_MPDU_ERR_INT_EN BIT(2)
+#define B_AX_WSEC_ERR_INT_EN BIT(1)
+#define B_AX_WDRLS_ERR_INT_EN BIT(0)
+
+#define R_AX_DMAC_ERR_ISR 0x8524
+#define B_AX_HAXIDMA_ERR_FLAG BIT(14)
+#define B_AX_DLE_CPUIO_ERR_FLAG BIT(10)
+#define B_AX_APB_BRIDGE_ERR_FLAG BIT(9)
+#define B_AX_DISPATCH_ERR_FLAG BIT(8)
+#define B_AX_PKTIN_ERR_FLAG BIT(7)
+#define B_AX_PLE_DLE_ERR_FLAG BIT(6)
+#define B_AX_TXPKTCTRL_ERR_FLAG BIT(5)
+#define B_AX_WDE_DLE_ERR_FLAG BIT(4)
+#define B_AX_STA_SCHEDULER_ERR_FLAG BIT(3)
+#define B_AX_MPDU_ERR_FLAG BIT(2)
+#define B_AX_WSEC_ERR_FLAG BIT(1)
+#define B_AX_WDRLS_ERR_FLAG BIT(0)
+
+#define R_AX_FWD2ISR_HOST_EN 0x8550
+#define B_AX_FWD2ISR_HOST_EN_SH 0
+#define B_AX_FWD2ISR_HOST_EN_MSK 0xfffff
+
+#define R_AX_FWD2ISR_HOST 0x8554
+#define B_AX_FWD2ISR_HOST_SH 0
+#define B_AX_FWD2ISR_HOST_MSK 0xfffff
+
+#define R_AX_BIST_CTRL 0x8600
+
+#define R_AX_SYS_CTRL 0x8604
+#define B_AX_SYM_MEM_RMV_WL_SH 4
+#define B_AX_SYM_MEM_RMV_WL_MSK 0xf
+
+#define R_AX_BIST_CTRL_1 0x8610
+#define B_AX_BIST_RSTN_N_DMAC_SH 0
+#define B_AX_BIST_RSTN_N_DMAC_MSK 0xfffffff
+
+#define R_AX_BIST_CTRL_2 0x8614
+#define B_AX_BIST_DONE_DMAC_SH 0
+#define B_AX_BIST_DONE_DMAC_MSK 0xfffffff
+
+#define R_AX_BIST_CTRL_3 0x8618
+#define B_AX_BIST_FAIL_DMAC_SH 0
+#define B_AX_BIST_FAIL_DMAC_MSK 0xfffffff
+
+#define R_AX_BIST_CTRL_4 0x861C
+#define B_AX_BIST_DRF_PAUSE_DMAC_SH 0
+#define B_AX_BIST_DRF_PAUSE_DMAC_MSK 0xfffffff
+
+//
+// Dispatcher
+//
+
+#define R_AX_DISPATCHER_GLOBAL_SETTING_0 0x8800
+#define B_AX_PLE_LAST_OPT BIT(17)
+#define B_AX_WDE_LAST_OPT BIT(16)
+#define B_AX_PL_PAGE_128B_SEL BIT(9)
+#define B_AX_WD_PAGE_64B_SEL BIT(8)
+#define B_AX_CDR_GATTING_DISABLE BIT(3)
+#define B_AX_CDT_GATTING_DISABLE BIT(2)
+#define B_AX_HDR_GATTING_DISABLE BIT(1)
+#define B_AX_HDT_GATTING_DISABLE BIT(0)
+
+#define R_AX_OTHER_DISPATCHER_ERR_ISR 0x8804
+#define B_AX_OTHER_STF_WROQT_UNDERFLOW BIT(29)
+#define B_AX_OTHER_STF_WROQT_OVERFLOW BIT(28)
+#define B_AX_OTHER_STF_WRFF_UNDERFLOW BIT(27)
+#define B_AX_OTHER_STF_WRFF_OVERFLOW BIT(26)
+#define B_AX_OTHER_STF_CMD_UNDERFLOW BIT(25)
+#define B_AX_OTHER_STF_CMD_OVERFLOW BIT(24)
+#define B_AX_CPU_ADDR_INFO_LEN_ZERO_ERR BIT(17)
+#define B_AX_HOST_ADDR_INFO_LEN_ZERO_ERR BIT(16)
+#define B_AX_PLE_OUTPUT_ERR BIT(12)
+#define B_AX_PLE_RESP_ERR BIT(11)
+#define B_AX_PLE_BURST_NUM_ERR BIT(10)
+#define B_AX_PLE_NULL_PKT_ERR BIT(9)
+#define B_AX_PLE_FLOW_CTRL_ERR BIT(8)
+#define B_AX_WDE_OUTPUT_ERR BIT(4)
+#define B_AX_WDE_RESP_ERR BIT(3)
+#define B_AX_WDE_BURST_NUM_ERR BIT(2)
+#define B_AX_WDE_NULL_PKT_ERR BIT(1)
+#define B_AX_WDE_FLOW_CTRL_ERR BIT(0)
+
+#define R_AX_HOST_DISPATCHER_ERR_ISR 0x8808
+#define B_AX_HDT_RX_WRITE_UNDERFLOW BIT(31)
+#define B_AX_HDT_RX_WRITE_OVERFLOW BIT(30)
+#define B_AX_HDT_CHKSUM_FSM_ERR BIT(29)
+#define B_AX_HDT_SHIFT_DMA_CFG_ERR BIT(28)
+#define B_AX_HDT_DMA_PROCESS_ERR BIT(27)
+#define B_AX_HDT_TOTAL_LEN_ERR BIT(26)
+#define B_AX_HDT_SHIFT_EN_ERR BIT(25)
+#define B_AX_HDT_RXAGG_CFG_ERR BIT(24)
+#define B_AX_HDT_OUTPUT_ERR BIT(21)
+#define B_AX_HDT_RESP_ERR BIT(20)
+#define B_AX_HDT_BURST_NUM_ERR BIT(19)
+#define B_AX_HDT_NULLPKT_ERR BIT(18)
+#define B_AX_HDT_FLOW_CTRL_ERR BIT(17)
+#define B_AX_HDT_PLD_CMD_UNDERFLOW BIT(16)
+#define B_AX_HDT_PLD_CMD_OVERLOW BIT(15)
+#define B_AX_HDT_TX_WRITE_UNDERFLOW BIT(14)
+#define B_AX_HDT_TX_WRITE_OVERFLOW BIT(13)
+#define B_AX_HDT_TCP_CHK_ERR BIT(12)
+#define B_AX_HDT_TXPKTSIZE_ERR BIT(11)
+#define B_AX_HDT_PRE_COST_ERR BIT(10)
+#define B_AX_HDT_WD_CHK_ERR BIT(9)
+#define B_AX_HDT_CHANNEL_DMA_ERR BIT(8)
+#define B_AX_HDT_OFFSET_UNMATCH BIT(7)
+#define B_AX_HDT_PAYLOAD_UNDERFLOW BIT(6)
+#define B_AX_HDT_PAYLOAD_OVERFLOW BIT(5)
+#define B_AX_HDT_PERMU_UNDERFLOW BIT(4)
+#define B_AX_HDT_PERMU_OVERFLOW BIT(3)
+#define B_AX_HDT_PKT_FAIL_DBG BIT(2)
+#define B_AX_HDT_CHANNEL_ID_ERR BIT(1)
+#define B_AX_HDT_CHANNEL_DIFF_ERR BIT(0)
+
+#define R_AX_CPU_DISPATCHER_ERR_ISR 0x880C
+#define B_AX_CPU_RX_WRITE_UNDERFLOW BIT(31)
+#define B_AX_CPU_RX_WRITE_OVERFLOW BIT(30)
+#define B_AX_CPU_CHKSUM_FSM_ERR BIT(29)
+#define B_AX_CPU_SHIFT_DMA_CFG_ERR BIT(28)
+#define B_AX_CPU_DMA_PROCESS_ERR BIT(27)
+#define B_AX_CPU_TOTAL_LEN_ERR BIT(26)
+#define B_AX_CPU_SHIFT_EN_ERR BIT(25)
+#define B_AX_CPU_RXAGG_CFG_ERR BIT(24)
+#define B_AX_CPU_OUTPUT_ERR BIT(20)
+#define B_AX_CPU_RESP_ERR BIT(19)
+#define B_AX_CPU_BURST_NUM_ERR BIT(18)
+#define B_AX_CPU_NULLPKT_ERR BIT(17)
+#define B_AX_CPU_FLOW_CTRL_ERR BIT(16)
+#define B_AX_CPU_F2P_SEQ_ERR BIT(15)
+#define B_AX_CPU_F2P_QSEL_ERR BIT(14)
+#define B_AX_CPU_PLD_CMD_UNDERFLOW BIT(13)
+#define B_AX_CPU_PLD_CMD_OVERLOW BIT(12)
+#define B_AX_CPU_PRE_COST_ERR BIT(11)
+#define B_AX_CPU_WD_CHK_ERR BIT(10)
+#define B_AX_CPU_CHANNEL_DMA_ERR BIT(9)
+#define B_AX_CPU_OFFSET_UNMATCH BIT(8)
+#define B_AX_CPU_PAYLOAD_CHKSUM_ERR BIT(7)
+#define B_AX_CPU_PAYLOAD_UNDERFLOW BIT(6)
+#define B_AX_CPU_PAYLOAD_OVERFLOW BIT(5)
+#define B_AX_CPU_PERMU_UNDERFLOW BIT(4)
+#define B_AX_CPU_PERMU_OVERFLOW BIT(3)
+#define B_AX_CPU_CHANNEL_ID_ERR BIT(2)
+#define B_AX_CPU_PKT_FAIL_DBG BIT(1)
+#define B_AX_CPU_CHANNEL_DIFF_ERR BIT(0)
+
+#define R_AX_TX_ADDRESS_INFO_MODE_SETTING 0x8810
+#define B_AX_CPU_ADDR_INFO_8B_SEL BIT(8)
+#define B_AX_HOST_ADDR_INFO_8B_SEL BIT(0)
+
+#define R_AX_TX_TCPIP_CHECKSUM_FUNCTION 0x8814
+#define B_AX_HDT_TCPIP_CHKSUM_EN BIT(0)
+
+#define R_AX_TXAGG_ALIGN_CFG 0x8818
+#define B_AX_TXAGG_ALIGN_SIZE_EN BIT(31)
+#define B_AX_TXAGG_ALIGN_SIZE_SH 0
+#define B_AX_TXAGG_ALIGN_SIZE_MSK 0xfff
+
+#define R_AX_TX_PASTE_TIMESTAMP_SETTING 0x881C
+#define B_AX_HDT_TIMESTAMP_EN BIT(0)
+
+#define R_AX_CPU_PORT_DEBUG_SETTING 0x8820
+#define B_AX_CDT_F2P_CPU_PORT_EN BIT(9)
+#define B_AX_CDT_AC_CPU_PORT_EN BIT(8)
+#define B_AX_HDT_AC_CPU_PORT_EN BIT(0)
+
+#define R_AX_TX_CHECK_OFFSET_SETTING 0x8824
+#define B_AX_CDT_CHK_OFFSET_EN BIT(24)
+#define B_AX_CDT_CHK_OFFSET_SH 16
+#define B_AX_CDT_CHK_OFFSET_MSK 0xff
+#define B_AX_HDT_CHK_OFFSET_EN BIT(8)
+#define B_AX_HDT_CHK_OFFSET_SH 0
+#define B_AX_HDT_CHK_OFFSET_MSK 0xff
+
+#define R_AX_TX_QUEUE_CLEAR_SETTING 0x8828
+#define B_AX_HDT_TXQUE_CLR_EN BIT(0)
+
+#define R_AX_TX_ERROR_STOP_DEBUG_SETTING 0x882C
+#define B_AX_CDT_ERROR_STOP BIT(8)
+#define B_AX_HDT_ERROR_STOP BIT(0)
+
+#define R_AX_WD_CHECKSUM_FUNCTION_ENABLE 0x8830
+#define B_AX_CDT_WD_CHKSUM_EN BIT(8)
+#define B_AX_HDT_WD_CHKSUM_EN BIT(0)
+
+#define R_AX_TX_DTAT_DROP_DEBUG_SETTING 0x8834
+#define B_AX_CDT_DATA_DROP_EN BIT(8)
+#define B_AX_HDT_DATA_DROP_EN BIT(0)
+
+#define R_AX_REQUEST_PLE_BUFFER_SETTING 0x8838
+#define B_AX_AMSDU_PADDING_SPACE_SH 8
+#define B_AX_AMSDU_PADDING_SPACE_MSK 0xff
+#define B_AX_RSV_PLD_SPACE_SH 0
+#define B_AX_RSV_PLD_SPACE_MSK 0xff
+
+#define R_AX_DMAC_MACID_DROP_0 0x8840
+#define B_AX_DMAC_MACID31_0_DROP_SH 0
+#define B_AX_DMAC_MACID31_0_DROP_MSK 0xffffffffL
+
+#define R_AX_DMAC_MACID_DROP_1 0x8844
+#define B_AX_DMAC_MACID63_32_DROP_SH 0
+#define B_AX_DMAC_MACID63_32_DROP_MSK 0xffffffffL
+
+#define R_AX_DMAC_MACID_DROP_2 0x8848
+#define B_AX_DMAC_MACID95_64_DROP_SH 0
+#define B_AX_DMAC_MACID95_64_DROP_MSK 0xffffffffL
+
+#define R_AX_DMAC_MACID_DROP_3 0x884C
+#define B_AX_DMAC_MACID127_96_DROP_SH 0
+#define B_AX_DMAC_MACID127_96_DROP_MSK 0xffffffffL
+
+#define R_AX_HOST_DISPATCHER_ERR_IMR 0x8850
+#define B_AX_HDT_RX_WRITE_UNDERFLOW_INT_EN BIT(31)
+#define B_AX_HDT_RX_WRITE_OVERFLOW_INT_EN BIT(30)
+#define B_AX_HDT_CHKSUM_FSM_ERR_INT_EN BIT(29)
+#define B_AX_HDT_SHIFT_DMA_CFG_ERR_INT_EN BIT(28)
+#define B_AX_HDT_DMA_PROCESS_ERR_INT_EN BIT(27)
+#define B_AX_HDT_TOTAL_LEN_ERR_INT_EN BIT(26)
+#define B_AX_HDT_SHIFT_EN_ERR_INT_EN BIT(25)
+#define B_AX_HDT_RXAGG_CFG_ERR_INT_EN BIT(24)
+#define B_AX_HDT_OUTPUT_ERR_INT_EN BIT(21)
+#define B_AX_HDT_RES_ERR_INT_EN BIT(20)
+#define B_AX_HDT_BURST_NUM_ERR_INT_EN BIT(19)
+#define B_AX_HDT_NULLPKT_ERR_INT_EN BIT(18)
+#define B_AX_HDT_FLOW_CTRL_ERR_INT_EN BIT(17)
+#define B_AX_HDT_PLD_CMD_UNDERFLOW_INT_EN BIT(16)
+#define B_AX_HDT_PLD_CMD_OVERLOW_INT_EN BIT(15)
+#define B_AX_HDT_TX_WRITE_UNDERFLOW_INT_EN BIT(14)
+#define B_AX_HDT_TX_WRITE_OVERFLOW_INT_EN BIT(13)
+#define B_AX_HDT_TCP_CHK_ERR_INT_EN BIT(12)
+#define B_AX_HDT_TXPKTSIZE_ERR_INT_EN BIT(11)
+#define B_AX_HDT_PRE_COST_ERR_INT_EN BIT(10)
+#define B_AX_HDT_WD_CHK_ERR_INT_EN BIT(9)
+#define B_AX_HDT_CHANNEL_DMA_ERR_INT_EN BIT(8)
+#define B_AX_HDT_OFFSET_UNMATCH_INT_EN BIT(7)
+#define B_AX_HDT_PAYLOAD_UNDERFLOW_INT_EN BIT(6)
+#define B_AX_HDT_PAYLOAD_OVERFLOW_INT_EN BIT(5)
+#define B_AX_HDT_PERMU_UNDERFLOW_INT_EN BIT(4)
+#define B_AX_HDT_PERMU_OVERFLOW_INT_EN BIT(3)
+#define B_AX_HDT_PKT_FAIL_DBG_INT_EN BIT(2)
+#define B_AX_HDT_CHANNEL_ID_ERR_INT_EN BIT(1)
+#define B_AX_HDT_CHANNEL_DIFF_ERR_INT_EN BIT(0)
+
+#define R_AX_CPU_DISPATCHER_ERR_IMR 0x8854
+#define B_AX_CPU_RX_WRITE_UNDERFLOW_INT_EN BIT(31)
+#define B_AX_CPU_RX_WRITE_OVERFLOW_INT_EN BIT(30)
+#define B_AX_CPU_CHKSUM_FSM_ERR_INT_EN BIT(29)
+#define B_AX_CPU_SHIFT_DMA_CFG_ERR_INT_EN BIT(28)
+#define B_AX_CPU_DMA_PROCESS_ERR_INT_EN BIT(27)
+#define B_AX_CPU_TOTAL_LEN_ERR_INT_EN BIT(26)
+#define B_AX_CPU_SHIFT_EN_ERR_INT_EN BIT(25)
+#define B_AX_CPU_RXAGG_CFG_ERR_INT_EN BIT(24)
+#define B_AX_CPU_OUTPUT_ERR_INT_EN BIT(20)
+#define B_AX_CPU_RESP_ERR_INT_EN BIT(19)
+#define B_AX_CPU_BURST_NUM_ERR_INT_EN BIT(18)
+#define B_AX_CPU_NULLPKT_ERR_INT_EN BIT(17)
+#define B_AX_CPU_FLOW_CTRL_ERR_INT_EN BIT(16)
+#define B_AX_CPU_F2P_SEQ_ERR_INT_EN BIT(15)
+#define B_AX_CPU_F2P_QSEL_ERR_INT_EN BIT(14)
+#define B_AX_CPU_PLD_CMD_UNDERFLOW_INT_EN BIT(13)
+#define B_AX_CPU_PLD_CMD_OVERLOW_INT_EN BIT(12)
+#define B_AX_CPU_PRE_COST_ERR_INT_EN BIT(11)
+#define B_AX_CPU_WD_CHK_ERR_INT_EN BIT(10)
+#define B_AX_CPU_CHANNEL_DMA_ERR_INT_EN BIT(9)
+#define B_AX_CPU_OFFSET_UNMATCH_INT_EN BIT(8)
+#define B_AX_CPU_PAYLOAD_CHKSUM_ERR_INT_EN BIT(7)
+#define B_AX_CPU_PAYLOAD_UNDERFLOW_INT_EN BIT(6)
+#define B_AX_CPU_PAYLOAD_OVERFLOW_INT_EN BIT(5)
+#define B_AX_CPU_PERMU_UNDERFLOW_INT_EN BIT(4)
+#define B_AX_CPU_PERMU_OVERFLOW_INT_EN BIT(3)
+#define B_AX_CPU_CHANNEL_ID_ERR_INT_EN BIT(2)
+#define B_AX_CPU_PKT_FAIL_DBG_INT_EN BIT(1)
+#define B_AX_CPU_CHANNEL_DIFF_ERR_INT_EN BIT(0)
+
+#define R_AX_OTHER_DISPATCHER_ERR_IMR 0x8858
+#define B_AX_OTHER_STF_WROQT_UNDERFLOW_INT_EN BIT(29)
+#define B_AX_OTHER_STF_WROQT_OVERFLOW_INT_EN BIT(28)
+#define B_AX_OTHER_STF_WRFF_UNDERFLOW_INT_EN BIT(27)
+#define B_AX_OTHER_STF_WRFF_OVERFLOW_INT_EN BIT(26)
+#define B_AX_OTHER_STF_CMD_UNDERFLOW_INT_EN BIT(25)
+#define B_AX_OTHER_STF_CMD_OVERFLOW_INT_EN BIT(24)
+#define B_AX_HOST_ADDR_INFO_LEN_ZERO_ERR_INT_EN BIT(17)
+#define B_AX_CPU_ADDR_INFO_LEN_ZERO_ERR_INT_EN BIT(16)
+#define B_AX_PLE_OUTPUT_ERR_INT_EN BIT(12)
+#define B_AX_PLE_RESP_ERR_INT_EN BIT(11)
+#define B_AX_PLE_BURST_NUM_ERR_INT_EN BIT(10)
+#define B_AX_PLE_NULL_PKT_ERR_INT_EN BIT(9)
+#define B_AX_PLE_FLOW_CTRL_ERR_INT_EN BIT(8)
+#define B_AX_WDE_OUTPUT_ERR_INT_EN BIT(4)
+#define B_AX_WDE_RESP_ERR_INT_EN BIT(3)
+#define B_AX_WDE_BURST_NUM_ERR_INT_EN BIT(2)
+#define B_AX_WDE_NULL_PKT_ERR_INT_EN BIT(1)
+#define B_AX_WDE_FLOW_CTRL_ERR_INT_EN BIT(0)
+
+#define R_AX_DISPATCHER_DBG_PORT 0x8860
+#define B_AX_DISPATCHER_DBG_SEL_SH 8
+#define B_AX_DISPATCHER_DBG_SEL_MSK 0xf
+#define B_AX_DISPATCHER_INTN_SEL_SH 4
+#define B_AX_DISPATCHER_INTN_SEL_MSK 0xf
+#define B_AX_DISPATCHER_CH_SEL_SH 0
+#define B_AX_DISPATCHER_CH_SEL_MSK 0xf
+
+#define R_AX_HDP_DBG_INFO_0 0x8880
+#define B_AX_PTR_CS_WP_SH 28
+#define B_AX_PTR_CS_WP_MSK 0xf
+#define B_AX_PTR_CS_10_SH 24
+#define B_AX_PTR_CS_10_MSK 0xf
+#define B_AX_PTR_CS_8_SH 20
+#define B_AX_PTR_CS_8_MSK 0xf
+#define B_AX_PTR_CS_6_SH 16
+#define B_AX_PTR_CS_6_MSK 0xf
+#define B_AX_PTR_CS_4_SH 12
+#define B_AX_PTR_CS_4_MSK 0xf
+#define B_AX_PTR_CS_2_SH 8
+#define B_AX_PTR_CS_2_MSK 0xf
+#define B_AX_PTR_CS_0_SH 4
+#define B_AX_PTR_CS_0_MSK 0xf
+#define B_AX_DATA_CS_SH 0
+#define B_AX_DATA_CS_MSK 0x7
+
+#define R_AX_HDP_DBG_INFO_1 0x8884
+#define B_AX_CH6_PKT_CNT_SH 24
+#define B_AX_CH6_PKT_CNT_MSK 0xff
+#define B_AX_CH4_PKT_CNT_SH 16
+#define B_AX_CH4_PKT_CNT_MSK 0xff
+#define B_AX_CH2_PKT_CNT_SH 8
+#define B_AX_CH2_PKT_CNT_MSK 0xff
+#define B_AX_CH0_PKT_CNT_SH 0
+#define B_AX_CH0_PKT_CNT_MSK 0xff
+
+#define R_AX_HDP_DBG_INFO_2 0x8888
+#define B_AX_HCIFF_NON_EMPTY BIT(31)
+#define B_AX_AXIFF_NON_EMPTY BIT(30)
+#define B_AX_WP_PKT_CNT_SH 16
+#define B_AX_WP_PKT_CNT_MSK 0xff
+#define B_AX_CH10_PKT_CNT_SH 8
+#define B_AX_CH10_PKT_CNT_MSK 0xff
+#define B_AX_CH8_PKT_CNT_SH 0
+#define B_AX_CH8_PKT_CNT_MSK 0xff
+
+#define R_AX_HDP_DBG_INFO_3 0x888C
+#define B_AX_WP_PKT_CNT_2_SH 24
+#define B_AX_WP_PKT_CNT_2_MSK 0xff
+#define B_AX_CH1_PKT_CNT_SH 16
+#define B_AX_CH1_PKT_CNT_MSK 0xff
+#define B_AX_PTR_CS_WP_2_SH 12
+#define B_AX_PTR_CS_WP_2_MSK 0xf
+#define B_AX_PTR_CS_1_SH 8
+#define B_AX_PTR_CS_1_MSK 0xf
+#define B_AX_DATA_CS_2_SH 0
+#define B_AX_DATA_CS_2_MSK 0x7
+
+#define R_AX_HDP_DBG_INFO_4 0x8890
+#define B_AX_ADDR_INFO_CS_SH 28
+#define B_AX_ADDR_INFO_CS_MSK 0xf
+#define B_AX_HCI_WP_FF_FULL BIT(27)
+#define B_AX_AXI_WP_FF_FULL BIT(26)
+#define B_AX_HFC_CH_FULL_SH 13
+#define B_AX_HFC_CH_FULL_MSK 0x1fff
+#define B_AX_HFC_CH_REQ_SH 0
+#define B_AX_HFC_CH_REQ_MSK 0x1fff
+
+#define R_AX_HDP_DBG_INFO_5 0x8894
+#define B_AX_FETCH_PLD_PKT_CNT_SH 24
+#define B_AX_FETCH_PLD_PKT_CNT_MSK 0xff
+
+#define R_AX_HDP_DBG_INFO_6 0x8898
+#define B_AX_INTF_BTWN_TPKTCTL_SH 12
+#define B_AX_INTF_BTWN_TPKTCTL_MSK 0xf
+
+#define R_AX_HDP_DBG_INFO_7 0x889C
+
+#define R_AX_HDP_DBG_INFO_8 0x88A0
+
+#define R_AX_HDP_DBG_INFO_9 0x88A4
+
+#define R_AX_HDP_DBG_INFO_10 0x88A8
+#define B_AX_WRFF_EMPTY_HDP BIT(31)
+#define B_AX_DMA_ST_HDR_HDP_SH 20
+#define B_AX_DMA_ST_HDR_HDP_MSK 0x7
+#define B_AX_RX_ST_HDR_HDP_SH 16
+#define B_AX_RX_ST_HDR_HDP_MSK 0x7
+
+#define R_AX_HDP_DBG_INFO_11 0x88AC
+#define B_AX_HCI_REQ_SH 28
+#define B_AX_HCI_REQ_MSK 0x3
+#define B_AX_HCI_EMPTY BIT(27)
+#define B_AX_PCIE_RXBD_VLD_SH 24
+#define B_AX_PCIE_RXBD_VLD_MSK 0x3
+
+#define R_AX_HDP_DBG_INFO_12 0x88B0
+#define B_AX_WRFF_EMPTY_CDP BIT(31)
+#define B_AX_PLE_DISPATCHER_Q_EMPTY_SH 0
+#define B_AX_PLE_DISPATCHER_Q_EMPTY_MSK 0xffffff
+
+#define R_AX_HDP_DBG_INFO_13 0x88B4
+#define B_AX_DMA_ST_HDR_CDP_SH 28
+#define B_AX_DMA_ST_HDR_CDP_MSK 0x7
+#define B_AX_RX_ST_HDR_CDP_SH 24
+#define B_AX_RX_ST_HDR_CDP_MSK 0x7
+#define B_AX_AXI_REQ_SH 16
+#define B_AX_AXI_REQ_MSK 0x1f
+#define B_AX_AXIDMA_RXBD_VLD_SH 0
+#define B_AX_AXIDMA_RXBD_VLD_MSK 0x1f
+
+#define R_AX_RXAGG_0 0x8900
+#define B_AX_RXAGG_EN BIT(31)
+#define B_AX_RXAGG_DMA_STORE BIT(30)
+#define B_AX_RXAGG_SW_EN BIT(29)
+#define B_AX_RXAGG_SW_TRIG BIT(28)
+#define B_AX_RXAGG_PKTNUM_TH_SH 16
+#define B_AX_RXAGG_PKTNUM_TH_MSK 0xff
+#define B_AX_RXAGG_TIMEOUT_TH_SH 8
+#define B_AX_RXAGG_TIMEOUT_TH_MSK 0xff
+#define B_AX_RXAGG_LEN_TH_SH 0
+#define B_AX_RXAGG_LEN_TH_MSK 0xff
+
+#define R_AX_RXAGG_1 0x8904
+#define B_AX_RXAGG_SML_PKT_SIZE_SH 8
+#define B_AX_RXAGG_SML_PKT_SIZE_MSK 0x7
+#define B_AX_RXAGG_SML_PKTNUM_TH_SH 0
+#define B_AX_RXAGG_SML_PKTNUM_TH_MSK 0x1f
+
+#define R_AX_RXDMA_SETTING 0x8908
+#define B_AX_PLE_BURST_READ BIT(24)
+#define B_AX_REQ_DEPTH_SH 16
+#define B_AX_REQ_DEPTH_MSK 0x3
+#define B_AX_BULK_TH_OPT BIT(10)
+#define B_AX_BURST_CNT_SH 8
+#define B_AX_BURST_CNT_MSK 0x3
+#define B_AX_BULK_SIZE_SH 0
+#define B_AX_BULK_SIZE_MSK 0x3
+
+#define R_AX_FWDL_CHECKSUM 0x890C
+#define B_AX_FWDL_CHKSUM_SH 16
+#define B_AX_FWDL_CHKSUM_MSK 0xffff
+#define B_AX_FWDL_CHKSUM_VALID BIT(2)
+#define B_AX_FWDL_CHKSUM_RESULT BIT(1)
+#define B_AX_FWDL_CHKSUM_EN BIT(0)
+
+#define R_AX_H2C_SETTING 0x8910
+#define B_AX_CDR_REMOVE_H2C_WD BIT(0)
+
+#define R_AX_RX_PPDU_STATUS_FW_MODE 0x8914
+#define B_AX_HDR_PPDU_ENQ_WLCPU_EN BIT(31)
+#define B_AX_CDR_PPDU_2_WLCPU_LEN_SH 0
+#define B_AX_CDR_PPDU_2_WLCPU_LEN_MSK 0x3fff
+
+#define R_AX_RX_TCPIP_CHECKSUM_FUNCTION 0x8918
+#define B_AX_HDR_TCPIP_CHKSUM_EN BIT(0)
+
+#define R_AX_RX_FC_BD_VALID_MASK 0x891C
+#define B_AX_CDR_BD_MASK_SH 8
+#define B_AX_CDR_BD_MASK_MSK 0x1f
+#define B_AX_HDR_BD_MASK_SH 0
+#define B_AX_HDR_BD_MASK_MSK 0x3
+
+#define R_AX_RX_FUNCTION_STOP 0x8920
+#define B_AX_CDR_DISABLE_PPDU BIT(20)
+#define B_AX_CDR_DISABLE_RPQ BIT(19)
+#define B_AX_CDR_DISABLE_H2C BIT(18)
+#define B_AX_CDR_DISABLE_TXRPT BIT(17)
+#define B_AX_CDR_DISABLE_NORMAL BIT(16)
+#define B_AX_HDR_DISABLE_RPQ BIT(11)
+#define B_AX_HDR_DISABLE_C2H BIT(10)
+#define B_AX_HDR_DISABLE_REPORT BIT(9)
+#define B_AX_HDR_DISABLE_NORMAL BIT(8)
+#define B_AX_CDR_RX_STOP BIT(1)
+#define B_AX_HDR_RX_STOP BIT(0)
+
+#define R_AX_HCI_FC_CTRL 0x8A00
+#define B_AX_HCI_FC_CH12_FULL_COND_SH 10
+#define B_AX_HCI_FC_CH12_FULL_COND_MSK 0x3
+#define B_AX_HCI_FC_WP_CH811_FULL_COND_SH 8
+#define B_AX_HCI_FC_WP_CH811_FULL_COND_MSK 0x3
+#define B_AX_HCI_FC_WP_CH07_FULL_COND_SH 6
+#define B_AX_HCI_FC_WP_CH07_FULL_COND_MSK 0x3
+#define B_AX_HCI_FC_WD_FULL_COND_SH 4
+#define B_AX_HCI_FC_WD_FULL_COND_MSK 0x3
+#define B_AX_HCI_FC_CH12_EN BIT(3)
+#define B_AX_HCI_FC_MODE_SH 1
+#define B_AX_HCI_FC_MODE_MSK 0x3
+#define B_AX_HCI_FC_EN BIT(0)
+
+#define R_AX_CH_PAGE_CTRL 0x8A04
+#define B_AX_PREC_PAGE_CH12_SH 16
+#define B_AX_PREC_PAGE_CH12_MSK 0x1ff
+#define B_AX_PREC_PAGE_CH011_SH 0
+#define B_AX_PREC_PAGE_CH011_MSK 0x1ff
+
+#define R_AX_ACH011_INTRPT_STAT 0x8A08
+#define B_AX_ACH11_INTRPT_STAT BIT(11)
+#define B_AX_ACH10_INTRPT_STAT BIT(10)
+#define B_AX_ACH9_INTRPT_STAT BIT(9)
+#define B_AX_ACH8_INTRPT_STAT BIT(8)
+#define B_AX_ACH7_INTRPT_STAT BIT(7)
+#define B_AX_ACH6_INTRPT_STAT BIT(6)
+#define B_AX_ACH5_INTRPT_STAT BIT(5)
+#define B_AX_ACH4_INTRPT_STAT BIT(4)
+#define B_AX_ACH3_INTRPT_STAT BIT(3)
+#define B_AX_ACH2_INTRPT_STAT BIT(2)
+#define B_AX_ACH1_INTRPT_STAT BIT(1)
+#define B_AX_ACH0_INTRPT_STAT BIT(0)
+
+#define R_AX_HCI_FC_ERR_FLAG 0x8A0C
+#define B_AX_PUB_AVAL_PG_OFW BIT(10)
+#define B_AX_PUB_AVAL_PG_UFW BIT(9)
+#define B_AX_PUB_USE_PG_OFW BIT(8)
+#define B_AX_PUB_USE_PG_UFW BIT(7)
+#define B_AX_CH011_USE_PG_OFW BIT(6)
+#define B_AX_CH011_USE_PG_UFW BIT(5)
+#define B_AX_CH011_AVAL_PG_OFW BIT(4)
+#define B_AX_CH011_AVAL_PG_UFW BIT(3)
+
+#define R_AX_ACH0_PAGE_CTRL 0x8A10
+#define B_AX_ACH0_GRP BIT(31)
+#define B_AX_ACH0_MAX_PG_SH 16
+#define B_AX_ACH0_MAX_PG_MSK 0x1fff
+#define B_AX_ACH0_MIN_PG_SH 0
+#define B_AX_ACH0_MIN_PG_MSK 0x1fff
+
+#define R_AX_ACH1_PAGE_CTRL 0x8A14
+#define B_AX_ACH1_GRP BIT(31)
+#define B_AX_ACH1_MAX_PG_SH 16
+#define B_AX_ACH1_MAX_PG_MSK 0x1fff
+#define B_AX_ACH1_MIN_PG_SH 0
+#define B_AX_ACH1_MIN_PG_MSK 0x1fff
+
+#define R_AX_ACH2_PAGE_CTRL 0x8A18
+#define B_AX_ACH2_GRP BIT(31)
+#define B_AX_ACH2_MAX_PG_SH 16
+#define B_AX_ACH2_MAX_PG_MSK 0x1fff
+#define B_AX_ACH2_MIN_PG_SH 0
+#define B_AX_ACH2_MIN_PG_MSK 0x1fff
+
+#define R_AX_ACH3_PAGE_CTRL 0x8A1C
+#define B_AX_ACH3_GRP BIT(31)
+#define B_AX_ACH3_MAX_PG_SH 16
+#define B_AX_ACH3_MAX_PG_MSK 0x1fff
+#define B_AX_ACH3_MIN_PG_SH 0
+#define B_AX_ACH3_MIN_PG_MSK 0x1fff
+
+#define R_AX_ACH4_PAGE_CTRL 0x8A20
+#define B_AX_ACH4_GRP BIT(31)
+#define B_AX_ACH4_MAX_PG_SH 16
+#define B_AX_ACH4_MAX_PG_MSK 0x1fff
+#define B_AX_ACH4_MIN_PG_SH 0
+#define B_AX_ACH4_MIN_PG_MSK 0x1fff
+
+#define R_AX_ACH5_PAGE_CTRL 0x8A24
+#define B_AX_ACH5_GRP BIT(31)
+#define B_AX_ACH5_MAX_PG_SH 16
+#define B_AX_ACH5_MAX_PG_MSK 0x1fff
+#define B_AX_ACH5_MIN_PG_SH 0
+#define B_AX_ACH5_MIN_PG_MSK 0x1fff
+
+#define R_AX_ACH6_PAGE_CTRL 0x8A28
+#define B_AX_ACH6_GRP BIT(31)
+#define B_AX_ACH6_MAX_PG_SH 16
+#define B_AX_ACH6_MAX_PG_MSK 0x1fff
+#define B_AX_ACH6_MIN_PG_SH 0
+#define B_AX_ACH6_MIN_PG_MSK 0x1fff
+
+#define R_AX_ACH7_PAGE_CTRL 0x8A2C
+#define B_AX_ACH7_GRP BIT(31)
+#define B_AX_ACH7_MAX_PG_SH 16
+#define B_AX_ACH7_MAX_PG_MSK 0x1fff
+#define B_AX_ACH7_MIN_PG_SH 0
+#define B_AX_ACH7_MIN_PG_MSK 0x1fff
+
+#define R_AX_CH8_PAGE_CTRL 0x8A30
+#define B_AX_CH8_GRP BIT(31)
+#define B_AX_CH8_MAX_PG_SH 16
+#define B_AX_CH8_MAX_PG_MSK 0x1fff
+#define B_AX_CH8_MIN_PG_SH 0
+#define B_AX_CH8_MIN_PG_MSK 0x1fff
+
+#define R_AX_CH9_PAGE_CTRL 0x8A34
+#define B_AX_CH9_GRP BIT(31)
+#define B_AX_CH9_MAX_PG_SH 16
+#define B_AX_CH9_MAX_PG_MSK 0x1fff
+#define B_AX_CH9_MIN_PG_SH 0
+#define B_AX_CH9_MIN_PG_MSK 0x1fff
+
+#define R_AX_CH10_PAGE_CTRL 0x8A38
+#define B_AX_CH10_GRP BIT(31)
+#define B_AX_CH10_MAX_PG_SH 16
+#define B_AX_CH10_MAX_PG_MSK 0x1fff
+#define B_AX_CH10_MIN_PG_SH 0
+#define B_AX_CH10_MIN_PG_MSK 0x1fff
+
+#define R_AX_CH11_PAGE_CTRL 0x8A3C
+#define B_AX_CH11_GRP BIT(31)
+#define B_AX_CH11_MAX_PG_SH 16
+#define B_AX_CH11_MAX_PG_MSK 0x1fff
+#define B_AX_CH11_MIN_PG_SH 0
+#define B_AX_CH11_MIN_PG_MSK 0x1fff
+
+#define R_AX_ACH0_PAGE_INFO 0x8A50
+#define B_AX_ACH0_AVAL_PG_SH 16
+#define B_AX_ACH0_AVAL_PG_MSK 0x1fff
+#define B_AX_ACH0_USE_PG_SH 0
+#define B_AX_ACH0_USE_PG_MSK 0x1fff
+
+#define R_AX_ACH1_PAGE_INFO 0x8A54
+#define B_AX_ACH1_AVAL_PG_SH 16
+#define B_AX_ACH1_AVAL_PG_MSK 0x1fff
+#define B_AX_ACH1_USE_PG_SH 0
+#define B_AX_ACH1_USE_PG_MSK 0x1fff
+
+#define R_AX_ACH2_PAGE_INFO 0x8A58
+#define B_AX_ACH2_AVAL_PG_SH 16
+#define B_AX_ACH2_AVAL_PG_MSK 0x1fff
+#define B_AX_ACH2_USE_PG_SH 0
+#define B_AX_ACH2_USE_PG_MSK 0x1fff
+
+#define R_AX_ACH3_PAGE_INFO 0x8A5C
+#define B_AX_ACH3_AVAL_PG_SH 16
+#define B_AX_ACH3_AVAL_PG_MSK 0x1fff
+#define B_AX_ACH3_USE_PG_SH 0
+#define B_AX_ACH3_USE_PG_MSK 0x1fff
+
+#define R_AX_ACH4_PAGE_INFO 0x8A60
+#define B_AX_ACH4_AVAL_PG_SH 16
+#define B_AX_ACH4_AVAL_PG_MSK 0x1fff
+#define B_AX_ACH4_USE_PG_SH 0
+#define B_AX_ACH4_USE_PG_MSK 0x1fff
+
+#define R_AX_ACH5_PAGE_INFO 0x8A64
+#define B_AX_ACH5_AVAL_PG_SH 16
+#define B_AX_ACH5_AVAL_PG_MSK 0x1fff
+#define B_AX_ACH5_USE_PG_SH 0
+#define B_AX_ACH5_USE_PG_MSK 0x1fff
+
+#define R_AX_ACH6_PAGE_INFO 0x8A68
+#define B_AX_ACH6_AVAL_PG_SH 16
+#define B_AX_ACH6_AVAL_PG_MSK 0x1fff
+#define B_AX_ACH6_USE_PG_SH 0
+#define B_AX_ACH6_USE_PG_MSK 0x1fff
+
+#define R_AX_ACH7_PAGE_INFO 0x8A6C
+#define B_AX_ACH7_AVAL_PG_SH 16
+#define B_AX_ACH7_AVAL_PG_MSK 0x1fff
+#define B_AX_ACH7_USE_PG_SH 0
+#define B_AX_ACH7_USE_PG_MSK 0x1fff
+
+#define R_AX_CH8_PAGE_INFO 0x8A70
+#define B_AX_CH8_AVAL_PG_SH 16
+#define B_AX_CH8_AVAL_PG_MSK 0x1fff
+#define B_AX_CH8_USE_PG_SH 0
+#define B_AX_CH8_USE_PG_MSK 0x1fff
+
+#define R_AX_CH9_PAGE_INFO 0x8A74
+#define B_AX_CH9_AVAL_PG_SH 16
+#define B_AX_CH9_AVAL_PG_MSK 0x1fff
+#define B_AX_CH9_USE_PG_SH 0
+#define B_AX_CH9_USE_PG_MSK 0x1fff
+
+#define R_AX_CH10_PAGE_INFO 0x8A78
+#define B_AX_CH10_AVAL_PG_SH 16
+#define B_AX_CH10_AVAL_PG_MSK 0x1fff
+#define B_AX_CH10_USE_PG_SH 0
+#define B_AX_CH10_USE_PG_MSK 0x1fff
+
+#define R_AX_CH11_PAGE_INFO 0x8A7C
+#define B_AX_CH11_AVAL_PG_SH 16
+#define B_AX_CH11_AVAL_PG_MSK 0x1fff
+#define B_AX_CH11_USE_PG_SH 0
+#define B_AX_CH11_USE_PG_MSK 0x1fff
+
+#define R_AX_CH12_PAGE_INFO 0x8A80
+#define B_AX_CH12_AVAL_PG_SH 16
+#define B_AX_CH12_AVAL_PG_MSK 0x1fff
+
+#define R_AX_PUB_PAGE_INFO3 0x8A8C
+#define B_AX_G1_AVAL_PG_SH 16
+#define B_AX_G1_AVAL_PG_MSK 0x1fff
+#define B_AX_G0_AVAL_PG_SH 0
+#define B_AX_G0_AVAL_PG_MSK 0x1fff
+
+#define R_AX_PUB_PAGE_CTRL1 0x8A90
+#define B_AX_PUBPG_G1_SH 16
+#define B_AX_PUBPG_G1_MSK 0x1fff
+#define B_AX_PUBPG_G0_SH 0
+#define B_AX_PUBPG_G0_MSK 0x1fff
+
+#define R_AX_PUB_PAGE_CTRL2 0x8A94
+#define B_AX_PUBPG_ALL_SH 0
+#define B_AX_PUBPG_ALL_MSK 0x1fff
+
+#define R_AX_PUB_PAGE_INFO1 0x8A98
+#define B_AX_G1_USE_PG_SH 16
+#define B_AX_G1_USE_PG_MSK 0x1fff
+#define B_AX_G0_USE_PG_SH 0
+#define B_AX_G0_USE_PG_MSK 0x1fff
+
+#define R_AX_PUB_PAGE_INFO2 0x8A9C
+#define B_AX_PUB_AVAL_PG_SH 0
+#define B_AX_PUB_AVAL_PG_MSK 0x1fff
+
+#define R_AX_WP_PAGE_CTRL1 0x8AA0
+#define B_AX_PREC_PAGE_WP_CH811_SH 16
+#define B_AX_PREC_PAGE_WP_CH811_MSK 0x1ff
+#define B_AX_PREC_PAGE_WP_CH07_SH 0
+#define B_AX_PREC_PAGE_WP_CH07_MSK 0x1ff
+
+#define R_AX_WP_PAGE_CTRL2 0x8AA4
+#define B_AX_WP_THRD_SH 0
+#define B_AX_WP_THRD_MSK 0x1fff
+
+#define R_AX_WP_PAGE_INFO1 0x8AA8
+#define B_AX_WP_AVAL_PG_SH 16
+#define B_AX_WP_AVAL_PG_MSK 0x1fff
+
+#define R_AX_ACH0_THR 0x8AB0
+#define B_AX_ACH0_INTRPT_EN BIT(31)
+#define B_AX_ACH0_THR_WP_SH 16
+#define B_AX_ACH0_THR_WP_MSK 0x1fff
+#define B_AX_ACH0_THR_WD_SH 0
+#define B_AX_ACH0_THR_WD_MSK 0x1fff
+
+#define R_AX_ACH1_THR 0x8AB4
+#define B_AX_ACH1_INTRPT_EN BIT(31)
+#define B_AX_ACH1_THR_WP_SH 16
+#define B_AX_ACH1_THR_WP_MSK 0x1fff
+#define B_AX_ACH1_THR_WD_SH 0
+#define B_AX_ACH1_THR_WD_MSK 0x1fff
+
+#define R_AX_ACH2_THR 0x8AB8
+#define B_AX_ACH2_INTRPT_EN BIT(31)
+#define B_AX_ACH2_THR_WP_SH 16
+#define B_AX_ACH2_THR_WP_MSK 0x1fff
+#define B_AX_ACH2_THR_WD_SH 0
+#define B_AX_ACH2_THR_WD_MSK 0x1fff
+
+#define R_AX_ACH3_THR 0x8ABC
+#define B_AX_ACH3_INTRPT_EN BIT(31)
+#define B_AX_ACH3_THR_WP_SH 16
+#define B_AX_ACH3_THR_WP_MSK 0x1fff
+#define B_AX_ACH3_THR_WD_SH 0
+#define B_AX_ACH3_THR_WD_MSK 0x1fff
+
+#define R_AX_ACH4_THR 0x8AC0
+#define B_AX_ACH4_INTRPT_EN BIT(31)
+#define B_AX_ACH4_THR_WP_SH 16
+#define B_AX_ACH4_THR_WP_MSK 0x1fff
+#define B_AX_ACH4_THR_WD_SH 0
+#define B_AX_ACH4_THR_WD_MSK 0x1fff
+
+#define R_AX_ACH5_THR 0x8AC4
+#define B_AX_ACH5_INTRPT_EN BIT(31)
+#define B_AX_ACH5_THR_WP_SH 16
+#define B_AX_ACH5_THR_WP_MSK 0x1fff
+#define B_AX_ACH5_THR_WD_SH 0
+#define B_AX_ACH5_THR_WD_MSK 0x1fff
+
+#define R_AX_ACH6_THR 0x8AC8
+#define B_AX_ACH6_INTRPT_EN BIT(31)
+#define B_AX_ACH6_THR_WP_SH 16
+#define B_AX_ACH6_THR_WP_MSK 0x1fff
+#define B_AX_ACH6_THR_WD_SH 0
+#define B_AX_ACH6_THR_WD_MSK 0x1fff
+
+#define R_AX_ACH7_THR 0x8ACC
+#define B_AX_ACH7_INTRPT_EN BIT(31)
+#define B_AX_ACH7_THR_WP_SH 16
+#define B_AX_ACH7_THR_WP_MSK 0x1fff
+#define B_AX_ACH7_THR_WD_SH 0
+#define B_AX_ACH7_THR_WD_MSK 0x1fff
+
+#define R_AX_CH8_THR 0x8AD0
+#define B_AX_CH8_INTRPT_EN BIT(31)
+#define B_AX_CH8_THR_WP_SH 16
+#define B_AX_CH8_THR_WP_MSK 0x1fff
+#define B_AX_CH8_THR_WD_SH 0
+#define B_AX_CH8_THR_WD_MSK 0x1fff
+
+#define R_AX_CH9_THR 0x8AD4
+#define B_AX_CH9_INTRPT_EN BIT(31)
+#define B_AX_CH9_THR_WP_SH 16
+#define B_AX_CH9_THR_WP_MSK 0x1fff
+#define B_AX_CH9_THR_WD_SH 0
+#define B_AX_CH9_THR_WD_MSK 0x1fff
+
+#define R_AX_CH10_THR 0x8AD8
+#define B_AX_CH10_INTRPT_EN BIT(31)
+#define B_AX_CH10_THR_WP_SH 16
+#define B_AX_CH10_THR_WP_MSK 0x1fff
+#define B_AX_CH10_THR_WD_SH 0
+#define B_AX_CH10_THR_WD_MSK 0x1fff
+
+#define R_AX_CH11_THR 0x8ADC
+#define B_AX_CH11_INTRPT_EN BIT(31)
+#define B_AX_CH11_THR_WP_SH 16
+#define B_AX_CH11_THR_WP_MSK 0x1fff
+#define B_AX_CH11_THR_WD_SH 0
+#define B_AX_CH11_THR_WD_MSK 0x1fff
+
+//
+// WDE_DLE
+//
+
+#define R_AX_WDE_WORD000 0x8C00
+
+#define R_AX_WDE_WORD004 0x8C04
+
+#define R_AX_WDE_PKTBUF_CFG 0x8C08
+#define B_AX_WDE_FREE_PAGE_NUM_SH 16
+#define B_AX_WDE_FREE_PAGE_NUM_MSK 0x1fff
+#define B_AX_WDE_START_BOUND_SH 8
+#define B_AX_WDE_START_BOUND_MSK 0x3f
+#define B_AX_WDE_PAGE_SEL_SH 0
+#define B_AX_WDE_PAGE_SEL_MSK 0x3
+
+#define R_AX_WDE_WORD00C 0x8C0C
+
+#define R_AX_WDE_WORD010 0x8C10
+
+#define R_AX_WDE_WORD014 0x8C14
+
+#define R_AX_WDE_WORD018 0x8C18
+
+#define R_AX_WDE_WORD01C 0x8C1C
+
+#define R_AX_WDE_WORD020 0x8C20
+
+#define R_AX_WDE_WORD024 0x8C24
+
+#define R_AX_WDE_WORD028 0x8C28
+
+#define R_AX_WDE_WORD02C 0x8C2C
+
+#define R_AX_WDE_WORD030 0x8C30
+
+#define R_AX_WDE_ERR_FLAG_CFG_NUM1 0x8C34
+#define B_AX_WDE_ERR_FLAG_NUM1_VLD BIT(31)
+#define B_AX_WDE_ERR_FLAG_NUM1_MSTIDX_SH 24
+#define B_AX_WDE_ERR_FLAG_NUM1_MSTIDX_MSK 0xf
+#define B_AX_WDE_ERR_FLAG_NUM1_ISRIDX_SH 16
+#define B_AX_WDE_ERR_FLAG_NUM1_ISRIDX_MSK 0x1f
+#define B_AX_WDE_DATCHN_FRZTMR_MODE BIT(2)
+#define B_AX_WDE_QUEMGN_FRZTMR_MODE BIT(1)
+#define B_AX_WDE_BUFMGN_FRZTMR_MODE BIT(0)
+
+#define R_AX_WDE_ERR_IMR 0x8C38
+#define B_AX_WDE_DATCHN_RRDY_ERR_INT_EN BIT(27)
+#define B_AX_WDE_DATCHN_FRZTO_ERR_INT_EN BIT(26)
+#define B_AX_WDE_DATCHN_NULLPG_ERR_INT_EN BIT(25)
+#define B_AX_WDE_DATCHN_ARBT_ERR_INT_EN BIT(24)
+#define B_AX_WDE_QUEMGN_FRZTO_ERR_INT_EN BIT(19)
+#define B_AX_WDE_NXTPKTLL_AD_ERR_INT_EN BIT(18)
+#define B_AX_WDE_PREPKTLLT_AD_ERR_INT_EN BIT(17)
+#define B_AX_WDE_ENQ_PKTCNT_NVAL_ERR_INT_EN BIT(16)
+#define B_AX_WDE_ENQ_PKTCNT_OVRF_ERR_INT_EN BIT(15)
+#define B_AX_WDE_QUE_SRCQUEID_ERR_INT_EN BIT(14)
+#define B_AX_WDE_QUE_DSTQUEID_ERR_INT_EN BIT(13)
+#define B_AX_WDE_QUE_CMDTYPE_ERR_INT_EN BIT(12)
+#define B_AX_WDE_BUFMGN_FRZTO_ERR_INT_EN BIT(7)
+#define B_AX_WDE_GETNPG_PGOFST_ERR_INT_EN BIT(6)
+#define B_AX_WDE_GETNPG_STRPG_ERR_INT_EN BIT(5)
+#define B_AX_WDE_BUFREQ_SRCHTAILPG_ERR_INT_EN BIT(4)
+#define B_AX_WDE_BUFRTN_SIZE_ERR_INT_EN BIT(3)
+#define B_AX_WDE_BUFRTN_INVLD_PKTID_ERR_INT_EN BIT(2)
+#define B_AX_WDE_BUFREQ_UNAVAL_ERR_INT_EN BIT(1)
+#define B_AX_WDE_BUFREQ_QTAID_ERR_INT_EN BIT(0)
+
+#define R_AX_WDE_ERR_ISR 0x8C3C
+#define B_AX_WDE_DATCHN_RRDY_ERR BIT(27)
+#define B_AX_WDE_DATCHN_FRZTO_ERR BIT(26)
+#define B_AX_WDE_DATCHN_NULLPG_ERR BIT(25)
+#define B_AX_WDE_DATCHN_ARBT_ERR BIT(24)
+#define B_AX_WDE_QUEMGN_FRZTO_ERR BIT(19)
+#define B_AX_WDE_NXTPKTLL_AD_ERR BIT(18)
+#define B_AX_WDE_PREPKTLLT_AD_ERR BIT(17)
+#define B_AX_WDE_ENQ_PKTCNT_NVAL_ERR BIT(16)
+#define B_AX_WDE_ENQ_PKTCNT_OVRF_ERR BIT(15)
+#define B_AX_WDE_QUE_SRCQUEID_ERR BIT(14)
+#define B_AX_WDE_QUE_DSTQUEID_ERR BIT(13)
+#define B_AX_WDE_QUE_CMDTYPE_ERR BIT(12)
+#define B_AX_WDE_BUFMGN_FRZTO_ERR BIT(7)
+#define B_AX_WDE_GETNPG_PGOFST_ERR BIT(6)
+#define B_AX_WDE_GETNPG_STRPG_ERR BIT(5)
+#define B_AX_WDE_BUFREQ_SRCHTAILPG_ERR BIT(4)
+#define B_AX_WDE_BUFRTN_SIZE_ERR BIT(3)
+#define B_AX_WDE_BUFRTN_INVLD_PKTID_ERR BIT(2)
+#define B_AX_WDE_BUFREQ_UNAVAL_ERR BIT(1)
+#define B_AX_WDE_BUFREQ_QTAID_ERR BIT(0)
+
+#define R_AX_WDE_QTA0_CFG 0x8C40
+#define B_AX_WDE_Q0_MAX_SIZE_SH 16
+#define B_AX_WDE_Q0_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q0_MIN_SIZE_SH 0
+#define B_AX_WDE_Q0_MIN_SIZE_MSK 0xfff
+
+#define R_AX_WDE_QTA1_CFG 0x8C44
+#define B_AX_WDE_Q1_MAX_SIZE_SH 16
+#define B_AX_WDE_Q1_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q1_MIN_SIZE_SH 0
+#define B_AX_WDE_Q1_MIN_SIZE_MSK 0xfff
+
+#define R_AX_WDE_QTA2_CFG 0x8C48
+#define B_AX_WDE_Q2_MAX_SIZE_SH 16
+#define B_AX_WDE_Q2_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q2_MIN_SIZE_SH 0
+#define B_AX_WDE_Q2_MIN_SIZE_MSK 0xfff
+
+#define R_AX_WDE_QTA3_CFG 0x8C4C
+#define B_AX_WDE_Q3_MAX_SIZE_SH 16
+#define B_AX_WDE_Q3_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q3_MIN_SIZE_SH 0
+#define B_AX_WDE_Q3_MIN_SIZE_MSK 0xfff
+
+#define R_AX_WDE_QTA4_CFG 0x8C50
+#define B_AX_WDE_Q4_MAX_SIZE_SH 16
+#define B_AX_WDE_Q4_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q4_MIN_SIZE_SH 0
+#define B_AX_WDE_Q4_MIN_SIZE_MSK 0xfff
+
+#define R_AX_WDE_QTA5_CFG 0x8C54
+
+#define R_AX_WDE_QTA6_CFG 0x8C58
+
+#define R_AX_WDE_QTA7_CFG 0x8C5C
+
+#define R_AX_WDE_QTA8_CFG 0x8C60
+
+#define R_AX_WDE_QTA9_CFG 0x8C64
+
+#define R_AX_WDE_QTA10_CFG 0x8C68
+
+#define R_AX_WDE_QTA11_CFG 0x8C6C
+
+#define R_AX_WDE_QTA12_CFG 0x8C70
+
+#define R_AX_WDE_QTA13_CFG 0x8C74
+
+#define R_AX_WDE_QTA14_CFG 0x8C78
+
+#define R_AX_WDE_QTA15_CFG 0x8C7C
+
+#define R_AX_WDE_INI_STATUS 0x8D00
+#define B_AX_WDE_Q_MGN_INI_RDY BIT(1)
+#define B_AX_WDE_BUF_MGN_INI_RDY BIT(0)
+
+#define R_AX_WDE_WORD104 0x8D04
+
+#define R_AX_WDE_WORD108 0x8D08
+
+#define R_AX_WDE_WORD10C 0x8D0C
+
+#define R_AX_WDE_DBG_FUN_INTF_CTL 0x8D10
+#define B_AX_WDE_DFI_ACTIVE BIT(31)
+#define B_AX_WDE_DFI_TRGSEL_SH 16
+#define B_AX_WDE_DFI_TRGSEL_MSK 0xf
+#define B_AX_WDE_DFI_ADDR_SH 0
+#define B_AX_WDE_DFI_ADDR_MSK 0xffff
+
+#define R_AX_WDE_DBG_FUN_INTF_DATA 0x8D14
+#define B_AX_WDE_DFI_DATA_SH 0
+#define B_AX_WDE_DFI_DATA_MSK 0xffffffffL
+
+#define R_AX_WDE_DBG_CTL 0x8D18
+#define B_AX_WDE_DBG1_SEL_SH 8
+#define B_AX_WDE_DBG1_SEL_MSK 0xff
+#define B_AX_WDE_DBG0_SEL_SH 0
+#define B_AX_WDE_DBG0_SEL_MSK 0xff
+
+#define R_AX_DBG_OUT 0x8D1C
+#define B_AX_WDE_DBG1_OUT_SH 16
+#define B_AX_WDE_DBG1_OUT_MSK 0xffff
+#define B_AX_WDE_DBG0_OUT_SH 0
+#define B_AX_WDE_DBG0_OUT_MSK 0xffff
+
+#define R_AX_WDE_Q_STATUS_CFG 0x8D80
+#define B_AX_WDE_Q_STATUS_SEL_SH 0
+#define B_AX_WDE_Q_STATUS_SEL_MSK 0x7
+
+#define R_AX_WDE_Q_STATUS_VAL 0x8D84
+#define B_AX_WDE_Q_STATUS_VAL_SH 0
+#define B_AX_WDE_Q_STATUS_VAL_MSK 0xffffffffL
+
+//
+// PLE_DLE
+//
+
+#define R_AX_PLE_WORD000 0x9000
+
+#define R_AX_PLE_WORD004 0x9004
+
+#define R_AX_PLE_PKTBUF_CFG 0x9008
+#define B_AX_PLE_FREE_PAGE_NUM_SH 16
+#define B_AX_PLE_FREE_PAGE_NUM_MSK 0x1fff
+#define B_AX_PLE_START_BOUND_SH 8
+#define B_AX_PLE_START_BOUND_MSK 0x3f
+#define B_AX_PLE_PAGE_SEL_SH 0
+#define B_AX_PLE_PAGE_SEL_MSK 0x3
+
+#define R_AX_PLE_WORD00C 0x900C
+
+#define R_AX_PLE_WORD010 0x9010
+
+#define R_AX_PLE_WORD014 0x9014
+
+#define R_AX_PLE_WORD018 0x9018
+
+#define R_AX_PLE_WORD01C 0x901C
+
+#define R_AX_PLE_WORD020 0x9020
+
+#define R_AX_PLE_WORD024 0x9024
+
+#define R_AX_PLE_WORD028 0x9028
+
+#define R_AX_PLE_WORD02C 0x902C
+
+#define R_AX_PLE_WORD030 0x9030
+
+#define R_AX_PLE_ERR_FLAG_CFG_NUM1 0x9034
+#define B_AX_PLE_ERR_FLAG_NUM1_VLD BIT(31)
+#define B_AX_PLE_ERR_FLAG_NUM1_MSTIDX_SH 24
+#define B_AX_PLE_ERR_FLAG_NUM1_MSTIDX_MSK 0xf
+#define B_AX_PLE_ERR_FLAG_NUM1_ISRIDX_SH 16
+#define B_AX_PLE_ERR_FLAG_NUM1_ISRIDX_MSK 0x1f
+#define B_AX_PLE_DATCHN_FRZTMR_MODE BIT(2)
+#define B_AX_PLE_QUEMGN_FRZTMR_MODE BIT(1)
+#define B_AX_PLE_BUFMGN_FRZTMR_MODE BIT(0)
+
+#define R_AX_PLE_ERR_IMR 0x9038
+#define B_AX_PLE_DATCHN_RRDY_ERR_INT_EN BIT(27)
+#define B_AX_PLE_DATCHN_FRZTO_ERR_INT_EN BIT(26)
+#define B_AX_PLE_DATCHN_NULLPG_ERR_INT_EN BIT(25)
+#define B_AX_PLE_DATCHN_ARBT_ERR_INT_EN BIT(24)
+#define B_AX_PLE_QUEMGN_FRZTO_ERR_INT_EN BIT(19)
+#define B_AX_PLE_NXTPKTLL_AD_ERR_INT_EN BIT(18)
+#define B_AX_PLE_PREPKTLLT_AD_ERR_INT_EN BIT(17)
+#define B_AX_PLE_ENQ_PKTCNT_NVAL_ERR_INT_EN BIT(16)
+#define B_AX_PLE_ENQ_PKTCNT_OVRF_ERR_INT_EN BIT(15)
+#define B_AX_PLE_QUE_SRCQUEID_ERR_INT_EN BIT(14)
+#define B_AX_PLE_QUE_DSTQUEID_ERR_INT_EN BIT(13)
+#define B_AX_PLE_QUE_CMDTYPE_ERR_INT_EN BIT(12)
+#define B_AX_PLE_BUFMGN_FRZTO_ERR_INT_EN BIT(7)
+#define B_AX_PLE_GETNPG_PGOFST_ERR_INT_EN BIT(6)
+#define B_AX_PLE_GETNPG_STRPG_ERR_INT_EN BIT(5)
+#define B_AX_PLE_BUFREQ_SRCHTAILPG_ERR_INT_EN BIT(4)
+#define B_AX_PLE_BUFRTN_SIZE_ERR_INT_EN BIT(3)
+#define B_AX_PLE_BUFRTN_INVLD_PKTID_ERR_INT_EN BIT(2)
+#define B_AX_PLE_BUFREQ_UNAVAL_ERR_INT_EN BIT(1)
+#define B_AX_PLE_BUFREQ_QTAID_ERR_INT_EN BIT(0)
+
+#define R_AX_PLE_ERR_FLAG_ISR 0x903C
+#define B_AX_PLE_DATCHN_RRDY_ERR BIT(27)
+#define B_AX_PLE_DATCHN_FRZTO_ERR BIT(26)
+#define B_AX_PLE_DATCHN_NULLPG_ERR BIT(25)
+#define B_AX_PLE_DATCHN_ARBT_ERR BIT(24)
+#define B_AX_PLE_QUEMGN_FRZTO_ERR BIT(19)
+#define B_AX_PLE_NXTPKTLL_AD_ERR BIT(18)
+#define B_AX_PLE_PREPKTLLT_AD_ERR BIT(17)
+#define B_AX_PLE_ENQ_PKTCNT_NVAL_ERR BIT(16)
+#define B_AX_PLE_ENQ_PKTCNT_OVRF_ERR BIT(15)
+#define B_AX_PLE_QUE_SRCQUEID_ERR BIT(14)
+#define B_AX_PLE_QUE_DSTQUEID_ERR BIT(13)
+#define B_AX_PLE_QUE_CMDTYPE_ERR BIT(12)
+#define B_AX_PLE_BUFMGN_FRZTO_ERR BIT(7)
+#define B_AX_PLE_GETNPG_PGOFST_ERR BIT(6)
+#define B_AX_PLE_GETNPG_STRPG_ERR BIT(5)
+#define B_AX_PLE_BUFREQ_SRCHTAILPG_ERR BIT(4)
+#define B_AX_PLE_BUFRTN_SIZE_ERR BIT(3)
+#define B_AX_PLE_BUFRTN_INVLD_PKTID_ERR BIT(2)
+#define B_AX_PLE_BUFREQ_UNAVAL_ERR BIT(1)
+#define B_AX_PLE_BUFREQ_QTAID_ERR BIT(0)
+
+#define R_AX_PLE_QTA0_CFG 0x9040
+#define B_AX_PLE_Q0_MAX_SIZE_SH 16
+#define B_AX_PLE_Q0_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q0_MIN_SIZE_SH 0
+#define B_AX_PLE_Q0_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA1_CFG 0x9044
+#define B_AX_PLE_Q1_MAX_SIZE_SH 16
+#define B_AX_PLE_Q1_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q1_MIN_SIZE_SH 0
+#define B_AX_PLE_Q1_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA2_CFG 0x9048
+#define B_AX_PLE_Q2_MAX_SIZE_SH 16
+#define B_AX_PLE_Q2_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q2_MIN_SIZE_SH 0
+#define B_AX_PLE_Q2_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA3_CFG 0x904C
+#define B_AX_PLE_Q3_MAX_SIZE_SH 16
+#define B_AX_PLE_Q3_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q3_MIN_SIZE_SH 0
+#define B_AX_PLE_Q3_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA4_CFG 0x9050
+#define B_AX_PLE_Q4_MAX_SIZE_SH 16
+#define B_AX_PLE_Q4_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q4_MIN_SIZE_SH 0
+#define B_AX_PLE_Q4_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA5_CFG 0x9054
+#define B_AX_PLE_Q5_MAX_SIZE_SH 16
+#define B_AX_PLE_Q5_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q5_MIN_SIZE_SH 0
+#define B_AX_PLE_Q5_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA6_CFG 0x9058
+#define B_AX_PLE_Q6_MAX_SIZE_SH 16
+#define B_AX_PLE_Q6_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q6_MIN_SIZE_SH 0
+#define B_AX_PLE_Q6_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA7_CFG 0x905C
+#define B_AX_PLE_Q7_MAX_SIZE_SH 16
+#define B_AX_PLE_Q7_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q7_MIN_SIZE_SH 0
+#define B_AX_PLE_Q7_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA8_CFG 0x9060
+#define B_AX_PLE_Q8_MAX_SIZE_SH 16
+#define B_AX_PLE_Q8_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q8_MIN_SIZE_SH 0
+#define B_AX_PLE_Q8_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA9_CFG 0x9064
+#define B_AX_PLE_Q9_MAX_SIZE_SH 16
+#define B_AX_PLE_Q9_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q9_MIN_SIZE_SH 0
+#define B_AX_PLE_Q9_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA10_CFG 0x9068
+#define B_AX_PLE_Q10_MAX_SIZE_SH 16
+#define B_AX_PLE_Q10_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q10_MIN_SIZE_SH 0
+#define B_AX_PLE_Q10_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA11_CFG 0x906C
+#define B_AX_PLE_Q11_MAX_SIZE_SH 16
+#define B_AX_PLE_Q11_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q11_MIN_SIZE_SH 0
+#define B_AX_PLE_Q11_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA12_CFG 0x9070
+#define B_AX_PLE_Q12_MAX_SIZE_SH 16
+#define B_AX_PLE_Q12_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q12_MIN_SIZE_SH 0
+#define B_AX_PLE_Q12_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA13_CFG 0x9074
+#define B_AX_PLE_Q13_MAX_SIZE_SH 16
+#define B_AX_PLE_Q13_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q13_MIN_SIZE_SH 0
+#define B_AX_PLE_Q13_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA14_CFG 0x9078
+#define B_AX_PLE_Q14_MAX_SIZE_SH 16
+#define B_AX_PLE_Q14_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q14_MIN_SIZE_SH 0
+#define B_AX_PLE_Q14_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_QTA15_CFG 0x907C
+#define B_AX_PLE_Q15_MAX_SIZE_SH 16
+#define B_AX_PLE_Q15_MAX_SIZE_MSK 0xfff
+#define B_AX_PLE_Q15_MIN_SIZE_SH 0
+#define B_AX_PLE_Q15_MIN_SIZE_MSK 0xfff
+
+#define R_AX_PLE_WORD080 0x9080
+
+#define R_AX_PLE_WORD084 0x9084
+
+#define R_AX_PLE_WORD088 0x9088
+
+#define R_AX_PLE_WORD08C 0x908C
+
+#define R_AX_PLE_WORD090 0x9090
+
+#define R_AX_PLE_WORD094 0x9094
+
+#define R_AX_PLE_WORD098 0x9098
+
+#define R_AX_PLE_WORD09C 0x909C
+
+#define R_AX_PLE_WORD0A0 0x90A0
+
+#define R_AX_PLE_WORD0A4 0x90A4
+
+#define R_AX_PLE_WORD0A8 0x90A8
+
+#define R_AX_PLE_WORD0AC 0x90AC
+
+#define R_AX_PLE_WORD0B0 0x90B0
+
+#define R_AX_PLE_WORD0B4 0x90B4
+
+#define R_AX_PLE_WORD0B8 0x90B8
+
+#define R_AX_PLE_WORD0BC 0x90BC
+
+#define R_AX_PLE_WORD0C0 0x90C0
+
+#define R_AX_PLE_WORD0C4 0x90C4
+
+#define R_AX_PLE_WORD0C8 0x90C8
+
+#define R_AX_PLE_WORD0CC 0x90CC
+
+#define R_AX_PLE_WORD0D0 0x90D0
+
+#define R_AX_PLE_WORD0D4 0x90D4
+
+#define R_AX_PLE_WORD0D8 0x90D8
+
+#define R_AX_PLE_WORD0DC 0x90DC
+
+#define R_AX_PLE_WORD0E0 0x90E0
+
+#define R_AX_PLE_WORD0E4 0x90E4
+
+#define R_AX_PLE_WORD0E8 0x90E8
+
+#define R_AX_PLE_WORD0EC 0x90EC
+
+#define R_AX_PLE_WORD0F0 0x90F0
+
+#define R_AX_PLE_WORD0F4 0x90F4
+
+#define R_AX_PLE_WORD0F8 0x90F8
+
+#define R_AX_PLE_WORD0FC 0x90FC
+
+#define R_AX_PLE_INI_STATUS 0x9100
+#define B_AX_PLE_Q_MGN_INI_RDY BIT(1)
+#define B_AX_PLE_BUF_MGN_INI_RDY BIT(0)
+
+#define R_AX_PLE_WORD104 0x9104
+
+#define R_AX_PLE_WORD108 0x9108
+
+#define R_AX_PLE_WORD10C 0x910C
+
+#define R_AX_PLE_DBG_FUN_INTF_CTL 0x9110
+#define B_AX_PLE_DFI_ACTIVE BIT(31)
+#define B_AX_PLE_DFI_TRGSEL_SH 16
+#define B_AX_PLE_DFI_TRGSEL_MSK 0xf
+#define B_AX_PLE_DFI_ADDR_SH 0
+#define B_AX_PLE_DFI_ADDR_MSK 0xffff
+
+#define R_AX_PLE_DBG_FUN_INTF_DATA 0x9114
+#define B_AX_PLE_DFI_DATA_SH 0
+#define B_AX_PLE_DFI_DATA_MSK 0xffffffffL
+
+#define R_AX_PLE_DBG_CTL 0x9118
+#define B_AX_PLE_DBG1_SEL_SH 8
+#define B_AX_PLE_DBG1_SEL_MSK 0xff
+#define B_AX_PLE_DBG0_SEL_SH 0
+#define B_AX_PLE_DBG0_SEL_MSK 0xff
+
+#define R_AX_PLE_DBG_OUT 0x911C
+#define B_AX_PLE_DBG1_OUT_SH 16
+#define B_AX_PLE_DBG1_OUT_MSK 0xffff
+#define B_AX_PLE_DBG0_OUT_SH 0
+#define B_AX_PLE_DBG0_OUT_MSK 0xffff
+
+#define R_AX_PLE_WORD120 0x9120
+
+#define R_AX_PLE_WORD124 0x9124
+
+#define R_AX_PLE_WORD128 0x9128
+
+#define R_AX_PLE_WORD12C 0x912C
+
+#define R_AX_PLE_WORD130 0x9130
+
+#define R_AX_PLE_WORD134 0x9134
+
+#define R_AX_PLE_WORD138 0x9138
+
+#define R_AX_PLE_WORD13C 0x913C
+
+#define R_AX_PLE_WORD140 0x9140
+
+#define R_AX_PLE_WORD144 0x9144
+
+#define R_AX_PLE_WORD148 0x9148
+
+#define R_AX_PLE_WORD14C 0x914C
+
+#define R_AX_PLE_WORD150 0x9150
+
+#define R_AX_PLE_WORD154 0x9154
+
+#define R_AX_PLE_WORD158 0x9158
+
+#define R_AX_PLE_WORD15C 0x915C
+
+#define R_AX_PLE_WORD160 0x9160
+
+#define R_AX_PLE_WORD164 0x9164
+
+#define R_AX_PLE_WORD168 0x9168
+
+#define R_AX_PLE_WORD16C 0x916C
+
+#define R_AX_PLE_WORD170 0x9170
+
+#define R_AX_PLE_WORD174 0x9174
+
+#define R_AX_PLE_WORD178 0x9178
+
+#define R_AX_PLE_WORD17C 0x917C
+
+#define R_AX_PLE_WORD180 0x9180
+
+#define R_AX_PLE_WORD184 0x9184
+
+#define R_AX_PLE_WORD188 0x9188
+
+#define R_AX_PLE_WORD18C 0x918C
+
+#define R_AX_PLE_WORD190 0x9190
+
+#define R_AX_PLE_WORD194 0x9194
+
+#define R_AX_PLE_WORD198 0x9198
+
+#define R_AX_PLE_WORD19C 0x919C
+
+#define R_AX_PLE_WORD1A0 0x91A0
+
+#define R_AX_PLE_WORD1A4 0x91A4
+
+#define R_AX_PLE_WORD1A8 0x91A8
+
+#define R_AX_PLE_WORD1AC 0x91AC
+
+#define R_AX_PLE_WORD1B0 0x91B0
+
+#define R_AX_PLE_WORD1B4 0x91B4
+
+#define R_AX_PLE_WORD1B8 0x91B8
+
+#define R_AX_PLE_WORD1BC 0x91BC
+
+#define R_AX_PLE_WORD1C0 0x91C0
+
+#define R_AX_PLE_WORD1C4 0x91C4
+
+#define R_AX_PLE_WORD1C8 0x91C8
+
+#define R_AX_PLE_WORD1CC 0x91CC
+
+#define R_AX_PLE_WORD1D0 0x91D0
+
+#define R_AX_PLE_WORD1D4 0x91D4
+
+#define R_AX_PLE_WORD1D8 0x91D8
+
+#define R_AX_PLE_WORD1DC 0x91DC
+
+#define R_AX_PLE_WORD1E0 0x91E0
+
+#define R_AX_PLE_WORD1E4 0x91E4
+
+#define R_AX_PLE_WORD1E8 0x91E8
+
+#define R_AX_PLE_WORD1EC 0x91EC
+
+#define R_AX_PLE_WORD1F0 0x91F0
+
+#define R_AX_PLE_WORD1F4 0x91F4
+
+#define R_AX_PLE_WORD1F8 0x91F8
+
+#define R_AX_PLE_WORD1FC 0x91FC
+
+//
+// WDRLS
+//
+
+#define R_AX_WDRLS_WORD000 0x9400
+
+#define R_AX_WDRLS_WORD004 0x9404
+
+#define R_AX_WDRLS_CFG 0x9408
+#define B_AX_RLSRPT_BUFREQ_TO_SH 8
+#define B_AX_RLSRPT_BUFREQ_TO_MSK 0xff
+#define B_AX_WDRLS_MODE_SH 0
+#define B_AX_WDRLS_MODE_MSK 0x3
+
+#define R_AX_WDRLS_WORD00C 0x940C
+
+#define R_AX_RLSRPT0_CFG0 0x9410
+#define B_AX_RLSRPT0_FLTR_MAP_SH 24
+#define B_AX_RLSRPT0_FLTR_MAP_MSK 0xf
+#define B_AX_RLSRPT0_PKTTYPE_SH 16
+#define B_AX_RLSRPT0_PKTTYPE_MSK 0xf
+#define B_AX_RLSRPT0_PID_SH 8
+#define B_AX_RLSRPT0_PID_MSK 0x7
+#define B_AX_RLSRPT0_QID_SH 0
+#define B_AX_RLSRPT0_QID_MSK 0x3f
+
+#define R_AX_RLSRPT0_CFG1 0x9414
+#define B_AX_RLSRPT0_TO_SH 16
+#define B_AX_RLSRPT0_TO_MSK 0xff
+#define B_AX_RLSRPT0_AGGNUM_SH 0
+#define B_AX_RLSRPT0_AGGNUM_MSK 0xff
+
+#define R_AX_WDRLS_WORD018 0x9418
+
+#define R_AX_WDRLS_WORD01C 0x941C
+
+#define R_AX_RLSRPT1_CFG0 0x9420
+#define B_AX_RLSRPT1_FLTR_MAP_SH 24
+#define B_AX_RLSRPT1_FLTR_MAP_MSK 0xf
+#define B_AX_RLSRPT1_PKTTYPE_SH 16
+#define B_AX_RLSRPT1_PKTTYPE_MSK 0xf
+#define B_AX_RLSRPT1_PID_SH 8
+#define B_AX_RLSRPT1_PID_MSK 0x7
+#define B_AX_RLSRPT1_QID_SH 0
+#define B_AX_RLSRPT1_QID_MSK 0x3f
+
+#define R_AX_RLSRPT1_CFG1 0x9424
+#define B_AX_RLSRPT1_TO_SH 16
+#define B_AX_RLSRPT1_TO_MSK 0xff
+#define B_AX_RLSRPT1_AGGNUM_SH 0
+#define B_AX_RLSRPT1_AGGNUM_MSK 0xff
+
+#define R_AX_WDRLS_WORD028 0x9428
+
+#define R_AX_WDRLS_WORD02C 0x942C
+
+#define R_AX_WDRLS_ERR_IMR 0x9430
+#define B_AX_WDRLS_RPT1_FRZTO_ERR_INT_EN BIT(13)
+#define B_AX_WDRLS_RPT1_AGGNUM0_ERR_INT_EN BIT(12)
+#define B_AX_WDRLS_RPT0_FRZTO_ERR_INT_EN BIT(9)
+#define B_AX_WDRLS_RPT0_AGGNUM0_ERR_INT_EN BIT(8)
+#define B_AX_WDRLS_PLEBREQ_PKTID_ISNULL_ERR_INT_EN BIT(5)
+#define B_AX_WDRLS_PLEBREQ_TO_ERR_INT_EN BIT(4)
+#define B_AX_WDRLS_CTL_FRZTO_ERR_INT_EN BIT(2)
+#define B_AX_WDRLS_CTL_PLPKTID_ISNULL_ERR_INT_EN BIT(1)
+#define B_AX_WDRLS_CTL_WDPKTID_ISNULL_ERR_INT_EN BIT(0)
+
+#define R_AX_WDRLS_ERR_ISR 0x9434
+#define B_AX_WDRLS_RPT1_FRZTO_ERR BIT(13)
+#define B_AX_WDRLS_RPT1_AGGNUM_ERR BIT(12)
+#define B_AX_WDRLS_RPT0_FRZTO_ERR BIT(9)
+#define B_AX_WDRLS_RPT0_AGGNUM0_ERR BIT(8)
+#define B_AX_WDRLS_PLEBREQ_PKTID_ISNULL_ERR BIT(5)
+#define B_AX_WDRLS_PLEBREQ_TO_ERR BIT(4)
+#define B_AX_WDRLS_CTL_FRZTO_ERR BIT(2)
+#define B_AX_WDRLS_CTL_PLPKTID_ISNULL_ERR BIT(1)
+#define B_AX_WDRLS_CTL_WDPKTID_ISNULL_ERR BIT(0)
+
+#define R_AX_DBG_CTL_WDRLS 0x9438
+#define B_AX_DBG1_SEL_SH 8
+#define B_AX_DBG1_SEL_MSK 0xff
+#define B_AX_DBG0_SEL_SH 0
+#define B_AX_DBG0_SEL_MSK 0xff
+
+#define R_AX_DBG_OUT_WDRLS 0x943C
+#define B_AX_DBG1_OUT_SH 16
+#define B_AX_DBG1_OUT_MSK 0xffff
+#define B_AX_DBG0_OUT_SH 0
+#define B_AX_DBG0_OUT_MSK 0xffff
+
+#define R_AX_WDRLS_WORD040 0x9440
+
+#define R_AX_WDRLS_WORD044 0x9444
+
+#define R_AX_WDRLS_WORD048 0x9448
+
+#define R_AX_WDRLS_WORD04C 0x944C
+
+#define R_AX_WDRLS_WORD050 0x9450
+
+#define R_AX_WDRLS_WORD054 0x9454
+
+#define R_AX_WDRLS_WORD058 0x9458
+
+#define R_AX_WDRLS_WORD05C 0x945C
+
+#define R_AX_WDRLS_WORD060 0x9460
+
+#define R_AX_WDRLS_WORD064 0x9464
+
+#define R_AX_WDRLS_WORD068 0x9468
+
+#define R_AX_WDRLS_WORD06C 0x946C
+
+#define R_AX_WDRLS_WORD070 0x9470
+
+#define R_AX_WDRLS_WORD074 0x9474
+
+#define R_AX_WDRLS_WORD078 0x9478
+
+#define R_AX_WDRLS_WORD07C 0x947C
+
+//
+// BBRPT
+//
+
+#define R_AX_COM_CFG 0x9600
+#define B_AX_1US_CYCNUM_SEL_SH 16
+#define B_AX_1US_CYCNUM_SEL_MSK 0x3
+#define B_AX_DIS_ACGC_DMA_RPTGEN BIT(1)
+#define B_AX_DIS_ACGC_DMA_PHYIF BIT(0)
+
+#define R_AX_BBRPT_COEX_CFG 0x9604
+#define B_AX_DFS_THR_SH 8
+#define B_AX_DFS_THR_MSK 0xf
+#define B_AX_BBRPT_COEX_EN BIT(0)
+
+#define R_AX_BBRPT_WORD008 0x9608
+
+#define R_AX_BBRPT_COM_ERR_IMR_ISR 0x960C
+#define B_AX_BBRPT_COM_NULL_PLPKTID_ERR BIT(16)
+#define B_AX_BBRPT_COM_NULL_PLPKTID_ERR_INT_EN BIT(0)
+
+#define R_AX_BBRPT_WORD010 0x9610
+
+#define R_AX_BBRPT_WORD014 0x9614
+
+#define R_AX_BBRPT_WORD018 0x9618
+
+#define R_AX_BBRPT_WORD01C 0x961C
+
+#define R_AX_CH_INFO 0x9620
+#define B_AX_CH_INFO_QID_SH 24
+#define B_AX_CH_INFO_QID_MSK 0x3f
+#define B_AX_CH_INFO_PRTID_SH 20
+#define B_AX_CH_INFO_PRTID_MSK 0x7
+#define B_AX_CH_INFO_REQ_SH 18
+#define B_AX_CH_INFO_REQ_MSK 0x3
+#define B_AX_CH_INFO_SEG_SH 16
+#define B_AX_CH_INFO_SEG_MSK 0x3
+#define B_AX_CH_INFO_INTVL_SH 12
+#define B_AX_CH_INFO_INTVL_MSK 0xf
+#define B_AX_GET_CH_INFO_TO_SH 9
+#define B_AX_GET_CH_INFO_TO_MSK 0x7
+#define B_AX_CH_INFO_PHY BIT(8)
+#define B_AX_CH_INFO_BUF_SH 6
+#define B_AX_CH_INFO_BUF_MSK 0x3
+#define B_AX_CH_INFO_STOP BIT(5)
+#define B_AX_CH_INFO_STOP_REQ BIT(4)
+#define B_AX_CH_INFO_ON BIT(3)
+#define B_AX_CH_INFO_EN BIT(0)
+
+#define R_AX_BBRPT_WORD024 0x9624
+
+#define R_AX_BBRPT_WORD028 0x9628
+
+#define R_AX_BBRPT_CHINFO_ERR_IMR_ISR 0x962C
+#define B_AX_BBPRT_CHIF_TO_ERR BIT(23)
+#define B_AX_BBPRT_CHIF_NULL_ERR BIT(22)
+#define B_AX_BBPRT_CHIF_LEFT2_ERR BIT(21)
+#define B_AX_BBPRT_CHIF_LEFT1_ERR BIT(20)
+#define B_AX_BBPRT_CHIF_HDRL_ERR BIT(19)
+#define B_AX_BBPRT_CHIF_BOVF_ERR BIT(18)
+#define B_AX_BBPRT_CHIF_OVF_ERR BIT(17)
+#define B_AX_BBPRT_CHIF_BB_TO_ERR BIT(16)
+#define B_AX_BBPRT_CHIF_TO_ERR_INT_EN BIT(7)
+#define B_AX_BBPRT_CHIF_NULL_ERR_INT_EN BIT(6)
+#define B_AX_BBPRT_CHIF_LEFT2_ERR_INT_EN BIT(5)
+#define B_AX_BBPRT_CHIF_LEFT1_ERR_INT_EN BIT(4)
+#define B_AX_BBPRT_CHIF_HDRL_ERR_INT_EN BIT(3)
+#define B_AX_BBPRT_CHIF_BOVF_ERR_INT_EN BIT(2)
+#define B_AX_BBPRT_CHIF_OVF_ERR_INT_EN BIT(1)
+#define B_AX_BBPRT_CHIF_BB_TO_ERR_INT_EN BIT(0)
+
+#define R_AX_DFS_CFG0 0x9630
+#define B_AX_DFS_QID_SH 24
+#define B_AX_DFS_QID_MSK 0x3f
+#define B_AX_DFS_PRTID_SH 20
+#define B_AX_DFS_PRTID_MSK 0x7
+#define B_AX_DFS_TIME_TH_SH 10
+#define B_AX_DFS_TIME_TH_MSK 0x3
+#define B_AX_DFS_NUM_TH_SH 8
+#define B_AX_DFS_NUM_TH_MSK 0x3
+#define B_AX_DFS_BUF_SH 6
+#define B_AX_DFS_BUF_MSK 0x3
+#define B_AX_DFS_IN_STOP BIT(5)
+#define B_AX_STOP_DFS BIT(4)
+#define B_AX_DFS_RPT_EN BIT(0)
+
+#define R_AX_BBRPT_WORD034 0x9634
+
+#define R_AX_BBRPT_WORD038 0x9638
+
+#define R_AX_BBRPT_DFS_ERR_IMR_ISR 0x963C
+#define B_AX_BBRPT_DFS_TO_ERR BIT(16)
+#define B_AX_BBRPT_DFS_TO_ERR_INT_EN BIT(0)
+
+#define R_AX_BBRPT_WORD040 0x9640
+
+#define R_AX_BBRPT_WORD044 0x9644
+
+#define R_AX_BBRPT_WORD048 0x9648
+
+#define R_AX_BBRPT_WORD04C 0x964C
+
+#define R_AX_BBRPT_WORD050 0x9650
+
+#define R_AX_BBRPT_WORD054 0x9654
+
+#define R_AX_BBRPT_WORD058 0x9658
+
+#define R_AX_BBRPT_WORD05C 0x965C
+
+#define R_AX_LA_CFG 0x9660
+#define B_AX_LA_TRIG_TIME_VAL_SH 24
+#define B_AX_LA_TRIG_TIME_VAL_MSK 0x7f
+#define B_AX_LA_TRIG_TU_SEL_SH 20
+#define B_AX_LA_TRIG_TU_SEL_MSK 0xf
+#define B_AX_LA_BUF_SEL_SH 16
+#define B_AX_LA_BUF_SEL_MSK 0xf
+#define B_AX_LA_BUF_BNDY_SH 8
+#define B_AX_LA_BUF_BNDY_MSK 0x3f
+#define B_AX_LA_TO_VAL_SH 6
+#define B_AX_LA_TO_VAL_MSK 0x3
+#define B_AX_LA_TO_EN BIT(5)
+#define B_AX_LA_RESTART_EN BIT(4)
+#define B_AX_LA_TRIG_START BIT(3)
+#define B_AX_LA_FEN BIT(0)
+
+#define R_AX_LA_STATUS 0x9664
+#define B_AX_LA_SW_FSMST_SH 17
+#define B_AX_LA_SW_FSMST_MSK 0x7
+#define B_AX_LA_BUF_RNDUP BIT(16)
+#define B_AX_LA_BUF_WPTR_SH 0
+#define B_AX_LA_BUF_WPTR_MSK 0xffff
+
+#define R_AX_BBRPT_WORD068 0x9668
+
+#define R_AX_LA_ERRFLAG 0x966C
+#define B_AX_LA_ISR_DATA_LOSS_ERR BIT(16)
+#define B_AX_LA_IMR_DATA_LOSS_ERR BIT(0)
+
+#define R_AX_BBRPT_WORD070 0x9670
+
+#define R_AX_BBRPT_WORD074 0x9674
+
+#define R_AX_BBRPT_WORD078 0x9678
+
+#define R_AX_BBRPT_WORD07C 0x967C
+
+#define R_AX_DBG_CTL_BBRPT 0x9680
+
+#define R_AX_DBG_OUT_BBRPT 0x9684
+
+#define R_AX_BBRPT_WORD088 0x9688
+
+#define R_AX_BBRPT_WORD08C 0x968C
+
+#define R_AX_BBRPT_WORD090 0x9690
+
+#define R_AX_BBRPT_WORD094 0x9694
+
+#define R_AX_BBRPT_WORD098 0x9698
+
+#define R_AX_BBRPT_WORD09C 0x969C
+
+#define R_AX_BBRPT_WORD0A0 0x96A0
+
+#define R_AX_BBRPT_WORD0A4 0x96A4
+
+#define R_AX_BBRPT_WORD0A8 0x96A8
+
+#define R_AX_BBRPT_WORD0AC 0x96AC
+
+#define R_AX_BBRPT_WORD0B0 0x96B0
+
+#define R_AX_BBRPT_WORD0B4 0x96B4
+
+#define R_AX_BBRPT_WORD0B8 0x96B8
+
+#define R_AX_BBRPT_WORD0BC 0x96BC
+
+#define R_AX_BBRPT_WORD0C0 0x96C0
+
+#define R_AX_BBRPT_WORD0C4 0x96C4
+
+#define R_AX_BBRPT_WORD0C8 0x96C8
+
+#define R_AX_BBRPT_WORD0CC 0x96CC
+
+#define R_AX_BBRPT_WORD0D0 0x96D0
+
+#define R_AX_BBRPT_WORD0D4 0x96D4
+
+#define R_AX_BBRPT_WORD0D8 0x96D8
+
+#define R_AX_BBRPT_WORD0DC 0x96DC
+
+#define R_AX_BBRPT_WORD0E0 0x96E0
+
+#define R_AX_BBRPT_WORD0E4 0x96E4
+
+#define R_AX_BBRPT_WORD0E8 0x96E8
+
+#define R_AX_BBRPT_WORD0EC 0x96EC
+
+#define R_AX_BBRPT_WORD0F0 0x96F0
+
+#define R_AX_BBRPT_WORD0F4 0x96F4
+
+#define R_AX_BBRPT_WORD0F8 0x96F8
+
+#define R_AX_BBRPT_WORD0FC 0x96FC
+
+//
+// CPUIO
+//
+
+#define R_AX_WD_BUF_REQ 0x9800
+#define B_AX_WD_BUF_REQ_EXEC BIT(31)
+#define B_AX_WD_BUF_REQ_QUOTA_ID_SH 16
+#define B_AX_WD_BUF_REQ_QUOTA_ID_MSK 0xff
+#define B_AX_WD_BUF_REQ_LEN_SH 0
+#define B_AX_WD_BUF_REQ_LEN_MSK 0xffff
+
+#define R_AX_WD_BUF_STATUS 0x9804
+#define B_AX_WD_BUF_STAT_DONE BIT(31)
+#define B_AX_WD_BUF_STAT_PKTID_SH 0
+#define B_AX_WD_BUF_STAT_PKTID_MSK 0xfff
+
+#define R_AX_WD_QUOTA_STATUS 0x9808
+
+#define R_AX_CPUIO_WORD00C 0x980C
+
+#define R_AX_WD_CPUQ_OP_0 0x9810
+#define B_AX_WD_CPUQ_OP_EXEC BIT(31)
+#define B_AX_WD_CPUQ_OP_CMD_TYPE_SH 24
+#define B_AX_WD_CPUQ_OP_CMD_TYPE_MSK 0xf
+#define B_AX_WD_CPUQ_OP_MACID_SH 16
+#define B_AX_WD_CPUQ_OP_MACID_MSK 0xff
+#define B_AX_WD_CPUQ_OP_PKTNUM_SH 0
+#define B_AX_WD_CPUQ_OP_PKTNUM_MSK 0xff
+
+#define R_AX_WD_CPUQ_OP_1 0x9814
+#define B_AX_WD_CPUQ_OP_SRC_PID_SH 22
+#define B_AX_WD_CPUQ_OP_SRC_PID_MSK 0x7
+#define B_AX_WD_CPUQ_OP_SRC_QID_SH 16
+#define B_AX_WD_CPUQ_OP_SRC_QID_MSK 0x3f
+#define B_AX_WD_CPUQ_OP_DST_PID_SH 6
+#define B_AX_WD_CPUQ_OP_DST_PID_MSK 0x7
+#define B_AX_WD_CPUQ_OP_DST_QID_SH 0
+#define B_AX_WD_CPUQ_OP_DST_QID_MSK 0x3f
+
+#define R_AX_WD_CPUQ_OP_2 0x9818
+#define B_AX_WD_CPUQ_OP_STRT_PKTID_SH 16
+#define B_AX_WD_CPUQ_OP_STRT_PKTID_MSK 0xfff
+#define B_AX_WD_CPUQ_OP_END_PKTID_SH 0
+#define B_AX_WD_CPUQ_OP_END_PKTID_MSK 0xfff
+
+#define R_AX_WD_CPUQ_OP_STATUS 0x981C
+#define B_AX_WD_CPUQ_OP_STAT_DONE BIT(31)
+#define B_AX_WD_CPUQ_OP_PKTID_SH 0
+#define B_AX_WD_CPUQ_OP_PKTID_MSK 0xfff
+
+#define R_AX_PL_BUF_REQ 0x9820
+#define B_AX_PL_BUF_REQ_EXEC BIT(31)
+#define B_AX_PL_BUF_REQ_QUOTA_ID_SH 16
+#define B_AX_PL_BUF_REQ_QUOTA_ID_MSK 0xf
+#define B_AX_PL_BUF_REQ_LEN_SH 0
+#define B_AX_PL_BUF_REQ_LEN_MSK 0xffff
+
+#define R_AX_PL_BUF_STATUS 0x9824
+#define B_AX_PL_BUF_STAT_DONE BIT(31)
+#define B_AX_PL_BUF_STAT_PKTID_SH 0
+#define B_AX_PL_BUF_STAT_PKTID_MSK 0xfff
+
+#define R_AX_PL_QUOTA_STATUS 0x9828
+
+#define R_AX_CPUIO_WORD02C 0x982C
+
+#define R_AX_PL_CPUQ_OP_0 0x9830
+#define B_AX_PL_CPUQ_OP_EXEC BIT(31)
+#define B_AX_PL_CPUQ_OP_CMD_TYPE_SH 24
+#define B_AX_PL_CPUQ_OP_CMD_TYPE_MSK 0xf
+#define B_AX_PL_CPUQ_OP_MACID_SH 16
+#define B_AX_PL_CPUQ_OP_MACID_MSK 0xff
+#define B_AX_PL_CPUQ_OP_PKTNUM_SH 0
+#define B_AX_PL_CPUQ_OP_PKTNUM_MSK 0xff
+
+#define R_AX_PL_CPUQ_OP_1 0x9834
+#define B_AX_PL_CPUQ_OP_SRC_PID_SH 22
+#define B_AX_PL_CPUQ_OP_SRC_PID_MSK 0x7
+#define B_AX_PL_CPUQ_OP_SRC_QID_SH 16
+#define B_AX_PL_CPUQ_OP_SRC_QID_MSK 0x3f
+#define B_AX_PL_CPUQ_OP_DST_PID_SH 6
+#define B_AX_PL_CPUQ_OP_DST_PID_MSK 0x7
+#define B_AX_PL_CPUQ_OP_DST_QID_SH 0
+#define B_AX_PL_CPUQ_OP_DST_QID_MSK 0x3f
+
+#define R_AX_PL_CPUQ_OP_2 0x9838
+#define B_AX_PL_CPUQ_OP_STRT_PKTID_SH 16
+#define B_AX_PL_CPUQ_OP_STRT_PKTID_MSK 0xfff
+#define B_AX_PL_CPUQ_OP_END_PKTID_SH 0
+#define B_AX_PL_CPUQ_OP_END_PKTID_MSK 0xfff
+
+#define R_AX_PL_CPUQ_OP_STATUS 0x983C
+#define B_AX_PL_CPUQ_OP_STAT_DONE BIT(31)
+#define B_AX_PL_CPUQ_OP_PKTID_SH 0
+#define B_AX_PL_CPUQ_OP_PKTID_MSK 0xfff
+
+#define R_AX_CPUIO_ERR_IMR 0x9840
+#define B_AX_PLEQUE_OP_ERR_INT_EN BIT(12)
+#define B_AX_PLEBUF_OP_ERR_INT_EN BIT(8)
+#define B_AX_WDEQUE_OP_ERR_INT_EN BIT(4)
+#define B_AX_WDEBUF_OP_ERR_INT_EN BIT(0)
+
+#define R_AX_CPUIO_ERR_ISR 0x9844
+#define B_AX_PLEQUE_OP_ERR BIT(12)
+#define B_AX_PLEBUF_OP_ERR BIT(8)
+#define B_AX_ERR_WDEQUE_OP_ERR BIT(4)
+#define B_AX_ERR_WDEBUF_OP_ERR BIT(0)
+
+#define R_AX_CPUIO_WORD048 0x9848
+
+#define R_AX_CPUIO_WORD04C 0x984C
+
+#define R_AX_CPUIO_WORD050 0x9850
+
+#define R_AX_CPUIO_WORD054 0x9854
+
+#define R_AX_CPUIO_WORD058 0x9858
+
+#define R_AX_CPUIO_WORD05C 0x985C
+
+#define R_AX_CPUIO_WORD060 0x9860
+
+#define R_AX_CPUIO_WORD064 0x9864
+
+#define R_AX_CPUIO_WORD068 0x9868
+
+#define R_AX_CPUIO_WORD06C 0x986C
+
+#define R_AX_CPUIO_WORD070 0x9870
+
+#define R_AX_CPUIO_WORD074 0x9874
+
+#define R_AX_CPUIO_WORD078 0x9878
+
+#define R_AX_CPUIO_WORD07C 0x987C
+
+//
+// PKTIN
+//
+
+#define R_AX_PKTIN_SETTING 0x9A00
+#define B_AX_WD_ADDR_INFO_LENGTH BIT(1)
+#define B_AX_PKTIN_CLK_GATING_DIS BIT(0)
+
+#define R_AX_HWAMSDU_CTRL 0x9A04
+#define B_AX_MAX_AMSDU_NUM_SH 3
+#define B_AX_MAX_AMSDU_NUM_MSK 0x3
+#define B_AX_SINGLE_AMSDU BIT(2)
+#define B_AX_HWAMSDU_EN BIT(0)
+
+#define R_AX_HWAMSDU_STATUS 0x9A08
+#define B_AX_AMSDU_PKT_SIZE_ERR BIT(31)
+#define B_AX_AMSDU_EN_ERR BIT(30)
+#define B_AX_AMSDU_ADDR_INFO_ERR BIT(29)
+
+#define R_AX_HW_SEQ_0_1 0x9A0C
+#define B_AX_HW_SEQ1_SH 16
+#define B_AX_HW_SEQ1_MSK 0xfff
+#define B_AX_HW_SEQ0_SH 0
+#define B_AX_HW_SEQ0_MSK 0xfff
+
+#define R_AX_HW_SEQ_2_3 0x9A10
+#define B_AX_HW_SEQ3_SH 16
+#define B_AX_HW_SEQ3_MSK 0xfff
+#define B_AX_HW_SEQ2_SH 0
+#define B_AX_HW_SEQ2_MSK 0xfff
+
+#define R_AX_TXPKTIN_CTRL 0x9A14
+#define B_AX_C1P4_TXPKTIN_STS BIT(25)
+#define B_AX_C1P3_TXPKTIN_STS BIT(24)
+#define B_AX_C1P2_TXPKTIN_STS BIT(23)
+#define B_AX_C1P1_TXPKTIN_STS BIT(22)
+#define B_AX_C1P0_TXPKTIN_STS BIT(21)
+#define B_AX_C0P4_TXPKTIN_STS BIT(20)
+#define B_AX_C0P3_TXPKTIN_STS BIT(19)
+#define B_AX_C0P2_TXPKTIN_STS BIT(18)
+#define B_AX_C0P1_TXPKTIN_STS BIT(17)
+#define B_AX_C0P0_TXPKTIN_STS BIT(16)
+#define B_AX_TXPKTIN_CTRL_EN BIT(15)
+#define B_AX_C1P4_TXPKTIN_EN BIT(9)
+#define B_AX_C1P3_TXPKTIN_EN BIT(8)
+#define B_AX_C1P2_TXPKTIN_EN BIT(7)
+#define B_AX_C1P1_TXPKTIN_EN BIT(6)
+#define B_AX_C1P0_TXPKTIN_EN BIT(5)
+#define B_AX_C0P4_TXPKTIN_EN BIT(4)
+#define B_AX_C0P3_TXPKTIN_EN BIT(3)
+#define B_AX_C0P2_TXPKTIN_EN BIT(2)
+#define B_AX_C0P1_TXPKTIN_EN BIT(1)
+#define B_AX_C0P0_TXPKTIN_EN BIT(0)
+
+#define R_AX_TXPKTIN_DBG_SEL 0x9A18
+#define B_AX_TXPKTIN_DBG_SEL_SH 0
+#define B_AX_TXPKTIN_DBG_SEL_MSK 0xf
+
+#define R_AX_DBG_DATA 0x9A1C
+#define B_AX_PRE_DBG_DMAC_PKTIN_SH 0
+#define B_AX_PRE_DBG_DMAC_PKTIN_MSK 0xffffffffL
+
+#define R_AX_PKTIN_ERR_IMR 0x9A20
+#define B_AX_PKTIN_GETPKTID_ERR_INT_EN BIT(0)
+
+#define R_AX_PKTIN_ERR_ISR 0x9A24
+#define B_AX_PKTIN_GETPKTID_ERR_INT BIT(0)
+
+//
+// MPDU_Processor_1
+//
+
+#define R_AX_HDR_SHCUT_SETTING 0x9B00
+#define B_AX_MAC_MPDU_PROC_EN BIT(2)
+#define B_AX_SHCUT_LLC_WR_LOCK BIT(1)
+#define B_AX_SHCUT_PARSE_DASA BIT(0)
+
+#define R_AX_SHCUT_LLC_ETH_TYPE0 0x9B04
+#define B_AX_SHUT_ETH_TYPE1_SH 16
+#define B_AX_SHUT_ETH_TYPE1_MSK 0xffff
+#define B_AX_SHUT_ETH_TYPE0_SH 0
+#define B_AX_SHUT_ETH_TYPE0_MSK 0xffff
+
+#define R_AX_SHCUT_LLC_ETH_TYPE1 0x9B08
+#define B_AX_SHUT_ETH_TYPE2_SH 0
+#define B_AX_SHUT_ETH_TYPE2_MSK 0xffff
+
+#define R_AX_SHCUT_LLC_OUI0 0x9B0C
+#define B_AX_SHUT_ENABLE_OUI0 BIT(24)
+#define B_AX_SHUT_ETH_OUI0_SH 0
+#define B_AX_SHUT_ETH_OUI0_MSK 0xffffff
+
+#define R_AX_SHCUT_LLC_OUI1 0x9B10
+#define B_AX_SHUT_ENABLE_OUI1 BIT(24)
+#define B_AX_SHUT_ETH_OUI1_SH 0
+#define B_AX_SHUT_ETH_OUI1_MSK 0xffffff
+
+#define R_AX_SHCUT_LLC_OUI2 0x9B14
+#define B_AX_SHUT_ENABLE_OUI2 BIT(24)
+#define B_AX_SHUT_ETH_OUI2_SH 0
+#define B_AX_SHUT_ETH_OUI2_MSK 0xffffff
+
+#define R_AX_SHCUT_LLC_OUI3 0x9B18
+#define B_AX_SHUT_ENABLE_OUI3 BIT(24)
+#define B_AX_SHUT_ETH_OUI3_SH 0
+#define B_AX_SHUT_ETH_OUI3_MSK 0xffffff
+
+#define R_AX_TX_PTK_CNT 0x9BEC
+#define B_AX_TX_PTKOUT_CNT_SH 16
+#define B_AX_TX_PTKOUT_CNT_MSK 0xffff
+#define B_AX_TX_PKTIN_CNT_SH 0
+#define B_AX_TX_PKTIN_CNT_MSK 0xffff
+
+#define R_AX_MPDU_TX_ERR_ISR 0x9BF0
+#define B_AX_TX_HDR3_SIZE_ERR BIT(5)
+#define B_AX_TX_OFFSET_ERR BIT(4)
+#define B_AX_TX_MPDU_SIZE_ZERO_ERR BIT(3)
+#define B_AX_TX_NXT_ERRPKTID_ERR BIT(2)
+#define B_AX_TX_GET_ERRPKTID_ERR BIT(1)
+
+#define R_AX_MPDU_TX_ERR_IMR 0x9BF4
+#define B_AX_TX_HDR3_SIZE_ERR_INT_EN BIT(5)
+#define B_AX_TX_OFFSET_ERR_INT_EN BIT(4)
+#define B_AX_TX_MPDU_SIZE_ZERO_INT_EN BIT(3)
+#define B_AX_TX_NXT_ERRPKTID_INT_EN BIT(2)
+#define B_AX_TX_GET_ERRPKTID_INT_EN BIT(1)
+
+#define R_AX_MPDU_TX_DBG 0x9BFC
+#define B_AX_MPDU_TX_DBGEN BIT(8)
+#define B_AX_MPDU_TX_DLAST BIT(0)
+
+//
+// MPDU_Processor_2
+//
+
+#define R_AX_MPDU_PROC 0x9C00
+#define B_AX_A_ICV_ERR BIT(1)
+#define B_AX_APPEND_FCS BIT(0)
+
+#define R_AX_ACTION_FWD0 0x9C04
+#define B_AX_FWD_VHT_CBFM_SH 24
+#define B_AX_FWD_VHT_CBFM_MSK 0x3
+#define B_AX_FWD_HT_CBFM_SH 22
+#define B_AX_FWD_HT_CBFM_MSK 0x3
+#define B_AX_FWD_CSI_SH 20
+#define B_AX_FWD_CSI_MSK 0x3
+#define B_AX_FWD_OP_MODE_SH 18
+#define B_AX_FWD_OP_MODE_MSK 0x3
+#define B_AX_FWD_GID_MGNT_SH 16
+#define B_AX_FWD_GID_MGNT_MSK 0x3
+#define B_AX_FWD_NCW_SH 14
+#define B_AX_FWD_NCW_MSK 0x3
+#define B_AX_FWD_DELBA_SH 12
+#define B_AX_FWD_DELBA_MSK 0x3
+#define B_AX_FWD_ADDBA_RES_SH 10
+#define B_AX_FWD_ADDBA_RES_MSK 0x3
+#define B_AX_FWD_ADDBA_REQ_SH 8
+#define B_AX_FWD_ADDBA_REQ_MSK 0x3
+#define B_AX_FWD_DELTS_SH 6
+#define B_AX_FWD_DELTS_MSK 0x3
+#define B_AX_FWD_ADDTS_RES_SH 4
+#define B_AX_FWD_ADDTS_RES_MSK 0x3
+#define B_AX_FWD_ADDTS_REQ_SH 2
+#define B_AX_FWD_ADDTS_REQ_MSK 0x3
+#define B_AX_FWD_CSA_SH 0
+#define B_AX_FWD_CSA_MSK 0x3
+
+#define R_AX_ACTION_FWD1 0x9C08
+#define B_AX_FWD_ACTN_CTRL3_SH 6
+#define B_AX_FWD_ACTN_CTRL3_MSK 0x3
+#define B_AX_FWD_ACTN_CTRL2_SH 4
+#define B_AX_FWD_ACTN_CTRL2_MSK 0x3
+#define B_AX_FWD_ACTN_CTRL1_SH 2
+#define B_AX_FWD_ACTN_CTRL1_MSK 0x3
+#define B_AX_FWD_ACTN_CTRL0_SH 0
+#define B_AX_FWD_ACTN_CTRL0_MSK 0x3
+
+#define R_AX_ACTION_FWD_CTRL0 0x9C0C
+#define B_AX_FWD_ACTN_ACTN0_SH 8
+#define B_AX_FWD_ACTN_ACTN0_MSK 0xff
+#define B_AX_FWD_ACTN_CAT0_SH 0
+#define B_AX_FWD_ACTN_CAT0_MSK 0xff
+
+#define R_AX_ACTION_FWD_CTRL1 0x9C0E
+#define B_AX_FWD_ACTN_ACTN1_SH 8
+#define B_AX_FWD_ACTN_ACTN1_MSK 0xff
+#define B_AX_FWD_ACTN_CAT1_SH 0
+#define B_AX_FWD_ACTN_CAT1_MSK 0xff
+
+#define R_AX_ACTION_FWD_CTRL2 0x9C10
+#define B_AX_FWD_ACTN_ACTN2_SH 8
+#define B_AX_FWD_ACTN_ACTN2_MSK 0xff
+#define B_AX_FWD_ACTN_CAT2_SH 0
+#define B_AX_FWD_ACTN_CAT2_MSK 0xff
+
+#define R_AX_ACTION_FWD_CTRL3 0x9C12
+#define B_AX_FWD_ACTN_ACTN3_SH 8
+#define B_AX_FWD_ACTN_ACTN3_MSK 0xff
+#define B_AX_FWD_ACTN_CAT3_SH 0
+#define B_AX_FWD_ACTN_CAT3_MSK 0xff
+
+#define R_AX_TF_FWD 0x9C14
+#define B_AX_FWD_TF15_SH 30
+#define B_AX_FWD_TF15_MSK 0x3
+#define B_AX_FWD_TF14_SH 28
+#define B_AX_FWD_TF14_MSK 0x3
+#define B_AX_FWD_TF13_SH 26
+#define B_AX_FWD_TF13_MSK 0x3
+#define B_AX_FWD_TF12_SH 24
+#define B_AX_FWD_TF12_MSK 0x3
+#define B_AX_FWD_TF11_SH 22
+#define B_AX_FWD_TF11_MSK 0x3
+#define B_AX_FWD_TF10_SH 20
+#define B_AX_FWD_TF10_MSK 0x3
+#define B_AX_FWD_TF9_SH 18
+#define B_AX_FWD_TF9_MSK 0x3
+#define B_AX_FWD_TF8_SH 16
+#define B_AX_FWD_TF8_MSK 0x3
+#define B_AX_FWD_TF7_SH 14
+#define B_AX_FWD_TF7_MSK 0x3
+#define B_AX_FWD_TF6_SH 12
+#define B_AX_FWD_TF6_MSK 0x3
+#define B_AX_FWD_TF5_SH 10
+#define B_AX_FWD_TF5_MSK 0x3
+#define B_AX_FWD_TF4_SH 8
+#define B_AX_FWD_TF4_MSK 0x3
+#define B_AX_FWD_TF3_SH 6
+#define B_AX_FWD_TF3_MSK 0x3
+#define B_AX_FWD_TF2_SH 4
+#define B_AX_FWD_TF2_MSK 0x3
+#define B_AX_FWD_TF1_SH 2
+#define B_AX_FWD_TF1_MSK 0x3
+#define B_AX_FWD_TF0_SH 0
+#define B_AX_FWD_TF0_MSK 0x3
+
+#define R_AX_HW_RPT_FWD 0x9C18
+#define B_AX_FWD_TX_PLD_REL_WCPU_SH 16
+#define B_AX_FWD_TX_PLD_REL_WCPU_MSK 0x3
+#define B_AX_FWD_DFS_RPT_SH 14
+#define B_AX_FWD_DFS_RPT_MSK 0x3
+#define B_AX_FWD_TX_PLD_REL_HOST_SH 12
+#define B_AX_FWD_TX_PLD_REL_HOST_MSK 0x3
+#define B_AX_FWD_TX_RPT_SH 10
+#define B_AX_FWD_TX_RPT_MSK 0x3
+#define B_AX_FWD_SS2FW_RPT_SH 8
+#define B_AX_FWD_SS2FW_RPT_MSK 0x3
+#define B_AX_FWD_F2P_TX_CMD_RPT_SH 6
+#define B_AX_FWD_F2P_TX_CMD_RPT_MSK 0x3
+#define B_AX_FWD_BB_SCOPE_MODE_SH 4
+#define B_AX_FWD_BB_SCOPE_MODE_MSK 0x3
+#define B_AX_FWD_CH_INFO_SH 2
+#define B_AX_FWD_CH_INFO_MSK 0x3
+#define B_AX_FWD_PPDU_STAT_SH 0
+#define B_AX_FWD_PPDU_STAT_MSK 0x3
+
+#define R_AX_PLD_CAM_CTRL 0x9C1C
+#define B_AX_PLD_CAM_EN BIT(7)
+#define B_AX_PLD_CAM_ACC BIT(4)
+#define B_AX_PLD_CAM_RANGE_SH 0
+#define B_AX_PLD_CAM_RANGE_MSK 0xf
+
+#define R_AX_PLD_CAM_ACCESS 0x9C20
+#define B_AX_PLD_CAM_POLL BIT(31)
+#define B_AX_PLD_CAM_RW BIT(30)
+#define B_AX_PLD_CAM_CLR BIT(29)
+#define B_AX_PLD_CAM_OFFSET_SH 0
+#define B_AX_PLD_CAM_OFFSET_MSK 0xffff
+
+#define R_AX_PLD_CAM_RDATA 0x9C24
+#define B_AX_PLD_CAM_RDATA_SH 0
+#define B_AX_PLD_CAM_RDATA_MSK 0xffffffffL
+
+#define R_AX_PLD_CAM_WDATA 0x9C28
+#define B_PLD_CAM_WDATA_SH 0
+#define B_PLD_CAM_WDATA_MSK 0xffffffffL
+
+#define R_AX_CUT_AMSDU_CTRL 0x9C40
+#define B_AX_BIT_EN_CUT_AMSDU BIT(30)
+#define B_AX_BIT_CUT_AMSDU_CHKLEN_EN BIT(24)
+#define B_AX_BIT_CUT_AMSDU_CHKLEN_L_TH_SH 16
+#define B_AX_BIT_CUT_AMSDU_CHKLEN_L_TH_MSK 0xff
+#define B_AX_BIT_CUT_AMSDU_CHKLEN_H_TH_SH 0
+#define B_AX_BIT_CUT_AMSDU_CHKLEN_H_TH_MSK 0xffff
+
+#define R_AX_CUT_AMSDU_CTRL_2 0x9C44
+#define B_AX_MSDU_DROP_SEQUENCE_NUMBER_SH 20
+#define B_AX_MSDU_DROP_SEQUENCE_NUMBER_MSK 0xfff
+#define B_AX_MSDU_DROP BIT(19)
+#define B_AX_EXTRA_SHIFT_SH 17
+#define B_AX_EXTRA_SHIFT_MSK 0x3
+
+#define R_AX_REG_ERROR_MON 0x9C48
+#define B_AX_BIT_MACRX_ERR_5 BIT(21)
+
+#define R_AX_WOW_CTRL 0x9C50
+#define B_AX_WOW_HCI BIT(5)
+#define B_AX_WOW_DROP BIT(2)
+#define B_AX_WOW_WOWEN BIT(1)
+#define B_AX_WOW_FORCE_WAKEUP BIT(0)
+
+#define R_AX_MPDU_RX_PKTCNT 0x9CE8
+#define B_AX_RX_PKTOUT_CNT_SH 16
+#define B_AX_RX_PKTOUT_CNT_MSK 0xffff
+#define B_AX_RX_PKTIN_CNT_SH 0
+#define B_AX_RX_PKTIN_CNT_MSK 0xffff
+
+#define R_AX_MPDU_DROP_PKTCNT 0x9CEC
+#define B_AX_DROP_PKTCNT_SH 0
+#define B_AX_DROP_PKTCNT_MSK 0xffff
+
+#define R_AX_MPDU_RX_ERR_ISR 0x9CF0
+#define B_AX_RPT_ERR_ISR BIT(3)
+#define B_AX_MHDRLEN_ERR_ISR BIT(1)
+#define B_AX_GETPKTID_ERR_ISR BIT(0)
+
+#define R_AX_MPDU_RX_ERR_IMR 0x9CF4
+#define B_AX_RPT_ERR_INT_EN BIT(3)
+#define B_AX_MHDRLEN_ERR_INT_EN BIT(1)
+#define B_AX_GETPKTID_ERR_INT_EN BIT(0)
+
+#define R_AX_MPDU_RX_DBG 0x9CF8
+#define B_AX_MPDU_RX_CKEN_DIS BIT(16)
+#define B_AX_MPDU_RX_DBG_EN BIT(8)
+#define B_AX_MPDU_RX_D_LAST_EN BIT(0)
+
+//
+// SEC_ENG
+//
+
+#define R_AX_SEC_ENG_CTRL 0x9D00
+#define B_AX_SEC_ENG_EN BIT(31)
+#define B_AX_CCMP_SPP_MIC BIT(30)
+#define B_AX_CCMP_SPP_CTR BIT(29)
+#define B_AX_SEC_CAM_ACC BIT(28)
+#define B_AX_SEC_CAM_CLK BIT(15)
+#define B_AX_SEC_ENG_CLK BIT(14)
+#define B_AX_RX_ICV_ERR BIT(13)
+#define B_AX_TX_PARTIAL_MODE BIT(11)
+#define B_AX_CLK_EN_CGCMP BIT(10)
+#define B_AX_CLK_EN_WAPI BIT(9)
+#define B_AX_CLK_EN_WEP_TKIP BIT(8)
+#define B_AX_BMC_MGNT_DEC BIT(5)
+#define B_AX_UC_MGNT_DEC BIT(4)
+#define B_AX_MC_DEC BIT(3)
+#define B_AX_BC_DEC BIT(2)
+#define B_AX_SEC_RX_DEC BIT(1)
+#define B_AX_SEC_TX_ENC BIT(0)
+
+#define R_AX_SEC_MPDU_PROC 0x9D04
+#define B_AX_APPEND_ICV BIT(1)
+#define B_AX_APPEND_MIC BIT(0)
+
+#define R_AX_SEC_CAM_ACCESS 0x9D10
+#define B_AX_SEC_CAM_POLL BIT(15)
+#define B_AX_SEC_CAM_RW BIT(14)
+#define B_AX_SEC_CAM_ACC_FAIL BIT(13)
+#define B_AX_SEC_CAM_OFFSET_SH 0
+#define B_AX_SEC_CAM_OFFSET_MSK 0x3ff
+
+#define R_AX_SEC_CAM_RDATA 0x9D14
+#define B_AX_SEC_CAM_RDATA_SH 0
+#define B_AX_SEC_CAM_RDATA_MSK 0xffffffffL
+
+#define R_AX_SEC_CAM_WDATA 0x9D18
+#define B_AX_SEC_CAM_WDATA_SH 0
+#define B_AX_SEC_CAM_WDATA_MSK 0xffffffffL
+
+#define R_AX_SEC_DEBUG 0x9D1C
+#define B_AX_NON_SEC_SH 30
+#define B_AX_NON_SEC_MSK 0x3
+#define B_AX_TX_AMSDU_WAPI_SH 28
+#define B_AX_TX_AMSDU_WAPI_MSK 0x3
+#define B_AX__TX_AMSDU_RC4_SH 26
+#define B_AX__TX_AMSDU_RC4_MSK 0x3
+#define B_AX__TX_AMSDU__CCMP_GCMP_SH 24
+#define B_AX__TX_AMSDU__CCMP_GCMP_MSK 0x3
+#define B_AX_TX_WAPI_SH 22
+#define B_AX_TX_WAPI_MSK 0x3
+#define B_AX_TX_RC4_SH 20
+#define B_AX_TX_RC4_MSK 0x3
+#define B_AX_TX_CCMP_GCMP_SH 18
+#define B_AX_TX_CCMP_GCMP_MSK 0x3
+#define B_AX_RX_WAPI_SH 16
+#define B_AX_RX_WAPI_MSK 0x3
+#define B_AX_RX_RC4_SH 14
+#define B_AX_RX_RC4_MSK 0x3
+#define B_AX_RX_CCMP_GCMP_SH 12
+#define B_AX_RX_CCMP_GCMP_MSK 0x3
+#define B_AX_RX_PARSER_FSM_SH 8
+#define B_AX_RX_PARSER_FSM_MSK 0xf
+#define B_AX_TX_PARSER_FSM_SH 4
+#define B_AX_TX_PARSER_FSM_MSK 0xf
+#define B_AX_IMR_ERROR BIT(3)
+#define B_AX_RX_HANG_ERROR BIT(2)
+#define B_AX_TX_HANG_ERROR BIT(1)
+#define B_AX_BYPASS_PKT BIT(0)
+
+#define R_AX_SEC_TX_DEBUG 0x9D20
+#define B_AX_TX_HANG BIT(22)
+#define B_AX_TX_ENC_CLOCK_SH 6
+#define B_AX_TX_ENC_CLOCK_MSK 0xffff
+#define B_AX_TX_SEC_TYPE_SH 2
+#define B_AX_TX_SEC_TYPE_MSK 0xf
+#define B_AX_TX_EXKEY_ERROR BIT(1)
+#define B_AX_TX_ENCRYPT BIT(0)
+
+#define R_AX_SEC_RX_DEBUG 0x9D24
+#define B_AX_RX_HANG BIT(31)
+#define B_AX_RX_ENC_CLOCK_SH 15
+#define B_AX_RX_ENC_CLOCK_MSK 0xffff
+#define B_AX_RX_SEC_TYPE_SH 11
+#define B_AX_RX_SEC_TYPE_MSK 0xf
+#define B_AX_RX_MIC_ERROR BIT(10)
+#define B_AX_RX_ICV_ERROR BIT(9)
+#define B_AX_RX_EXKEY_INDEX_SH 1
+#define B_AX_RX_EXKEY_INDEX_MSK 0x7f
+#define B_AX_RX_ENCRYPT BIT(0)
+
+#define R_AX_SEC_TRX_PKT_CNT 0x9D28
+#define B_AX_TX_PKT_CLR BIT(31)
+#define B_AX_TX_PKT_CNT_SH 16
+#define B_AX_TX_PKT_CNT_MSK 0x7fff
+#define B_AX_RX_PKT_CLR BIT(15)
+#define B_AX_RX_PKT_CNT_SH 0
+#define B_AX_RX_PKT_CNT_MSK 0x7fff
+
+#define R_AX_SEC_TRX_BLK_CNT 0x9D2C
+#define B_AX_TX_BLK_CNT_SH 16
+#define B_AX_TX_BLK_CNT_MSK 0xffff
+#define B_AX_RX_BLK_CNT_SH 0
+#define B_AX_RX_BLK_CNT_MSK 0xffff
+
+//
+// STA scheduler
+//
+
+#define R_AX_SS_DBG_0 0x9E00
+#define B_AX_SS_PARAM_STAT_SH 24
+#define B_AX_SS_PARAM_STAT_MSK 0x7f
+#define B_AX_SS_PC_STAT_SH 16
+#define B_AX_SS_PC_STAT_MSK 0x3f
+#define B_AX_SS_SA_STAT_SH 8
+#define B_AX_SS_SA_STAT_MSK 0x3f
+#define B_AX_SS_SS_INIT_DONE_0 BIT(7)
+#define B_AX_SS_LM_STAT_SH 0
+#define B_AX_SS_LM_STAT_MSK 0x7f
+
+#define R_AX_SS_DBG_1 0x9E04
+#define B_AX_SS_DEL_STAT_SH 28
+#define B_AX_SS_DEL_STAT_MSK 0x3
+#define B_AX_SS_ADD_STAT_SH 24
+#define B_AX_SS_ADD_STAT_MSK 0x3
+#define B_AX_SS_ULRU_STAT_SH 16
+#define B_AX_SS_ULRU_STAT_MSK 0xf
+#define B_AX_SS_DLTX_STAT_SH 8
+#define B_AX_SS_DLTX_STAT_MSK 0x1f
+#define B_AX_SS_LEN_STAT_SH 0
+#define B_AX_SS_LEN_STAT_MSK 0x7f
+
+#define R_AX_SS_DBG_2 0x9E08
+#define B_AX_SS_PLEA_STAT_SH 24
+#define B_AX_SS_PLEA_STAT_MSK 0xf
+#define B_AX_SS_WDEA_STAT_SH 16
+#define B_AX_SS_WDEA_STAT_MSK 0xf
+#define B_AX_SS_RPTA_STAT_SH 8
+#define B_AX_SS_RPTA_STAT_MSK 0x3f
+#define B_AX_SS_FWTX_STAT_SH 0
+#define B_AX_SS_FWTX_STAT_MSK 0x1f
+
+#define R_AX_SS_DBG_3 0x9E0C
+#define B_AX_SS_CLK_GATE_DIS BIT(31)
+#define B_AX_SS_HW_ADD_LEN_OVF BIT(26)
+#define B_AX_SS_SW_DECR_LEN_UDN BIT(25)
+#define B_AX_SS_HW_DECR_LEN_UDN BIT(24)
+#define B_AX_SS_ATM_ERR BIT(18)
+#define B_AX_SS_DEL_STA_ERR BIT(17)
+#define B_AX_SS_ADD_STA_ERR BIT(16)
+#define B_AX_SS_LEN_INIT_DONE BIT(10)
+#define B_AX_SS_PARAM_INIT_DONE BIT(9)
+#define B_AX_SS_LINK_INIT_DONE BIT(8)
+#define B_AX_SS_MOD_DBG_SEL_SH 4
+#define B_AX_SS_MOD_DBG_SEL_MSK 0x3
+#define B_AX_SS_TOP_DBG_SEL_SH 0
+#define B_AX_SS_TOP_DBG_SEL_MSK 0xf
+
+#define R_AX_SS_CTRL 0x9E10
+#define B_AX_SS_INIT_DONE_1 BIT(31)
+#define B_AX_SS_HW_STA_DIS BIT(30)
+#define B_AX_SS_WARM_INIT_FLG BIT(29)
+#define B_AX_SS_NONEMPTY_SS2FINFO_EN BIT(28)
+#define B_AX_SS_RMAC_LENG_MEMORY_DIS BIT(27)
+#define B_AX_SS_DELAY_TX_BAND_SEL_SH 24
+#define B_AX_SS_DELAY_TX_BAND_SEL_MSK 0x3
+#define B_AX_SS_WMM_SEL_3_SH 22
+#define B_AX_SS_WMM_SEL_3_MSK 0x3
+#define B_AX_SS_WMM_SEL_2_SH 20
+#define B_AX_SS_WMM_SEL_2_MSK 0x3
+#define B_AX_SS_WMM_SEL_1_SH 18
+#define B_AX_SS_WMM_SEL_1_MSK 0x3
+#define B_AX_SS_WMM_SEL_0_SH 16
+#define B_AX_SS_WMM_SEL_0_MSK 0x3
+#define B_AX_SS_HW_LEN_EN BIT(2)
+#define B_AX_SS_HW_PARAM_EN BIT(1)
+#define B_AX_SS_EN BIT(0)
+
+#define R_AX_SS_DL_QUOTA_CTRL 0x9E14
+#define B_AX_SS_QUOTA_MODE_3 BIT(31)
+#define B_AX_SS_QUOTA_MODE_2 BIT(30)
+#define B_AX_SS_QUOTA_MODE_1 BIT(29)
+#define B_AX_SS_QUOTA_MODE_0 BIT(28)
+#define B_AX_SS_DL_QUOTA_LOWER_LIMIT_SH 8
+#define B_AX_SS_DL_QUOTA_LOWER_LIMIT_MSK 0xff
+#define B_AX_SS_DL_QUOTA_INIT_SH 0
+#define B_AX_SS_DL_QUOTA_INIT_MSK 0xf
+
+#define R_AX_SS_UL_QUOTA_CTRL 0x9E18
+#define B_AX_SS_QUOTA_MODE_UL BIT(31)
+#define B_AX_SS_UL_QUOTA_LOWER_LIMIT_SH 8
+#define B_AX_SS_UL_QUOTA_LOWER_LIMIT_MSK 0xff
+#define B_AX_SS_UL_QUOTA_INIT_SH 0
+#define B_AX_SS_UL_QUOTA_INIT_MSK 0xf
+
+#define R_AX_SS_BSR_CTRL 0x9E1C
+#define B_AX_SS_BSR_THR_1_SH 16
+#define B_AX_SS_BSR_THR_1_MSK 0x3fff
+#define B_AX_SS_BSR_THR_0_SH 0
+#define B_AX_SS_BSR_THR_0_MSK 0x3fff
+
+#define R_AX_SS_DL_RPT_CRTL 0x9E20
+#define B_AX_SS_TXOP_MODE_3 BIT(30)
+#define B_AX_SS_TXOP_MODE_2 BIT(22)
+#define B_AX_SS_TXOP_MODE_1 BIT(14)
+#define B_AX_SS_TWT_MAX_SU_NUM_1_SH 11
+#define B_AX_SS_TWT_MAX_SU_NUM_1_MSK 0x7
+#define B_AX_SS_MAX_SU_NUM_1_SH 8
+#define B_AX_SS_MAX_SU_NUM_1_MSK 0x7
+#define B_AX_SS_TXOP_MODE_0 BIT(6)
+#define B_AX_SS_TWT_MAX_SU_NUM_0_SH 3
+#define B_AX_SS_TWT_MAX_SU_NUM_0_MSK 0x7
+#define B_AX_SS_MAX_SU_NUM_0_SH 0
+#define B_AX_SS_MAX_SU_NUM_0_MSK 0x7
+
+#define R_AX_SS_UL_RPT_CRTL 0x9E24
+#define B_AX_SS_MAX_RU_NUM_UL_SH 16
+#define B_AX_SS_MAX_RU_NUM_UL_MSK 0x3
+#define B_AX_SS_UL_WMM_SH 8
+#define B_AX_SS_UL_WMM_MSK 0x3
+#define B_AX_SS_TWT_MAX_SU_NUM_UL_SH 3
+#define B_AX_SS_TWT_MAX_SU_NUM_UL_MSK 0x7
+#define B_AX_SS_MAX_SU_NUM_UL_SH 0
+#define B_AX_SS_MAX_SU_NUM_UL_MSK 0x7
+
+#define R_AX_SS_SEARCH_TO 0x9E28
+#define B_AX_SS_REPORT_HANG_TO_SH 16
+#define B_AX_SS_REPORT_HANG_TO_MSK 0xff
+#define B_AX_SS_SEARCH_HANG_TO_SH 8
+#define B_AX_SS_SEARCH_HANG_TO_MSK 0xff
+#define B_AX_SS_SEARCH_LIMIT_TO_SH 0
+#define B_AX_SS_SEARCH_LIMIT_TO_MSK 0xff
+
+#define R_AX_SS_SEARCH_LVL 0x9E2C
+#define B_AX_SS_NEG_CNT_SH 16
+#define B_AX_SS_NEG_CNT_MSK 0xff
+#define B_AX_SS_NEG_LVL_SH 0
+#define B_AX_SS_NEG_LVL_MSK 0xff
+
+#define R_AX_SS_SRAM_DATA 0x9E30
+#define B_AX_SS_SRAM_DATA_SH 0
+#define B_AX_SS_SRAM_DATA_MSK 0xffffffffL
+
+#define R_AX_SS_SRAM_W_EN 0x9E34
+#define B_AX_SS_SRAM_W_EN_SH 0
+#define B_AX_SS_SRAM_W_EN_MSK 0xffffffffL
+
+#define R_AX_SS_SRAM_CTRL_0 0x9E38
+#define B_AX_SS_OWN BIT(31)
+#define B_AX_SS_RW BIT(23)
+#define B_AX_SS_CMD_SH 20
+#define B_AX_SS_CMD_MSK 0x7
+#define B_AX_SS_OFFSET_SH 8
+#define B_AX_SS_OFFSET_MSK 0x3
+#define B_AX_SS_PARAM_SEL_SH 0
+#define B_AX_SS_PARAM_SEL_MSK 0x7f
+
+#define R_AX_SS_LINK_INFO 0x9E3C
+#define B_AX_SS_STATUS_SH 29
+#define B_AX_SS_STATUS_MSK 0x3
+#define B_AX_SS_UL BIT(28)
+#define B_AX_SS_WMM_SH 26
+#define B_AX_SS_WMM_MSK 0x3
+#define B_AX_SS_AC_SH 24
+#define B_AX_SS_AC_MSK 0x3
+#define B_AX_SS_LINK_LEN_SH 16
+#define B_AX_SS_LINK_LEN_MSK 0xff
+#define B_AX_SS_LINK_TAIL_SH 8
+#define B_AX_SS_LINK_TAIL_MSK 0xff
+#define B_AX_SS_LINK_HEAD_SH 0
+#define B_AX_SS_LINK_HEAD_MSK 0xff
+
+#define R_AX_SS_LINK_ADD 0x9E40
+#define B_AX_SS_MACID_2_SH 16
+#define B_AX_SS_MACID_2_MSK 0xff
+#define B_AX_SS_MACID_1_SH 8
+#define B_AX_SS_MACID_1_MSK 0xff
+#define B_AX_SS_MACID_0_SH 0
+#define B_AX_SS_MACID_0_MSK 0xff
+
+#define R_AX_SS_LINK_DEL 0x9E44
+
+#define R_AX_SS_LINK_SEARCH 0x9E48
+#define B_AX_SS_TWT_GROUP_SH 20
+#define B_AX_SS_TWT_GROUP_MSK 0xf
+#define B_AX_SS_MODE_SEL_SH 16
+#define B_AX_SS_MODE_SEL_MSK 0x3
+
+#define R_AX_SS_SRAM_CTRL_1 0x9E4C
+#define B_AX_SS_CMD_SEL_SH 26
+#define B_AX_SS_CMD_SEL_MSK 0x1f
+#define B_AX_SS_VALUE_SH 8
+#define B_AX_SS_VALUE_MSK 0xffff
+#define B_AX_SS_MACID_SH 0
+#define B_AX_SS_MACID_MSK 0x7f
+
+#define R_AX_SS2FINFO_PATH 0x9E50
+#define B_AX_SS_UL_REL BIT(31)
+#define B_AX_SS_REL_QUEUE_SH 24
+#define B_AX_SS_REL_QUEUE_MSK 0x3f
+#define B_AX_SS_REL_PORT_SH 16
+#define B_AX_SS_REL_PORT_MSK 0x7
+#define B_AX_SS_DEST_QUEUE_SH 8
+#define B_AX_SS_DEST_QUEUE_MSK 0x3f
+#define B_AX_SS_DEST_PORT_SH 0
+#define B_AX_SS_DEST_PORT_MSK 0x7
+
+#define R_AX_WMM_LINK_EMPTY 0x9E54
+#define B_AX_WMM3_VO_LINK_EMPTY BIT(15)
+#define B_AX_WMM3_VI_LINK_EMPTY BIT(14)
+#define B_AX_WMM3_BK_LINK_EMPTY BIT(13)
+#define B_AX_WMM3_BE_LINK_EMPTY BIT(12)
+#define B_AX_WMM2_VO_LINK_EMPTY BIT(11)
+#define B_AX_WMM2_VI_LINK_EMPTY BIT(10)
+#define B_AX_WMM2_BK_LINK_EMPTY BIT(9)
+#define B_AX_WMM2_BE_LINK_EMPTY BIT(8)
+#define B_AX_WMM1_VO_LINK_EMPTY BIT(7)
+#define B_AX_WMM1_VI_LINK_EMPTY BIT(6)
+#define B_AX_WMM1_BK_LINK_EMPTY BIT(5)
+#define B_AX_WMM1_BE_LINK_EMPTY BIT(4)
+#define B_AX_WMM0_VO_LINK_EMPTY BIT(3)
+#define B_AX_WMM0_VI_LINK_EMPTY BIT(2)
+#define B_AX_WMM0_BK_LINK_EMPTY BIT(1)
+#define B_AX_WMM0_BE_LINK_EMPTY BIT(0)
+
+#define R_AX_SS_DELAYTX_TO 0x9E60
+#define B_AX_SS_BEBK_TO_1_SH 24
+#define B_AX_SS_BEBK_TO_1_MSK 0xff
+#define B_AX_SS_VOVI_TO_1_SH 16
+#define B_AX_SS_VOVI_TO_1_MSK 0xff
+#define B_AX_SS_BEBK_TO_0_SH 8
+#define B_AX_SS_BEBK_TO_0_MSK 0xff
+#define B_AX_SS_VOVI_TO_0_SH 0
+#define B_AX_SS_VOVI_TO_0_MSK 0xff
+
+#define R_AX_SS_DELAYTX_LEN_THR 0x9E70
+#define B_AX_SS_BEBK_LEN_THR_1_SH 24
+#define B_AX_SS_BEBK_LEN_THR_1_MSK 0xff
+#define B_AX_SS_VOVI_LEN_THR_1_SH 16
+#define B_AX_SS_VOVI_LEN_THR_1_MSK 0xff
+#define B_AX_SS_BEBK_LEN_THR_0_SH 8
+#define B_AX_SS_BEBK_LEN_THR_0_MSK 0xff
+#define B_AX_SS_VOVI_LEN_THR_0_SH 0
+#define B_AX_SS_VOVI_LEN_THR_0_MSK 0xff
+
+#define R_AX_SS_MU_CTRL 0x9E80
+#define B_AX_SS_DLRU_STATE_SH 28
+#define B_AX_SS_DLRU_STATE_MSK 0xf
+#define B_AX_SS_DLMU_STATE_SH 24
+#define B_AX_SS_DLMU_STATE_MSK 0xf
+#define B_AX_SS_MU_OPT BIT(2)
+#define B_AX_SS_SCORE_THR_SH 0
+#define B_AX_SS_SCORE_THR_MSK 0x3
+
+#define R_AX_SS_MU_TBL_0 0x9E84
+#define B_AX_SS_MU_MACID_SH 11
+#define B_AX_SS_MU_MACID_MSK 0x7f
+#define B_AX_SS_TBL_VLD BIT(10)
+#define B_AX_SS_SCORE_0_SH 8
+#define B_AX_SS_SCORE_0_MSK 0x3
+#define B_AX_SS_SCORE_1_SH 6
+#define B_AX_SS_SCORE_1_MSK 0x3
+#define B_AX_SS_SCORE_2_SH 4
+#define B_AX_SS_SCORE_2_MSK 0x3
+#define B_AX_SS_SCORE_3_SH 2
+#define B_AX_SS_SCORE_3_MSK 0x3
+#define B_AX_SS_SCORE_4_SH 0
+#define B_AX_SS_SCORE_4_MSK 0x3
+
+#define R_AX_SS_MU_TBL_1 0x9E88
+
+#define R_AX_SS_MU_TBL_2 0x9E8C
+
+#define R_AX_SS_MU_TBL_3 0x9E90
+
+#define R_AX_SS_MU_TBL_4 0x9E94
+
+#define R_AX_SS_MU_TBL_5 0x9E98
+
+#define R_AX_SS_DL_MU_RPT_CRTL 0x9E9C
+#define B_AX_SS_TWT_MAX_MU_NUM_1_SH 12
+#define B_AX_SS_TWT_MAX_MU_NUM_1_MSK 0xf
+#define B_AX_SS_MAX_MU_NUM_1_SH 8
+#define B_AX_SS_MAX_MU_NUM_1_MSK 0xf
+#define B_AX_SS_TWT_MAX_MU_NUM_0_SH 4
+#define B_AX_SS_TWT_MAX_MU_NUM_0_MSK 0xf
+#define B_AX_SS_MAX_MU_NUM_0_SH 0
+#define B_AX_SS_MAX_MU_NUM_0_MSK 0xf
+
+#define R_AX_SS_RU_CTRL 0x9EA0
+#define B_AX_SS_GROUP_VLD_SH 16
+#define B_AX_SS_GROUP_VLD_MSK 0xffff
+#define B_AX_SS_RU_SEARCH_MODE_SH 0
+#define B_AX_SS_RU_SEARCH_MODE_MSK 0x3
+
+#define R_AX_SS_DL_RU_RPT_CRTL 0x9EA4
+#define B_AX_SS_TWT_MAX_RU_NUM_1_SH 12
+#define B_AX_SS_TWT_MAX_RU_NUM_1_MSK 0xf
+#define B_AX_SS_MAX_RU_NUM_1_SH 8
+#define B_AX_SS_MAX_RU_NUM_1_MSK 0xf
+#define B_AX_SS_TWT_MAX_RU_NUM_0_SH 4
+#define B_AX_SS_TWT_MAX_RU_NUM_0_MSK 0xf
+#define B_AX_SS_MAX_RU_NUM_0_SH 0
+#define B_AX_SS_MAX_RU_NUM_0_MSK 0xf
+
+#define R_AX_SS_MACID_PAUSE_0 0x9EB0
+#define B_AX_SS_MACID31_0_PAUSE_SH 0
+#define B_AX_SS_MACID31_0_PAUSE_MSK 0xffffffffL
+
+#define R_AX_SS_MACID_PAUSE_1 0x9EB4
+#define B_AX_SS_MACID63_32_PAUSE_SH 0
+#define B_AX_SS_MACID63_32_PAUSE_MSK 0xffffffffL
+
+#define R_AX_SS_MACID_PAUSE_2 0x9EB8
+#define B_AX_SS_MACID95_64_PAUSE_SH 0
+#define B_AX_SS_MACID95_64_PAUSE_MSK 0xffffffffL
+
+#define R_AX_SS_MACID_PAUSE_3 0x9EBC
+#define B_AX_SS_MACID127_96_PAUSE_SH 0
+#define B_AX_SS_MACID127_96_PAUSE_MSK 0xffffffffL
+
+#define R_AX_STA_SCHEDULER_ERR_IMR 0x9EF0
+#define B_AX_PLE_B_PKTID_ERR_INT_EN BIT(2)
+#define B_AX_RPT_HANG_TIMEOUT_INT_EN BIT(1)
+#define B_AX_SEARCH_HANG_TIMEOUT_INT_EN BIT(0)
+
+#define R_AX_STA_SCHEDULER_ERR_ISR 0x9EF4
+#define B_AX_PLE_B_PKTID_ERR_ISR BIT(2)
+#define B_AX_RPT_HANG_TIMEOUT_ISR BIT(1)
+#define B_AX_SEARCH_HANG_TIMEOUT_ISR BIT(0)
+
+#define R_AX_SS_DBG_INFO 0x9EFC
+#define B_AX_SS_DBG_INFO_SH 0
+#define B_AX_SS_DBG_INFO_MSK 0xffffffffL
+
+//
+// Tx Packet Controller
+//
+
+#define R_AX_TXPKTCTL_WORD000 0x9F00
+
+#define R_AX_TXPKTCTL_WORD004 0x9F04
+
+#define R_AX_TXPKTCTL_WORD008 0x9F08
+
+#define R_AX_TXPKTCTL_WORD00C 0x9F0C
+
+#define R_AX_B0_CFG 0x9F10
+#define B_AX_B0_PATC_OPT_BRKOFF BIT(24)
+#define B_AX_B0_ATCPAR_REFTU_VAL_SH 8
+#define B_AX_B0_ATCPAR_REFTU_VAL_MSK 0xff
+#define B_AX_B0_ATCTMR_REFTU_CYC_SH 4
+#define B_AX_B0_ATCTMR_REFTU_CYC_MSK 0x7
+#define B_AX_B0_DIS_ACGC BIT(0)
+
+#define R_AX_B0_CTL 0x9F14
+#define B_AX_B0_CMDPSR_CTLST_REQPS BIT(7)
+#define B_AX_CMDPSR_CTLST_NXTST_SH 0
+#define B_AX_CMDPSR_CTLST_NXTST_MSK 0x1f
+
+#define R_AX_TXPKTCTL_WORD018 0x9F18
+
+#define R_AX_TXPKTCTL_ERR_IMR_ISR 0x9F1C
+#define B_AX_TXPKTCTL_CMDPSR_FRZTO_ERR BIT(25)
+#define B_AX_TXPKTCTL_CMDPSR_CMDTYPE_ERR BIT(24)
+#define B_AX_TXPKTCTL_USRCTL_RLSBMPLEN_ERR BIT(19)
+#define B_AX_TXPKTCTL_USRCTL_RDNRLSCMD_ERR BIT(18)
+#define B_AX_TXPKTCTL_USRCTL_NOINIT_ERR BIT(17)
+#define B_AX_TXPKTCTL_USRCTL_REINIT_ERR BIT(16)
+#define B_AX_TXPKTCTL_CMDPSR_FRZTO_ERR_INT_EN BIT(9)
+#define B_AX_TXPKTCTL_CMDPSR_CMDTYPE_ERR_INT_EN BIT(8)
+#define B_AX_TXPKTCTL_USRCTL_RLSBMPLEN_ERR_INT_EN BIT(3)
+#define B_AX_TXPKTCTL_USRCTL_RDNRLSCMD_ERR_INT_EN BIT(2)
+#define B_AX_TXPKTCTL_USRCTL_NOINIT_ERR_INT_EN BIT(1)
+#define B_AX_TXPKTCTL_USRCTL_REINIT_ERR_INT_EN BIT(0)
+
+#define R_AX_TPC_B0_CFG 0x9F20
+#define B_AX_B1_PATC_OPT_BRKOFF BIT(24)
+#define B_AX_B1_ATCPAR_REFTU_VAL_SH 8
+#define B_AX_B1_ATCPAR_REFTU_VAL_MSK 0xff
+#define B_AX_B1_ATCTMR_REFTU_CYC_SH 4
+#define B_AX_B1_ATCTMR_REFTU_CYC_MSK 0x7
+#define B_AX_B1_DIS_ACGC BIT(0)
+
+#define R_AX_TPC_B0_CTL 0x9F24
+#define B_AX_B1_CMDPSR_CTLST_REQPS BIT(7)
+#define B_AX_B1_CMDPSR_CTLST_NXTST_SH 0
+#define B_AX_B1_CMDPSR_CTLST_NXTST_MSK 0x1f
+
+#define R_AX_TXPKTCTL_WORD028 0x9F28
+
+#define R_AX_TXPKTCTL_ERR_IMR_ISR_B1 0x9F2C
+
+#define R_AX_DBG_FUN_INTF_CTL 0x9F30
+#define B_AX_DFI_ACTIVE BIT(31)
+#define B_AX_DFI_TRGSEL_SH 16
+#define B_AX_DFI_TRGSEL_MSK 0xf
+#define B_AX_DFI_ADDR_SH 0
+#define B_AX_DFI_ADDR_MSK 0xffff
+
+#define R_AX_DBG_FUN_INTF_DATA 0x9F34
+#define B_AX_DFI_DATA_SH 0
+#define B_AX_DFI_DATA_MSK 0xffffffffL
+
+#define R_AX_DBG_CTL_TXPKT 0x9F38
+#define B_AX_TPC_DBG1_SEL_SH 16
+#define B_AX_TPC_DBG1_SEL_MSK 0xffff
+#define B_AX_TPC_DBG0_SEL_SH 0
+#define B_AX_TPC_DBG0_SEL_MSK 0xffff
+
+#define R_AX_TPC_DBG_OUT 0x9F3C
+#define B_AX_TPC_DBG1_OUT_SH 16
+#define B_AX_TPC_DBG1_OUT_MSK 0xffff
+#define B_AX_TPC_DBG0_OUT_SH 0
+#define B_AX_TPC_DBG0_OUT_MSK 0xffff
+
+#define R_AX_TPC_WORD040 0x9F40
+
+#define R_AX_TPC_WORD044 0x9F44
+
+#define R_AX_TPC_WORD048 0x9F48
+
+#define R_AX_TPC_WORD04C 0x9F4C
+
+#define R_AX_TPC_WORD050 0x9F50
+
+#define R_AX_TPC_WORD054 0x9F54
+
+#define R_AX_TPC_WORD058 0x9F58
+
+#define R_AX_TPC_WORD05C 0x9F5C
+
+#define R_AX_TPC_WORD060 0x9F60
+
+#define R_AX_TPC_WORD064 0x9F64
+
+#define R_AX_TPC_WORD068 0x9F68
+
+#define R_AX_TPC_WORD06C 0x9F6C
+
+#define R_AX_TPC_WORD070 0x9F70
+
+#define R_AX_TPC_WORD074 0x9F74
+
+#define R_AX_TPC_WORD078 0x9F78
+
+#define R_AX_TPC_WORD07C 0x9F7C
+
+//
+// HCI common
+//
+
+//
+// WL_AX_REG_DMAC.xls
+//
+
+//
+// TOP_OFF
+//
+#define B_AX_BIST_TMCK BIT(15)
+
+//
+// WL_PON
+//
+
+//
+// COMMON
+//
+
+//
+// Dispatcher
+//
+
+//
+// WDE_DLE
+//
+
+//
+// PLE_DLE
+//
+
+//
+// WDRLS
+//
+
+//
+// BBRPT
+//
+#define B_AX_LA_ISR_DATA_LOSS BIT(16)
+#define B_AX_LA_IMR_DATA_LOSS BIT(0)
+
+//
+// CPUIO
+//
+
+//
+// PKTIN
+//
+
+//
+// MPDU_Processor_1
+//
+
+//
+// MPDU_Processor_2
+//
+
+//
+// SEC_ENG
+//
+
+//
+// STA scheduler
+//
+
+//
+// Tx Packet Controller
+//
+
+//
+// HCI common
+//
+
+//
+// WL_AX_REG_DMAC.xls
+//
+
+//
+// TOP_OFF
+//
+
+#define R_AX_GT0_CTRL_V1 0x7000
+
+#define R_AX_GT0_CNT_V1 0x7004
+
+#define R_AX_GT1_CTRL_V1 0x7008
+
+#define R_AX_GT1_CNT_V1 0x700C
+
+#define R_AX_GT2_CTRL_V1 0x7010
+
+#define R_AX_GT2_CNT_V1 0x7014
+
+#define R_AX_GT3_CTRL_V1 0x7018
+
+#define R_AX_GT3_CNT_V1 0x701C
+
+#define R_AX_TOPOFF_DBG_SEL 0x7020
+#define B_AX_TOPOFF_DBG_SEL_SH 0
+#define B_AX_TOPOFF_DBG_SEL_MSK 0xf
+
+#define R_AX_SORT_CTRL_V1 0x7024
+
+#define R_AX_GT4_CTRL_V1 0x7040
+
+#define R_AX_GT4_CNT_V1 0x7044
+
+#define R_AX_GT5_CTRL_V1 0x7048
+
+#define R_AX_GT5_CNT_V1 0x704C
+
+#define R_AX_GT6_CTRL_V1 0x7050
+
+#define R_AX_GT6_CNT_V1 0x7054
+
+#define R_AX_GT7_CTRL_V1 0x7058
+
+#define R_AX_GT7_CNT_V1 0x705C
+
+#define R_AX_FWD0IMR_V1 0x7100
+#define B_AX_FS_GT7_INT_EN BIT(15)
+#define B_AX_FS_GT6_INT_EN BIT(14)
+#define B_AX_FS_GT5_INT_EN BIT(13)
+#define B_AX_FS_GT4_INT_EN BIT(12)
+
+#define R_AX_FWD0ISR_V1 0x7104
+#define B_AX_FS_GT7_INT BIT(15)
+#define B_AX_FS_GT6_INT BIT(14)
+#define B_AX_FS_GT5_INT BIT(13)
+#define B_AX_FS_GT4_INT BIT(12)
+
+#define R_AX_HD0IMR_V1 0x7110
+
+#define R_AX_HD0ISR_V1 0x7114
+
+#define R_AX_H2CREG_DATA0_V1 0x7140
+
+#define R_AX_H2CREG_DATA1_V1 0x7144
+
+#define R_AX_H2CREG_DATA2_V1 0x7148
+
+#define R_AX_H2CREG_DATA3_V1 0x714C
+
+#define R_AX_C2HREG_DATA0_V1 0x7150
+
+#define R_AX_C2HREG_DATA1_V1 0x7154
+
+#define R_AX_C2HREG_DATA2_V1 0x7158
+
+#define R_AX_C2HREG_DATA3_V1 0x715C
+
+#define R_AX_H2CREG_CTRL_V1 0x7160
+
+#define R_AX_C2HREG_CTRL_V1 0x7164
+
+#define R_AX_CPWM_V1 0x7170
+
+#define R_AX_ANACLK_CAL_CTRL_V1 0x7180
+
+#define R_AX_OTP_PARA 0x7190
+#define B_AX_OTP_PWE_H_PARA_SH 4
+#define B_AX_OTP_PWE_H_PARA_MSK 0x3
+#define B_AX_OTP_PWE_L_PARA_SH 0
+#define B_AX_OTP_PWE_L_PARA_MSK 0x3
+
+#define R_AX_PARAM_BIST_CTRL_V1 0x7200
+
+#define R_AX_PARAM_MEM_RM_CTRL_V1 0x7204
+
+#define R_AX_PARAM_USB_BIST_RSTN_V1 0x7210
+#define B_AX_BIST_RST_N_USB_V1_SH 0
+#define B_AX_BIST_RST_N_USB_V1_MSK 0x3fffff
+
+#define R_AX_PARAM_USB_BIST_DONE_V1 0x7214
+#define B_AX_BIST_DONE_USB_V1_SH 0
+#define B_AX_BIST_DONE_USB_V1_MSK 0x3fffff
+
+#define R_AX_PARAM_USB_BIST_FAIL_V1 0x7218
+#define B_AX_BIST_FAIL_USB_V1_SH 0
+#define B_AX_BIST_FAIL_USB_V1_MSK 0x3fffff
+
+#define R_AX_PARAM_USB_DRF_PAUSE_V1 0x721C
+#define B_AX_BIST_DRF_PAUSE_USB_V1_SH 0
+#define B_AX_BIST_DRF_PAUSE_USB_V1_MSK 0x3fffff
+
+#define R_AX_PARAM_PCIE_BIST_RSTN_V1 0x7220
+#define B_AX_BIST_RST_N_PCIE_V1_SH 0
+#define B_AX_BIST_RST_N_PCIE_V1_MSK 0x7fff
+
+#define R_AX_PARAM_PCIE_BIST_DONE_V1 0x7224
+#define B_AX_BIST_DONE_PCIE_V1_SH 0
+#define B_AX_BIST_DONE_PCIE_V1_MSK 0x7fff
+
+#define R_AX_PARAM_PCIE_BIST_FAIL_V1 0x7228
+#define B_AX_BIST_FAIL_PCIE_V1_SH 0
+#define B_AX_BIST_FAIL_PCIE_V1_MSK 0x7fff
+
+#define R_AX_PARAM_PCIE_DRF_PAUSE_V1 0x722C
+#define B_AX_BIST_DRF_PAUSE_PCIE_SH 0
+#define B_AX_BIST_DRF_PAUSE_PCIE_MSK 0x7fff
+
+#define R_AX_PARAM_SDIO_BIST_RSTN_V1 0x7240
+
+#define R_AX_PARAM_SDIO_BIST_DONE_V1 0x7244
+
+#define R_AX_PARAM_SDIO_BIST_FAIL_V1 0x7248
+
+#define R_AX_PARAM_SDIO_DRF_PAUSE_V1 0x724C
+
+#define R_AX_PARAM_BT0_BIST_RSTN_V1 0x7250
+
+#define R_AX_PARAM_BT0_BIST_DONE_V1 0x7254
+
+#define R_AX_PARAM_BT0_BIST_FAIL_V1 0x7258
+
+#define R_AX_PARAM_BT0_DRF_PAUSE_V1 0x725C
+
+#define R_AX_PARAM_BT1_BIST_RSTN_V1 0x7260
+#define B_AX_BIST_RST_N_BT1_V1_SH 0
+#define B_AX_BIST_RST_N_BT1_V1_MSK 0x1fff
+
+#define R_AX_PARAM_BT1_BIST_DONE_V1 0x7264
+#define B_AX_BIST_DONE_BT1_V1_SH 0
+#define B_AX_BIST_DONE_BT1_V1_MSK 0x1fff
+
+#define R_AX_PARAM_BT1_BIST_FAIL_V1 0x7268
+#define B_AX_BIST_FAIL_BT1_V1_SH 0
+#define B_AX_BIST_FAIL_BT1_V1_MSK 0x1fff
+
+#define R_AX_PARAM_BT1_DRF_PAUSE_V1 0x726C
+#define B_AX_BIST_DRF_PAUSE_BT1_V1_SH 0
+#define B_AX_BIST_DRF_PAUSE_BT1_V1_MSK 0x1fff
+
+#define R_AX_PARAM_BT_BIST_RPT_V1 0x7274
+
+//
+// WL_PON
+//
+
+#define R_AX_FWD1IMR_V1 0x7800
+
+#define R_AX_FWD1ISR_V1 0x7804
+
+#define R_AX_FSMIMR_V1 0x7808
+
+#define R_AX_FSMISR_V1 0x780C
+
+#define R_AX_TM_BKP_RES_CTRL_V1 0x7810
+#define B_AX_SORTING_ROLE_SEL_V1_SH 12
+#define B_AX_SORTING_ROLE_SEL_V1_MSK 0x3
+#define B_AX_SORTING_ROLE_ST_V1_SH 8
+#define B_AX_SORTING_ROLE_ST_V1_MSK 0xf
+
+#define R_AX_PRE_CHK_CTRL_V1 0x7814
+
+#define R_AX_LPS_WTM_SC_V1 0x7818
+
+#define R_AX_LPS_WTM_CNT_V1 0x781C
+
+#define R_AX_TSF_32K_SEL_V1 0x7820
+
+#define R_AX_HIOE_END_ADDR_V1 0x7840
+
+#define R_AX_HIOE_STR_ADDR_V1 0x7844
+
+#define R_AX_BKP_HIOE_CTRL_V1 0x7848
+
+#define R_AX_RES_HIOE_CTRL_V1 0x784C
+
+#define R_AX_HCI_FUNC_EN_V1 0x7880
+#define B_AX_HCI_CR_PROTECT BIT(31)
+#define B_AX_HCI_TRXBUF_EN BIT(2)
+
+#define R_AX_OSC_32K_CTRL_V1 0x7894
+
+#define R_AX_32K_CAL_REG0_V1 0x7898
+
+#define R_AX_OSC32K_RCAL_V1 0x789C
+
+#define R_AX_BOOT_DBG_V1 0x78F0
+
+//
+// COMMON
+//
+#define B_AX_H_AXIDMA_EN BIT(14)
+#define B_AX_DMAC_SER_PS BIT(13)
+#define B_AX_CMAC_SER_PS BIT(12)
+#define B_AX_MAC_CKEN BIT(30)
+#define B_AX_DMAC_CKEN BIT(29)
+#define B_AX_LTR_REQ_FW BIT(18)
+#define B_AX_LTR_IDX_FW_SH 16
+#define B_AX_LTR_IDX_FW_MSK 0x3
+#define B_AX_LTR_WD_NOEMP_CHK_V1 BIT(1)
+#define B_AX_LTR_IDLE_IDX_SH 0
+#define B_AX_LTR_IDLE_IDX_MSK 0x3
+#define B_AX_LTR_ACT_IDX_SH 0
+#define B_AX_LTR_ACT_IDX_MSK 0x3
+#define B_AX_DMAC_CTRL_INFO_SER_IO BIT(11)
+#define B_AX_PLE_EMPTY_QTA_CMAC_DMA_TXRPT BIT(21)
+#define B_AX_HCI_BUF_ERR_INT_EN BIT(12)
+#define B_AX_BBRPT_ERR_INT_EN BIT(11)
+#define B_AX_HCI_BUF_ERR_FLAG BIT(12)
+#define B_AX_BBRPT_ERR_FLAG BIT(11)
+#define B_AX_BIST_TMCK_W BIT(15)
+#define B_AX_BIST_RSTN_N_DMAC_V1_SH 0
+#define B_AX_BIST_RSTN_N_DMAC_V1_MSK 0x3fffffff
+#define B_AX_BIST_DONE_DMAC_V1_SH 0
+#define B_AX_BIST_DONE_DMAC_V1_MSK 0x3fffffff
+#define B_AX_BIST_FAIL_DMAC_V1_SH 0
+#define B_AX_BIST_FAIL_DMAC_V1_MSK 0x3fffffff
+#define B_AX_BIST_DRF_PAUSE_DMAC_V1_SH 0
+#define B_AX_BIST_DRF_PAUSE_DMAC_V1_MSK 0x3fffffff
+
+//
+// Dispatcher
+//
+#define B_AX_SER_RX_TO_TH_SH 24
+#define B_AX_SER_RX_TO_TH_MSK 0xff
+#define B_AX_SER_TX_TO_TH_SH 16
+#define B_AX_SER_TX_TO_TH_MSK 0xff
+#define B_AX_SER_RX_TO_UNIT_SH 10
+#define B_AX_SER_RX_TO_UNIT_MSK 0x3
+#define B_AX_SER_TX_TO_UNIT_SH 8
+#define B_AX_SER_TX_TO_UNIT_MSK 0x3
+#define B_AX_PLE_LAST_OPT_V1 BIT(7)
+#define B_AX_WDE_LAST_OPT_V1 BIT(6)
+#define B_AX_DDR_GATTING_DISABLE BIT(5)
+#define B_AX_DDT_GATTING_DISABLE BIT(4)
+#define B_AX_REUSE_SIZE_ERR BIT(31)
+#define B_AX_REUSE_EN_ERR BIT(30)
+#define B_AX_STF_OQT_UNDERFLOW_ERR BIT(29)
+#define B_AX_STF_OQT_OVERFLOW_ERR BIT(28)
+#define B_AX_STF_WRFF_UNDERFLOW_ERR BIT(27)
+#define B_AX_STF_WRFF_OVERFLOW_ERR BIT(26)
+#define B_AX_STF_CMD_UNDERFLOW_ERR BIT(25)
+#define B_AX_STF_CMD_OVERFLOW_ERR BIT(24)
+#define B_AX_REUSE_SIZE_ZERO_ERR BIT(23)
+#define B_AX_REUSE_PKT_CNT_ERR BIT(22)
+#define B_AX_CDT_PTR_TIMEOUT_ERR BIT(21)
+#define B_AX_CDT_HCI_TIMEOUT_ERR BIT(20)
+#define B_AX_HDT_PTR_TIMEOUT_ERR BIT(19)
+#define B_AX_HDT_HCI_TIMEOUT_ERR BIT(18)
+#define B_AX_CDT_ADDR_INFO_LEN_ERR BIT(17)
+#define B_AX_HDT_ADDR_INFO_LEN_ERR BIT(16)
+#define B_AX_CDR_DMA_TIMEOUT_ERR BIT(15)
+#define B_AX_CDR_RX_TIMEOUT_ERR BIT(14)
+#define B_AX_PLE_RESPOSE_ERR BIT(11)
+#define B_AX_HDR_DMA_TIMEOUT_ERR BIT(7)
+#define B_AX_HDR_RX_TIMEOUT_ERR BIT(6)
+#define B_AX_WDE_RESPONSE_ERR BIT(3)
+#define B_AX_HR_WRFF_UNDERFLOW_ERR BIT(31)
+#define B_AX_HR_WRFF_OVERFLOW_ERR BIT(30)
+#define B_AX_HR_CHKSUM_FSM_ERR BIT(29)
+#define B_AX_HR_SHIFT_DMA_CFG_ERR BIT(28)
+#define B_AX_HR_DMA_PROCESS_ERR BIT(27)
+#define B_AX_HR_TOTAL_LEN_UNDER_ERR BIT(26)
+#define B_AX_HR_SHIFT_EN_ERR BIT(25)
+#define B_AX_HR_AGG_CFG_ERR BIT(24)
+#define B_AX_HR_DMA_RD_CNT_DEQ_ERR BIT(23)
+#define B_AX_HR_PLD_LEN_ZERO_ERR BIT(22)
+#define B_AX_HT_ILL_CH_ERR BIT(20)
+#define B_AX_HT_ADDR_INFO_LEN_ERR BIT(18)
+#define B_AX_HT_WD_LEN_OVER_ERR BIT(17)
+#define B_AX_HT_PLD_CMD_UNDERFLOW_ERR BIT(16)
+#define B_AX_HT_PLD_CMD_OVERFLOW_ERR BIT(15)
+#define B_AX_HT_WRFF_UNDERFLOW_ERR BIT(14)
+#define B_AX_HT_WRFF_OVERFLOW_ERR BIT(13)
+#define B_AX_HT_CHKSUM_FSM_ERR BIT(12)
+#define B_AX_HT_TXPKTSIZE_ERR BIT(11)
+#define B_AX_HT_PRE_SUB_ERR BIT(10)
+#define B_AX_HT_WD_CHKSUM_ERR BIT(9)
+#define B_AX_HT_CHANNEL_DMA_ERR BIT(8)
+#define B_AX_HT_OFFSET_UNMATCH_ERR BIT(7)
+#define B_AX_HT_PAYLOAD_UNDER_ERR BIT(6)
+#define B_AX_HT_PAYLOAD_OVER_ERR BIT(5)
+#define B_AX_HT_PERMU_FF_UNDERFLOW_ERR BIT(4)
+#define B_AX_HT_PERMU_FF_OVERFLOW_ERR BIT(3)
+#define B_AX_HT_PKT_FAIL_ERR BIT(2)
+#define B_AX_HT_CH_ID_ERR BIT(1)
+#define B_AX_HT_EP_CH_DIFF_ERR BIT(0)
+#define B_AX_CR_PLD_LEN_ERR BIT(30)
+#define B_AX_CR_WRFF_UNDERFLOW_ERR BIT(29)
+#define B_AX_CR_WRFF_OVERFLOW_ERR BIT(28)
+#define B_AX_CR_SHIFT_DMA_CFG_ERR BIT(27)
+#define B_AX_CR_DMA_PROCESS_ERR BIT(26)
+#define B_AX_CR_TOTAL_LEN_UNDER_ERR BIT(25)
+#define B_AX_CR_SHIFT_EN_ERR BIT(24)
+#define B_AX_REUSE_FIFO_B_UNDER_ERR BIT(22)
+#define B_AX_REUSE_FIFO_B_OVER_ERR BIT(21)
+#define B_AX_REUSE_FIFO_A_UNDER_ERR BIT(20)
+#define B_AX_REUSE_FIFO_A_OVER_ERR BIT(19)
+#define B_AX_CT_ADDR_INFO_LEN_MISS_ERR BIT(17)
+#define B_AX_CT_WD_LEN_OVER_ERR BIT(16)
+#define B_AX_CT_F2P_SEQ_ERR BIT(15)
+#define B_AX_CT_F2P_QSEL_ERR BIT(14)
+#define B_AX_CT_PLD_CMD_UNDERFLOW_ERR BIT(13)
+#define B_AX_CT_PLD_CMD_OVERFLOW_ERR BIT(12)
+#define B_AX_CT_PRE_SUB_ERR BIT(11)
+#define B_AX_CT_WD_CHKSUM_ERR BIT(10)
+#define B_AX_CT_CHANNEL_DMA_ERR BIT(9)
+#define B_AX_CT_OFFSET_UNMATCH_ERR BIT(8)
+#define B_AX_CT_PAYLOAD_CHKSUM_ERR BIT(7)
+#define B_AX_CT_PAYLOAD_UNDER_ERR BIT(6)
+#define B_AX_CT_PAYLOAD_OVER_ERR BIT(5)
+#define B_AX_CT_PERMU_FF_UNDERFLOW_ERR BIT(4)
+#define B_AX_CT_PERMU_FF_OVERFLOW_ERR BIT(3)
+#define B_AX_CT_CH_ID_ERR BIT(2)
+#define B_AX_CT_EP_CH_DIFF_ERR BIT(0)
+#define B_AX_CDT_TIMESTAMP_EN BIT(1)
+#define B_AX_HDT_H2C_RX_Q_SEL_SH 1
+#define B_AX_HDT_H2C_RX_Q_SEL_MSK 0x3
+#define B_AX_HDT_REUSE_EN BIT(23)
+#define B_AX_HDT_REUSE_OFFSET_SH 16
+#define B_AX_HDT_REUSE_OFFSET_MSK 0xf
+#define B_AX_AMSDU_HDR_CNV_SPACE_SH 16
+#define B_AX_AMSDU_HDR_CNV_SPACE_MSK 0xf
+#define B_AX_HR_WRFF_UNDERFLOW_ERR_INT_EN BIT(31)
+#define B_AX_HR_WRFF_OVERFLOW_ERR_INT_EN BIT(30)
+#define B_AX_HR_CHKSUM_FSM_ERR_INT_EN BIT(29)
+#define B_AX_HR_SHIFT_DMA_CFG_ERR_INT_EN BIT(28)
+#define B_AX_HR_DMA_PROCESS_ERR_INT_EN BIT(27)
+#define B_AX_HR_TOTAL_LEN_UNDER_ERR_INT_EN BIT(26)
+#define B_AX_HR_SHIFT_EN_ERR_INT_EN BIT(25)
+#define B_AX_HR_AGG_CFG_ERR_INT_EN BIT(24)
+#define B_AX_HR_DMA_RD_CNT_DEQ_ERR_INT_EN BIT(23)
+#define B_AX_HR_PLD_LEN_ZERO_ERR_INT_EN BIT(22)
+#define B_AX_HT_ILL_CH_ERR_INT_EN BIT(20)
+#define B_AX_HT_ADDR_INFO_LEN_ERR_INT_EN BIT(18)
+#define B_AX_HT_WD_LEN_OVER_ERR_INT_EN BIT(17)
+#define B_AX_HT_PLD_CMD_UNDERFLOW_ERR_INT_EN BIT(16)
+#define B_AX_HT_PLD_CMD_OVERFLOW_ERR_INT_EN BIT(15)
+#define B_AX_HT_WRFF_UNDERFLOW_ERR_INT_EN BIT(14)
+#define B_AX_HT_WRFF_OVERFLOW_ERR_INT_EN BIT(13)
+#define B_AX_HT_CHKSUM_FSM_ERR_INT_EN BIT(12)
+#define B_AX_HT_TXPKTSIZE_ERR_INT_EN BIT(11)
+#define B_AX_HT_PRE_SUB_ERR_INT_EN BIT(10)
+#define B_AX_HT_WD_CHKSUM_ERR_INT_EN BIT(9)
+#define B_AX_HT_CHANNEL_DMA_ERR_INT_EN BIT(8)
+#define B_AX_HT_OFFSET_UNMATCH_ERR_INT_EN BIT(7)
+#define B_AX_HT_PAYLOAD_UNDER_ERR_INT_EN BIT(6)
+#define B_AX_HT_PAYLOAD_OVER_ERR_INT_EN BIT(5)
+#define B_AX_HT_PERMU_FF_UNDERFLOW_ERR_INT_EN BIT(4)
+#define B_AX_HT_PERMU_FF_OVERFLOW_ERR_INT_EN BIT(3)
+#define B_AX_HT_PKT_FAIL_ERR_INT_EN BIT(2)
+#define B_AX_HT_CH_ID_ERR_INT_EN BIT(1)
+#define B_AX_HT_EP_CH_DIFF_ERR_INT_EN BIT(0)
+#define B_AX_CR_PLD_LEN_ERR_INT_EN BIT(30)
+#define B_AX_CR_WRFF_UNDERFLOW_ERR_INT_EN BIT(29)
+#define B_AX_CR_WRFF_OVERFLOW_ERR_INT_EN BIT(28)
+#define B_AX_CR_SHIFT_DMA_CFG_ERR_INT_EN BIT(27)
+#define B_AX_CR_DMA_PROCESS_ERR_INT_EN BIT(26)
+#define B_AX_CR_TOTAL_LEN_UNDER_ERR_INT_EN BIT(25)
+#define B_AX_CR_SHIFT_EN_ERR_INT_EN BIT(24)
+#define B_AX_REUSE_FIFO_B_UNDER_ERR_INT_EN BIT(22)
+#define B_AX_REUSE_FIFO_B_OVER_ERR_INT_EN BIT(21)
+#define B_AX_REUSE_FIFO_A_UNDER_ERR_INT_EN BIT(20)
+#define B_AX_REUSE_FIFO_A_OVER_ERR_INT_EN BIT(19)
+#define B_AX_CT_ADDR_INFO_LEN_MISS_ERR_INT_EN BIT(17)
+#define B_AX_CT_WD_LEN_OVER_ERR_INT_EN BIT(16)
+#define B_AX_CT_F2P_SEQ_ERR_INT_EN BIT(15)
+#define B_AX_CT_F2P_QSEL_ERR_INT_EN BIT(14)
+#define B_AX_CT_PLD_CMD_UNDERFLOW_ERR_INT_EN BIT(13)
+#define B_AX_CT_PLD_CMD_OVERFLOW_ERR_INT_EN BIT(12)
+#define B_AX_CT_PRE_SUB_ERR_INT_EN BIT(11)
+#define B_AX_CT_WD_CHKSUM_ERR_INT_EN BIT(10)
+#define B_AX_CT_CHANNEL_DMA_ERR_INT_EN BIT(9)
+#define B_AX_CT_OFFSET_UNMATCH_ERR_INT_EN BIT(8)
+#define B_AX_CT_PAYLOAD_CHKSUM_ERR_INT_EN BIT(7)
+#define B_AX_CT_PAYLOAD_UNDER_ERR_INT_EN BIT(6)
+#define B_AX_CT_PAYLOAD_OVER_ERR_INT_EN BIT(5)
+#define B_AX_CT_PERMU_FF_UNDERFLOW_ERR_INT_EN BIT(4)
+#define B_AX_CT_PERMU_FF_OVERFLOW_ERR_INT_EN BIT(3)
+#define B_AX_CT_CH_ID_ERR_INT_EN BIT(2)
+#define B_AX_CT_EP_CH_DIFF_ERR_INT_EN BIT(0)
+#define B_AX_REUSE_SIZE_ERR_INT_EN BIT(31)
+#define B_AX_REUSE_EN_ERR_INT_EN BIT(30)
+#define B_AX_STF_OQT_UNDERFLOW_ERR_INT_EN BIT(29)
+#define B_AX_STF_OQT_OVERFLOW_ERR_INT_EN BIT(28)
+#define B_AX_STF_WRFF_UNDERFLOW_ERR_INT_EN BIT(27)
+#define B_AX_STF_WRFF_OVERFLOW_ERR_INT_EN BIT(26)
+#define B_AX_STF_CMD_UNDERFLOW_ERR_INT_EN BIT(25)
+#define B_AX_STF_CMD_OVERFLOW_ERR_INT_EN BIT(24)
+#define B_AX_REUSE_SIZE_ZERO_ERR_INT_EN BIT(23)
+#define B_AX_REUSE_PKT_CNT_ERR_INT_EN BIT(22)
+#define B_AX_CDT_PTR_TIMEOUT_ERR_INT_EN BIT(21)
+#define B_AX_CDT_HCI_TIMEOUT_ERR_INT_EN BIT(20)
+#define B_AX_HDT_PTR_TIMEOUT_ERR_INT_EN BIT(19)
+#define B_AX_HDT_HCI_TIMEOUT_ERR_INT_EN BIT(18)
+#define B_AX_CDT_ADDR_INFO_LEN_ERR_INT_EN BIT(17)
+#define B_AX_HDT_ADDR_INFO_LEN_ERR_INT_EN BIT(16)
+#define B_AX_CDR_DMA_TIMEOUT_ERR_INT_EN BIT(15)
+#define B_AX_CDR_RX_TIMEOUT_ERR_INT_EN BIT(14)
+#define B_AX_PLE_RESPOSE_ERR_INT_EN BIT(11)
+#define B_AX_HDR_DMA_TIMEOUT_ERR_INT_EN BIT(7)
+#define B_AX_HDR_RX_TIMEOUT_ERR_INT_EN BIT(6)
+#define B_AX_WDE_RESPONSE_ERR_INT_EN BIT(3)
+#define B_AX_DISPATCHER_DBG_PTR_SEL1_SH 24
+#define B_AX_DISPATCHER_DBG_PTR_SEL1_MSK 0xf
+#define B_AX_DISPATCHER_DBG_SEL1_SH 16
+#define B_AX_DISPATCHER_DBG_SEL1_MSK 0xff
+#define B_AX_DISPATCHER_DBG_PTR_SEL0_SH 8
+#define B_AX_DISPATCHER_DBG_PTR_SEL0_MSK 0xf
+#define B_AX_DISPATCHER_DBG_SEL0_SH 0
+#define B_AX_DISPATCHER_DBG_SEL0_MSK 0xff
+
+#define R_AX_DISPATCHER_DISP_DBG 0x8864
+#define B_AX_DISPATCHER_DISP_DBG_SH 0
+#define B_AX_DISPATCHER_DISP_DBG_MSK 0xffffffffL
+
+#define R_AX_DELAY_MULTI_WP_SRC 0x8868
+#define B_AX_DELAY_MULTI_WP_SRC BIT(0)
+
+#define R_AX_HDP_DBG_INFO_0_V1 0x8880
+#define B_AX_HCIFF_NON_EMPTY_V1 BIT(3)
+
+#define R_AX_HDP_DBG_INFO_1_V1 0x8884
+#define B_AX_PTR_CS_12_HDT_SH 28
+#define B_AX_PTR_CS_12_HDT_MSK 0xf
+#define B_AX_F2P_PTR_CS_SH 24
+#define B_AX_F2P_PTR_CS_MSK 0xf
+#define B_AX_PTR_CS_WP_CDT_SH 20
+#define B_AX_PTR_CS_WP_CDT_MSK 0xf
+#define B_AX_PTR_CS_CDT_SH 16
+#define B_AX_PTR_CS_CDT_MSK 0xf
+#define B_AX_PTR_CS_C2H_CDT_SH 12
+#define B_AX_PTR_CS_C2H_CDT_MSK 0xf
+#define B_AX_AXIFF_NON_EMPTY_V1 BIT(11)
+#define B_AX_DATA_CS_CDT_SH 8
+#define B_AX_DATA_CS_CDT_MSK 0x7
+#define B_AX_ADDR_INFO_CS_V1_SH 4
+#define B_AX_ADDR_INFO_CS_V1_MSK 0xf
+#define B_AX_STF_CS_SH 0
+#define B_AX_STF_CS_MSK 0xf
+
+#define R_AX_HDP_DBG_INFO_2_V1 0x8888
+#define B_AX_WRFF_EMPTY_HDT BIT(31)
+#define B_AX_WRFF_FULL_HDT BIT(30)
+#define B_AX_WRFF_PRE_FULL_HDT BIT(29)
+#define B_AX_HCIWPFF_FULL BIT(28)
+#define B_AX_AXIWPFF_FULL BIT(27)
+#define B_AX_HCI_REQ_CH_PG_SH 13
+#define B_AX_HCI_REQ_CH_PG_MSK 0x1fff
+#define B_AX_TX_FULL_STS_SH 0
+#define B_AX_TX_FULL_STS_MSK 0x1fff
+
+#define R_AX_HDP_DBG_INFO_3_V1 0x888C
+
+#define R_AX_HDP_DBG_INFO_4_V1 0x8890
+
+#define R_AX_HDP_DBG_INFO_5_V1 0x8894
+
+#define R_AX_HDP_DBG_INFO_6_V1 0x8898
+
+#define R_AX_HDP_DBG_INFO_7_V1 0x889C
+#define B_AX_WRFF_EMPTY_HDR BIT(23)
+#define B_AX_WRFF_PRE_FULL_HDR BIT(22)
+#define B_AX_WRFF_FULL_HDR BIT(21)
+#define B_AX_DMA_ST_HDR_SH 16
+#define B_AX_DMA_ST_HDR_MSK 0xf
+#define B_AX_RX_ST_HDR_SH 12
+#define B_AX_RX_ST_HDR_MSK 0x7
+#define B_AX_LENFF_EMPTY_HDR BIT(11)
+#define B_AX_LENFF_PRE_FULL_HDR BIT(10)
+#define B_AX_LENFF_FULL_HDR BIT(9)
+#define B_AX_HR_RXPKT_PROCESS BIT(7)
+#define B_AX_HR_HCI_LAST_DMA BIT(6)
+#define B_AX_HR_HCI_REQ_SH 4
+#define B_AX_HR_HCI_REQ_MSK 0x3
+#define B_AX_HR_HCI_EMPTY BIT(3)
+#define B_AX_PCIE_BD_VLD_SH 0
+#define B_AX_PCIE_BD_VLD_MSK 0x3
+
+#define R_AX_HDP_DBG_INFO_8_V1 0x88A0
+#define B_AX_HR_HCI_LENGTH_SH 16
+#define B_AX_HR_HCI_LENGTH_MSK 0xffff
+#define B_AX_PLE_Q_EMPTY_SH 0
+#define B_AX_PLE_Q_EMPTY_MSK 0xffff
+
+#define R_AX_HDP_DBG_INFO_9_V1 0x88A4
+#define B_AX_WRFF_PRE_FULL_CDR BIT(31)
+#define B_AX_WRFF_FULL_CDR BIT(30)
+#define B_AX_WRFF_EMPTY_CDR BIT(29)
+#define B_AX_DMA_ST_CDR_SH 24
+#define B_AX_DMA_ST_CDR_MSK 0x7
+#define B_AX_RX_ST_CDR_SH 20
+#define B_AX_RX_ST_CDR_MSK 0x7
+#define B_AX_CR_HCI_NEED_RXBD_TAG BIT(19)
+#define B_AX_CR_RXPKT_PROCESS BIT(18)
+#define B_AX_CR_HCI_LAST_DMA BIT(17)
+#define B_AX_CR_HCI_EMPTY BIT(16)
+#define B_AX_CR_HCI_REQ_SH 12
+#define B_AX_CR_HCI_REQ_MSK 0x7
+#define B_AX_AXIDMA_BD_VLD_SH 8
+#define B_AX_AXIDMA_BD_VLD_MSK 0x7
+#define B_AX_RX_CPU_PORT_SEL BIT(8)
+#define B_AX_REMOVE_H2C_RXD BIT(0)
+#define B_AX_CDR_BD_MASK_V1_SH 8
+#define B_AX_CDR_BD_MASK_V1_MSK 0x7
+#define B_AX_CDR_DISABLE_CH2 BIT(18)
+#define B_AX_CDR_DISABLE_CH1 BIT(17)
+#define B_AX_CDR_DISABLE_CH0 BIT(16)
+
+#define R_AX_TYPE_NEED_RXBD_TAG 0x8924
+#define B_AX_TUPE_ENQ_TO_CPU_SH 16
+#define B_AX_TUPE_ENQ_TO_CPU_MSK 0xffff
+#define B_AX_TYPE_NEED_RXBD_TAG_SH 0
+#define B_AX_TYPE_NEED_RXBD_TAG_MSK 0xffff
+
+//
+// WDE_DLE
+//
+
+#define R_AX_WDE_GLB_CFG 0x8C00
+#define B_AX_WDE_DIS_ACGC_FUNC BIT(0)
+
+#define R_AX_WDE_DATCHN_CTL 0x8C18
+#define B_AX_WDE_NULLPG_WRPORT BIT(8)
+
+#define R_AX_WDE_FUNC_RSTCTL 0x8C1C
+#define B_AX_WDE_GEN_PIF07 BIT(7)
+#define B_AX_WDE_GEN_PIF06 BIT(6)
+#define B_AX_WDE_GEN_PIF05 BIT(5)
+#define B_AX_WDE_GEN_PIF04 BIT(4)
+#define B_AX_WDE_GEN_PIF03 BIT(3)
+#define B_AX_WDE_GEN_PIF02 BIT(2)
+#define B_AX_WDE_GEN_PIF01 BIT(1)
+#define B_AX_WDE_GEN_PIF00 BIT(0)
+
+#define R_AX_WDE_DBGERR_LOCKEN 0x8C20
+#define B_AX_WDE_LOCKEN_DLEPIF07 BIT(7)
+#define B_AX_WDE_LOCKEN_DLEPIF06 BIT(6)
+#define B_AX_WDE_LOCKEN_DLEPIF05 BIT(5)
+#define B_AX_WDE_LOCKEN_DLEPIF04 BIT(4)
+#define B_AX_WDE_LOCKEN_DLEPIF03 BIT(3)
+#define B_AX_WDE_LOCKEN_DLEPIF02 BIT(2)
+#define B_AX_WDE_LOCKEN_DLEPIF01 BIT(1)
+#define B_AX_WDE_LOCKEN_DLEPIF00 BIT(0)
+
+#define R_AX_WDE_DBGERR_STS 0x8C24
+#define B_AX_WDE_LOCKON_DLEPIF07 BIT(7)
+#define B_AX_WDE_LOCKON_DLEPIF06 BIT(6)
+#define B_AX_WDE_LOCKON_DLEPIF05 BIT(5)
+#define B_AX_WDE_LOCKON_DLEPIF04 BIT(4)
+#define B_AX_WDE_LOCKON_DLEPIF03 BIT(3)
+#define B_AX_WDE_LOCKON_DLEPIF02 BIT(2)
+#define B_AX_WDE_LOCKON_DLEPIF01 BIT(1)
+#define B_AX_WDE_LOCKON_DLEPIF00 BIT(0)
+
+#define R_AX_WDE_ERRFLAG_MSG 0x8C30
+#define B_AX_WDE_ERR_FLAG_MSG_SH 0
+#define B_AX_WDE_ERR_FLAG_MSG_MSK 0xffffffffL
+#define B_AX_WDE_DATCHN_CAMREQ_ERR_INT_EN BIT(29)
+#define B_AX_WDE_DATCHN_ADRERR_ERR_INT_EN BIT(28)
+#define B_AX_WDE_BUFMGN_FRZTO_ERR_INT_EN_V1 BIT(9)
+#define B_AX_WDE_GETNPG_PGOFST_ERR_INT_EN_V1 BIT(8)
+#define B_AX_WDE_GETNPG_STRPG_ERR_INT_EN_V1 BIT(7)
+#define B_AX_WDE_BUFREQ_SRCHTAILPG_ERR_INT_EN_V1 BIT(6)
+#define B_AX_WDE_BUFRTN_SIZE_ERR_INT_EN_V1 BIT(5)
+#define B_AX_WDE_BUFRTN_INVLD_PKTID_ERR_INT_EN_V1 BIT(4)
+#define B_AX_WDE_BUFREQ_UNAVAL_ERR_INT_EN_V1 BIT(3)
+#define B_AX_WDE_BUFREQ_SIZELMT_INT_EN BIT(2)
+#define B_AX_WDE_BUFREQ_SIZE0_INT_EN BIT(1)
+#define B_AX_WDE_DATCHN_CAMREQ_ERR BIT(29)
+#define B_AX_WDE_DATCHN_ADRERR_ERR BIT(28)
+#define B_AX_WDE_BUFMGN_FRZTO_ERR_V1 BIT(9)
+#define B_AX_WDE_GETNPG_PGOFST_ERR_V1 BIT(8)
+#define B_AX_WDE_GETNPG_STRPG_ERR_V1 BIT(7)
+#define B_AX_WDE_BUFREQ_SRCHTAILPG_ERR_V1 BIT(6)
+#define B_AX_WDE_BUFRTN_SIZE_ERR_V1 BIT(5)
+#define B_AX_WDE_BUFRTN_INVLD_PKTID_ERR_V1 BIT(4)
+#define B_AX_WDE_BUFREQ_UNAVAL_ERR_V1 BIT(3)
+#define B_AX_WDE_BUFREQ_SIZELMT_ERR BIT(2)
+#define B_AX_WDE_BUFREQ_SIZE0_ERR BIT(1)
+#define B_AX_WDE_Q5_MAX_SIZE_SH 16
+#define B_AX_WDE_Q5_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q5_MIN_SIZE_SH 0
+#define B_AX_WDE_Q5_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q6_MAX_SIZE_SH 16
+#define B_AX_WDE_Q6_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q6_MIN_SIZE_SH 0
+#define B_AX_WDE_Q6_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q7_MAX_SIZE_SH 16
+#define B_AX_WDE_Q7_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q7_MIN_SIZE_SH 0
+#define B_AX_WDE_Q7_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q8_MAX_SIZE_SH 16
+#define B_AX_WDE_Q8_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q8_MIN_SIZE_SH 0
+#define B_AX_WDE_Q8_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q9_MAX_SIZE_SH 16
+#define B_AX_WDE_Q9_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q9_MIN_SIZE_SH 0
+#define B_AX_WDE_Q9_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q10_MAX_SIZE_SH 16
+#define B_AX_WDE_Q10_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q10_MIN_SIZE_SH 0
+#define B_AX_WDE_Q10_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q11_MAX_SIZE_SH 16
+#define B_AX_WDE_Q11_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q11_MIN_SIZE_SH 0
+#define B_AX_WDE_Q11_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q12_MAX_SIZE_SH 16
+#define B_AX_WDE_Q12_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q12_MIN_SIZE_SH 0
+#define B_AX_WDE_Q12_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q13_MAX_SIZE_SH 16
+#define B_AX_WDE_Q13_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q13_MIN_SIZE_SH 0
+#define B_AX_WDE_Q13_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q14_MAX_SIZE_SH 16
+#define B_AX_WDE_Q14_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q14_MIN_SIZE_SH 0
+#define B_AX_WDE_Q14_MIN_SIZE_MSK 0xfff
+#define B_AX_WDE_Q15_MAX_SIZE_SH 16
+#define B_AX_WDE_Q15_MAX_SIZE_MSK 0xfff
+#define B_AX_WDE_Q15_MIN_SIZE_SH 0
+#define B_AX_WDE_Q15_MIN_SIZE_MSK 0xfff
+
+#define R_AX_WDE_WORD0F0 0x8CF0
+
+#define R_AX_WDE_WORD0F4 0x8CF4
+
+#define R_AX_WDE_WORD0F8 0x8CF8
+
+#define R_AX_WDE_WORD0FC 0x8CFC
+
+//
+// PLE_DLE
+//
+
+#define R_AX_PLE_GLB_CFG 0x9000
+#define B_AX_PLE_DIS_ACGC_FUNC BIT(0)
+
+#define R_AX_PLE_DATCHN_CTL 0x9018
+#define B_AX_PLE_NULLPG_WRPORT BIT(8)
+
+#define R_AX_PLE_FUNC_RSTCTL 0x901C
+#define B_AX_PLE_GEN_PIF07 BIT(7)
+#define B_AX_PLE_GEN_PIF06 BIT(6)
+#define B_AX_PLE_GEN_PIF05 BIT(5)
+#define B_AX_PLE_GEN_PIF04 BIT(4)
+#define B_AX_PLE_GEN_PIF03 BIT(3)
+#define B_AX_PLE_GEN_PIF02 BIT(2)
+#define B_AX_PLE_GEN_PIF01 BIT(1)
+#define B_AX_PLE_GEN_PIF00 BIT(0)
+
+#define R_AX_PLE_DBGERR_LOCKEN 0x9020
+#define B_AX_PLE_LOCKEN_DLEPIF07 BIT(7)
+#define B_AX_PLE_LOCKEN_DLEPIF06 BIT(6)
+#define B_AX_PLE_LOCKEN_DLEPIF05 BIT(5)
+#define B_AX_PLE_LOCKEN_DLEPIF04 BIT(4)
+#define B_AX_PLE_LOCKEN_DLEPIF03 BIT(3)
+#define B_AX_PLE_LOCKEN_DLEPIF02 BIT(2)
+#define B_AX_PLE_LOCKEN_DLEPIF01 BIT(1)
+#define B_AX_PLE_LOCKEN_DLEPIF00 BIT(0)
+
+#define R_AX_PLE_DBGERR_STS 0x9024
+#define B_AX_PLE_LOCKON_DLEPIF07 BIT(7)
+#define B_AX_PLE_LOCKON_DLEPIF06 BIT(6)
+#define B_AX_PLE_LOCKON_DLEPIF05 BIT(5)
+#define B_AX_PLE_LOCKON_DLEPIF04 BIT(4)
+#define B_AX_PLE_LOCKON_DLEPIF03 BIT(3)
+#define B_AX_PLE_LOCKON_DLEPIF02 BIT(2)
+#define B_AX_PLE_LOCKON_DLEPIF01 BIT(1)
+#define B_AX_PLE_LOCKON_DLEPIF00 BIT(0)
+
+#define R_AX_PLE_ERRFLAG_MSG 0x9030
+#define B_AX_PLE_ERR_FLAG_MSG_SH 0
+#define B_AX_PLE_ERR_FLAG_MSG_MSK 0xffffffffL
+#define B_AX_PLE_DATCHN_CAMREQ_ERR_INT_EN BIT(29)
+#define B_AX_PLE_DATCHN_ADRERR_ERR_INT_EN BIT(28)
+#define B_AX_PLE_BUFMGN_FRZTO_ERR_INT_EN_V1 BIT(9)
+#define B_AX_PLE_GETNPG_PGOFST_ERR_INT_EN_V1 BIT(8)
+#define B_AX_PLE_GETNPG_STRPG_ERR_INT_EN_V1 BIT(7)
+#define B_AX_PLE_BUFREQ_SRCHTAILPG_ERR_INT_EN_V1 BIT(6)
+#define B_AX_PLE_BUFRTN_SIZE_ERR_INT_EN_V1 BIT(5)
+#define B_AX_PLE_BUFRTN_INVLD_PKTID_ERR_INT_EN_V1 BIT(4)
+#define B_AX_PLE_BUFREQ_UNAVAL_ERR_INT_EN_V1 BIT(3)
+#define B_AX_PLE_BUFREQ_SIZELMT_INT_EN BIT(2)
+#define B_AX_PLE_BUFREQ_SIZE0_INT_EN BIT(1)
+#define B_AX_PLE_DATCHN_CAMREQ_ERR BIT(29)
+#define B_AX_PLE_DATCHN_ADRERR_ERR BIT(28)
+#define B_AX_PLE_BUFMGN_FRZTO_ERR_V1 BIT(9)
+#define B_AX_PLE_GETNPG_PGOFST_ERR_V1 BIT(8)
+#define B_AX_PLE_GETNPG_STRPG_ERR_V1 BIT(7)
+#define B_AX_PLE_BUFREQ_SRCHTAILPG_ERR_V1 BIT(6)
+#define B_AX_PLE_BUFRTN_SIZE_ERR_V1 BIT(5)
+#define B_AX_PLE_BUFRTN_INVLD_PKTID_ERR_V1 BIT(4)
+#define B_AX_PLE_BUFREQ_UNAVAL_ERR_V1 BIT(3)
+#define B_AX_PLE_BUFREQ_SIZELMT_ERR BIT(2)
+#define B_AX_PLE_BUFREQ_SIZE0_ERR BIT(1)
+
+//
+// WDRLS
+//
+#define B_AX_RLSRPT_BUFREQ_TO_SEL_SH 6
+#define B_AX_RLSRPT_BUFREQ_TO_SEL_MSK 0x3
+
+//
+// BBRPT
+//
+#define B_AX_DIS_ACGC_DMA_PHYIF_V1 BIT(1)
+#define B_AX_DIS_ACGC_DMA_RPTGEN_V1 BIT(0)
+
+#define R_AX_BBRPT_COM_ERR_IMR 0x9608
+#define B_AX_BBRPT_COM_NULL_PLPKTID_ERR_INT_EN_V1 BIT(1)
+#define B_AX_BBRPT_COM_HANG_EN BIT(0)
+
+#define R_AX_BBRPT_COM_ERR_ISR 0x960C
+#define B_AX_BBRPT_COM_NULL_PLPKTID_ERR_INT_V1 BIT(1)
+#define B_AX_BBRPT_COM_HANG_ISR BIT(0)
+
+#define R_AX_BBRPT_CHINFO_ERR_IMR 0x9628
+
+#define R_AX_BBRPT_CHINFO_ERR_ISR 0x962C
+#define B_AX_BBPRT_CHIF_TO_ERR_V1 BIT(7)
+#define B_AX_BBPRT_CHIF_NULL_ERR_V1 BIT(6)
+#define B_AX_BBPRT_CHIF_LEFT2_ERR_V1 BIT(5)
+#define B_AX_BBPRT_CHIF_LEFT1_ERR_V1 BIT(4)
+#define B_AX_BBPRT_CHIF_HDRL_ERR_V1 BIT(3)
+#define B_AX_BBPRT_CHIF_BOVF_ERR_V1 BIT(2)
+#define B_AX_BBPRT_CHIF_OVF_ERR_V1 BIT(1)
+#define B_AX_BBPRT_CHIF_BB_TO_ERR_V1 BIT(0)
+
+#define R_AX_BBRPT_DFS_ERR_IMR 0x9638
+
+#define R_AX_BBRPT_DFS_ERR_ISR 0x963C
+#define B_AX_BBRPT_DFS_TO_ERR_V1 BIT(0)
+
+#define R_AX_LA_ERRFLAG_IMR 0x9668
+
+//
+// CPUIO
+//
+
+//
+// PKTIN
+//
+#define B_AX_AMSDU_MAX_FS_NUM_SH 2
+#define B_AX_AMSDU_MAX_FS_NUM_MSK 0x7
+#define B_AX_AMSDU_FS_ENABLE BIT(1)
+
+//
+// MPDU_Processor_1
+//
+#define B_AX_TX_MAC_MPDU_PROC_EN BIT(2)
+#define B_AX_TX_HW_ACK_POLICY_EN BIT(1)
+#define B_AX_TX_HW_SEQ_EN BIT(0)
+#define B_AX_TX_KSRCH_ERR BIT(9)
+#define B_AX_TX_NW_TYPE_ERR BIT(8)
+#define B_AX_TX_LLC_PRE_ERR BIT(7)
+#define B_AX_TX_ETH_TYPE_ERR BIT(6)
+#define B_AX_TX_KSRCH_ERR_EN BIT(9)
+#define B_AX_TX_NW_TYPE_ERR_EN BIT(8)
+#define B_AX_TX_LLC_PRE_ERR_EN BIT(7)
+#define B_AX_TX_ETH_TYPE_ERR_EN BIT(6)
+
+#define R_AX_MPDU_TX_DBG_V1 0x9BF8
+#define B_AX_MPDU_TX_DBGEN_V1 BIT(8)
+#define B_AX_MPDU_TX_CKEN_DIS BIT(1)
+#define B_AX_MPDU_TX_DLAST_V1 BIT(0)
+
+//
+// MPDU_Processor_2
+//
+#define B_AX_RPKT_CQID_SH 24
+#define B_AX_RPKT_CQID_MSK 0x3f
+#define B_AX_WPKT_CQID_SH 16
+#define B_AX_WPKT_CQID_MSK 0x3f
+#define B_AX_RPKT_CPID_SH 12
+#define B_AX_RPKT_CPID_MSK 0x7
+#define B_AX_WPKT_CPID_SH 8
+#define B_AX_WPKT_CPID_MSK 0x7
+#define B_AX_RXFWD_PRIO_SH 4
+#define B_AX_RXFWD_PRIO_MSK 0x3
+
+#define R_AX_RXFWD_SM 0x9C2C
+#define B_AX_RXFWD_SM_SH 0
+#define B_AX_RXFWD_SM_MSK 0xffffffffL
+
+#define R_AX_RXCTRL_SM 0x9C30
+#define B_AX_RXCTRL_SM_SH 0
+#define B_AX_RXCTRL_SM_MSK 0xffffffffL
+
+#define R_AX_PROFILE_SM 0x9C38
+#define B_AX_PROFILE_SM_SH 0
+#define B_AX_PROFILE_SM_MSK 0xffffffffL
+
+#define R_AX_PLDM_SM 0x9C3C
+#define B_AX_PLDM_SM_SH 0
+#define B_AX_PLDM_SM_MSK 0xffffffffL
+#define B_AX_EN_CUT_AMSDU_V1 BIT(31)
+#define B_AX_CUT_AMSDU_CHKLEN_EN_V1 BIT(30)
+#define B_AX_CA_CHK_ADDRCAM_EN BIT(29)
+#define B_AX_CUT_AMSDU_CHKLEN_L_TH_SH 16
+#define B_AX_CUT_AMSDU_CHKLEN_L_TH_MSK 0xff
+#define B_AX_CUT_AMSDU_CHKLEN_H_TH_SH 0
+#define B_AX_CUT_AMSDU_CHKLEN_H_TH_MSK 0xffff
+#define B_AX_MSDU_DROP_SN_SH 20
+#define B_AX_MSDU_DROP_SN_MSK 0xfff
+#define B_AX_MSDU_DROP_SN_CLR BIT(19)
+
+#define R_AX_CUT_AMSDU_ERROR_FLAG 0x9C48
+#define B_AX_AMSDU_2_LEN BIT(2)
+#define B_AX_AMSDU_2_SMALL BIT(1)
+#define B_AX_AMSDU_2_LARGE BIT(0)
+
+#define R_AX_HDR_CNV_CTRL 0x9C60
+#define B_AX_HDR_INFO_SH 4
+#define B_AX_HDR_INFO_MSK 0x3
+#define B_AX_HC_ADDR_HIT_EN BIT(3)
+#define B_AX_HDR_CNV BIT(1)
+#define B_AX_RX_HDR_CNV_EN BIT(0)
+
+#define R_AX_HDR_CNV_VLAN_0_1 0x9C64
+#define B_AX_VLAN_TAG_1_SH 16
+#define B_AX_VLAN_TAG_1_MSK 0xffff
+#define B_AX_VLAN_TAG_0_SH 0
+#define B_AX_VLAN_TAG_0_MSK 0xffff
+
+#define R_AX_HDR_CNV_VLAN_2_3 0x9C68
+#define B_AX_VLAN_TAG_3_SH 16
+#define B_AX_VLAN_TAG_3_MSK 0xffff
+#define B_AX_VLAN_TAG_2_SH 0
+#define B_AX_VLAN_TAG_2_MSK 0xffff
+
+#define R_AX_RX_MPDU_PROC_VER 0x9CE0
+#define B_AX_RX_MPDU_PROC_VER_SH 0
+#define B_AX_RX_MPDU_PROC_VER_MSK 0xffffffffL
+
+#define R_AX_RX_MPDU_PROC_DBG 0x9CE4
+#define B_AX_CAMCTRL_DBG_SH 30
+#define B_AX_CAMCTRL_DBG_MSK 0x3
+#define B_AX_MGPT_DBG_SH 26
+#define B_AX_MGPT_DBG_MSK 0xf
+#define B_AX_WOWLAN_DBG_SH 21
+#define B_AX_WOWLAN_DBG_MSK 0x1f
+#define B_AX_PLDM_DBG_SH 16
+#define B_AX_PLDM_DBG_MSK 0x1f
+#define B_AX_RXFWD_DBG_SH 12
+#define B_AX_RXFWD_DBG_MSK 0xf
+#define B_AX_CUT_AMSDU_DBG_SH 8
+#define B_AX_CUT_AMSDU_DBG_MSK 0xf
+#define B_AX_PROFILE_DBG_SH 5
+#define B_AX_PROFILE_DBG_MSK 0x7
+#define B_AX_RXCTRL_DBG_SH 0
+#define B_AX_RXCTRL_DBG_MSK 0x1f
+#define B_AX_CAM_RST_CTRL BIT(24)
+
+//
+// SEC_ENG
+//
+
+#define R_AX_SEC_DEBUG1 0x9D1C
+#define B_AX_TX_TIMEOUT_SEL_SH 30
+#define B_AX_TX_TIMEOUT_SEL_MSK 0x3
+#define B_AX_RX_TIMEOUT_SEL_SH 28
+#define B_AX_RX_TIMEOUT_SEL_MSK 0x3
+#define B_AX_TX_LAST_PKTID_SH 16
+#define B_AX_TX_LAST_PKTID_MSK 0xfff
+#define B_AX_RX_LAST_PKTID_SH 4
+#define B_AX_RX_LAST_PKTID_MSK 0xfff
+#define B_AX_TX_READ_PARSER_FSM_SH 23
+#define B_AX_TX_READ_PARSER_FSM_MSK 0x1ff
+#define B_AX_TX_WRITE_PARSER_FSM_SH 15
+#define B_AX_TX_WRITE_PARSER_FSM_MSK 0xff
+#define B_AX_RX_READ_PARSER_FSM_SH 25
+#define B_AX_RX_READ_PARSER_FSM_MSK 0x7f
+#define B_AX_RX_WRITE_PARSER_FSM_SH 17
+#define B_AX_RX_WRITE_PARSER_FSM_MSK 0xff
+
+#define R_AX_SEC_DEBUG2 0x9D28
+#define B_AX_DBG_READ_SH 2
+#define B_AX_DBG_READ_MSK 0x3fffffff
+
+#define R_AX_SEC_ERROR_FLAG_IMR 0x9D2C
+#define B_AX_RX_HANG_IMR BIT(1)
+#define B_AX_TX_HANG_IMR BIT(0)
+
+#define R_AX_SEC_ERROR_FLAG 0x9D30
+#define B_AX_RX_HANG_ERROR_V1 BIT(1)
+#define B_AX_TX_HANG_ERROR_V1 BIT(0)
+
+//
+// STA scheduler
+//
+#define B_AX_SS_PLEA_STAT_V1_SH 24
+#define B_AX_SS_PLEA_STAT_V1_MSK 0x1f
+#define B_AX_SS_WDEA_STAT_V1_SH 16
+#define B_AX_SS_WDEA_STAT_V1_MSK 0x1f
+#define B_AX_PRE_CHK_FORCE_VLD BIT(30)
+#define B_AX_SS_TOP_DBG_SEL_V1_SH 11
+#define B_AX_SS_TOP_DBG_SEL_V1_MSK 0x1f
+#define B_AX_SS_AVG_INIT_DONE BIT(7)
+#define B_AX_SS_MRT_INIT_DONE BIT(6)
+#define B_AX_UL_LINK_EMPTY BIT(16)
+
+#define R_AX_SS_LINK_SRCH_STAT 0x9E58
+#define B_AX_SS_SRCH_UD_VAL_UL BIT(24)
+#define B_AX_SS_SRCH_UD_VAL_WMM1_VO BIT(23)
+#define B_AX_SS_SRCH_UD_VAL_WMM1_VI BIT(22)
+#define B_AX_SS_SRCH_UD_VAL_WMM1_BK BIT(21)
+#define B_AX_SS_SRCH_UD_VAL_WMM1_BE BIT(20)
+#define B_AX_SS_SRCH_UD_VAL_WMM0_VO BIT(19)
+#define B_AX_SS_SRCH_UD_VAL_WMM0_VI BIT(18)
+#define B_AX_SS_SRCH_UD_VAL_WMM0_BK BIT(17)
+#define B_AX_SS_SRCH_UD_VAL_WMM0_BE BIT(16)
+#define B_AX_SS_SRCH_STAT_UL BIT(8)
+#define B_AX_SS_SRCH_STAT_WMM1_VO BIT(7)
+#define B_AX_SS_SRCH_STAT_WMM1_VI BIT(6)
+#define B_AX_SS_SRCH_STAT_WMM1_BK BIT(5)
+#define B_AX_SS_SRCH_STAT_WMM1_BE BIT(4)
+#define B_AX_SS_SRCH_STAT_WMM0_VO BIT(3)
+#define B_AX_SS_SRCH_STAT_WMM0_VI BIT(2)
+#define B_AX_SS_SRCH_STAT_WMM0_BK BIT(1)
+#define B_AX_SS_SRCH_STAT_WMM0_BE BIT(0)
+
+#define R_AX_SSLINK_SRCH_UD 0x9E5C
+#define B_AX_SS_SRCH_UD_UL BIT(24)
+#define B_AX_SS_SRCH_UD_WMM1_VO BIT(23)
+#define B_AX_SS_SRCH_UD_WMM1_VI BIT(22)
+#define B_AX_SS_SRCH_UD_WMM1_BK BIT(21)
+#define B_AX_SS_SRCH_UD_WMM1_BE BIT(20)
+#define B_AX_SS_SRCH_UD_WMM0_VO BIT(19)
+#define B_AX_SS_SRCH_UD_WMM0_VI BIT(18)
+#define B_AX_SS_SRCH_UD_WMM0_BK BIT(17)
+#define B_AX_SS_SRCH_UD_WMM0_BE BIT(16)
+
+#define R_AX_SS_MURU_TBL_CTRL 0x9E78
+#define B_AX_SS_TBL_CMD_SH 24
+#define B_AX_SS_TBL_CMD_MSK 0x7f
+#define B_AX_SS_STA_IDX_SH 16
+#define B_AX_SS_STA_IDX_MSK 0xf
+#define B_AX_SS_TBL_IDX_SH 0
+#define B_AX_SS_TBL_IDX_MSK 0xff
+
+#define R_AX_SS_MURU_TBL_DATA 0x9E7C
+#define B_AX_SS_TBL_MACID_SH 16
+#define B_AX_SS_TBL_MACID_MSK 0xff
+#define B_AX_SS_TBL_DIS_AC_SH 12
+#define B_AX_SS_TBL_DIS_AC_MSK 0xf
+#define B_AX_SS_TBL_MURU_VLD BIT(11)
+#define B_AX_SS_TBL_MURU BIT(10)
+#define B_AX_SS_TBL_WDIX_SH 8
+#define B_AX_SS_TBL_WDIX_MSK 0x3
+#define B_AX_SS_TBL_RATE_IDX_SH 0
+#define B_AX_SS_TBL_RATE_IDX_MSK 0xff
+#define B_AX_MURT_TABLE_MAX_SH 16
+#define B_AX_MURT_TABLE_MAX_MSK 0x1ff
+#define B_AX_MU_PING_PONG_EN BIT(9)
+#define B_AX_RU_PING_PONG_EN BIT(8)
+#define B_AX_SS_MU_SW_SRCH_MODE BIT(5)
+#define B_AX_SS_RU_SW_SRCH_MODE BIT(4)
+#define B_AX_SS_MU_SEARCH_MODE_SH 2
+#define B_AX_SS_MU_SEARCH_MODE_MSK 0x3
+
+#define R_AX_SS_MAL_CTRL 0x9EA8
+#define B_AX_SS_MAL_RW BIT(30)
+#define B_AX_SS_MAL_MACID_SH 16
+#define B_AX_SS_MAL_MACID_MSK 0xff
+#define B_AX_SSMAL_W_EN_SH 8
+#define B_AX_SSMAL_W_EN_MSK 0xff
+#define B_AX_SS_MAL_VAL_SH 0
+#define B_AX_SS_MAL_VAL_MSK 0xff
+
+#define R_AX_SS_MAL_RPT 0x9EAC
+
+#define R_AX_SS_BSR_TRIGGER_0 0x9EC0
+#define B_AX_SS_MACID31_0_BSR_TRIGGER_SH 0
+#define B_AX_SS_MACID31_0_BSR_TRIGGER_MSK 0xffffffffL
+
+#define R_AX_SS_BSR_TRIGGER_1 0x9EC4
+#define B_AX_SS_MACID63_32_BSR_TRIGGER_SH 0
+#define B_AX_SS_MACID63_32_BSR_TRIGGER_MSK 0xffffffffL
+
+#define R_AX_SS_BSR_TRIGGER_2 0x9EC8
+#define B_AX_SS_MACID95_64_BSR_TRIGGER_SH 0
+#define B_AX_SS_MACID95_64_BSR_TRIGGER_MSK 0xffffffffL
+
+#define R_AX_SS_BSR_TRIGGER_3 0x9ECC
+#define B_AX_SS_MACID127_96_BSR_TRIGGER_SH 0
+#define B_AX_SS_MACID127_96_BSR_TRIGGER_MSK 0xffffffffL
+
+#define R_AX_SS_MU_WIDX_0 0x9ED0
+#define B_AX_SS_MU_BETA_1_SH 20
+#define B_AX_SS_MU_BETA_1_MSK 0x1ff
+#define B_AX_SS_MU_ALPHA_1_SH 16
+#define B_AX_SS_MU_ALPHA_1_MSK 0xf
+#define B_AX_SS_MU_BETA_0_SH 4
+#define B_AX_SS_MU_BETA_0_MSK 0x1ff
+#define B_AX_SS_MU_ALPHA_0_SH 0
+#define B_AX_SS_MU_ALPHA_0_MSK 0xf
+
+#define R_AX_SS_MU_WIDX_1 0x9ED4
+#define B_AX_SS_MU_BETA_3_SH 20
+#define B_AX_SS_MU_BETA_3_MSK 0x1ff
+#define B_AX_SS_MU_ALPHA_3_SH 16
+#define B_AX_SS_MU_ALPHA_3_MSK 0xf
+#define B_AX_SS_MU_BETA_2_SH 4
+#define B_AX_SS_MU_BETA_2_MSK 0x1ff
+#define B_AX_SS_MU_ALPHA_2_SH 0
+#define B_AX_SS_MU_ALPHA_2_MSK 0xf
+
+#define R_AX_SS_RU_WIDX_0 0x9ED8
+#define B_AX_SS_RU_BETA_1_SH 20
+#define B_AX_SS_RU_BETA_1_MSK 0x1ff
+#define B_AX_SS_RU_ALPHA_1_SH 16
+#define B_AX_SS_RU_ALPHA_1_MSK 0xf
+#define B_AX_SS_RU_BETA_0_SH 4
+#define B_AX_SS_RU_BETA_0_MSK 0x1ff
+#define B_AX_SS_RU_ALPHA_0_SH 0
+#define B_AX_SS_RU_ALPHA_0_MSK 0xf
+
+#define R_AX_SS_RU_WIDX_1 0x9EDC
+#define B_AX_SS_RU_BETA_3_SH 20
+#define B_AX_SS_RU_BETA_3_MSK 0x1ff
+#define B_AX_SS_RU_ALPHA_3_SH 16
+#define B_AX_SS_RU_ALPHA_3_MSK 0xf
+#define B_AX_SS_RU_BETA_2_SH 4
+#define B_AX_SS_RU_BETA_2_MSK 0x1ff
+#define B_AX_SS_RU_ALPHA_2_SH 0
+#define B_AX_SS_RU_ALPHA_2_MSK 0xf
+
+#define R_AX_SS_TXTIME_LIM 0x9EE0
+#define B_AX_SS_RU_TIME_LIM_SH 16
+#define B_AX_SS_RU_TIME_LIM_MSK 0x7ff
+#define B_AX_SS_MU_TIME_LIM_SH 0
+#define B_AX_SS_MU_TIME_LIM_MSK 0x7ff
+
+#define R_AX_SS_FETCH_DLY_0 0x9EE4
+#define B_AX_SS_FETCH_DLY_3_SH 24
+#define B_AX_SS_FETCH_DLY_3_MSK 0x7f
+#define B_AX_SS_FETCH_DLY_2_SH 16
+#define B_AX_SS_FETCH_DLY_2_MSK 0x7f
+#define B_AX_SS_FETCH_DLY_1_SH 8
+#define B_AX_SS_FETCH_DLY_1_MSK 0x7f
+#define B_AX_SS_FETCH_DLY_0_SH 0
+#define B_AX_SS_FETCH_DLY_0_MSK 0x7f
+
+#define R_AX_SS_FETCH_DLY_1 0x9EE8
+#define B_AX_SS_FETCH_DLY_7_SH 24
+#define B_AX_SS_FETCH_DLY_7_MSK 0x7f
+#define B_AX_SS_FETCH_DLY_6_SH 16
+#define B_AX_SS_FETCH_DLY_6_MSK 0x7f
+#define B_AX_SS_FETCH_DLY_5_SH 8
+#define B_AX_SS_FETCH_DLY_5_MSK 0x7f
+#define B_AX_SS_FETCH_DLY_4_SH 0
+#define B_AX_SS_FETCH_DLY_4_MSK 0x7f
+
+#define R_AX_SS_DBG 0x9EF8
+#define B_AX_SS_DBG_SH 0
+#define B_AX_SS_DBG_MSK 0xffffffffL
+
+//
+// Tx Packet Controller
+//
+
+#define R_AX_TXPKTCTL_COM_CFG 0x9F00
+#define B_AX_WDRLS_REASON4_DSTSEL_SH 16
+#define B_AX_WDRLS_REASON4_DSTSEL_MSK 0x3
+#define B_AX_WDRLS_REASON3_DSTSEL_SH 14
+#define B_AX_WDRLS_REASON3_DSTSEL_MSK 0x3
+#define B_AX_WDRLS_REASON2_DSTSEL_SH 12
+#define B_AX_WDRLS_REASON2_DSTSEL_MSK 0x3
+#define B_AX_WDRLS_REASON1_DSTSEL_SH 10
+#define B_AX_WDRLS_REASON1_DSTSEL_MSK 0x3
+#define B_AX_WDRLS_REASON0_DSTSEL_SH 8
+#define B_AX_WDRLS_REASON0_DSTSEL_MSK 0x3
+#define B_AX_COM_FSM_FRZTMR_TUSEL_SH 2
+#define B_AX_COM_FSM_FRZTMR_TUSEL_MSK 0x3
+#define B_AX_COM_CLKFREQ_SEL_SH 0
+#define B_AX_COM_CLKFREQ_SEL_MSK 0x3
+
+#define R_AX_TXPKTCTL_COM_ERRCHK_CFG 0x9F04
+#define B_AX_COM_EM_1STCMD_IS_END BIT(0)
+
+#define R_AX_TXPKTCTL_B0_CFG 0x9F40
+
+#define R_AX_TXPKTCTL_B0_CTL 0x9F44
+#define B_AX_B0_CTLST_IDLE BIT(1)
+#define B_AX_B0_STOP_REQ BIT(0)
+
+#define R_AX_TXPKTCTL_B0_PRELD_CFG0 0x9F48
+#define B_AX_B0_PRELD_FEN BIT(31)
+#define B_AX_B0_PRELD_USEMAXSZ_SH 16
+#define B_AX_B0_PRELD_USEMAXSZ_MSK 0x3ff
+#define B_AX_B0_PRELD_CAM_G1ENTNUM_SH 8
+#define B_AX_B0_PRELD_CAM_G1ENTNUM_MSK 0x1f
+#define B_AX_B0_PRELD_CAM_G0ENTNUM_SH 0
+#define B_AX_B0_PRELD_CAM_G0ENTNUM_MSK 0x1f
+
+#define R_AX_TXPKTCTL_B0_PRELD_CFG1 0x9F4C
+#define B_AX_B0_PRELD_NXT_TXENDWIN_SH 8
+#define B_AX_B0_PRELD_NXT_TXENDWIN_MSK 0xf
+#define B_AX_B0_PRELD_NXT_RSVMINSZ_SH 0
+#define B_AX_B0_PRELD_NXT_RSVMINSZ_MSK 0xff
+
+#define R_AX_TXPKTCTL_B0_ERRINFO_DBGCTL 0x9F74
+#define B_AX_B0_ERR_FLAG_NUM1_VLD BIT(31)
+#define B_AX_B0_ERR_FLAG_NUM1_MSTIDX_SH 24
+#define B_AX_B0_ERR_FLAG_NUM1_MSTIDX_MSK 0xf
+#define B_AX_B0_ERR_FLAG_NUM1_ISRIDX_SH 16
+#define B_AX_B0_ERR_FLAG_NUM1_ISRIDX_MSK 0x1f
+#define B_AX_B0_DBGERR_POP_PKTCMD BIT(3)
+#define B_AX_B0_DBGERR_LOCKSTS BIT(1)
+#define B_AX_B0_DBGERR_LOCKEN BIT(0)
+
+#define R_AX_TXPKTCTL_B0_ERRFLAG_IMR 0x9F78
+#define B_AX_B0_IMR_ERR_PRELD_ENTNUMCFG BIT(21)
+#define B_AX_B0_IMR_ERR_PRELD_RLSPKTSZERR BIT(20)
+#define B_AX_B0_IMR_ERR_MPDUIF_DATAERR BIT(18)
+#define B_AX_B0_IMR_ERR_MPDUINFO_RECFG BIT(16)
+#define B_AX_B0_IMR_ERR_CMDPSR_TBLSZ BIT(11)
+#define B_AX_B0_IMR_ERR_CMDPSR_FRZTO BIT(10)
+#define B_AX_B0_IMR_ERR_CMDPSR_CMDTYPE BIT(9)
+#define B_AX_B0_IMR_ERR_CMDPSR_1STCMDERR BIT(8)
+#define B_AX_B0_IMR_ERR_USRCTL_RLSBMPLEN BIT(3)
+#define B_AX_B0_IMR_ERR_USRCTL_RDNRLSCMD BIT(2)
+#define B_AX_B0_IMR_ERR_USRCTL_NOINIT BIT(1)
+#define B_AX_B0_IMR_ERR_USRCTL_REINIT BIT(0)
+
+#define R_AX_TXPKTCTL_B0_ERRFLAG_ISR 0x9F7C
+#define B_AX_B0_ISR_ERR_PRELD_EVT3 BIT(23)
+#define B_AX_B0_ISR_ERR_PRELD_EVT2 BIT(22)
+#define B_AX_B0_ISR_ERR_PRELD_ENTNUMCFG BIT(21)
+#define B_AX_B0_ISR_ERR_PRELD_RLSPKTSZERR BIT(20)
+#define B_AX_B0_ISR_ERR_MPDUIF_ERR1 BIT(19)
+#define B_AX_B0_ISR_ERR_MPDUIF_DATAERR BIT(18)
+#define B_AX_B0_ISR_ERR_MPDUINFO_ERR1 BIT(17)
+#define B_AX_B0_ISR_ERR_MPDUINFO_RECFG BIT(16)
+#define B_AX_B0_ISR_ERR_CMDPSR_TBLSZ BIT(11)
+#define B_AX_B0_ISR_ERR_CMDPSR_FRZTO BIT(10)
+#define B_AX_B0_ISR_ERR_CMDPSR_CMDTYPE BIT(9)
+#define B_AX_B0_ISR_ERR_CMDPSR_1STCMDERR BIT(8)
+#define B_AX_B0_ISR_ERR_USRCTL_EVT7 BIT(7)
+#define B_AX_B0_ISR_ERR_USRCTL_EVT6 BIT(6)
+#define B_AX_B0_ISR_ERR_USRCTL_EVT5 BIT(5)
+#define B_AX_B0_ISR_ERR_USRCTL_EVT4 BIT(4)
+#define B_AX_B0_ISR_ERR_USRCTL_RLSBMPLEN BIT(3)
+#define B_AX_B0_ISR_ERR_USRCTL_RDNRLSCMD BIT(2)
+#define B_AX_B0_ISR_ERR_USRCTL_NOINIT BIT(1)
+#define B_AX_B0_ISR_ERR_USRCTL_REINIT BIT(0)
+
+#define R_AX_TXPKTCTL_B1_CFG 0x9F80
+
+#define R_AX_TXPKTCTL_B1_CTL 0x9F84
+#define B_AX_B1_CTLST_IDLE BIT(1)
+#define B_AX_B1_STOP_REQ BIT(0)
+
+#define R_AX_TXPKTCTL_B1_PRELD_CFG0 0x9F88
+#define B_AX_B1_PRELD_FEN BIT(31)
+#define B_AX_B1_PRELD_USEMAXSZ_SH 16
+#define B_AX_B1_PRELD_USEMAXSZ_MSK 0x3ff
+#define B_AX_B1_PRELD_CAM_G1ENTNUM_SH 8
+#define B_AX_B1_PRELD_CAM_G1ENTNUM_MSK 0x1f
+#define B_AX_B1_PRELD_CAM_G0ENTNUM_SH 0
+#define B_AX_B1_PRELD_CAM_G0ENTNUM_MSK 0x1f
+
+#define R_AX_TXPKTCTL_B1_PRELD_CFG1 0x9F8C
+#define B_AX_B1_PRELD_NXT_TXENDWIN_SH 8
+#define B_AX_B1_PRELD_NXT_TXENDWIN_MSK 0xf
+#define B_AX_B1_PRELD_NXT_RSVMINSZ_SH 0
+#define B_AX_B1_PRELD_NXT_RSVMINSZ_MSK 0xff
+
+#define R_AX_TXPKTCTL_B1_ERRINFO_DBGCTL 0x9FB4
+#define B_AX_B1_ERR_FLAG_NUM1_VLD BIT(31)
+#define B_AX_B1_ERR_FLAG_NUM1_MSTIDX_SH 24
+#define B_AX_B1_ERR_FLAG_NUM1_MSTIDX_MSK 0xf
+#define B_AX_B1_ERR_FLAG_NUM1_ISRIDX_SH 16
+#define B_AX_B1_ERR_FLAG_NUM1_ISRIDX_MSK 0x1f
+#define B_AX_B1_DBGERR_POP_PKTCMD BIT(3)
+#define B_AX_B1_DBGERR_LOCKSTS BIT(1)
+#define B_AX_B1_DBGERR_LOCKEN BIT(0)
+
+#define R_AX_TXPKTCTL_B1_ERRFLAG_IMR 0x9FB8
+#define B_AX_B1_IMR_ERR_PRELD_ENTNUMCFG BIT(21)
+#define B_AX_B1_IMR_ERR_PRELD_RLSPKTSZERR BIT(20)
+#define B_AX_B1_IMR_ERR_MPDUIF_DATAERR BIT(18)
+#define B_AX_B1_IMR_ERR_MPDUINFO_RECFG BIT(16)
+#define B_AX_B1_IMR_ERR_CMDPSR_TBLSZ BIT(11)
+#define B_AX_B1_IMR_ERR_CMDPSR_FRZTO BIT(10)
+#define B_AX_B1_IMR_ERR_CMDPSR_CMDTYPE BIT(9)
+#define B_AX_B1_IMR_ERR_CMDPSR_1STCMDERR BIT(8)
+#define B_AX_B1_IMR_ERR_USRCTL_RLSBMPLEN BIT(3)
+#define B_AX_B1_IMR_ERR_USRCTL_RDNRLSCMD BIT(2)
+#define B_AX_B1_IMR_ERR_USRCTL_NOINIT BIT(1)
+#define B_AX_B1_IMR_ERR_USRCTL_REINIT BIT(0)
+
+#define R_AX_TXPKTCTL_B1_ERRFLAG_ISR 0x9FBC
+#define B_AX_B1_ISR_ERR_PRELD_EVT3 BIT(23)
+#define B_AX_B1_ISR_ERR_PRELD_EVT2 BIT(22)
+#define B_AX_B1_ISR_ERR_PRELD_ENTNUMCFG BIT(21)
+#define B_AX_B1_ISR_ERR_PRELD_RLSPKTSZERR BIT(20)
+#define B_AX_B1_ISR_ERR_MPDUIF_ERR1 BIT(19)
+#define B_AX_B1_ISR_ERR_MPDUIF_DATAERR BIT(18)
+#define B_AX_B1_ISR_ERR_MPDUINFO_ERR1 BIT(17)
+#define B_AX_B1_ISR_ERR_MPDUINFO_RECFG BIT(16)
+#define B_AX_B1_ISR_ERR_CMDPSR_TBLSZ BIT(11)
+#define B_AX_B1_ISR_ERR_CMDPSR_FRZTO BIT(10)
+#define B_AX_B1_ISR_ERR_CMDPSR_CMDTYPE BIT(9)
+#define B_AX_B1_ISR_ERR_CMDPSR_1STCMDERR BIT(8)
+#define B_AX_B1_ISR_ERR_USRCTL_EVT7 BIT(7)
+#define B_AX_B1_ISR_ERR_USRCTL_EVT6 BIT(6)
+#define B_AX_B1_ISR_ERR_USRCTL_EVT5 BIT(5)
+#define B_AX_B1_ISR_ERR_USRCTL_EVT4 BIT(4)
+#define B_AX_B1_ISR_ERR_USRCTL_RLSBMPLEN BIT(3)
+#define B_AX_B1_ISR_ERR_USRCTL_RDNRLSCMD BIT(2)
+#define B_AX_B1_ISR_ERR_USRCTL_NOINIT BIT(1)
+#define B_AX_B1_ISR_ERR_USRCTL_REINIT BIT(0)
+
+//
+// HCI common
+//
+
+#define R_AX_RXAGG_0_V1 0x6000
+
+#define R_AX_RXAGG_1_V1 0x6004
+#define B_AX_RXAGG_LEN_TH_HIGH_V1_SH 16
+#define B_AX_RXAGG_LEN_TH_HIGH_V1_MSK 0x3
+#define B_AX_RXAGG_SML_PKT_SIZE_V1_SH 5
+#define B_AX_RXAGG_SML_PKT_SIZE_V1_MSK 0x7
+
+#define R_AX_APB_BB 0x6010
+#define B_AX_APB_CLR BIT(31)
+#define B_AX_AXI_CLR BIT(30)
+#define B_AX_RX_LEN_RCLR BIT(6)
+#define B_AX_RX_LEN_WCLR BIT(5)
+#define B_AX_RX_DATA_FIFO_RST BIT(4)
+#define B_AX_PG_256_MODE BIT(2)
+#define B_AX_AXI_B2B_MODE BIT(1)
+#define B_AX_APB_BB_MODE BIT(0)
+
+#define R_AX_TXBD_APB 0x6014
+#define B_AX_AVLPG_FIFO_OVERFLOW BIT(31)
+#define B_AX_AVLPG_FIFO_UNDERFLOW BIT(30)
+#define B_AX_AXI_RCMD_ERR BIT(9)
+#define B_AX_AXI_R_TIMEOUT BIT(8)
+#define B_AX_USB_BULK_PG_ERR BIT(1)
+#define B_AX_TXBD_APB_TIMEOUT BIT(0)
+
+#define R_AX_HCI_BUF_IMR 0x6018
+#define B_AX_HCI_BUF_IMR_SH 0
+#define B_AX_HCI_BUF_IMR_MSK 0xffffffffL
+
+#define R_AX_TX_APB 0x601C
+#define B_AX_AVLPG_INIT_SW_RST BIT(20)
+#define B_AX_AVLPG_FIFO_PTR_CLR BIT(19)
+#define B_AX_AXI_RCMD_CLR BIT(16)
+#define B_AX_TX_ARB_CLR BIT(12)
+#define B_AX_TX_FIFO_PTR_CLR BIT(8)
+#define B_AX_TX_APB_TIMEOUT_TH_SH 0
+#define B_AX_TX_APB_TIMEOUT_TH_MSK 0xff
+
+#define R_AX_AXI_ARID 0x6024
+#define B_AX_AXI_ARID_ERR_EN BIT(31)
+#define B_AX_AXI_ARADDR_ERR_EN BIT(30)
+#define B_AX_AXI_ARLEN_ERR_RN BIT(29)
+
+#define R_AX_AXI_R_TIMEOUT 0x602C
+#define B_AX_AXI_R_TIMEOUT_TH_SH 24
+#define B_AX_AXI_R_TIMEOUT_TH_MSK 0xff
+
+#define R_AX_AXI_RTRANS 0x6030
+#define B_AX_AXI_RCMD_CNT_SH 16
+#define B_AX_AXI_RCMD_CNT_MSK 0xffff
+#define B_AX_AXI_RTRANS_CNT_SH 0
+#define B_AX_AXI_RTRANS_CNT_MSK 0xffff
+
+#define R_AX_APB 0x6034
+#define B_AX_APB_BULK_PG_CNT_SEL_SH 29
+#define B_AX_APB_BULK_PG_CNT_SEL_MSK 0x7
+#define B_AX_APB_PKT_PG_CNT_SEL_SH 13
+#define B_AX_APB_PKT_PG_CNT_SEL_MSK 0x7
+
+#define R_AX_USB_ERR_IND 0x6038
+#define B_AX_ERR_USB_BULK_PG_CNT_SEL_SH 20
+#define B_AX_ERR_USB_BULK_PG_CNT_SEL_MSK 0x7
+#define B_AX_USB_CH6_BULK_PG_ERR BIT(6)
+#define B_AX_USB_CH5_BULK_PG_ERR BIT(5)
+#define B_AX_USB_CH4_BULK_PG_ERR BIT(4)
+#define B_AX_USB_CH3_BULK_PG_ERR BIT(3)
+#define B_AX_USB_CH2_BULK_PG_ERR BIT(2)
+#define B_AX_USB_CH1_BULK_PG_ERR BIT(1)
+#define B_AX_USB_CH0_BULK_PG_ERR BIT(0)
+
+#define R_AX_HCI_BUF 0x6040
+#define B_AX_HCI_BUF_DBESEL1_SH 8
+#define B_AX_HCI_BUF_DBESEL1_MSK 0x1f
+#define B_AX_HCI_BUF_DBESEL0_SH 0
+#define B_AX_HCI_BUF_DBESEL0_MSK 0x1f
+
+#define R_AX_AVLPG 0x6050
+#define B_AX_AVLPG_TOTAL_DEC1_SH 0
+#define B_AX_AVLPG_TOTAL_DEC1_MSK 0xf
+
+//
+// WL_AX_REG_DMAC.xls
+//
+
+//
+// TOP_OFF
+//
+
+#define R_AX_I2C_MAILBOX 0x7028
+#define B_AX_I2C_M_STATUS_SH 12
+#define B_AX_I2C_M_STATUS_MSK 0xf
+#define B_AX_I2C_M_BUS_GNT_FW_SH 8
+#define B_AX_I2C_M_BUS_GNT_FW_MSK 0x7
+#define B_AX_I2C_M_GNT_FW BIT(7)
+#define B_AX_I2C_M_SPEED_SH 5
+#define B_AX_I2C_M_SPEED_MSK 0x3
+#define B_AX_I2C_M_UNLOCK BIT(4)
+#define B_AX_I2C_MAILBOX_EN BIT(0)
+#define B_AX_FS_I2C_MAILBOX_INT_EN BIT(9)
+#define B_AX_FS_I2C_MAILBOX_INT BIT(9)
+#define B_AX_BIST_RST_N_USB_V2_SH 0
+#define B_AX_BIST_RST_N_USB_V2_MSK 0xfffff
+#define B_AX_BIST_DONE_USB_V2_SH 0
+#define B_AX_BIST_DONE_USB_V2_MSK 0xfffff
+#define B_AX_BIST_FAIL_USB_V2_SH 0
+#define B_AX_BIST_FAIL_USB_V2_MSK 0xfffff
+#define B_AX_BIST_DRF_PAUSE_USB_V2_SH 0
+#define B_AX_BIST_DRF_PAUSE_USB_V2_MSK 0xfffff
+
+#define R_AX_PARAM_HCIBUF_BIST_RSTN 0x7230
+#define B_AX_BIST_RST_N_HCIBUF_SH 0
+#define B_AX_BIST_RST_N_HCIBUF_MSK 0x3
+
+#define R_AX_PARAM_HCIBUF_BIST_DONE 0x7234
+#define B_AX_BIST_DONE_HCIBUF_SH 0
+#define B_AX_BIST_DONE_HCIBUF_MSK 0x3
+
+#define R_AX_PARAM_HCIBUF_BIST_FAIL 0x7238
+#define B_AX_BIST_FAIL_HCIBUF_SH 0
+#define B_AX_BIST_FAIL_HCIBUF_MSK 0x3
+
+#define R_AX_PARAM_HCIBUF_DRF_PAUSE 0x723C
+#define B_AX_BIST_DRF_PAUSE_HCIBUF_SH 0
+#define B_AX_BIST_DRF_PAUSE_HCIBUF_MSK 0x3
+
+//
+// WL_PON
+//
+
+//
+// COMMON
+//
+
+//
+// Dispatcher
+//
+
+//
+// WDE_DLE
+//
+
+//
+// PLE_DLE
+//
+
+//
+// WDRLS
+//
+
+//
+// BBRPT
+//
+
+//
+// CPUIO
+//
+
+//
+// PKTIN
+//
+
+//
+// MPDU_Processor_1
+//
+
+//
+// MPDU_Processor_2
+//
+
+//
+// SEC_ENG
+//
+
+//
+// STA scheduler
+//
+
+//
+// Tx Packet Controller
+//
+
+//
+// HCI common
+//
+
+//
+// WL_AX_Reg_AON.xls
+//
+
+//
+// AON
+//
+
+#define R_AX_SYS_ISO_CTRL 0x0000
+#define B_AX_PWC_EV2EF_SH 14
+#define B_AX_PWC_EV2EF_MSK 0x3
+#define B_AX_PA33V_EN BIT(13)
+#define B_AX_PA12V_EN BIT(12)
+#define B_AX_UA33V_EN BIT(11)
+#define B_AX_UA12V_EN BIT(10)
+#define B_AX_ISO_RFDIO BIT(9)
+#define B_AX_ISO_EB2CORE BIT(8)
+#define B_AX_ISO_DIOE BIT(7)
+#define B_AX_ISO_WLPON2PP BIT(6)
+#define B_AX_ISO_IP2MAC_WA2PP BIT(5)
+#define B_AX_ISO_PD2CORE BIT(4)
+#define B_AX_ISO_PA2PCIE BIT(3)
+#define B_AX_ISO_UD2CORE BIT(2)
+#define B_AX_ISO_UA2USB BIT(1)
+#define B_AX_ISO_WD2PP BIT(0)
+
+#define R_AX_SYS_FUNC_EN 0x0002
+#define B_AX_FEN_MREGEN BIT(15)
+#define B_AX_FEN_HWPDN BIT(14)
+#define B_AX_FEN_ELDR BIT(12)
+#define B_AX_FEN_DCORE BIT(11)
+#define B_AX_FEN_DIOE BIT(9)
+#define B_AX_FEN_PCIED BIT(8)
+#define B_AX_FEN_PPLL BIT(7)
+#define B_AX_FEN_PCIEA BIT(6)
+#define B_AX_FEN_USBD BIT(4)
+#define B_AX_FEN_UPLL BIT(3)
+#define B_AX_FEN_USBA BIT(2)
+#define B_AX_FEN_BB_GLB_RSTN BIT(1)
+#define B_AX_FEN_BBRSTB BIT(0)
+
+#define R_AX_SYS_PW_CTRL 0x0004
+#define B_AX_SOP_ASWRM BIT(31)
+#define B_AX_SOP_EASWR BIT(30)
+#define B_AX_SOP_PWMM_DSWR BIT(29)
+#define B_AX_SOP_EDSWR BIT(28)
+#define B_AX_SOP_ACKF BIT(27)
+#define B_AX_SOP_ERCK BIT(26)
+#define B_AX_SOP_ANA_CLK_DIVISION_2 BIT(25)
+#define B_AX_SOP_EXTL BIT(24)
+#define B_AX_ROP_SWPR BIT(21)
+#define B_AX_DIS_HW_LPLDM BIT(20)
+#define B_AX_RDY_SYSPWR BIT(17)
+#define B_AX_EN_WLON BIT(16)
+#define B_AX_APDM_HPDN BIT(15)
+#define B_AX_AFSM_PCIE_SUS_EN BIT(12)
+#define B_AX_AFSM_WLSUS_EN BIT(11)
+#define B_AX_APFM_SWLPS BIT(10)
+#define B_AX_APFM_OFFMAC BIT(9)
+#define B_AX_APFN_ONMAC BIT(8)
+#define B_AX_CHIP_PDN_EN BIT(7)
+#define B_AX_RDY_MACDIS BIT(6)
+#define B_AX_SW_AFE_MODE BIT(4)
+#define B_AX_PFM_WOWL BIT(3)
+#define B_AX_WL_HCI_ALD BIT(1)
+#define B_AX_EFUSE_LDALL BIT(0)
+
+#define R_AX_SYS_CLK_CTRL 0x0008
+#define B_AX_CPU_IDMEM_CLK_EN BIT(15)
+#define B_AX_CPU_CLK_EN BIT(14)
+#define B_AX_SYMR_AX_CLK_EN BIT(13)
+#define B_AX_MAC_CLK_EN BIT(11)
+#define B_AX_EXT_32K_EN BIT(8)
+#define B_AX_WL_CLK_TEST BIT(7)
+#define B_AX_LOADER_CLK_EN BIT(5)
+#define B_AX_ANA_CLK_DIVISION_2 BIT(1)
+#define B_AX_CNTD16V_EN BIT(0)
+
+#define R_AX_SYS_WL_EFUSE_CTRL 0x000A
+#define B_AX_AUTOLOAD_SUS BIT(5)
+
+#define R_AX_SYS_PAGE_CLK_GATED 0x000C
+#define B_AX_DIS_CLK_REGF_GATE BIT(15)
+#define B_AX_DIS_CLK_REGE_GATE BIT(14)
+#define B_AX_DIS_CLK_REGD_GATE BIT(13)
+#define B_AX_DIS_CLK_REGC_GATE BIT(12)
+#define B_AX_DIS_CLK_REGB_GATE BIT(11)
+#define B_AX_DIS_CLK_REGA_GATE BIT(10)
+#define B_AX_DIS_CLK_REG9_GATE BIT(9)
+#define B_AX_DIS_CLK_REG8_GATE BIT(8)
+#define B_AX_DIS_CLK_REG7_GATE BIT(7)
+#define B_AX_DIS_CLK_REG6_GATE BIT(6)
+#define B_AX_DIS_CLK_REG5_GATE BIT(5)
+#define B_AX_DIS_CLK_REG4_GATE BIT(4)
+#define B_AX_DIS_CLK_REG3_GATE BIT(3)
+#define B_AX_DIS_CLK_REG2_GATE BIT(2)
+#define B_AX_DIS_CLK_REG1_GATE BIT(1)
+#define B_AX_DIS_CLK_REG0_GATE BIT(0)
+
+#define R_AX_SYS_SWR_CTRL1 0x0010
+#define B_AX_SYM_CTRL_SPSANA_PWMFREQ BIT(11)
+#define B_AX_SYM_CTRL_SPS_PWMFREQ BIT(10)
+#define B_AX_HW_AUTO_CTRL_EXT_SWR BIT(9)
+#define B_AX_USE_INTERNAL_SWR_AND_LDO BIT(8)
+#define B_AX_MAC_ID_EN BIT(7)
+#define B_AX_OPTION_DIS_XTAL_BG BIT(2)
+
+#define R_AX_ANAPARSW_POW_MAC 0x0014
+#define B_AX_POW_LDO15 BIT(2)
+#define B_AX_POW_SW_SPSANA BIT(1)
+#define B_AX_POW_LDO14_SPSANA BIT(0)
+
+#define R_AX_ANAPARLDO_POW_MAC 0x0015
+#define B_AX_R_PD12_N_LDO BIT(5)
+#define B_AX_POW_SW_SPSDIG BIT(1)
+#define B_AX_POW_LDO14_SPSDIG BIT(0)
+
+#define R_AX_ANAPAR_POW_MAC 0x0016
+#define B_AX_POW_PC_LDO_PORT1 BIT(3)
+#define B_AX_POW_PC_LDO_PORT0 BIT(2)
+#define B_AX_POW_PLL_V1 BIT(1)
+#define B_AX_POW_POWER_CUT_POW_LDO BIT(0)
+
+#define R_AX_ANAPAR_POW_XTAL 0x0017
+#define B_AX_POW_XTAL BIT(1)
+#define B_AX_POW_BG BIT(0)
+
+#define R_AX_RSV_CTRL 0x001C
+#define B_AX_HR_AX_DBG_SH 12
+#define B_AX_HR_AX_DBG_MSK 0xfff
+#define B_AX_R_EN_HRST_PWRON BIT(8)
+#define B_AX_LOCK_ALL_EN BIT(7)
+#define B_AX_R_DIS_PRST BIT(6)
+#define B_AX_WLOCK_1C_BIT6 BIT(5)
+#define B_AX_WLOCK_40 BIT(4)
+#define B_AX_WLOCK_08 BIT(3)
+#define B_AX_WLOCK_04 BIT(2)
+#define B_AX_WLOCK_00 BIT(1)
+#define B_AX_WLOCK_ALL BIT(0)
+
+#define R_AX_RF_CTRL 0x001F
+
+#define R_AX_AFE_LDO_CTRL 0x0020
+#define B_AX_R_SYM_WLPOFF_P4_PC_EN BIT(28)
+#define B_AX_R_SYM_WLPOFF_P3_PC_EN BIT(27)
+#define B_AX_R_SYM_WLPOFF_P2_PC_EN BIT(26)
+#define B_AX_R_SYM_WLPOFF_P1_PC_EN BIT(25)
+#define B_AX_R_SYM_WLPOFF_PC_EN BIT(24)
+#define B_AX_AON_OFF_PC_EN BIT(23)
+#define B_AX_R_SYM_WLPON_P3_PC_EN BIT(21)
+#define B_AX_R_SYM_WLPON_P2_PC_EN BIT(20)
+#define B_AX_R_SYM_WLPON_P1_PC_EN BIT(19)
+#define B_AX_R_SYM_WLPON_PC_EN BIT(18)
+#define B_AX_R_SYM_DIS_WPHYBBOFF_PC BIT(10)
+#define B_AX_R_SYM_WLBBOFF1_P4_PC_EN BIT(9)
+#define B_AX_R_SYM_WLBBOFF1_P3_PC_EN BIT(8)
+#define B_AX_R_SYM_WLBBOFF1_P2_PC_EN BIT(7)
+#define B_AX_R_SYM_WLBBOFF1_P1_PC_EN BIT(6)
+#define B_AX_R_SYM_WLBBOFF_P4_PC_EN BIT(4)
+#define B_AX_R_SYM_WLBBOFF_P3_PC_EN BIT(3)
+#define B_AX_R_SYM_WLBBOFF_P2_PC_EN BIT(2)
+#define B_AX_R_SYM_WLBBOFF_P1_PC_EN BIT(1)
+#define B_AX_R_SYM_WLBBOFF_PC_EN BIT(0)
+
+#define R_AX_AFE_CTRL1 0x0024
+#define B_AX_WLCPU_CLK_SEL_SH 22
+#define B_AX_WLCPU_CLK_SEL_MSK 0x3
+#define B_AX_CMAC_CLK_SEL BIT(21)
+#define B_AX_PLL_DIV_SEL BIT(20)
+#define B_AX_DMEM3_PC_EN BIT(15)
+#define B_AX_DMEM2_PC_EN BIT(14)
+#define B_AX_DMEM1_PC_EN BIT(13)
+#define B_AX_IMEM4_PC_EN BIT(12)
+#define B_AX_IMEM3_PC_EN BIT(11)
+#define B_AX_IMEM2_PC_EN BIT(10)
+#define B_AX_IMEM1_PC_EN BIT(9)
+#define B_AX_IMEM0_PC_EN BIT(8)
+#define B_AX_R_SYM_WLCMAC1_P4_PC_EN BIT(4)
+#define B_AX_R_SYM_WLCMAC1_P3_PC_EN BIT(3)
+#define B_AX_R_SYM_WLCMAC1_P2_PC_EN BIT(2)
+#define B_AX_R_SYM_WLCMAC1_P1_PC_EN BIT(1)
+#define B_AX_R_SYM_WLCMAC1_PC_EN BIT(0)
+
+#define R_AX_SYS_OCP_CTRL 0x0028
+#define B_AX_SPS_OCP_DIS BIT(31)
+#define B_AX_SPS_OCP_TH_SH 16
+#define B_AX_SPS_OCP_TH_MSK 0x7fff
+#define B_AX_OCP_WINDOW_SH 0
+#define B_AX_OCP_WINDOW_MSK 0xffff
+
+#define R_AX_SYSANA_OCP_CTRL 0x002C
+#define B_AX_SPSANA_OCP_DIS BIT(31)
+#define B_AX_SPSANA_OCP_TH_SH 16
+#define B_AX_SPSANA_OCP_TH_MSK 0x7fff
+#define B_AX_OCPANA_WINDOW_SH 0
+#define B_AX_OCPANA_WINDOW_MSK 0xffff
+
+#define R_AX_EFUSE_CTRL 0x0030
+#define B_AX_EF_MODE_SEL_SH 30
+#define B_AX_EF_MODE_SEL_MSK 0x3
+#define B_AX_EF_RDY BIT(29)
+#define B_AX_EF_COMP_RESULT BIT(28)
+#define B_AX_EF_ADDR_SH 16
+#define B_AX_EF_ADDR_MSK 0x7ff
+#define B_AX_EF_DATA_SH 0
+#define B_AX_EF_DATA_MSK 0xffff
+
+#define R_AX_EFUSE_TEST 0x0034
+#define B_AX_EF_CRES_SEL BIT(31)
+#define B_AX_EF_SCAN_SADR_SH 19
+#define B_AX_EF_SCAN_SADR_MSK 0x7ff
+#define B_AX_EF_SCAN_EADR_SH 8
+#define B_AX_EF_SCAN_EADR_MSK 0x7ff
+#define B_AX_EF_SCAN_TRPT BIT(7)
+#define B_AX_EF_SCAN_FTHR_SH 0
+#define B_AX_EF_SCAN_FTHR_MSK 0x7f
+
+#define R_AX_EFUSE_CTRL_1 0x0038
+#define B_AX_EF_PGPD_SH 28
+#define B_AX_EF_PGPD_MSK 0x7
+#define B_AX_EF_RDT BIT(27)
+#define B_AX_EF_VDDQST_SH 24
+#define B_AX_EF_VDDQST_MSK 0x7
+#define B_AX_EF_PGTS_SH 20
+#define B_AX_EF_PGTS_MSK 0xf
+#define B_AX_EF_PD_DIS BIT(11)
+#define B_AX_EF_POR BIT(10)
+#define B_AX_EF_CELL_SEL_SH 8
+#define B_AX_EF_CELL_SEL_MSK 0x3
+
+#define R_AX_GPIO_MUXCFG 0x0040
+#define B_AX_BOOT_MODE BIT(19)
+#define B_AX_WL_EECS_EXT_32K_SEL BIT(18)
+#define B_AX_WL_SEC_BONDING_OPT_STS BIT(17)
+#define B_AX_SECSIC_SEL BIT(16)
+#define B_AX_ENHTP BIT(14)
+#define B_AX_ENSIC BIT(12)
+#define B_AX_SIC_SWRST BIT(11)
+#define B_AX_PO_WIFI_PTA_PINS BIT(10)
+#define B_AX_PO_BT_PTA_PINS BIT(9)
+#define B_AX_ENUARTTX BIT(8)
+#define B_AX_BTMODE_SH 6
+#define B_AX_BTMODE_MSK 0x3
+#define B_AX_ENBT BIT(5)
+#define B_AX_ENUARTRX BIT(2)
+#define B_AX_GPIOSEL_SH 0
+#define B_AX_GPIOSEL_MSK 0x3
+
+#define R_AX_GPIO_PIN_CTRL 0x0044
+#define B_AX_GPIO_MOD_7_TO_0_SH 24
+#define B_AX_GPIO_MOD_7_TO_0_MSK 0xff
+#define B_AX_GPIO_IO_SEL_7_TO_0_SH 16
+#define B_AX_GPIO_IO_SEL_7_TO_0_MSK 0xff
+#define B_AX_GPIO_OUT_7_TO_0_SH 8
+#define B_AX_GPIO_OUT_7_TO_0_MSK 0xff
+#define B_AX_GPIO_IN_7_TO_0_SH 0
+#define B_AX_GPIO_IN_7_TO_0_MSK 0xff
+
+#define R_AX_GPIO_INTM 0x0048
+#define B_AX_EXTWOL_SEL BIT(17)
+#define B_AX_EXTWOL_EN BIT(16)
+#define B_AX_GPIOF_INT_MD BIT(15)
+#define B_AX_GPIOE_INT_MD BIT(14)
+#define B_AX_GPIOD_INT_MD BIT(13)
+#define B_AX_GPIOC_INT_MD BIT(12)
+#define B_AX_GPIOB_INT_MD BIT(11)
+#define B_AX_GPIOA_INT_MD BIT(10)
+#define B_AX_GPIO9_INT_MD BIT(9)
+#define B_AX_GPIO8_INT_MD BIT(8)
+#define B_AX_GPIO7_INT_MD BIT(7)
+#define B_AX_GPIO6_INT_MD BIT(6)
+#define B_AX_GPIO5_INT_MD BIT(5)
+#define B_AX_GPIO4_INT_MD BIT(4)
+#define B_AX_GPIO3_INT_MD BIT(3)
+#define B_AX_GPIO2_INT_MD BIT(2)
+#define B_AX_GPIO1_INT_MD BIT(1)
+#define B_AX_GPIO0_INT_MD BIT(0)
+
+#define R_AX_LED_CFG 0x004C
+#define B_AX_MAILBOX_1WIRE_GPIO_CFG BIT(31)
+#define B_AX_BT_RF_GPIO_CFG BIT(30)
+#define B_AX_BT_SDIO_INT_GPIO_CFG BIT(29)
+#define B_AX_MAILBOX_3WIRE_GPIO_CFG BIT(28)
+#define B_AX_GPIO13_14_WL_CTRL_EN BIT(22)
+#define B_AX_LED2DIS BIT(21)
+#define B_AX_LED2PL BIT(20)
+#define B_AX_LED2SV BIT(19)
+#define B_AX_LED2CM_SH 16
+#define B_AX_LED2CM_MSK 0x7
+#define B_AX_LED0LED1_RD_ONLY_SH 13
+#define B_AX_LED0LED1_RD_ONLY_MSK 0x3
+
+#define R_AX_PWR_OPTION_CTRL 0x0050
+#define B_AX_DIS_LPS_WT_PDNSUS BIT(24)
+#define B_AX_SYSON_DBG_PAD_E2 BIT(11)
+#define B_AX_SYSON_LED_PAD_E2 BIT(10)
+#define B_AX_SYSON_GPEE_PAD_E2 BIT(9)
+#define B_AX_SYSON_PCI_PAD_E2 BIT(8)
+#define B_AX_SYSON_WLPC_IDX_SH 6
+#define B_AX_SYSON_WLPC_IDX_MSK 0x3
+#define B_AX_SYSON_SPS0WWV_WT_SH 4
+#define B_AX_SYSON_SPS0WWV_WT_MSK 0x3
+#define B_AX_SYSON_SPS0LDO_WT_SH 2
+#define B_AX_SYSON_SPS0LDO_WT_MSK 0x3
+#define B_AX_SYSON_RCLK_SCALE_SH 0
+#define B_AX_SYSON_RCLK_SCALE_MSK 0x3
+
+#define R_AX_CAL_TIMER 0x0054
+#define B_AX_UART_TX_SEL_SH 30
+#define B_AX_UART_TX_SEL_MSK 0x3
+#define B_AX_UART_RX_SEL BIT(29)
+#define B_AX_CAL_SCAL_SH 0
+#define B_AX_CAL_SCAL_MSK 0xffff
+
+#define R_AX_DBG_CTRL 0x0058
+#define B_AX_DBG_SEL1_4BIT_SH 30
+#define B_AX_DBG_SEL1_4BIT_MSK 0x3
+#define B_AX_DBG_SEL1_16BIT BIT(27)
+#define B_AX_DBG_SEL1_SH 16
+#define B_AX_DBG_SEL1_MSK 0xff
+#define B_AX_DBG_SEL0_4BIT_SH 14
+#define B_AX_DBG_SEL0_4BIT_MSK 0x3
+#define B_AX_DBG_SEL0_16BIT BIT(11)
+#define B_AX_DBG_SEL0_SH 0
+#define B_AX_DBG_SEL0_MSK 0xff
+
+#define R_AX_PWR_CUT_CTRL 0x005C
+#define B_AX_WLBBPC1_WT_SH 24
+#define B_AX_WLBBPC1_WT_MSK 0xff
+#define B_AX_WLBBPC0_WT_SH 16
+#define B_AX_WLBBPC0_WT_MSK 0xff
+#define B_AX_WLMACPC1_WT_SH 12
+#define B_AX_WLMACPC1_WT_MSK 0xf
+#define B_AX_WLMACPC0_WT_SH 8
+#define B_AX_WLMACPC0_WT_MSK 0xf
+#define B_AX_WLPONPC1_WT_SH 4
+#define B_AX_WLPONPC1_WT_MSK 0xf
+#define B_AX_WLPONPC0_WT_SH 0
+#define B_AX_WLPONPC0_WT_MSK 0xf
+
+#define R_AX_GPIO_EXT_CTRL 0x0060
+#define B_AX_GPIO_MOD_15_TO_8_SH 24
+#define B_AX_GPIO_MOD_15_TO_8_MSK 0xff
+#define B_AX_GPIO_IO_SEL_15_TO_8_SH 16
+#define B_AX_GPIO_IO_SEL_15_TO_8_MSK 0xff
+#define B_AX_GPIO_OUT_15_TO_8_SH 8
+#define B_AX_GPIO_OUT_15_TO_8_MSK 0xff
+#define B_AX_GPIO_IN_15_TO_8_SH 0
+#define B_AX_GPIO_IN_15_TO_8_MSK 0xff
+
+#define R_AX_PAD_CTRL1 0x0064
+#define B_AX_BT_BQB_GPIO_SEL BIT(27)
+#define B_AX_BTGP_GPG3_FEN BIT(26)
+#define B_AX_BTGP_GPG2_FEN BIT(25)
+#define B_AX_BTGP_JTAG_EN BIT(24)
+#define B_AX_XTAL_CLK_EXTARNAL_EN BIT(23)
+#define B_AX_BTGP_UART0_EN BIT(22)
+#define B_AX_BTGP_UART1_EN BIT(21)
+#define B_AX_BTGP_SPI_EN BIT(20)
+#define B_AX_BTGP_GPIO_E2 BIT(19)
+#define B_AX_BTGP_GPIO_EN BIT(18)
+#define B_AX_BTGP_GPIO_SL_SH 16
+#define B_AX_BTGP_GPIO_SL_MSK 0x3
+#define B_AX_WL_JTAG_EN BIT(15)
+#define B_AX_PAD_SDIO_SR BIT(14)
+#define B_AX_GPIO14_OUTPUT_PL BIT(13)
+#define B_AX_HOST_WAKE_PAD_PULL_EN BIT(12)
+#define B_AX_HOST_WAKE_PAD_SL BIT(11)
+
+#define R_AX_WL_BT_PWR_CTRL 0x0068
+#define B_AX_ISO_BD2PP BIT(31)
+#define B_AX_LDOV12B_EN BIT(30)
+#define B_AX_CKEN_BT BIT(29)
+#define B_AX_FEN_BT BIT(28)
+#define B_AX_BTCPU_BOOTSEL BIT(27)
+#define B_AX_SPI_SPEEDUP BIT(26)
+#define B_AX_BT_LDO_MODE BIT(25)
+#define B_AX_DEVWAKE_PAD_TYPE_SEL BIT(24)
+#define B_AX_CLKREQ_PAD_TYPE_SEL BIT(23)
+#define B_AX_ISO_BTPON2PP BIT(22)
+#define B_AX_BT_HWROF_EN BIT(19)
+#define B_AX_BT_FUNC_EN BIT(18)
+#define B_AX_BT_HWPDN_SL BIT(17)
+#define B_AX_BT_DISN_EN BIT(16)
+#define B_AX_BT_PDN_PULL_EN BIT(15)
+#define B_AX_WL_PDN_PULL_EN BIT(14)
+#define B_AX_EXTERNAL_REQUEST_PL BIT(13)
+#define B_AX_GPIO0_2_3_PULL_LOW_EN BIT(12)
+#define B_AX_ISO_BA2PP BIT(11)
+#define B_AX_BT_AFE_LDO_EN BIT(10)
+#define B_AX_BT_AFE_PLL_EN BIT(9)
+#define B_AX_WLAN_32K_SEL BIT(6)
+#define B_AX_WL_DRV_EXIST_IDX BIT(5)
+#define B_AX_DOP_EHPAD BIT(4)
+#define B_AX_WL_HWROF_EN BIT(3)
+#define B_AX_WL_FUNC_EN BIT(2)
+#define B_AX_WL_HWPDN_SL BIT(1)
+#define B_AX_WL_HWPDN_EN BIT(0)
+
+#define R_AX_SDM_DEBUG 0x006C
+#define B_AX_GPIO_IE_V18 BIT(10)
+#define B_AX_PCIE_IE_V18 BIT(9)
+#define B_AX_UART_IE_V18 BIT(8)
+
+#define R_AX_SYS_SDIO_CTRL 0x0070
+#define B_AX_DBG_GNT_WL_BT BIT(27)
+#define B_AX_LTE_MUX_CTRL_PATH BIT(26)
+#define B_AX_SDIO_INT_POLARITY BIT(19)
+#define B_AX_SDIO_INT BIT(18)
+#define B_AX_SDIO_OFF_EN BIT(17)
+#define B_AX_SDIO_ON_EN BIT(16)
+#define B_AX_PCIE_FORCE_PWR_NGAT BIT(13)
+#define B_AX_PCIE_FORCE_IBX_EN_V1 BIT(12)
+#define B_AX_PCIE_AUXCLK_GATE BIT(11)
+#define B_AX_PCIE_WAIT_TIMEOUT_EVENT BIT(10)
+#define B_AX_PCIE_WAIT_TIME BIT(9)
+#define B_AX_USBA_FORCE_PWR_NGAT BIT(7)
+#define B_AX_USBD_FORCE_PWR_NGAT BIT(6)
+#define B_AX_BT_CTRL_USB_PWR BIT(5)
+#define B_AX_USB_D_STATE_HOLD BIT(4)
+#define B_AX_R_AX_FORCE_DP BIT(3)
+#define B_AX_R_AX_DP_MODE BIT(2)
+#define B_AX_RES_USB_MASS_STORAGE_DESC BIT(1)
+#define B_AX_USB_WAIT_TIME BIT(0)
+
+#define R_AX_HCI_OPT_CTRL 0x0074
+#define B_AX_PCIE_CPHY_CCK_XTAL_SEL BIT(20)
+#define B_AX_SDIO_DATA_PAD_SMT BIT(19)
+#define B_AX_SDIO_PAD_E5 BIT(18)
+#define B_AX_NOPWR_CTRL_SEL BIT(13)
+#define B_AX_USB_HOST_PWR_OFF_EN BIT(12)
+#define B_AX_SYM_LPS_BLOCK_EN BIT(11)
+#define B_AX_USB_LPM_ACT_EN BIT(10)
+#define B_AX_USB_LPM_NY BIT(9)
+#define B_AX_USB2_SUS_DIS BIT(8)
+#define B_AX_SDIO_PAD_E_SH 5
+#define B_AX_SDIO_PAD_E_MSK 0x7
+#define B_AX_USB_LPPLL_EN BIT(4)
+#define B_AX_USB1_1_USB2_0_DECISION BIT(3)
+#define B_AX_ROP_SW15 BIT(2)
+#define B_AX_PCI_CKRDY_OPT BIT(1)
+#define B_AX_PCI_VAUX_EN BIT(0)
+
+#define R_AX_HCI_BG_CTRL 0x0078
+#define B_AX_IBX_EN_VALUE BIT(15)
+#define B_AX_IB_EN_VALUE BIT(14)
+#define B_AX_FORCED_IB_EN BIT(4)
+#define B_AX_EN_REGBG BIT(3)
+#define B_AX_R_AX_BG_LPF BIT(2)
+#define B_AX_R_AX_BG_SH 0
+#define B_AX_R_AX_BG_MSK 0x3
+
+#define R_AX_HCI_LDO_CTRL 0x007A
+#define B_AX_EN_LW_PWR BIT(6)
+#define B_AX_EN_REGU BIT(5)
+#define B_AX_EN_PC BIT(4)
+#define B_AX_R_AX_VADJ_SH 0
+#define B_AX_R_AX_VADJ_MSK 0xf
+
+#define R_AX_LDO_SWR_CTRL 0x007C
+#define B_AX_DIG_ZCD_HW_AUTO_EN BIT(27)
+#define B_AX_DIG_ZCD_REGSEL BIT(26)
+#define B_AX_DIG_AUTO_ZCD_IN_CODE_SH 21
+#define B_AX_DIG_AUTO_ZCD_IN_CODE_MSK 0x1f
+#define B_AX_DIG_ZCD_CODE_IN_L_SH 16
+#define B_AX_DIG_ZCD_CODE_IN_L_MSK 0x1f
+#define B_AX_ANA_ZCD_HW_AUTO_EN BIT(11)
+#define B_AX_ANA_ZCD_REGSEL BIT(10)
+#define B_AX_ANA_AUTO_ZCD_IN_CODE_SH 5
+#define B_AX_ANA_AUTO_ZCD_IN_CODE_MSK 0x1f
+#define B_AX_ANA_ZCD_CODE_IN_L_SH 0
+#define B_AX_ANA_ZCD_CODE_IN_L_MSK 0x1f
+
+#define R_AX_SYS_ISO_CTRL_EXTEND 0x0080
+#define B_AX_R_SYM_FEN_WLMACOFF BIT(31)
+#define B_AX_CMAC1_FEN BIT(30)
+#define B_AX_R_SYM_ISO_DMEM32PP BIT(28)
+#define B_AX_R_SYM_ISO_DMEM22PP BIT(27)
+#define B_AX_R_SYM_ISO_DMEM12PP BIT(26)
+#define B_AX_R_SYM_ISO_IMEM42PP BIT(22)
+#define B_AX_R_SYM_ISO_IMEM32PP BIT(21)
+#define B_AX_R_SYM_ISO_IMEM22PP BIT(20)
+#define B_AX_R_SYM_ISO_IMEM12PP BIT(19)
+#define B_AX_R_SYM_ISO_IMEM02PP BIT(18)
+#define B_AX_R_SYM_FEN_WLBBGLB_1 BIT(17)
+#define B_AX_R_SYM_FEN_WLBBFUN_1 BIT(16)
+#define B_AX_R_SYM_ISO_AON_OFF2PP BIT(15)
+#define B_AX_R_SYM_PWC_PD12V BIT(12)
+#define B_AX_R_SYM_PWC_UD12V BIT(11)
+#define B_AX_R_SYM_LDOBTSDIO_EN BIT(9)
+#define B_AX_R_SYM_LDOSPDIO_EN BIT(8)
+#define B_AX_R_SYM_ISO_BB2PP BIT(7)
+#define B_AX_R_SYM_ISO_DENG2PP BIT(6)
+#define B_AX_R_SYM_ISO_CMAC12PP BIT(5)
+#define B_AX_R_SYM_ISO_BTSDIO2PP BIT(1)
+#define B_AX_R_SYM_ISO_SPDIO2PP BIT(0)
+
+#define R_AX_PLATFORM_ENABLE 0x0088
+#define B_AX_SYM_WLPLT_MEM_MUX_EN BIT(10)
+#define B_AX_WCPU_WARM_EN BIT(9)
+#define B_AX_SPIC_EN BIT(8)
+#define B_AX_UART_EN BIT(7)
+#define B_AX_IDDMA_EN BIT(6)
+#define B_AX_IPSEC_EN BIT(5)
+#define B_AX_HIOE_EN BIT(4)
+#define B_AX_AXIDMA_EN BIT(3)
+#define B_AX_APB_WRAP_EN BIT(2)
+#define B_AX_WCPU_EN BIT(1)
+#define B_AX_PLATFORM_EN BIT(0)
+
+#define R_AX_WLLPS_CTRL 0x0090
+#define B_AX_LPSOP_BBOFF BIT(29)
+#define B_AX_LPSOP_MACOFF BIT(28)
+#define B_AX_LPSOP_MEM_DS BIT(26)
+#define B_AX_LPSOP_XTALM_LPS BIT(23)
+#define B_AX_LPSOP_XTAL BIT(22)
+#define B_AX_LPSOP_ACLK_DIV_2 BIT(21)
+#define B_AX_LPSOP_ACLK_SEL BIT(20)
+#define B_AX_LPSOP_ASWRM BIT(17)
+#define B_AX_LPSOP_ASWR BIT(16)
+#define B_AX_LPSOP_DSWR_ADJ_SH 12
+#define B_AX_LPSOP_DSWR_ADJ_MSK 0xf
+#define B_AX_LPSOP_DSWRSD BIT(10)
+#define B_AX_LPSOP_DSWRM BIT(9)
+#define B_AX_LPSOP_DSWR BIT(8)
+#define B_AX_LPSOP_OLD_ADJ_SH 4
+#define B_AX_LPSOP_OLD_ADJ_MSK 0xf
+#define B_AX_FORCE_LEAVE_LPS BIT(3)
+#define B_AX_LPSOP_OLDSD BIT(2)
+#define B_AX_WL_LPS_EN BIT(0)
+
+#define R_AX_WLRESUME_CTRL 0x0094
+#define B_AX_LPSROP_CMAC1 BIT(20)
+#define B_AX_LPSROP_XTALM BIT(19)
+#define B_AX_LPSROP_AFEM BIT(18)
+#define B_AX_LPSROP_HIOE BIT(17)
+#define B_AX_LPSROP_CPU BIT(16)
+#define B_AX_LPSROP_DSWRSD_SEL_SH 4
+#define B_AX_LPSROP_DSWRSD_SEL_MSK 0x3
+
+#define R_AX_GPIO_DEBOUNCE_CTRL 0x0098
+#define B_AX_WLGP_DBC1EN BIT(15)
+#define B_AX_WLGP_DBC1_SH 8
+#define B_AX_WLGP_DBC1_MSK 0xf
+#define B_AX_WLGP_DBC0EN BIT(7)
+#define B_AX_WLGP_DBC0_SH 0
+#define B_AX_WLGP_DBC0_MSK 0xf
+
+#define R_AX_SYSON_FSM_MON 0x00A0
+#define B_AX_FSM_MON_SEL_SH 24
+#define B_AX_FSM_MON_SEL_MSK 0x7
+#define B_AX_DOP_ELDO BIT(23)
+#define B_AX_FSM_MON_UPD BIT(15)
+#define B_AX_FSM_PAR_SH 0
+#define B_AX_FSM_PAR_MSK 0x7fff
+
+#define R_AX_PMC_DBG_CTRL1 0x00A8
+#define B_AX_PMC_WR_OVF BIT(8)
+#define B_AX_WLPMC_ERRINT_SH 0
+#define B_AX_WLPMC_ERRINT_MSK 0xff
+
+#define R_AX_SCOREBOARD  0x00AC
+#define B_AX_TOGGLE BIT(31)
+#define B_AX_DATA_LINE_SH 0
+#define B_AX_DATA_LINE_MSK 0x7fffffffL
+
+#define R_AX_DBG_PORT_SEL 0x00C0
+#define B_AX_DEBUG_ST_SH 0
+#define B_AX_DEBUG_ST_MSK 0xffffffffL
+
+#define R_AX_PAD_CTRL2 0x00C4
+#define B_AX_FORCE_CLK_U2 BIT(25)
+#define B_AX_FORCE_U2_CK BIT(24)
+#define B_AX_FORCE_U3_CK BIT(23)
+#define B_AX_USB2_FORCE BIT(22)
+#define B_AX_USB3_FORCE BIT(21)
+#define B_AX_USB3_USB2_TRANSITION BIT(20)
+#define B_AX_USB23_SW_MODE_V1_SH 18
+#define B_AX_USB23_SW_MODE_V1_MSK 0x3
+#define B_AX_NO_PDN_CHIPOFF_V1 BIT(17)
+#define B_AX_RSM_EN_V1 BIT(16)
+#define B_AX_MATCH_CNT_SH 8
+#define B_AX_MATCH_CNT_MSK 0xff
+#define B_AX_LD_B12V_EN BIT(7)
+#define B_AX_EECS_IOSEL_V1 BIT(6)
+#define B_AX_EECS_DATA_O_V1 BIT(5)
+#define B_AX_EECS_DATA_I_V1 BIT(4)
+#define B_AX_EESK_IOSEL_V1 BIT(2)
+#define B_AX_EESK_DATA_O_V1 BIT(1)
+#define B_AX_EESK_DATA_I_V1 BIT(0)
+
+#define R_AX_PMC_DBG_CTRL2 0x00CC
+#define B_AX_EFUSE_BURN_GNT_SH 24
+#define B_AX_EFUSE_BURN_GNT_MSK 0xff
+#define B_AX_DIS_IOWRAP_TIMEOUT BIT(16)
+#define B_AX_STOP_WL_PMC BIT(9)
+#define B_AX_STOP_SYM_PMC BIT(8)
+#define B_AX_BT_ACCESS_WL_PAGE0 BIT(6)
+#define B_AX_R_AX_RST_WLPMC BIT(5)
+#define B_AX_R_AX_RST_PD12N BIT(4)
+#define B_AX_SYSON_DIS_WLR_AX_WRMSK BIT(3)
+#define B_AX_SYSON_DIS_PMCR_AX_WRMSK BIT(2)
+#define B_AX_SYSON_R_AX_ARB_SH 0
+#define B_AX_SYSON_R_AX_ARB_MSK 0x3
+
+#define R_AX_MEM_PWR_CTRL 0x00D0
+#define B_AX_MEM_BB_SD BIT(17)
+#define B_AX_MEM_BB_DS BIT(16)
+#define B_AX_MEM_BT_DS BIT(10)
+#define B_AX_MEM_SDIO_LS BIT(9)
+#define B_AX_MEM_SDIO_DS BIT(8)
+#define B_AX_MEM_USB_LS BIT(7)
+#define B_AX_MEM_USB_DS BIT(6)
+#define B_AX_MEM_PCI_LS BIT(5)
+#define B_AX_MEM_PCI_DS BIT(4)
+#define B_AX_MEM_WLMAC_LS BIT(3)
+#define B_AX_MEM_WLMAC_DS BIT(2)
+#define B_AX_MEM_WLMCU_LS BIT(1)
+#define B_AX_MEM_WLMCU_DS BIT(0)
+
+#define R_AX_INDIR_ADR_SDIO 0x00D4
+#define B_AX_INDIR_READY_SDIO BIT(17)
+#define B_AX_INDIR_R_SDIO BIT(16)
+#define B_AX_INDIR_ADR_SDIO_SH 0
+#define B_AX_INDIR_ADR_SDIO_MSK 0xffff
+
+#define R_AX_INDIR_DATA_SDIO 0x00D8
+#define B_AX_INDIR_DATA_SDIO_SH 0
+#define B_AX_INDIR_DATA_SDIO_MSK 0xffffffffL
+
+#define R_AX_USB_SIE_INTF 0x00E0
+#define B_AX_USB_REG_SEL BIT(31)
+#define B_AX_USB_WRITE_EN BIT(30)
+#define B_AX_USB_REG_EN BIT(29)
+#define B_AX_USB_SIE_SEL BIT(28)
+#define B_AX_USB_REG_STATUS BIT(27)
+#define B_AX_USB_PHY_BYTE_SEL BIT(26)
+#define B_AX_USB_SIE_INTF_ADDR_SH 16
+#define B_AX_USB_SIE_INTF_ADDR_MSK 0x3ff
+#define B_AX_USB_SIE_INTF_RD_SH 8
+#define B_AX_USB_SIE_INTF_RD_MSK 0xff
+#define B_AX_USB_SIE_INTF_WD_SH 0
+#define B_AX_USB_SIE_INTF_WD_MSK 0xff
+
+#define R_AX_PCIE_MIO_INTF 0x00E4
+#define B_AX_PCIE_MIO_ADDR_PAGE_SH 16
+#define B_AX_PCIE_MIO_ADDR_PAGE_MSK 0x3
+#define B_AX_PCIE_MIO_BYIOREG BIT(13)
+#define B_AX_PCIE_MIO_RE BIT(12)
+#define B_AX_PCIE_MIO_WE_SH 8
+#define B_AX_PCIE_MIO_WE_MSK 0xf
+#define B_AX_PCIE_MIO_ADDR_SH 0
+#define B_AX_PCIE_MIO_ADDR_MSK 0xff
+
+#define R_AX_PCIE_MIO_INTD 0x00E8
+#define B_AX_PCIE_MIO_DATA_SH 0
+#define B_AX_PCIE_MIO_DATA_MSK 0xffffffffL
+
+#define R_AX_WLRF1 0x00EC
+
+#define R_AX_SYS_CFG1 0x00F0
+#define B_AX_TRP_ICFG_SH 28
+#define B_AX_TRP_ICFG_MSK 0xf
+#define B_AX_RF_TYPE_ID BIT(27)
+#define B_AX_BD_HCI_SEL BIT(26)
+#define B_AX_BD_PKG_SEL BIT(25)
+#define B_AX_RTL_ID BIT(23)
+#define B_AX_PAD_HWPD_IDN BIT(22)
+#define B_AX_TESTMODE BIT(20)
+#define B_AX_VENDOR_ID_SH 16
+#define B_AX_VENDOR_ID_MSK 0xf
+#define B_AX_CHIP_VER_SH 12
+#define B_AX_CHIP_VER_MSK 0xf
+#define B_AX_BD_MAC3 BIT(11)
+#define B_AX_BD_MAC1 BIT(10)
+#define B_AX_BD_MAC2 BIT(9)
+#define B_AX_SIC_IDLE BIT(8)
+#define B_AX_ANA_SPS_OCP_SHUTDN BIT(7)
+#define B_AX_DIG_SPS_OCP_SHUTDN BIT(6)
+#define B_AX_V15_VLD BIT(5)
+#define B_AX_PCIRSTB BIT(4)
+#define B_AX_PCLK_VLD BIT(3)
+#define B_AX_UCLK_VLD BIT(2)
+#define B_AX_ACLK_VLD BIT(1)
+#define B_AX_XCLK_VLD BIT(0)
+
+#define R_AX_SYS_STATUS1 0x00F4
+#define B_AX_RF_RL_ID_SH 28
+#define B_AX_RF_RL_ID_MSK 0xf
+#define B_AX_BT_LPS_EN BIT(27)
+#define B_AX_WLAN_LPS_EN BIT(26)
+#define B_AX_HPHY_ICFG BIT(19)
+#define B_AX_SEL_0XC0_SH 16
+#define B_AX_SEL_0XC0_MSK 0x3
+#define B_AX_HCI_SEL_V4_SH 13
+#define B_AX_HCI_SEL_V4_MSK 0x7
+#define B_AX_USB_OPERATION_MODE BIT(12)
+#define B_AX_BT_PDN BIT(11)
+#define B_AX_AUTO_WLPON BIT(10)
+#define B_AX_WL_MODE_SH 8
+#define B_AX_WL_MODE_MSK 0x3
+#define B_AX_PKG_SEL_HCI BIT(6)
+#define B_AX_PAD_HCI_SEL_V2_SH 3
+#define B_AX_PAD_HCI_SEL_V2_MSK 0x7
+#define B_AX_EFS_HCI_SEL_V1_SH 0
+#define B_AX_EFS_HCI_SEL_V1_MSK 0x7
+
+#define R_AX_SYS_STATUS2 0x00F8
+#define B_AX_SIC_ON_TIMEOUT BIT(22)
+#define B_AX_CPU_ON_TIMEOUT BIT(21)
+#define B_AX_HCI_ON_TIMEOUT BIT(20)
+#define B_AX_SIO_ALDN BIT(19)
+#define B_AX_USB_ALDN BIT(18)
+#define B_AX_PCI_ALDN BIT(17)
+#define B_AX_SYS_ALDN BIT(16)
+#define B_AX_EPVID1_SH 8
+#define B_AX_EPVID1_MSK 0xff
+#define B_AX_EPVID0_SH 0
+#define B_AX_EPVID0_MSK 0xff
+
+#define R_AX_SYS_CHIPINFO 0x00FC
+#define B_AX_USB2_SEL BIT(31)
+#define B_AX_U3PHY_RST_V1 BIT(30)
+#define B_AX_U3_TERM_DETECT BIT(29)
+#define B_AX_HW_ID_SH 0
+#define B_AX_HW_ID_MSK 0xff
+
+#define R_AX_RFE_PINMUX_CTRL 0x0140
+#define B_AX__BANDSELN_5G_SEL BIT(31)
+#define B_AX__BANDSELN_5G_EN BIT(30)
+#define B_AX_BANDSELN_5_6G_SEL BIT(29)
+#define B_AX_BANDSELN_5_6G_EN BIT(28)
+#define B_AX_PAON_LNAON_6G_S1_SEL BIT(27)
+#define B_AX_PAON_LNAON_6G_S1_EN BIT(26)
+#define B_AX_PAON_LNAON_6G_S0_SEL BIT(25)
+#define B_AX_PAON_LNAON_6G_S0_EN BIT(24)
+#define B_AX_PAON_LNAON_5G_S1_SEL BIT(23)
+#define B_AX_PAON_LNAON_5G_S1_EN BIT(22)
+#define B_AX_PAON_LNAON_5G_S0_SEL BIT(21)
+#define B_AX_PAON_LNAON_5G_S0_EN BIT(20)
+#define B_AX_PAON_LNAON_2G_S1_SEL BIT(19)
+#define B_AX_PAON_LNAON_2G_S1_EN BIT(18)
+#define B_AX_PAON_LNAON_2G_S0_SEL BIT(17)
+#define B_AX_PAON_LNAON_2G_S0_EN BIT(16)
+#define B_AX__BANDSELN_5G_G7G6_SEL BIT(15)
+#define B_AX__BANDSELN_5G_G7G6_EN BIT(14)
+
+#define R_AX_RFE_PINMUX_SEL_FUNC 0x0144
+#define B_AX_RFE_WLBT_FUNC_8_SEL_EN BIT(8)
+#define B_AX_RFE_WLBT_FUNC_7_SEL_EN BIT(7)
+#define B_AX_RFE_WLBT_FUNC_6_SEL_EN BIT(6)
+#define B_AX_RFE_WLBT_FUNC_5_SEL_EN BIT(5)
+#define B_AX_RFE_WLBT_FUNC_4_SEL_EN BIT(4)
+#define B_AX_RFE_WLBT_FUNC_3_SEL_EN BIT(3)
+#define B_AX_RFE_WLBT_FUNC_2_SEL_EN BIT(2)
+#define B_AX_RFE_WLBT_FUNC_1_SEL_EN BIT(1)
+#define B_AX_RFE_WLBT_FUNC_0_SEL_EN BIT(0)
+
+#define R_AX_GPIO_EESK_EECS_HIGH_PRI_PINMUX 0x0148
+#define B_AX_STD_EECS_PINMUX_HIGH_PRI_EN BIT(17)
+#define B_AX_STD_EESK_PINMUX_HIGH_PRI_EN BIT(16)
+#define B_AX_STD_GPIO15_PINMUX_HIGH_PRI_EN BIT(15)
+#define B_AX_STD_GPIO14_PINMUX_HIGH_PRI_EN BIT(14)
+#define B_AX_STD_GPIO13_PINMUX_HIGH_PRI_EN BIT(13)
+#define B_AX_STD_GPIO12_PINMUX_HIGH_PRI_EN BIT(12)
+#define B_AX_STD_GPIO11_PINMUX_HIGH_PRI_EN BIT(11)
+#define B_AX_STD_GPIO10_PINMUX_HIGH_PRI_EN BIT(10)
+#define B_AX_STD_GPIO9_PINMUX_HIGH_PRI_EN BIT(9)
+#define B_AX_STD_GPIO8_PINMUX_HIGH_PRI_EN BIT(8)
+#define B_AX_STD_GPIO7_PINMUX_HIGH_PRI_EN BIT(7)
+#define B_AX_STD_GPIO6_PINMUX_HIGH_PRI_EN BIT(6)
+#define B_AX_STD_GPIO5_PINMUX_HIGH_PRI_EN BIT(5)
+#define B_AX_STD_GPIO4_PINMUX_HIGH_PRI_EN BIT(4)
+#define B_AX_STD_GPIO3_PINMUX_HIGH_PRI_EN BIT(3)
+#define B_AX_STD_GPIO2_PINMUX_HIGH_PRI_EN BIT(2)
+#define B_AX_STD_GPIO1_PINMUX_HIGH_PRI_EN BIT(1)
+#define B_AX_STD_GPIO0_PINMUX_HIGH_PRI_EN BIT(0)
+
+#define R_AX_RFE_CTRL 0x014C
+#define B_AX_SW_LNAON_6G_S1_SEL_DATA BIT(13)
+#define B_AX_SW_PAON_6G_S1_SEL_DATA BIT(12)
+#define B_AX_BANDSELP_5G_SEL_DATA BIT(11)
+#define B_AX_BANDSELP_5_6G_SEL_DATA BIT(10)
+#define B_AX_SW_LNAON_6G_S0_SEL_DATA BIT(9)
+#define B_AX_SW_PAON_6G_S0_SEL_DATA BIT(8)
+#define B_AX_SW_LNAON_5G_S1_SEL_DATA BIT(7)
+#define B_AX_SW_PAON_5G_S1_SEL_DATA BIT(6)
+#define B_AX_SW_LNAON_5G_S0_SEL_DATA BIT(5)
+#define B_AX_SW_PAON_5G_S0_SEL_DATA BIT(4)
+#define B_AX_SW_LNAON_2G_S1_SEL_DATA BIT(3)
+#define B_AX_SW_PAON_2G_S1_SEL_DATA BIT(2)
+#define B_AX_SW_LNAON_2G_S0_SEL_DATA BIT(1)
+#define B_AX_SW_PAON_2G_S0_SEL_DATA BIT(0)
+
+#define R_AX_HALT_H2C_CTRL 0x0160
+#define B_AX_HALT_H2C_TRIGGER BIT(0)
+
+#define R_AX_HALT_C2H_CTRL 0x0164
+#define B_AX_HALT_C2H_TRIGGER BIT(0)
+
+#define R_AX_HALT_H2C 0x0168
+#define B_AX_HALT_H2C_SH 0
+#define B_AX_HALT_H2C_MSK 0xffffffffL
+
+#define R_AX_HALT_C2H 0x016C
+#define B_AX_HALT_C2H_SH 0
+#define B_AX_HALT_C2H_MSK 0xffffffffL
+
+#define R_AX_SYS_CFG5 0x0170
+#define B_AX_LPS_STATUS BIT(3)
+#define B_AX_HCI_TXDMA_BUSY BIT(2)
+#define B_AX_HCI_TXDMA_ALLOW BIT(1)
+#define B_AX_FW_CTRL_HCI_TXDMA_EN BIT(0)
+
+#define R_AX_FWS0IMR 0x0190
+#define B_AX_FS_HALT_H2C_INT_EN BIT(31)
+#define B_AX_FS_FSM_HIOE_TO_EVENT_INT_EN BIT(30)
+#define B_AX_FS_HCI_SUS_INT_EN BIT(29)
+#define B_AX_FS_HCI_RES_INT_EN BIT(28)
+#define B_AX_FS_HCI_RESET_INT_EN BIT(27)
+#define B_AX_FS_USB_SCSI_CMD_INT_EN BIT(26)
+#define B_AX_FS_ACT2RECOVERY_INT_EN BIT(25)
+#define B_AX_FS_GEN1GEN2_SWITCH_INT_EN BIT(24)
+#define B_AX_FS_HCI_TXDMA_REQ_INT_EN BIT(23)
+#define B_AX_FS_USB_LPMRSM_INT_EN BIT(22)
+#define B_AX_FS_USB_LPMINT_INT_EN BIT(21)
+#define B_AX_FS_PWMERR_INT_EN BIT(20)
+#define B_AX_FS_PDNINT_EN BIT(19)
+#define B_AX_FS_SPSA_OCP_INT_EN BIT(18)
+#define B_AX_FS_SPSD_OCP_INT_EN BIT(17)
+#define B_AX_FS_BT_SB_INT_EN BIT(16)
+#define B_AX_FS_GPIOF_INT_EN BIT(15)
+#define B_AX_FS_GPIOE_INT_EN BIT(14)
+#define B_AX_FS_GPIOD_INT_EN BIT(13)
+#define B_AX_FS_GPIOC_INT_EN BIT(12)
+#define B_AX_FS_GPIOB_INT_EN BIT(11)
+#define B_AX_FS_GPIOA_INT_EN BIT(10)
+#define B_AX_FS_GPIO9_INT_EN BIT(9)
+#define B_AX_FS_GPIO8_INT_EN BIT(8)
+#define B_AX_FS_GPIO7_INT_EN BIT(7)
+#define B_AX_FS_GPIO6_INT_EN BIT(6)
+#define B_AX_FS_GPIO5_INT_EN BIT(5)
+#define B_AX_FS_GPIO4_INT_EN BIT(4)
+#define B_AX_FS_GPIO3_INT_EN BIT(3)
+#define B_AX_FS_GPIO2_INT_EN BIT(2)
+#define B_AX_FS_GPIO1_INT_EN BIT(1)
+#define B_AX_FS_GPIO0_INT_EN BIT(0)
+
+#define R_AX_FWS0ISR 0x0194
+#define B_AX_FS_HALT_H2C_INT BIT(31)
+#define B_AX_FS_FSM_HIOE_TO_EVENT_INT BIT(30)
+#define B_AX_FS_HCI_SUS_INT BIT(29)
+#define B_AX_FS_HCI_RES_INT BIT(28)
+#define B_AX_FS_HCI_RESET_INT BIT(27)
+#define B_AX_FS_USB_SCSI_CMD_INT BIT(26)
+#define B_AX_FS_ACT2RECOVERY_INT BIT(25)
+#define B_AX_FS_GEN1GEN2_SWITCH_INT BIT(24)
+#define B_AX_FS_HCI_TXDMA_REQ_INT BIT(23)
+#define B_AX_FS_USB_LPMRSM_INT BIT(22)
+#define B_AX_FS_USB_LPMINT_INT BIT(21)
+#define B_AX_FS_PWMERR_INT BIT(20)
+#define B_AX_FS_PDNINT BIT(19)
+#define B_AX_FS_SPSA_OCP_INT BIT(18)
+#define B_AX_FS_SPSD_OCP_INT BIT(17)
+#define B_AX_FS_BT_SB_INT BIT(16)
+#define B_AX_FS_GPIOF_INT BIT(15)
+#define B_AX_FS_GPIOE_INT BIT(14)
+#define B_AX_FS_GPIOD_INT BIT(13)
+#define B_AX_FS_GPIOC_INT BIT(12)
+#define B_AX_FS_GPIOB_INT BIT(11)
+#define B_AX_FS_GPIOA_INT BIT(10)
+#define B_AX_FS_GPIO9_INT BIT(9)
+#define B_AX_FS_GPIO8_INT BIT(8)
+#define B_AX_FS_GPIO7_INT BIT(7)
+#define B_AX_FS_GPIO6_INT BIT(6)
+#define B_AX_FS_GPIO5_INT BIT(5)
+#define B_AX_FS_GPIO4_INT BIT(4)
+#define B_AX_FS_GPIO3_INT BIT(3)
+#define B_AX_FS_GPIO2_INT BIT(2)
+#define B_AX_FS_GPIO1_INT BIT(1)
+#define B_AX_FS_GPIO0_INT BIT(0)
+
+#define R_AX_HIMR0 0x01A0
+#define B_AX_WDT_TIMEOUT_INT_EN BIT(22)
+#define B_AX_HALT_C2H_INT_EN BIT(21)
+#define B_AX_RON_INT_EN BIT(20)
+#define B_AX_PDNINT_EN BIT(19)
+#define B_AX_SPSANA_OCP_INT_EN BIT(18)
+#define B_AX_SPS_OCP_INT_EN BIT(17)
+#define B_AX_BTON_STS_UPDATE_INT_EN BIT(16)
+#define B_AX_GPIOF_INT_EN BIT(15)
+#define B_AX_GPIOE_INT_EN BIT(14)
+#define B_AX_GPIOD_INT_EN BIT(13)
+#define B_AX_GPIOC_INT_EN BIT(12)
+#define B_AX_GPIOB_INT_EN BIT(11)
+#define B_AX_GPIOA_INT_EN BIT(10)
+#define B_AX_GPIO9_INT_EN BIT(9)
+#define B_AX_GPIO8_INT_EN BIT(8)
+#define B_AX_GPIO7_INT_EN BIT(7)
+#define B_AX_GPIO6_INT_EN BIT(6)
+#define B_AX_GPIO5_INT_EN BIT(5)
+#define B_AX_GPIO4_INT_EN BIT(4)
+#define B_AX_GPIO3_INT_EN BIT(3)
+#define B_AX_GPIO2_INT_EN BIT(2)
+#define B_AX_GPIO1_INT_EN BIT(1)
+#define B_AX_GPIO0_INT_EN BIT(0)
+
+#define R_AX_HISR0 0x01A4
+#define B_AX_WDT_TIMEOUT_INT BIT(22)
+#define B_AX_HALT_C2H_INT BIT(21)
+#define B_AX_RON_INT BIT(20)
+#define B_AX_PDNINT BIT(19)
+#define B_AX_SPSANA_OCP_INT BIT(18)
+#define B_AX_SPS_OCP_INT BIT(17)
+#define B_AX_BTON_STS_UPDATE_INT BIT(16)
+#define B_AX_GPIOF_INT BIT(15)
+#define B_AX_GPIOE_INT BIT(14)
+#define B_AX_GPIOD_INT BIT(13)
+#define B_AX_GPIOC_INT BIT(12)
+#define B_AX_GPIOB_INT BIT(11)
+#define B_AX_GPIOA_INT BIT(10)
+#define B_AX_GPIO9_INT BIT(9)
+#define B_AX_GPIO8_INT BIT(8)
+#define B_AX_GPIO7_INT BIT(7)
+#define B_AX_GPIO6_INT BIT(6)
+#define B_AX_GPIO5_INT BIT(5)
+#define B_AX_GPIO4_INT BIT(4)
+#define B_AX_GPIO3_INT BIT(3)
+#define B_AX_GPIO2_INT BIT(2)
+#define B_AX_GPIO1_INT BIT(1)
+#define B_AX_GPIO0_INT BIT(0)
+
+#define R_AX_IO_HANG_CTRL  0x01D0
+#define B_AX_IO_HANG_EN BIT(7)
+#define B_AX_IO_HANG_THD_SH 0
+#define B_AX_IO_HANG_THD_MSK 0x7f
+
+#define R_AX_WCPU_FW_CTRL 0x01E0
+#define B_AX_WCPU_ROM_CUT_REQ BIT(30)
+#define B_AX_FW_ENV_SH 28
+#define B_AX_FW_ENV_MSK 0x3
+#define B_AX_WCPU_ROM_CUT_SH 8
+#define B_AX_WCPU_ROM_CUT_MSK 0xff
+#define B_AX_WCPU_FWDL_STS_SH 5
+#define B_AX_WCPU_FWDL_STS_MSK 0x7
+#define B_AX_FW_RAM_RUN_IND BIT(4)
+#define B_AX_FWDL_PATH_RDY BIT(2)
+#define B_AX_H2C_PATH_RDY BIT(1)
+#define B_AX_WCPU_FWDL_EN BIT(0)
+#define B_AX_WDT_PLT_RST_EN BIT(16)
+
+#define R_AX_BOOT_REASON 0x01E6
+#define B_AX_BOOT_REASON_SH 0
+#define B_AX_BOOT_REASON_MSK 0x7
+
+#define R_AX_RPWM 0x01E4
+#define B_AX_RPWM_TOGGLE BIT(15)
+#define B_AX_RPWM_VAL_SH 0
+#define B_AX_RPWM_VAL_MSK 0x7fff
+
+#define R_AX_LDM 0x01E8
+#define B_AX_EN_32K BIT(31)
+#define B_AX_LDM_SH 0
+#define B_AX_LDM_MSK 0x7fffffffL
+
+#define R_AX_UDM0 0x01F0
+#define B_AX_UDM0_SH 0
+#define B_AX_UDM0_MSK 0xffffffffL
+
+#define R_AX_UDM1 0x01F4
+#define B_AX_UDM1_SH 0
+#define B_AX_UDM1_MSK 0xffffffffL
+
+#define R_AX_UDM2 0x01F8
+#define B_AX_UDM2_SH 0
+#define B_AX_UDM2_MSK 0xffffffffL
+
+#define R_AX_UDM3 0x01FC
+#define B_AX_UDM3_SH 0
+#define B_AX_UDM3_MSK 0xffffffffL
+
+#define R_AX_SPSLDO_ON_CTRL0 0x0200
+#define B_AX_PFMCMP_IQ BIT(31)
+#define B_AX_OFF_END_SEL BIT(29)
+#define B_AX_POW_MINOFF_L BIT(28)
+#define B_AX_COT_I_L_SH 26
+#define B_AX_COT_I_L_MSK 0x3
+#define B_AX_VREFPFM_L_SH 22
+#define B_AX_VREFPFM_L_MSK 0xf
+#define B_AX_FORCE_ZCD_BIAS BIT(21)
+#define B_AX_ZCD_SDZ_L_SH 19
+#define B_AX_ZCD_SDZ_L_MSK 0x3
+#define B_AX_REG_ZCDC_H_SH 17
+#define B_AX_REG_ZCDC_H_MSK 0x3
+#define B_AX_POW_ZCD_L BIT(16)
+#define B_AX_OCP_L1_SH 13
+#define B_AX_OCP_L1_MSK 0x7
+#define B_AX_POWOCP_L1 BIT(12)
+#define B_AX_SAW_FREQ_L_SH 8
+#define B_AX_SAW_FREQ_L_MSK 0xf
+#define B_AX_REG_BYPASS_L BIT(7)
+#define B_AX_FPWM_L1 BIT(6)
+#define B_AX_STD_L1_SH 4
+#define B_AX_STD_L1_MSK 0x3
+#define B_AX_VOL_L1_SH 0
+#define B_AX_VOL_L1_MSK 0xf
+
+#define R_AX_SPSLDO_ON_CTRL1 0x0204
+#define B_AX_SN_N_L_SH 28
+#define B_AX_SN_N_L_MSK 0xf
+#define B_AX_SP_N_L_SH 24
+#define B_AX_SP_N_L_MSK 0xf
+#define B_AX_SN_P_L_SH 20
+#define B_AX_SN_P_L_MSK 0xf
+#define B_AX_SP_P_L_SH 16
+#define B_AX_SP_P_L_MSK 0xf
+#define B_AX_VO_DISCHG_PWM_H BIT(15)
+#define B_AX_REG_MODE_PREDRIVER BIT(14)
+#define B_AX_REG_ADJSLDO_L_SH 10
+#define B_AX_REG_ADJSLDO_L_MSK 0xf
+#define B_AX_REG_LDOR_L BIT(9)
+#define B_AX_PWM_FORCE BIT(8)
+#define B_AX_PFM_PD_RST BIT(7)
+#define B_AX_VC_PFM_RSTB BIT(6)
+#define B_AX_PFM_IN_SEL BIT(5)
+#define B_AX_VC_RSTB BIT(4)
+#define B_AX_FPWMDELAY BIT(3)
+#define B_AX_ENFPWMDELAY_H BIT(2)
+#define B_AX_REG_MOS_HALF_L BIT(1)
+#define B_AX_CURRENT_SENSE_MOS BIT(0)
+#define B_AX_SPS_PFM_ZCDC_H_PFM_SH 4
+#define B_AX_SPS_PFM_ZCDC_H_PFM_MSK 0x3
+#define B_AX_SPS_PFM_OCP_L_PFM_SH 0
+#define B_AX_SPS_PFM_OCP_L_PFM_MSK 0x7
+
+#define R_AX_LDO_AON_CTRL0 0x0218
+#define B_AX_CK12M_EN BIT(11)
+#define B_AX_CK12M_SEL BIT(10)
+#define B_AX_EN_SLEEP BIT(8)
+#define B_AX_LDOH12_V12ADJ_L_SH 4
+#define B_AX_LDOH12_V12ADJ_L_MSK 0xf
+#define B_AX_LDOE25_V12ADJ_L_SH 0
+#define B_AX_LDOE25_V12ADJ_L_MSK 0xf
+
+#define R_AX_SPSANA_ON_CTRL0 0x0220
+#define B_AX_REG_EXTERNAL_CLK_SEL_L BIT(30)
+
+#define R_AX_SPSANA_ON_CTRL1 0x0224
+#define B_AX_SPS_ANA_PFM_ZCDC_H_SH 4
+#define B_AX_SPS_ANA_PFM_ZCDC_H_MSK 0x3
+#define B_AX_SPS_ANA_PFM_OCP_L_SH 0
+#define B_AX_SPS_ANA_PFM_OCP_L_MSK 0x7
+
+#define R_AX_AFE_ON_CTRL0 0x0240
+#define B_AX_REG_LPF_R3_SH 29
+#define B_AX_REG_LPF_R3_MSK 0x7
+#define B_AX_REG_LPF_R2_SH 24
+#define B_AX_REG_LPF_R2_MSK 0x1f
+#define B_AX_REG_LPF_C3_SH 21
+#define B_AX_REG_LPF_C3_MSK 0x7
+#define B_AX_REG_LPF_C2_SH 18
+#define B_AX_REG_LPF_C2_MSK 0x7
+#define B_AX_REG_LPF_C1_SH 15
+#define B_AX_REG_LPF_C1_MSK 0x7
+#define B_AX_REG_LDO_SEL_SH 13
+#define B_AX_REG_LDO_SEL_MSK 0x3
+#define B_AX_REG_CP_ICPX2 BIT(12)
+#define B_AX_REG_CP_ICP_SEL_FAST_SH 9
+#define B_AX_REG_CP_ICP_SEL_FAST_MSK 0x7
+#define B_AX_REG_CP_ICP_SEL_SH 6
+#define B_AX_REG_CP_ICP_SEL_MSK 0x7
+#define B_AX_REG_IB_PI_SH 4
+#define B_AX_REG_IB_PI_MSK 0x3
+#define B_AX_LDO2PWRCUT BIT(3)
+#define B_AX_VPULSE_LDO BIT(2)
+#define B_AX_LDO_VSEL_SH 0
+#define B_AX_LDO_VSEL_MSK 0x3
+
+#define R_AX_AFE_ON_CTRL1 0x0244
+#define B_AX_REG_CK_MON_SEL_SH 29
+#define B_AX_REG_CK_MON_SEL_MSK 0x7
+#define B_AX_REG_CK_MON_EN BIT(28)
+#define B_AX_REG_XTAL_FREQ_SEL BIT(27)
+#define B_AX_REG_XTAL_EDGE_SEL BIT(26)
+#define B_AX_REG_VCO_KVCO BIT(25)
+#define B_AX_REG_SDM_EDGE_SEL BIT(24)
+#define B_AX_REG_SDM_CK_SEL BIT(23)
+#define B_AX_REG_SDM_CK_GATED BIT(22)
+#define B_AX_REG_PFD_RESET_GATED BIT(21)
+#define B_AX_REG_LPF_R3_FAST_SH 16
+#define B_AX_REG_LPF_R3_FAST_MSK 0x1f
+#define B_AX_REG_LPF_R2_FAST_SH 11
+#define B_AX_REG_LPF_R2_FAST_MSK 0x1f
+#define B_AX_REG_LPF_C3_FAST_SH 8
+#define B_AX_REG_LPF_C3_FAST_MSK 0x7
+#define B_AX_REG_LPF_C2_FAST_SH 5
+#define B_AX_REG_LPF_C2_FAST_MSK 0x7
+#define B_AX_REG_LPF_C1_FAST_SH 2
+#define B_AX_REG_LPF_C1_FAST_MSK 0x7
+#define B_AX_REG_LPF_R3__SH 0
+#define B_AX_REG_LPF_R3__MSK 0x3
+
+#define R_AX_AFE_ON_CTRL2 0x0248
+#define B_AX_AGPIO_DRV_SH 30
+#define B_AX_AGPIO_DRV_MSK 0x3
+#define B_AX_AGPIO_GPO BIT(29)
+#define B_AX_AGPIO_GPE BIT(28)
+#define B_AX_SEL_CLK BIT(27)
+#define B_AX_LS_XTAL_SEL_SH 23
+#define B_AX_LS_XTAL_SEL_MSK 0xf
+#define B_AX_LS_SDM_ORDER BIT(22)
+#define B_AX_LS_DELAY_PH BIT(21)
+#define B_AX_DIVIDER_SEL BIT(20)
+#define B_AX_PCODE_SH 15
+#define B_AX_PCODE_MSK 0x1f
+#define B_AX_NCODE_SH 7
+#define B_AX_NCODE_MSK 0xff
+#define B_AX_REG_BEACON BIT(6)
+#define B_AX_REG_MBIASE BIT(5)
+#define B_AX_REG_FAST_SEL_SH 3
+#define B_AX_REG_FAST_SEL_MSK 0x3
+#define B_AX_REG_CK480M_EN BIT(2)
+#define B_AX_REG_CK320M_EN BIT(1)
+#define B_AX_REG_CK_5M_EN BIT(0)
+
+#define R_AX_AFE_ON_CTRL3 0x024C
+#define B_AX_REG_CK640M_EN BIT(0)
+
+#define R_AX_WLAN_XTAL_SI_CONFIG 0x0274
+
+#define R_AX_XTAL_ON_CTRL0 0x0280
+#define B_AX_XTAL_SC_LPS BIT(31)
+#define B_AX_XTAL_SC_INIT_SH 24
+#define B_AX_XTAL_SC_INIT_MSK 0x7f
+#define B_AX_XTAL_SC_XO_SH 17
+#define B_AX_XTAL_SC_XO_MSK 0x7f
+#define B_AX_XTAL_SC_XI_SH 10
+#define B_AX_XTAL_SC_XI_MSK 0x7f
+#define B_AX_XTAL_GMN_SH 5
+#define B_AX_XTAL_GMN_MSK 0x1f
+#define B_AX_XTAL_GMP_SH 0
+#define B_AX_XTAL_GMP_MSK 0x1f
+
+#define R_AX_XTAL_ON_CTRL1 0x0284
+#define B_AX_XTAL_VREF_SEL_SH 29
+#define B_AX_XTAL_VREF_SEL_MSK 0x7
+#define B_AX_XTAL_LPS_DIVISOR BIT(28)
+#define B_AX_XTAL_CKDIGI_SEL BIT(27)
+#define B_AX_EN_XTAL_SCHMITT BIT(26)
+#define B_AX_XTAL_SEL_TOK_SH 23
+#define B_AX_XTAL_SEL_TOK_MSK 0x7
+#define B_AX_EN_XTAL_LPS_CLK BIT(22)
+#define B_AX_XTAL_AAC_OPCUR_SH 20
+#define B_AX_XTAL_AAC_OPCUR_MSK 0x3
+#define B_AX_XTAL_LDO_VREF_SH 17
+#define B_AX_XTAL_LDO_VREF_MSK 0x7
+#define B_AX_EN_XTAL_DRV_BT BIT(16)
+#define B_AX_EN_XTAL_DRV_CPHY BIT(15)
+#define B_AX_EN_XTAL_DRV_IQK_BCN BIT(14)
+#define B_AX_EN_XTAL_DRV_LPS BIT(13)
+#define B_AX_EN_XTAL_DRV_DIGI BIT(12)
+#define B_AX_EN_XTAL_DRV_USB BIT(11)
+#define B_AX_EN_XTAL_DRV_AFE BIT(10)
+#define B_AX_XTAL_DRV_RF2N_RELAY BIT(9)
+#define B_AX_XTAL_DRV_RF2P_RELAY BIT(8)
+#define B_AX_EN_XTAL_DRV_RF2 BIT(7)
+#define B_AX_EN_XTAL_DRV_RF1 BIT(6)
+#define B_AX_XTAL_SC_LPS__SH 0
+#define B_AX_XTAL_SC_LPS__MSK 0x3f
+
+#define R_AX_XTAL_ON_CTRL2 0x0288
+#define B_AX_XTAL_CFIX_SH 4
+#define B_AX_XTAL_CFIX_MSK 0x3
+#define B_AX_AAC_MODE_SH 2
+#define B_AX_AAC_MODE_MSK 0x3
+#define B_AX_XTAL_VREF_SEL__SH 0
+#define B_AX_XTAL_VREF_SEL__MSK 0x3
+
+#define R_AX_SYM_ANAPAR_XTAL_MODE_DECODER 0x02A0
+#define B_AX_WIFI_FORCE_XTAL_HPMODE BIT(31)
+#define B_AX_XTAL_LDO_LPS_SH 21
+#define B_AX_XTAL_LDO_LPS_MSK 0x7
+#define B_AX_XTAL_WAIT_CYC_SH 15
+#define B_AX_XTAL_WAIT_CYC_MSK 0x3f
+#define B_AX_XTAL_LDO_OK_SH 12
+#define B_AX_XTAL_LDO_OK_MSK 0x7
+#define B_AX_XTAL_MD_LPOW BIT(11)
+#define B_AX_XTAL_OV_RATIO_SH 9
+#define B_AX_XTAL_OV_RATIO_MSK 0x3
+#define B_AX_XTAL_OV_UNIT_SH 6
+#define B_AX_XTAL_OV_UNIT_MSK 0x7
+#define B_AX_XTAL_MODE_MANUAL_SH 4
+#define B_AX_XTAL_MODE_MANUAL_MSK 0x3
+#define B_AX_XTAL_MANU_SEL BIT(3)
+#define B_AX_XTAL_POW_XTAL_LPS BIT(2)
+#define B_AX_XTAL_MODE BIT(1)
+#define B_AX_RESET_N_ BIT(0)
+
+#define R_AX_XTAL_XAAC_RO_DATA 0x02A4
+#define B_AX_WL_XTAL_CLK_CHANGE_OK BIT(20)
+#define B_AX_WL_XTAL_CLK_VALID BIT(19)
+#define B_AX_XTAL_MODE_DBG BIT(18)
+#define B_AX_XTAL_LDO_OPMUX BIT(17)
+#define B_AX_WL_XTAL_LDO_VREF_OK_SH 14
+#define B_AX_WL_XTAL_LDO_VREF_OK_MSK 0x7
+#define B_AX_WL_XTAL_MODE_READY BIT(13)
+#define B_AX_WL_XTAL_LPS_STATE BIT(12)
+#define B_AX_WL_XTAL_STATE BIT(11)
+#define B_AX_WL_XTAL_FASTSET BIT(10)
+#define B_AX_WL_EN_LPS_MODE BIT(9)
+#define B_AX_WL_EN_NM_MODE BIT(8)
+#define B_AX_WL_EN_HP_MODE BIT(7)
+#define B_AX_XTAL_MODE_DEC_SH 5
+#define B_AX_XTAL_MODE_DEC_MSK 0x3
+#define B_AX_XMD_STATE_SH 0
+#define B_AX_XMD_STATE_MSK 0x1f
+
+#define R_AX_WLRF_CTRL 0x02F0
+#define B_AX_WLRF1_CTRL_7 BIT(15)
+#define B_AX_WLRF1_CTRL_6 BIT(14)
+#define B_AX_WLRF1_CTRL_5 BIT(13)
+#define B_AX_WLRF1_CTRL_4 BIT(12)
+#define B_AX_WLRF1_CTRL_3 BIT(11)
+#define B_AX_WLRF1_CTRL_2 BIT(10)
+#define B_AX_WLRF1_CTRL_1 BIT(9)
+#define B_AX_WLRF1_CTRL_0 BIT(8)
+#define B_AX_WLRF_CTRL_7 BIT(7)
+#define B_AX_WLRF_CTRL_6 BIT(6)
+#define B_AX_WLRF_CTRL_5 BIT(5)
+#define B_AX_WLRF_CTRL_4 BIT(4)
+#define B_AX_WLRF_CTRL_3 BIT(3)
+#define B_AX_WLRF_CTRL_2 BIT(2)
+#define B_AX_WLRF_CTRL_1 BIT(1)
+#define B_AX_WLRF_CTRL_0 BIT(0)
+
+#define R_AX_SPSLDO_ON_CTRL0_F 0x0300
+#define B_AX_PFMCMP_IQ_F BIT(31)
+#define B_AX_OFF_END_SEL_F BIT(29)
+#define B_AX_POW_MINOFF_L_F BIT(28)
+#define B_AX_COT_I_L_F_SH 26
+#define B_AX_COT_I_L_F_MSK 0x3
+#define B_AX_VREFPFM_L_F_SH 22
+#define B_AX_VREFPFM_L_F_MSK 0xf
+#define B_AX_FORCE_ZCD_BIAS_F BIT(21)
+#define B_AX_ZCD_SDZ_L_F_SH 19
+#define B_AX_ZCD_SDZ_L_F_MSK 0x3
+#define B_AX_REG_ZCDC_H_F_SH 17
+#define B_AX_REG_ZCDC_H_F_MSK 0x3
+#define B_AX_POW_ZCD_L_F BIT(16)
+#define B_AX_OCP_L1_F_SH 13
+#define B_AX_OCP_L1_F_MSK 0x7
+#define B_AX_POWOCP_L1_F BIT(12)
+#define B_AX_SAW_FREQ_L_F_SH 8
+#define B_AX_SAW_FREQ_L_F_MSK 0xf
+#define B_AX_REG_BYPASS_L_F BIT(7)
+#define B_AX_FPWM_L1_F BIT(6)
+#define B_AX_STD_L1_F_SH 4
+#define B_AX_STD_L1_F_MSK 0x3
+#define B_AX_VOL_L1_F_SH 0
+#define B_AX_VOL_L1_F_MSK 0xf
+
+#define R_AX_SPSLDO_ON_CTRL1_F 0x0304
+#define B_AX_SN_N_L_F_SH 28
+#define B_AX_SN_N_L_F_MSK 0xf
+#define B_AX_SP_N_L_F_SH 24
+#define B_AX_SP_N_L_F_MSK 0xf
+#define B_AX_SN_P_L_F_SH 20
+#define B_AX_SN_P_L_F_MSK 0xf
+#define B_AX_SP_P_L_F_SH 16
+#define B_AX_SP_P_L_F_MSK 0xf
+#define B_AX_VO_DISCHG_PWM_H_F BIT(15)
+#define B_AX_REG_MODE_PREDRIVER_F BIT(14)
+#define B_AX_REG_ADJSLDO_L_F_SH 10
+#define B_AX_REG_ADJSLDO_L_F_MSK 0xf
+#define B_AX_REG_LDOR_L_F BIT(9)
+#define B_AX_PWM_FORCE_F BIT(8)
+#define B_AX_PFM_PD_RST_F BIT(7)
+#define B_AX_VC_PFM_RSTB_F BIT(6)
+#define B_AX_PFM_IN_SEL_F BIT(5)
+#define B_AX_VC_RSTB_F BIT(4)
+#define B_AX_FPWMDELAY_F BIT(3)
+#define B_AX_ENFPWMDELAY_H_F BIT(2)
+#define B_AX_REG_MOS_HALF_L_F BIT(1)
+#define B_AX_CURRENT_SENSE_MOS_F BIT(0)
+
+#define R_AX_SPSLDO_OFF_CTRL0_F 0x0308
+#define B_AX_SDZN_L_F_SH 30
+#define B_AX_SDZN_L_F_MSK 0x3
+#define B_AX_REG_AUTOZCD_L_F BIT(29)
+#define B_AX_REG_VOFB_SEL_F BIT(28)
+#define B_AX_TBOX_L1_F_SH 26
+#define B_AX_TBOX_L1_F_MSK 0x3
+#define B_AX_ENOCPMUX_L_F BIT(25)
+#define B_AX_FORCE_LDOS_F BIT(24)
+#define B_AX_VO_DISCHG_F BIT(23)
+#define B_AX_LDO_OC_CLAMP_F BIT(22)
+#define B_AX_MINOFF_LIQ_F BIT(21)
+#define B_AX_MINON_LIQ_F BIT(20)
+#define B_AX_POW_AUTO_L_F BIT(19)
+#define B_AX_ARENB_H_F BIT(18)
+#define B_AX_NO_OFFTIME_L_F BIT(17)
+#define B_AX_EN_ON_END_L_F BIT(16)
+#define B_AX_ENCOT_L_F BIT(15)
+#define B_AX_REG_CLK_SEL_F_SH 13
+#define B_AX_REG_CLK_SEL_F_MSK 0x3
+#define B_AX_REG_TYPE_L_F BIT(12)
+#define B_AX_R3_L1_F_SH 10
+#define B_AX_R3_L1_F_MSK 0x3
+#define B_AX_R2_L1_F_SH 8
+#define B_AX_R2_L1_F_MSK 0x3
+#define B_AX_R1_L1_F_SH 6
+#define B_AX_R1_L1_F_MSK 0x3
+#define B_AX_C3_L1_F_SH 4
+#define B_AX_C3_L1_F_MSK 0x3
+#define B_AX_C2_L1_F_SH 2
+#define B_AX_C2_L1_F_MSK 0x3
+#define B_AX_C1_L1_F_SH 0
+#define B_AX_C1_L1_F_MSK 0x3
+
+#define R_AX_SPSLDO_OFF_CTRL1_F 0x030C
+#define B_AX_REG_NMOS_OFF_L_F BIT(5)
+#define B_AX_REG_MUX_PI_L_F BIT(4)
+#define B_AX_REG_PWM_CTRL_L_F BIT(3)
+#define B_AX_ENSR_L_F BIT(2)
+#define B_AX_SDZP_L_F_SH 0
+#define B_AX_SDZP_L_F_MSK 0x3
+
+#define R_AX_SPSANA_ON_CTRL0_F 0x0310
+#define B_AX_REG_EXTERNAL_CLK_SEL_L_F BIT(30)
+
+#define R_AX_SPSANA_ON_CTRL1_F 0x0314
+
+#define R_AX_SPSANA_OFF_CTRL0_F 0x0318
+
+#define R_AX_SPSANA_OFF_CTRL1_F 0x031C
+
+#define R_AX_LDO_AON_CTRL0_F 0x0320
+#define B_AX_CK12M_EN_F BIT(11)
+#define B_AX_CK12M_SEL_F BIT(10)
+#define B_AX_EN_SLEEP_F BIT(8)
+#define B_AX_LDOH12_V12ADJ_L_F_SH 4
+#define B_AX_LDOH12_V12ADJ_L_F_MSK 0xf
+#define B_AX_LDOE25_V12ADJ_L_F_SH 0
+#define B_AX_LDOE25_V12ADJ_L_F_MSK 0xf
+
+#define R_AX_ANAPAR_POW_MAC_F 0x0324
+#define B_AX_POW_PC_LDO_PORT1_F BIT(3)
+#define B_AX_POW_PC_LDO_PORT0_F BIT(2)
+#define B_AX_POW_PLL_V1_F BIT(1)
+#define B_AX_POW_POWER_CUT_POW_LDO_F BIT(0)
+
+#define R_AX_AFE_ON_CTRL0_F 0x0328
+#define B_AX_REG_LPF_R3_F_SH 29
+#define B_AX_REG_LPF_R3_F_MSK 0x7
+#define B_AX_REG_LPF_R2_F_SH 24
+#define B_AX_REG_LPF_R2_F_MSK 0x1f
+#define B_AX_REG_LPF_C3_F_SH 21
+#define B_AX_REG_LPF_C3_F_MSK 0x7
+#define B_AX_REG_LPF_C2_F_SH 18
+#define B_AX_REG_LPF_C2_F_MSK 0x7
+#define B_AX_REG_LPF_C1_F_SH 15
+#define B_AX_REG_LPF_C1_F_MSK 0x7
+#define B_AX_REG_LDO_SEL_F_SH 13
+#define B_AX_REG_LDO_SEL_F_MSK 0x3
+#define B_AX_REG_CP_ICPX2_F BIT(12)
+#define B_AX_REG_CP_ICP_SEL_FAST_F_SH 9
+#define B_AX_REG_CP_ICP_SEL_FAST_F_MSK 0x7
+#define B_AX_REG_CP_ICP_SEL_F_SH 6
+#define B_AX_REG_CP_ICP_SEL_F_MSK 0x7
+#define B_AX_REG_IB_PI_F_SH 4
+#define B_AX_REG_IB_PI_F_MSK 0x3
+#define B_AX_LDO2PWRCUT_F BIT(3)
+#define B_AX_VPULSE_LDO_F BIT(2)
+#define B_AX_LDO_VSEL_F_SH 0
+#define B_AX_LDO_VSEL_F_MSK 0x3
+
+#define R_AX_AFE_ON_CTRL1_F 0x032C
+#define B_AX_REG_CK_MON_SEL_F_SH 29
+#define B_AX_REG_CK_MON_SEL_F_MSK 0x7
+#define B_AX_REG_CK_MON_EN_F BIT(28)
+#define B_AX_REG_XTAL_FREQ_SEL_F BIT(27)
+#define B_AX_REG_XTAL_EDGE_SEL_F BIT(26)
+#define B_AX_REG_VCO_KVCO_F BIT(25)
+#define B_AX_REG_SDM_EDGE_SEL_F BIT(24)
+#define B_AX_REG_SDM_CK_SEL_F BIT(23)
+#define B_AX_REG_SDM_CK_GATED_F BIT(22)
+#define B_AX_REG_PFD_RESET_GATED_F BIT(21)
+#define B_AX_REG_LPF_R3_FAST_F_SH 16
+#define B_AX_REG_LPF_R3_FAST_F_MSK 0x1f
+#define B_AX_REG_LPF_R2_FAST_F_SH 11
+#define B_AX_REG_LPF_R2_FAST_F_MSK 0x1f
+#define B_AX_REG_LPF_C3_FAST_F_SH 8
+#define B_AX_REG_LPF_C3_FAST_F_MSK 0x7
+#define B_AX_REG_LPF_C2_FAST_F_SH 5
+#define B_AX_REG_LPF_C2_FAST_F_MSK 0x7
+#define B_AX_REG_LPF_C1_FAST_F_SH 2
+#define B_AX_REG_LPF_C1_FAST_F_MSK 0x7
+#define B_AX_REG_LPF_R3_F__SH 0
+#define B_AX_REG_LPF_R3_F__MSK 0x3
+
+#define R_AX_AFE_ON_CTRL2_F 0x0330
+#define B_AX_AGPIO_DRV_F_SH 30
+#define B_AX_AGPIO_DRV_F_MSK 0x3
+#define B_AX_AGPIO_GPO_F BIT(29)
+#define B_AX_AGPIO_GPE_F BIT(28)
+#define B_AX_SEL_CLK_F BIT(27)
+#define B_AX_LS_XTAL_SEL_F_SH 23
+#define B_AX_LS_XTAL_SEL_F_MSK 0xf
+#define B_AX_LS_SDM_ORDER_F BIT(22)
+#define B_AX_LS_DELAY_PH_F BIT(21)
+#define B_AX_DIVIDER_SEL_F BIT(20)
+#define B_AX_PCODE_F_SH 15
+#define B_AX_PCODE_F_MSK 0x1f
+#define B_AX_NCODE_F_SH 7
+#define B_AX_NCODE_F_MSK 0xff
+#define B_AX_REG_BEACON_F BIT(6)
+#define B_AX_REG_MBIASE_F BIT(5)
+#define B_AX_REG_FAST_SEL_F_SH 3
+#define B_AX_REG_FAST_SEL_F_MSK 0x3
+#define B_AX_REG_CK480M_EN_F BIT(2)
+#define B_AX_REG_CK320M_EN_F BIT(1)
+#define B_AX_REG_CK_5M_EN_F BIT(0)
+
+#define R_AX_AFE_ON_CTRL3_F 0x0334
+#define B_AX_REG_CK640M_EN_F BIT(0)
+
+#define R_AX_AFE_OFF_CTRL0_F 0x0338
+#define B_AX_S1_AD0_LDO2PWRCUT_F BIT(31)
+#define B_AX_S1_AD_SEL_Q_F_SH 27
+#define B_AX_S1_AD_SEL_Q_F_MSK 0xf
+#define B_AX_S1_AD_SEL_I_F_SH 23
+#define B_AX_S1_AD_SEL_I_F_MSK 0xf
+#define B_AX_S0_DA1_LDO_VSEL_F_SH 21
+#define B_AX_S0_DA1_LDO_VSEL_F_MSK 0x3
+#define B_AX_S0_DA1_LDO2PWRCUT_F BIT(20)
+#define B_AX_S0_DA0_LDO_VSEL_F_SH 18
+#define B_AX_S0_DA0_LDO_VSEL_F_MSK 0x3
+#define B_AX_S0_DA0_LDO2PWRCUT_F BIT(17)
+#define B_AX_S0_AD2_LDO_VSEL_F_SH 15
+#define B_AX_S0_AD2_LDO_VSEL_F_MSK 0x3
+#define B_AX_S0_AD2_LDO2PWRCUT_F BIT(14)
+#define B_AX_S0_AD1_LDO_VSEL_F_SH 12
+#define B_AX_S0_AD1_LDO_VSEL_F_MSK 0x3
+#define B_AX_S0_AD1_LDO2PWRCUT_F BIT(11)
+#define B_AX_S0_AD0_LDO_VSEL_F_SH 9
+#define B_AX_S0_AD0_LDO_VSEL_F_MSK 0x3
+#define B_AX_S0_AD0_LDO2PWRCUT_F BIT(8)
+#define B_AX_S0_AD_SEL_Q_F_SH 4
+#define B_AX_S0_AD_SEL_Q_F_MSK 0xf
+#define B_AX_S0_AD_SEL_I_F_SH 0
+#define B_AX_S0_AD_SEL_I_F_MSK 0xf
+
+#define R_AX_AFE_OFF_CTRL1_F 0x033C
+#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL_F__SH 24
+#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL_F__MSK 0x3
+#define B_AX_S1_DAI2V_LDO2PWRCUT_F BIT(23)
+#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL_F_SH 21
+#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL_F_MSK 0x3
+#define B_AX_S0_DAI2V_LDO2PWRCUT_F BIT(20)
+#define B_AX_S0_RXBB__LDO_VSEL_F__SH 18
+#define B_AX_S0_RXBB__LDO_VSEL_F__MSK 0x3
+#define B_AX_S0_RXBB__LDO2PWRCUT_F_ BIT(17)
+#define B_AX_S0_RXBB__LDO_VSEL_F_SH 15
+#define B_AX_S0_RXBB__LDO_VSEL_F_MSK 0x3
+#define B_AX_S0_RXBB_LDO2PWRCUT_F BIT(14)
+#define B_AX_S1_DA1_LDO_VSEL_F_SH 12
+#define B_AX_S1_DA1_LDO_VSEL_F_MSK 0x3
+#define B_AX_S1_DA1_LDO2PWRCUT_F BIT(11)
+#define B_AX_S1_DA0_LDO_VSEL_F_SH 9
+#define B_AX_S1_DA0_LDO_VSEL_F_MSK 0x3
+#define B_AX_S1_DA0_LDO2PWRCUT_F BIT(8)
+#define B_AX_S1_AD2_LDO_VSEL_F_SH 6
+#define B_AX_S1_AD2_LDO_VSEL_F_MSK 0x3
+#define B_AX_S1_AD2_LDO2PWRCUT_F BIT(5)
+#define B_AX_S1_AD1_LDO_VSEL_F_SH 3
+#define B_AX_S1_AD1_LDO_VSEL_F_MSK 0x3
+#define B_AX_S1_AD1_LDO2PWRCUT_F BIT(2)
+#define B_AX_S1_AD0_LDO_VSEL_F_SH 0
+#define B_AX_S1_AD0_LDO_VSEL_F_MSK 0x3
+
+#define R_AX_ANAPAR_POW_XTAL_F 0x0340
+#define B_AX_POW_XTAL_F BIT(1)
+#define B_AX_POW_BG_F BIT(0)
+
+#define R_AX_XTAL_ON_CTRL0_F 0x0344
+#define B_AX_XTAL_SC_LPS_F BIT(31)
+#define B_AX_XTAL_SC_INIT_F_SH 24
+#define B_AX_XTAL_SC_INIT_F_MSK 0x7f
+#define B_AX_XTAL_SC_XO_F_SH 17
+#define B_AX_XTAL_SC_XO_F_MSK 0x7f
+#define B_AX_XTAL_SC_XI_F_SH 10
+#define B_AX_XTAL_SC_XI_F_MSK 0x7f
+#define B_AX_XTAL_GMN_F_SH 5
+#define B_AX_XTAL_GMN_F_MSK 0x1f
+#define B_AX_XTAL_GMP_F_SH 0
+#define B_AX_XTAL_GMP_F_MSK 0x1f
+
+#define R_AX_XTAL_ON_CTRL1_F 0x0348
+#define B_AX_XTAL_VREF_SEL_F_SH 29
+#define B_AX_XTAL_VREF_SEL_F_MSK 0x7
+#define B_AX_XTAL_LPS_DIVISOR_F BIT(28)
+#define B_AX_XTAL_CKDIGI_SEL_F BIT(27)
+#define B_AX_EN_XTAL_SCHMITT_F BIT(26)
+#define B_AX_XTAL_SEL_TOK_F_SH 23
+#define B_AX_XTAL_SEL_TOK_F_MSK 0x7
+#define B_AX_EN_XTAL_LPS_CLK_F BIT(22)
+#define B_AX_XTAL_AAC_OPCUR_F_SH 20
+#define B_AX_XTAL_AAC_OPCUR_F_MSK 0x3
+#define B_AX_XTAL_LDO_VREF_F_SH 17
+#define B_AX_XTAL_LDO_VREF_F_MSK 0x7
+#define B_AX_EN_XTAL_DRV_BT_F BIT(16)
+#define B_AX_EN_XTAL_DRV_CPHY_F BIT(15)
+#define B_AX_EN_XTAL_DRV_IQK_BCN_F BIT(14)
+#define B_AX_EN_XTAL_DRV_LPS_F BIT(13)
+#define B_AX_EN_XTAL_DRV_DIGI_F BIT(12)
+#define B_AX_EN_XTAL_DRV_USB_F BIT(11)
+#define B_AX_EN_XTAL_DRV_AFE_F BIT(10)
+#define B_AX_XTAL_DRV_RF2N_RELAY_F BIT(9)
+#define B_AX_XTAL_DRV_RF2P_RELAY_F BIT(8)
+#define B_AX_EN_XTAL_DRV_RF2_F BIT(7)
+#define B_AX_EN_XTAL_DRV_RF1_F BIT(6)
+#define B_AX_XTAL_SC_LPS_F__SH 0
+#define B_AX_XTAL_SC_LPS_F__MSK 0x3f
+
+#define R_AX_XTAL_ON_CTRL2_F 0x034C
+#define B_AX_XTAL_CFIX_F_SH 4
+#define B_AX_XTAL_CFIX_F_MSK 0x3
+#define B_AX_AAC_MODE_F_SH 2
+#define B_AX_AAC_MODE_F_MSK 0x3
+#define B_AX_XTAL_VREF_SEL_F__SH 0
+#define B_AX_XTAL_VREF_SEL_F__MSK 0x3
+
+#define R_AX_XTAL_OFF_CTRL0_F 0x0350
+#define B_AX_XTAL_PK_SEL_OFFSET_F BIT(31)
+#define B_AX_XTAL_MANU_PK_SEL_F_SH 29
+#define B_AX_XTAL_MANU_PK_SEL_F_MSK 0x3
+#define B_AX_XTAL_AACK_PK_MANU_F BIT(28)
+#define B_AX_EN_XTAL_AAC_PKDET_F BIT(27)
+#define B_AX_EN_XTAL_AAC_GM_F BIT(26)
+#define B_AX_XTAL_LDO_OPVB_SEL_F BIT(25)
+#define B_AX_XTAL_LDO_NC_F BIT(24)
+#define B_AX_XTAL_LPMODE_F BIT(23)
+#define B_AX_XTAL_DELAY_DIGI_F BIT(22)
+#define B_AX_XTAL_DELAY_USB_F BIT(21)
+#define B_AX_XTAL_DELAY_AFE_F BIT(20)
+#define B_AX_XTAL_DRV_BT_F_SH 18
+#define B_AX_XTAL_DRV_BT_F_MSK 0x3
+#define B_AX_XTAL_DRV_DIGI_F_SH 16
+#define B_AX_XTAL_DRV_DIGI_F_MSK 0x3
+#define B_AX_XTAL_DRV_USB_F_SH 14
+#define B_AX_XTAL_DRV_USB_F_MSK 0x3
+#define B_AX_XTAL_DRV_AFE_F_SH 12
+#define B_AX_XTAL_DRV_AFE_F_MSK 0x3
+#define B_AX_XTAL_DRV_RF2_RELAY_F_SH 10
+#define B_AX_XTAL_DRV_RF2_RELAY_F_MSK 0x3
+#define B_AX_XTAL_DRV_RF2_F_SH 8
+#define B_AX_XTAL_DRV_RF2_F_MSK 0x3
+#define B_AX_XTAL_DRV_RF1_F_SH 6
+#define B_AX_XTAL_DRV_RF1_F_MSK 0x3
+#define B_AX_XTAL_DRV_RF_LATCH_F BIT(5)
+#define B_AX_XTAL_GM_SEP_F BIT(4)
+#define B_AX_XQSEL_RF_AWAKE_F BIT(3)
+#define B_AX_XQSEL_RF_INITIAL_F BIT(2)
+#define B_AX_XQSEL_F BIT(1)
+#define B_AX_GATED_XTAL_OK0_F BIT(0)
+
+#define R_AX_XTAL_OFF_CTRL1_F 0x0354
+#define B_AX_XTAL_SRC_CPHY_F_SH 28
+#define B_AX_XTAL_SRC_CPHY_F_MSK 0x7
+#define B_AX_XTAL_SRC_IQK_BCN_F_SH 25
+#define B_AX_XTAL_SRC_IQK_BCN_F_MSK 0x7
+#define B_AX_XTAL_SRC_BT_F_SH 22
+#define B_AX_XTAL_SRC_BT_F_MSK 0x7
+#define B_AX_XTAL_SRC_RF_F_SH 19
+#define B_AX_XTAL_SRC_RF_F_MSK 0x7
+#define B_AX_XTAL_DRV_CPHY_F_SH 17
+#define B_AX_XTAL_DRV_CPHY_F_MSK 0x3
+#define B_AX_XTAL_LDO_VREF_UP_F_SH 14
+#define B_AX_XTAL_LDO_VREF_UP_F_MSK 0x7
+#define B_AX_XTAL_EN_LNBUF_F BIT(13)
+#define B_AX_XTAL__AAC_TIE_MID_F BIT(12)
+#define B_AX_XTAL_AAC_IOFFSET_F_SH 10
+#define B_AX_XTAL_AAC_IOFFSET_F_MSK 0x3
+#define B_AX_XTAL_AAC_CAP_F_SH 8
+#define B_AX_XTAL_AAC_CAP_F_MSK 0x3
+#define B_AX_XTAL_PDSW_F_SH 6
+#define B_AX_XTAL_PDSW_F_MSK 0x3
+#define B_AX_XTAL_LPS_BUF_VB_F_SH 4
+#define B_AX_XTAL_LPS_BUF_VB_F_MSK 0x3
+#define B_AX_XTAL_PDCK_MANU_F BIT(3)
+#define B_AX_XTAL_PDCK_OK_MANU_F BIT(2)
+#define B_AX_EN_XTAL_PDCK_VREF_F BIT(1)
+#define B_AX_XTAL_SEL_PWR_F BIT(0)
+
+#define R_AX_XTAL_ACCK 0x0358
+#define B_AX_PKDET_OUT BIT(31)
+#define B_AX_AAC_MODE_SEL_SH 6
+#define B_AX_AAC_MODE_SEL_MSK 0x3
+#define B_AX_XAAC_OK BIT(5)
+#define B_AX_XAAC_GM_OFFSET__SH 0
+#define B_AX_XAAC_GM_OFFSET__MSK 0x1f
+
+#define R_AX_PDCK_RESULT 0x035C
+#define B_AX_PDCK_BUST_RESULT BIT(6)
+#define B_AX_PDCK_RDY_RESULT BIT(5)
+#define B_AX_PDCK_VREF_RESULT_SH 0
+#define B_AX_PDCK_VREF_RESULT_MSK 0x1f
+
+#define R_AX_PDCK_CTRL 0x0384
+#define B_AX_PDCK_BUSY_O BIT(22)
+#define B_AX_PDCK_RDY_O BIT(21)
+#define B_AX_PDCK_VREF_O_SH 16
+#define B_AX_PDCK_VREF_O_MSK 0x1f
+#define B_AX_PDCK_WL_RDY BIT(13)
+#define B_AX_PDCK_WL_BUSY BIT(12)
+#define B_AX_PDCK_BT_GNT BIT(11)
+#define B_AX_PDCK_WL_GNT BIT(10)
+#define B_AX_PDCK_BT_REQ BIT(9)
+#define B_AX_PDCK_WL_REQ BIT(8)
+#define B_AX_PDCK_SRC_SEL BIT(7)
+#define B_AX_PDCK_BUSY BIT(6)
+#define B_AX_PDCK_RDY BIT(5)
+#define B_AX_PDCK_VREF_SH 0
+#define B_AX_PDCK_VREF_MSK 0x1f
+
+#define R_AX_SYM_OSC32K_CTRL 0x0390
+#define B_AX_OSC32K_CAL_SEL BIT(11)
+#define B_AX_SYM_OSC32K_SEL BIT(10)
+#define B_AX_SYM_OSC32K_OUTSEL BIT(9)
+#define B_AX_SYM_OSC32K_SELLDOVREF BIT(8)
+#define B_AX_SYM_OSC32K_RCAL_SH 0
+#define B_AX_SYM_OSC32K_RCAL_MSK 0x3f
+
+#define R_AX_IC_PWR_STATE 0x03F0
+#define B_AX_WHOLE_SYS_PWR_STE_SH 16
+#define B_AX_WHOLE_SYS_PWR_STE_MSK 0x3ff
+#define B_AX_WLMAC_PWR_STE_SH 8
+#define B_AX_WLMAC_PWR_STE_MSK 0x3
+#define B_AX_UART_HCISYS_PWR_STE_SH 6
+#define B_AX_UART_HCISYS_PWR_STE_MSK 0x3
+#define B_AX_SDIO_HCISYS_PWR_STE_SH 4
+#define B_AX_SDIO_HCISYS_PWR_STE_MSK 0x3
+#define B_AX_USB_HCISYS_PWR_STE_SH 2
+#define B_AX_USB_HCISYS_PWR_STE_MSK 0x3
+#define B_AX_PCIE_HCISYS_PWR_STE_SH 0
+#define B_AX_PCIE_HCISYS_PWR_STE_MSK 0x3
+
+#define R_AX_SPSLDO_OFF_CTRL0 0x0400
+#define B_AX_SDZN_L_SH 30
+#define B_AX_SDZN_L_MSK 0x3
+#define B_AX_REG_AUTOZCD_L BIT(29)
+#define B_AX_REG_VOFB_SEL BIT(28)
+#define B_AX_TBOX_L1_SH 26
+#define B_AX_TBOX_L1_MSK 0x3
+#define B_AX_ENOCPMUX_L BIT(25)
+#define B_AX_FORCE_LDOS BIT(24)
+#define B_AX_VO_DISCHG BIT(23)
+#define B_AX_LDO_OC_CLAMP BIT(22)
+#define B_AX_MINOFF_LIQ BIT(21)
+#define B_AX_MINON_LIQ BIT(20)
+#define B_AX_POW_AUTO_L BIT(19)
+#define B_AX_ARENB_H BIT(18)
+#define B_AX_NO_OFFTIME_L BIT(17)
+#define B_AX_EN_ON_END_L BIT(16)
+#define B_AX_ENCOT_L BIT(15)
+#define B_AX_REG_CLK_SEL_SH 13
+#define B_AX_REG_CLK_SEL_MSK 0x3
+#define B_AX_REG_TYPE_L BIT(12)
+#define B_AX_R3_L1_SH 10
+#define B_AX_R3_L1_MSK 0x3
+#define B_AX_R2_L1_SH 8
+#define B_AX_R2_L1_MSK 0x3
+#define B_AX_R1_L1_SH 6
+#define B_AX_R1_L1_MSK 0x3
+#define B_AX_C3_L1_SH 4
+#define B_AX_C3_L1_MSK 0x3
+#define B_AX_C2_L1_SH 2
+#define B_AX_C2_L1_MSK 0x3
+#define B_AX_C1_L1_SH 0
+#define B_AX_C1_L1_MSK 0x3
+
+#define R_AX_SPSLDO_OFF_CTRL1 0x0404
+#define B_AX_REG_NMOS_OFF_L BIT(5)
+#define B_AX_REG_MUX_PI_L BIT(4)
+#define B_AX_REG_PWM_CTRL_L BIT(3)
+#define B_AX_ENSR_L BIT(2)
+#define B_AX_SDZP_L_SH 0
+#define B_AX_SDZP_L_MSK 0x3
+
+#define R_AX_SPSANA_OFF_CTRL0 0x0420
+
+#define R_AX_SPSANA_OFF_CTRL1 0x0424
+
+#define R_AX_AFE_OFF_CTRL0 0x0440
+#define B_AX_S1_AD0_LDO2PWRCUT BIT(31)
+#define B_AX_S1_AD_SEL_Q_SH 27
+#define B_AX_S1_AD_SEL_Q_MSK 0xf
+#define B_AX_S1_AD_SEL_I_SH 23
+#define B_AX_S1_AD_SEL_I_MSK 0xf
+#define B_AX_S0_DA1_LDO_VSEL_SH 21
+#define B_AX_S0_DA1_LDO_VSEL_MSK 0x3
+#define B_AX_S0_DA1_LDO2PWRCUT BIT(20)
+#define B_AX_S0_DA0_LDO_VSEL_SH 18
+#define B_AX_S0_DA0_LDO_VSEL_MSK 0x3
+#define B_AX_S0_DA0_LDO2PWRCUT BIT(17)
+#define B_AX_S0_AD2_LDO_VSEL_SH 15
+#define B_AX_S0_AD2_LDO_VSEL_MSK 0x3
+#define B_AX_S0_AD2_LDO2PWRCUT BIT(14)
+#define B_AX_S0_AD1_LDO_VSEL_SH 12
+#define B_AX_S0_AD1_LDO_VSEL_MSK 0x3
+#define B_AX_S0_AD1_LDO2PWRCUT BIT(11)
+#define B_AX_S0_AD0_LDO_VSEL_SH 9
+#define B_AX_S0_AD0_LDO_VSEL_MSK 0x3
+#define B_AX_S0_AD0_LDO2PWRCUT BIT(8)
+#define B_AX_S0_AD_SEL_Q_SH 4
+#define B_AX_S0_AD_SEL_Q_MSK 0xf
+#define B_AX_S0_AD_SEL_I_SH 0
+#define B_AX_S0_AD_SEL_I_MSK 0xf
+
+#define R_AX_AFE_OFF_CTRL1 0x0444
+#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL_SH 24
+#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL_MSK 0x3
+#define B_AX_S1_DAI2V_LDO2PWRCUT BIT(23)
+#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL__SH 21
+#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL__MSK 0x3
+#define B_AX_S0_DAI2V_LDO2PWRCUT BIT(20)
+#define B_AX_S0_RXBB__LDO_VSEL_SH 18
+#define B_AX_S0_RXBB__LDO_VSEL_MSK 0x3
+#define B_AX_S0_RXBB__LDO2PWRCUT BIT(17)
+#define B_AX_S0_RXBB__LDO_VSEL__SH 15
+#define B_AX_S0_RXBB__LDO_VSEL__MSK 0x3
+#define B_AX_S0_RXBB_LDO2PWRCUT BIT(14)
+#define B_AX_S1_DA1_LDO_VSEL_SH 12
+#define B_AX_S1_DA1_LDO_VSEL_MSK 0x3
+#define B_AX_S1_DA1_LDO2PWRCUT BIT(11)
+#define B_AX_S1_DA0_LDO_VSEL_SH 9
+#define B_AX_S1_DA0_LDO_VSEL_MSK 0x3
+#define B_AX_S1_DA0_LDO2PWRCUT BIT(8)
+#define B_AX_S1_AD2_LDO_VSEL_SH 6
+#define B_AX_S1_AD2_LDO_VSEL_MSK 0x3
+#define B_AX_S1_AD2_LDO2PWRCUT BIT(5)
+#define B_AX_S1_AD1_LDO_VSEL_SH 3
+#define B_AX_S1_AD1_LDO_VSEL_MSK 0x3
+#define B_AX_S1_AD1_LDO2PWRCUT BIT(2)
+#define B_AX_S1_AD0_LDO_VSEL_SH 0
+#define B_AX_S1_AD0_LDO_VSEL_MSK 0x3
+
+#define R_AX_XTAL_OFF_CTRL0 0x0480
+#define B_AX_XTAL_PK_SEL_OFFSET BIT(31)
+#define B_AX_XTAL_MANU_PK_SEL_SH 29
+#define B_AX_XTAL_MANU_PK_SEL_MSK 0x3
+#define B_AX_XTAL_AACK_PK_MANU BIT(28)
+#define B_AX_EN_XTAL_AAC_PKDET BIT(27)
+#define B_AX_EN_XTAL_AAC_GM BIT(26)
+#define B_AX_XTAL_LDO_OPVB_SEL BIT(25)
+#define B_AX_XTAL_LDO_NC BIT(24)
+#define B_AX_XTAL_LPMODE BIT(23)
+#define B_AX_XTAL_DELAY_DIGI BIT(22)
+#define B_AX_XTAL_DELAY_USB BIT(21)
+#define B_AX_XTAL_DELAY_AFE BIT(20)
+#define B_AX_XTAL_DRV_BT_SH 18
+#define B_AX_XTAL_DRV_BT_MSK 0x3
+#define B_AX_XTAL_DRV_DIGI_SH 16
+#define B_AX_XTAL_DRV_DIGI_MSK 0x3
+#define B_AX_XTAL_DRV_USB_SH 14
+#define B_AX_XTAL_DRV_USB_MSK 0x3
+#define B_AX_XTAL_DRV_AFE_SH 12
+#define B_AX_XTAL_DRV_AFE_MSK 0x3
+#define B_AX_XTAL_DRV_RF2_RELAY_SH 10
+#define B_AX_XTAL_DRV_RF2_RELAY_MSK 0x3
+#define B_AX_XTAL_DRV_RF2_SH 8
+#define B_AX_XTAL_DRV_RF2_MSK 0x3
+#define B_AX_XTAL_DRV_RF1_SH 6
+#define B_AX_XTAL_DRV_RF1_MSK 0x3
+#define B_AX_XTAL_DRV_RF_LATCH BIT(5)
+#define B_AX_XTAL_GM_SEP BIT(4)
+#define B_AX_XQSEL_RF_AWAKE BIT(3)
+#define B_AX_XQSEL_RF_INITIAL BIT(2)
+#define B_AX_XQSEL BIT(1)
+#define B_AX_GATED_XTAL_OK0 BIT(0)
+
+#define R_AX_XTAL_OFF_CTRL1 0x0484
+#define B_AX_XTAL_SRC_CPHY_SH 28
+#define B_AX_XTAL_SRC_CPHY_MSK 0x7
+#define B_AX_XTAL_SRC_IQK_BCN_SH 25
+#define B_AX_XTAL_SRC_IQK_BCN_MSK 0x7
+#define B_AX_XTAL_SRC_BT_SH 22
+#define B_AX_XTAL_SRC_BT_MSK 0x7
+#define B_AX_XTAL_SRC_RF_SH 19
+#define B_AX_XTAL_SRC_RF_MSK 0x7
+#define B_AX_XTAL_DRV_CPHY_SH 17
+#define B_AX_XTAL_DRV_CPHY_MSK 0x3
+#define B_AX_XTAL_LDO_VREF_UP_SH 14
+#define B_AX_XTAL_LDO_VREF_UP_MSK 0x7
+#define B_AX_XTAL_EN_LNBUF BIT(13)
+#define B_AX_XTAL__AAC_TIE_MID BIT(12)
+#define B_AX_XTAL_AAC_IOFFSET_SH 10
+#define B_AX_XTAL_AAC_IOFFSET_MSK 0x3
+#define B_AX_XTAL_AAC_CAP_SH 8
+#define B_AX_XTAL_AAC_CAP_MSK 0x3
+#define B_AX_XTAL_PDSW_SH 6
+#define B_AX_XTAL_PDSW_MSK 0x3
+#define B_AX_XTAL_LPS_BUF_VB_SH 4
+#define B_AX_XTAL_LPS_BUF_VB_MSK 0x3
+#define B_AX_XTAL_PDCK_MANU BIT(3)
+#define B_AX_XTAL_PDCK_OK_MANU BIT(2)
+#define B_AX_EN_XTAL_PDCK_VREF BIT(1)
+#define B_AX_XTAL_SEL_PWR BIT(0)
+
+#define R_AX_SYM_ANAPAR_XTAL_AAC_0 0x04A0
+#define B_AX_XAAC_LPOW BIT(31)
+#define B_AX_AAC_MODE__SH 29
+#define B_AX_AAC_MODE__MSK 0x3
+#define B_AX_EN_XTAL_AAC_TRIG BIT(28)
+#define B_AX_EN_XTAL_AAC BIT(27)
+#define B_AX_EN_XTAL_AAC_DIGI BIT(26)
+#define B_AX_GM_MANUAL_SH 21
+#define B_AX_GM_MANUAL_MSK 0x1f
+#define B_AX_GM_STUP_SH 16
+#define B_AX_GM_STUP_MSK 0x1f
+#define B_AX_XTAL_CK_SET_SH 13
+#define B_AX_XTAL_CK_SET_MSK 0x7
+#define B_AX_GM_INIT_SH 8
+#define B_AX_GM_INIT_MSK 0x1f
+#define B_AX_GM_STEP BIT(7)
+#define B_AX_XAAC_GM_OFFSET_SH 2
+#define B_AX_XAAC_GM_OFFSET_MSK 0x1f
+#define B_AX_OFFSET_PLUS BIT(1)
+#define B_AX_RESET_N_AAC BIT(0)
+
+#define R_AX_SYM_ANAPAR_XTAL_AAC_1 0x04A4
+#define B_AX_PK_END_AR_SH 2
+#define B_AX_PK_END_AR_MSK 0x3
+#define B_AX_PK_START_AR_SH 0
+#define B_AX_PK_START_AR_MSK 0x3
+
+#define R_AX_XAAC_XAACK_RO_DATA 0x04A8
+#define B_AX_XAACK_DBG_SH 20
+#define B_AX_XAACK_DBG_MSK 0x7
+#define B_AX_XAACK_STATE_SH 16
+#define B_AX_XAACK_STATE_MSK 0xf
+#define B_AX_XAAC_DONE_SH 0
+#define B_AX_XAAC_DONE_MSK 0xffff
+
+#define R_AX_SYM_ANAPAR_XTAL_PDCK 0x04C0
+#define B_AX_PDCK_LPOW BIT(22)
+#define B_AX_PDCK_VREF_SEL_SH 17
+#define B_AX_PDCK_VREF_SEL_MSK 0x1f
+#define B_AX_PDCK_UNIT_SH 15
+#define B_AX_PDCK_UNIT_MSK 0x3
+#define B_AX_PDCK_VREF_INIT_SH 10
+#define B_AX_PDCK_VREF_INIT_MSK 0x1f
+#define B_AX_PDCK_VREF_MANUAL_SH 5
+#define B_AX_PDCK_VREF_MANUAL_MSK 0x1f
+#define B_AX_PDCK_WAIT_CYC_SH 3
+#define B_AX_PDCK_WAIT_CYC_MSK 0x3
+#define B_AX_PDCK_SEARCH_MODE BIT(2)
+#define B_AX_PDCK_DIGI BIT(1)
+#define B_AX_PDCK_EN BIT(0)
+#define B_AX_PSPHY_GPIO_MODE BIT(1)
+#define B_AX_WPHY_SCAN_MODE BIT(0)
+
+//
+// AON_C
+//
+
+#define R_AX_SEC_CTRL 0x0C00
+#define B_AX_SEC_IDMEM_SIZE_CONFIG_SH 16
+#define B_AX_SEC_IDMEM_SIZE_CONFIG_MSK 0x3
+#define B_AX_SEC_BT_SEC1_DIS BIT(15)
+#define B_AX_SEC_BT_SEC0_DIS BIT(14)
+#define B_AX_DBG_LV_SH 11
+#define B_AX_DBG_LV_MSK 0x7
+#define B_AX_DBG_PATH_SH 8
+#define B_AX_DBG_PATH_MSK 0x7
+#define B_AX_SEC_UART_RX_EN BIT(4)
+#define B_AX_SEC_UART_TX_EN BIT(3)
+#define B_AX_SEC_JTAG_EN BIT(2)
+#define B_AX_SEC_SIC_EN BIT(1)
+#define B_AX_SEC_SEC_DIS BIT(0)
+
+#define R_AX_FILTER_MODEL_ADDR 0x0C04
+#define B_AX_SEC_FILTER_MODEL_ADDR_SH 0
+#define B_AX_SEC_FILTER_MODEL_ADDR_MSK 0xffffffffL
+
+#define R_AX_EFUSE_CTRL_S 0x0C30
+#define B_AX_EF_MODE_SEL_S_SH 30
+#define B_AX_EF_MODE_SEL_S_MSK 0x3
+#define B_AX_EF_RDY_S BIT(29)
+#define B_AX_EF_ADDR_S_SH 16
+#define B_AX_EF_ADDR_S_MSK 0x7ff
+#define B_AX_EF_DATA_S_SH 0
+#define B_AX_EF_DATA_S_MSK 0xffff
+
+#define R_AX_EFUSE_TEST_S 0x0C34
+#define B_AX_EF_CRES_SEL_S BIT(31)
+#define B_AX_EF_SCAN_SADR_S_SH 19
+#define B_AX_EF_SCAN_SADR_S_MSK 0x7ff
+#define B_AX_EF_SCAN_EADR_S_SH 8
+#define B_AX_EF_SCAN_EADR_S_MSK 0x7ff
+#define B_AX_EF_SCAN_TRPT_S BIT(7)
+#define B_AX_EF_SCAN_FTHR_S_SH 0
+#define B_AX_EF_SCAN_FTHR_S_MSK 0x7f
+
+//
+// WL_AX_Reg_AON.xls
+//
+
+//
+// AON
+//
+#define B_AX_SOP_OFF_CAPC_EN BIT(23)
+#define B_AX_DIS_WLBT_PDNSUSEN_SOPC BIT(18)
+#define B_AX_PSUS_OFF_CAPC_EN BIT(14)
+#define B_AX_AUTOLOAD_DIS BIT(4)
+#define B_AX_PINMUX_PTA_EN BIT(10)
+#define B_AX_WL_BT_PTA_SEC BIT(9)
+#define B_AX_LED2_EN BIT(22)
+#define B_AX_BTGP_UART0_SEL BIT(27)
+#define B_AX_BTGPDBG_EN BIT(17)
+#define B_AX_BTGP_I2C_EN BIT(16)
+#define B_AX_PCIE_DIS_L2_CTRL_LDO_HCI BIT(15)
+#define B_AX_PCIE_DIS_WLSUS_AFT_PDN BIT(14)
+#define B_AX_PCIE_CALIB_EN BIT(12)
+#define B_AX_LPSOP_OFF_CAPC_EN BIT(27)
+#define B_AX_DIS_WLBT_LPSEN_LOPC BIT(1)
+#define B_AX_HALT_C2H_ERROR_SENARIO_SH 28
+#define B_AX_HALT_C2H_ERROR_SENARIO_MSK 0xf
+#define B_AX_ERROR_CODE_SH 0
+#define B_AX_ERROR_CODE_MSK 0xffff
+#define B_AX_UDM0_SEND2RA_CNT_SH 28
+#define B_AX_UDM0_SEND2RA_CNT_MSK 0xf
+#define B_AX_UDM0_TX_RPT_CNT_SH 24
+#define B_AX_UDM0_TX_RPT_CNT_MSK 0xf
+#define B_AX_UDM0_FS_CODE_SH 8
+#define B_AX_UDM0_FS_CODE_MSK 0xffff
+#define B_AX_NULL_POINTER_INDC BIT(7)
+#define B_AX_ROM_ASSERT_INDC BIT(6)
+#define B_AX_RAM_ASSERT_INDC BIT(5)
+#define B_AX_FW_IMAGE_TYPE BIT(4)
+#define B_AX_UDM0_TRAP_LOOP_CTRL BIT(2)
+#define B_AX_UDM0_SEND_HALTC2H_CTRL BIT(1)
+#define B_AX_UDM0_DBG_MODE_CTRL BIT(0)
+#define B_AX_UDM1_ERROR_ADDR_SH 0
+#define B_AX_UDM1_ERROR_ADDR_MSK 0xffffffffL
+#define B_AX_UDM2_EPC_RA_SH 0
+#define B_AX_UDM2_EPC_RA_MSK 0xffffffffL
+
+#define R_AX_SPS_DIG_ON_CTRL0 0x0200
+
+#define R_AX_SPS_DIG_ON_CTRL1 0x0204
+
+#define R_AX_SPS_ANA_ON_CTRL0 0x0220
+
+#define R_AX_SPS_ANA_ON_CTRL1 0x0224
+
+#define R_AX_GPIO0_7_FUNC_SEL 0x02D0
+#define B_AX_PINMUX_GPIO7_FUNC_SEL_SH 28
+#define B_AX_PINMUX_GPIO7_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO6_FUNC_SEL_SH 24
+#define B_AX_PINMUX_GPIO6_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO5_FUNC_SEL_SH 20
+#define B_AX_PINMUX_GPIO5_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO4_FUNC_SEL_SH 16
+#define B_AX_PINMUX_GPIO4_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO3_FUNC_SEL_SH 12
+#define B_AX_PINMUX_GPIO3_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO2_FUNC_SEL_SH 8
+#define B_AX_PINMUX_GPIO2_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO1_FUNC_SEL_SH 4
+#define B_AX_PINMUX_GPIO1_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO0_FUNC_SEL_SH 0
+#define B_AX_PINMUX_GPIO0_FUNC_SEL_MSK 0xf
+
+#define R_AX_GPIO8_15_FUNC_SEL 0x02D4
+#define B_AX_PINMUX_GPIO15_FUNC_SEL_SH 28
+#define B_AX_PINMUX_GPIO15_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO14_FUNC_SEL_SH 24
+#define B_AX_PINMUX_GPIO14_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO13_FUNC_SEL_SH 20
+#define B_AX_PINMUX_GPIO13_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO12_FUNC_SEL_SH 16
+#define B_AX_PINMUX_GPIO12_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO11_FUNC_SEL_SH 12
+#define B_AX_PINMUX_GPIO11_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO10_FUNC_SEL_SH 8
+#define B_AX_PINMUX_GPIO10_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO9_FUNC_SEL_SH 4
+#define B_AX_PINMUX_GPIO9_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO8_FUNC_SEL_SH 0
+#define B_AX_PINMUX_GPIO8_FUNC_SEL_MSK 0xf
+
+#define R_AX_EECS_EESK_FUNC_SEL 0x02D8
+#define B_AX_PINMUX_LED1_FUNC_SEL_SH 8
+#define B_AX_PINMUX_LED1_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_EESK_FUNC_SEL_SH 4
+#define B_AX_PINMUX_EESK_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_EECS_FUNC_SEL_SH 0
+#define B_AX_PINMUX_EECS_FUNC_SEL_MSK 0xf
+
+#define R_AX_GPIO0_15_EECS_EESK_LED1_PULL_HIGH_EN 0x02E0
+#define B_AX_LED1_PULL_HIGH_EN BIT(18)
+#define B_AX_EESK_PULL_HIGH_EN BIT(17)
+#define B_AX_EECS_PULL_HIGH_EN BIT(16)
+#define B_AX_GPIO15_PULL_HIGH_EN BIT(15)
+#define B_AX_GPIO14_PULL_HIGH_EN BIT(14)
+#define B_AX_GPIO13_PULL_HIGH_EN BIT(13)
+#define B_AX_GPIO12_PULL_HIGH_EN BIT(12)
+#define B_AX_GPIO11_PULL_HIGH_EN BIT(11)
+#define B_AX_GPIO10_PULL_HIGH_EN BIT(10)
+#define B_AX_GPIO9_PULL_HIGH_EN BIT(9)
+#define B_AX_GPIO8_PULL_HIGH_EN BIT(8)
+#define B_AX_GPIO7_PULL_HIGH_EN BIT(7)
+#define B_AX_GPIO6_PULL_HIGH_EN BIT(6)
+#define B_AX_GPIO5_PULL_HIGH_EN BIT(5)
+#define B_AX_GPIO4_PULL_HIGH_EN BIT(4)
+#define B_AX_GPIO3_PULL_HIGH_EN BIT(3)
+#define B_AX_GPIO2_PULL_HIGH_EN BIT(2)
+#define B_AX_GPIO1_PULL_HIGH_EN BIT(1)
+#define B_AX_GPIO0_PULL_HIGH_EN BIT(0)
+
+#define R_AX_GPIO0_15_EECS_EESK_LED1_PULL_LOW_EN 0x02E4
+#define B_AX_LED1_PULL_LOW_EN BIT(18)
+#define B_AX_EESK_PULL_LOW_EN BIT(17)
+#define B_AX_EECS_PULL_LOW_EN BIT(16)
+#define B_AX_GPIO15_PULL_LOW_EN BIT(15)
+#define B_AX_GPIO14_PULL_LOW_EN BIT(14)
+#define B_AX_GPIO13_PULL_LOW_EN BIT(13)
+#define B_AX_GPIO12_PULL_LOW_EN BIT(12)
+#define B_AX_GPIO11_PULL_LOW_EN BIT(11)
+#define B_AX_GPIO10_PULL_LOW_EN BIT(10)
+#define B_AX_GPIO9_PULL_LOW_EN BIT(9)
+#define B_AX_GPIO8_PULL_LOW_EN BIT(8)
+#define B_AX_GPIO7_PULL_LOW_EN BIT(7)
+#define B_AX_GPIO6_PULL_LOW_EN BIT(6)
+#define B_AX_GPIO5_PULL_LOW_EN BIT(5)
+#define B_AX_GPIO4_PULL_LOW_EN BIT(4)
+#define B_AX_GPIO3_PULL_LOW_EN BIT(3)
+#define B_AX_GPIO2_PULL_LOW_EN BIT(2)
+#define B_AX_GPIO1_PULL_LOW_EN BIT(1)
+#define B_AX_GPIO0_PULL_LOW_EN BIT(0)
+
+#define R_AX_GPIO0_15_EECS_EESK_LED1_E2_EN 0x02E8
+#define B_AX_LED1_PAD_E2 BIT(18)
+#define B_AX_EESK_PAD_E2 BIT(17)
+#define B_AX_EECS_PAD_E2 BIT(16)
+#define B_AX_SYSON_GPIO15_PAD_E2 BIT(15)
+#define B_AX_SYSON_GPIO14_PAD_E2 BIT(14)
+#define B_AX_SYSON_GPIO13_PAD_E2 BIT(13)
+#define B_AX_SYSON_GPIO12_PAD_E2 BIT(12)
+#define B_AX_SYSON_GPIO11_PAD_E2 BIT(11)
+#define B_AX_SYSON_GPIO10_PAD_E2 BIT(10)
+#define B_AX_SYSON_GPIO9_PAD_E2 BIT(9)
+#define B_AX_SYSON_GPIO8_PAD_E2 BIT(8)
+#define B_AX_SYSON_GPIO7_PAD_E2 BIT(7)
+#define B_AX_SYSON_GPIO6_PAD_E2 BIT(6)
+#define B_AX_SYSON_GPIO5_PAD_E2 BIT(5)
+#define B_AX_SYSON_GPIO4_PAD_E2 BIT(4)
+#define B_AX_SYSON_GPIO3_PAD_E2 BIT(3)
+#define B_AX_SYSON_GPIO2_PAD_E2 BIT(2)
+#define B_AX_SYSON_GPIO1_PAD_E2 BIT(1)
+#define B_AX_SYSON_GPIO0_PAD_E2 BIT(0)
+
+#define R_AX_GPIO0_15_EECS_EESK_LED1_SMT_EN 0x02EC
+#define B_AX_LED1_PAD_SMT_CTRL BIT(18)
+#define B_AX_EESK_PAD_SMT_CTRL BIT(17)
+#define B_AX_EECS_PAD_SMT_CTRL BIT(16)
+#define B_AX_GPIO15_PAD_SMT_CTRL BIT(15)
+#define B_AX_GPIO14_PAD_SMT_CTRL BIT(14)
+#define B_AX_GPIO13_PAD_SMT_CTRL BIT(13)
+#define B_AX_GPIO12_PAD_SMT_CTRL BIT(12)
+#define B_AX_GPIO11_PAD_SMT_CTRL BIT(11)
+#define B_AX_GPIO10_PAD_SMT_CTRL BIT(10)
+#define B_AX_GPIO9_PAD_SMT_CTRL BIT(9)
+#define B_AX_GPIO8_PAD_SMT_CTRL BIT(8)
+#define B_AX_GPIO7_PAD_SMT_CTRL BIT(7)
+#define B_AX_GPIO6_PAD_SMT_CTRL BIT(6)
+#define B_AX_GPIO5_PAD_SMT_CTRL BIT(5)
+#define B_AX_GPIO4_PAD_SMT_CTRL BIT(4)
+#define B_AX_GPIO3_PAD_SMT_CTRL BIT(3)
+#define B_AX_GPIO2_PAD_SMT_CTRL BIT(2)
+#define B_AX_GPIO1_PAD_SMT_CTRL BIT(1)
+#define B_AX_GPIO0_PAD_SMT_CTRL BIT(0)
+
+//
+// AON_C
+//
+#define B_AX_SEC_FWDL_TIME_V0 BIT(8)
+#define B_AX_SEC_AUTH_DONE_V0 BIT(7)
+
+//
+// WL_AX_Reg_AON.xls
+//
+
+//
+// AON
+//
+#define B_AX_OTP_B_PWC_RPT BIT(15)
+#define B_AX_OTP_S_PWC_RPT BIT(14)
+#define B_AX_OTP_ISO_RPT BIT(13)
+#define B_AX_AUTOLOAD_DIS_A_DIE BIT(6)
+#define B_AX_PWC_EV2EF_V1_SH 6
+#define B_AX_PWC_EV2EF_V1_MSK 0x3
+
+#define R_AX_SYS_ADIE_PAD_PWR_CTRL 0x0018
+#define B_AX_SYM_PADPDN_WL_PTA_1P3 BIT(6)
+#define B_AX_SYM_PADPDN_WL_RFC_1P3 BIT(5)
+
+#define R_AX_AFE_LDO_VPULSE_CTRL 0x001A
+#define B_AX_SYM_VPULSE_LDO_XBUF BIT(9)
+#define B_AX_SYM_VPULSE_LDO_S1_ADDA BIT(3)
+#define B_AX_SYM_VPULSE_LDO_S0_ADDA BIT(2)
+#define B_AX_SYM_VPULSE_LDO_PLL BIT(0)
+
+#define R_AX_EFUSE_CTRL_1_V1 0x0038
+#define B_AX_EF_ENT BIT(31)
+#define B_AX_EF_BURST BIT(19)
+#define B_AX_EF_TEST_SEL_SH 16
+#define B_AX_EF_TEST_SEL_MSK 0x7
+#define B_AX_EF_TROW_EN BIT(15)
+#define B_AX_EF_ERR_FLAG BIT(14)
+#define B_AX_EF_DSB_EN BIT(11)
+#define B_AX_BT_OTP_PWC_DIS BIT(28)
+#define B_AX_WDT_WAKE_PCIE_EN BIT(10)
+#define B_AX_WDT_WAKE_USB_EN BIT(9)
+#define B_AX_REG_BG_H BIT(30)
+
+#define R_AX_SPS_DIG_ON_CTRL2 0x0208
+#define B_AX_REG_BG_CURRENT_L_SH 3
+#define B_AX_REG_BG_CURRENT_L_MSK 0x3
+#define B_AX_REG_BG_ANA_L BIT(2)
+#define B_AX_REG_BG_DIG_L BIT(1)
+#define B_AX_REG_VC_CLAMP_SEL_L BIT(0)
+
+#define R_AX_SPS_DIG_ON_CTRL4 0x0210
+#define B_AX_AONLDO_VOSEL_H_SH 4
+#define B_AX_AONLDO_VOSEL_H_MSK 0xf
+#define B_AX_LV_POR_VREF_SEL BIT(1)
+#define B_AX_AONLDO_VREF_SEL BIT(0)
+#define B_AX_PFMCMP_IQ_ANA BIT(31)
+#define B_AX__REG_BG_H_ANA BIT(30)
+#define B_AX_OFF_END_SEL_ANA BIT(29)
+#define B_AX_POW_MINOFF_L_ANA BIT(28)
+#define B_AX_COT_I_L_ANA_SH 26
+#define B_AX_COT_I_L_ANA_MSK 0x3
+#define B_AX_VREFPFM_L_ANA_SH 22
+#define B_AX_VREFPFM_L_ANA_MSK 0xf
+#define B_AX_FORCE_ZCD_BIAS_ANA BIT(21)
+#define B_AX_ZCD_SDZ_L_ANA_SH 19
+#define B_AX_ZCD_SDZ_L_ANA_MSK 0x3
+#define B_AX_REG_ZCDC_H_ANA_SH 17
+#define B_AX_REG_ZCDC_H_ANA_MSK 0x3
+#define B_AX_POW_ZCD_L_ANA BIT(16)
+#define B_AX_OCP_L1_ANA_SH 13
+#define B_AX_OCP_L1_ANA_MSK 0x7
+#define B_AX_POWOCP_L1_ANA BIT(12)
+#define B_AX_SAW_FREQ_L_ANA_SH 8
+#define B_AX_SAW_FREQ_L_ANA_MSK 0xf
+#define B_AX_REG_BYPASS_L_ANA BIT(7)
+#define B_AX_FPWM_L1_ANA BIT(6)
+#define B_AX_STD_L1_ANA_SH 4
+#define B_AX_STD_L1_ANA_MSK 0x3
+#define B_AX_VOL_L1_ANA_SH 0
+#define B_AX_VOL_L1_ANA_MSK 0xf
+#define B_AX_SN_N_L_ANA_SH 28
+#define B_AX_SN_N_L_ANA_MSK 0xf
+#define B_AX_SP_N_L_ANA_SH 24
+#define B_AX_SP_N_L_ANA_MSK 0xf
+#define B_AX_SN_P_L_ANA_SH 20
+#define B_AX_SN_P_L_ANA_MSK 0xf
+#define B_AX_SP_P_L_ANA_SH 16
+#define B_AX_SP_P_L_ANA_MSK 0xf
+#define B_AX_VO_DISCHG_PWM_H_ANA BIT(15)
+#define B_AX_REG_MODE_PREDRIVER_ANA BIT(14)
+#define B_AX_REG_ADJSLDO_L_ANA_SH 10
+#define B_AX_REG_ADJSLDO_L_ANA_MSK 0xf
+#define B_AX_REG_LDOR_L_ANA BIT(9)
+#define B_AX_PWM_FORCE_ANA BIT(8)
+#define B_AX_PFM_PD_RST_ANA BIT(7)
+#define B_AX_VC_PFM_RSTB_ANA BIT(6)
+#define B_AX_PFM_IN_SEL_ANA BIT(5)
+#define B_AX_VC_RSTB_ANA BIT(4)
+#define B_AX_FPWMDELAY_ANA BIT(3)
+#define B_AX_ENFPWMDELAY_H_ANA BIT(2)
+#define B_AX_REG_MOS_HALF_L_ANA BIT(1)
+#define B_AX_CURRENT_SENSE_MOS_ANA BIT(0)
+
+#define R_AX_SPS_ANA_ON_CTRL2 0x0228
+#define B_AX_ZCD_IOFFSET_B_ANA_SH 13
+#define B_AX_ZCD_IOFFSET_B_ANA_MSK 0x3
+#define B_AX_R2_L1_ANA_SH 10
+#define B_AX_R2_L1_ANA_MSK 0x3
+#define B_AX_C3_L1_ANA_SH 8
+#define B_AX_C3_L1_ANA_MSK 0x3
+#define B_AX_C1_L1_ANA_SH 6
+#define B_AX_C1_L1_ANA_MSK 0x3
+#define B_AX_EXTERNAL_CLK_SEL BIT(5)
+#define B_AX_REG_BG_CURRENT_L_ANA_SH 3
+#define B_AX_REG_BG_CURRENT_L_ANA_MSK 0x3
+#define B_AX_REG_BG_ANA_L_ANA BIT(2)
+#define B_AX_REG_BG_DIG_L_ANA BIT(1)
+#define B_AX_REG_VC_CLAMP_SEL_L_ANA BIT(0)
+
+#define R_AX_SPS_ANA_ON_CTRL4 0x0230
+#define B_AX_SPS_ANA_PFM_ZCDC_H_ANA_SH 4
+#define B_AX_SPS_ANA_PFM_ZCDC_H_ANA_MSK 0x3
+#define B_AX_SPS_ANA_PFM_OCP_L_ANA_SH 0
+#define B_AX_SPS_ANA_PFM_OCP_L_ANA_MSK 0x7
+#define B_AX_EN_PC_LDO BIT(2)
+#define B_AX_REG_LPF_R3_H_SH 0
+#define B_AX_REG_LPF_R3_H_MSK 0x3
+#define B_AX_REG_VC_TH BIT(3)
+#define B_AX_REG_VC_TL BIT(2)
+#define B_AX_REG_CK40M_EN BIT(1)
+
+#define R_AX_WLAN_XTAL_SI_CTRL 0x0270
+#define B_AX_WL_XTAL_SI_CMD_POLL BIT(31)
+#define B_AX_BT_XTAL_SI_ERR_FLAG BIT(30)
+#define B_AX_WL_XTAL_GNT BIT(29)
+#define B_AX_BT_XTAL_GNT BIT(28)
+#define B_AX_WL_XTAL_SI_MODE_SH 24
+#define B_AX_WL_XTAL_SI_MODE_MSK 0x3
+#define B_AX_WL_XTAL_SI_BITMASK_SH 16
+#define B_AX_WL_XTAL_SI_BITMASK_MSK 0xff
+#define B_AX_WL_XTAL_SI_DATA_SH 8
+#define B_AX_WL_XTAL_SI_DATA_MSK 0xff
+#define B_AX_WL_XTAL_SI_ADDR_SH 0
+#define B_AX_WL_XTAL_SI_ADDR_MSK 0xff
+
+#define R_AX_WLAN_XTAL_SI_CONFIG 0x0274
+#define B_AX_XTAL_SI_RST BIT(31)
+#define B_AX_XTAL_SI_CLK_DIV2 BIT(1)
+#define B_AX_XTAL_SI_ADDR_NOT_CHK BIT(0)
+#define B_AX_XBUF_SEL_TOK_L_SH 30
+#define B_AX_XBUF_SEL_TOK_L_MSK 0x3
+#define B_AX_XBUF_LPS_BUF_VB_SH 28
+#define B_AX_XBUF_LPS_BUF_VB_MSK 0x3
+#define B_AX_XBUF_EN_LNBUF BIT(27)
+#define B_AX_XBUF_LDO_VREF_SH 25
+#define B_AX_XBUF_LDO_VREF_MSK 0x3
+#define B_AX_XBUF_LDO_PCUT_MODE BIT(24)
+#define B_AX_XBUF_DELAY_CPHY BIT(23)
+#define B_AX_XBUF_DELAY_DHC BIT(22)
+#define B_AX_XBUF_DELAY_USB BIT(21)
+#define B_AX_XBUF_DELAY_BT_AFE BIT(20)
+#define B_AX_XBUF_DELAY_WL_AFE BIT(19)
+#define B_AX_XBUF_DRV_DIGI_SH 17
+#define B_AX_XBUF_DRV_DIGI_MSK 0x3
+#define B_AX_XBUF_DRV_CPHY_SH 15
+#define B_AX_XBUF_DRV_CPHY_MSK 0x3
+#define B_AX_XBUF_DRV_DHC_SH 13
+#define B_AX_XBUF_DRV_DHC_MSK 0x3
+#define B_AX_XBUF_DRV_USB_SH 11
+#define B_AX_XBUF_DRV_USB_MSK 0x3
+#define B_AX_XBUF_DRV_BT_AFE_SH 9
+#define B_AX_XBUF_DRV_BT_AFE_MSK 0x3
+#define B_AX_XBUF_DRV_WL_AFE_SH 7
+#define B_AX_XBUF_DRV_WL_AFE_MSK 0x3
+#define B_AX_EN_XBUF_DRV_LPS BIT(6)
+#define B_AX_EN_XBUF_DRV_DIGI BIT(5)
+#define B_AX_EN_XBUF_DRV_CPHY BIT(4)
+#define B_AX_EN_XBUF_DRV_DHC BIT(3)
+#define B_AX_EN_XBUF_DRV_USB BIT(2)
+#define B_AX_EN_XBUF_DRV_BT_AFE BIT(1)
+#define B_AX_EN_XBUF_DRV_WL_AFE BIT(0)
+#define B_AX_XBUF_LPS_DIVISOR BIT(1)
+#define B_AX_XBUF_SEL_TOK_H BIT(0)
+#define B_AX_BYPASS_ADIE_PWR_READY BIT(30)
+#define B_AX_BYPASS_XTAL_CHG_OK BIT(29)
+#define B_AX_FORCE_HW_EN33V_ADIE_0 BIT(27)
+#define B_AX_DISABLE_HW_EN33V_ADIE_0 BIT(26)
+#define B_AX_XTAL_MODE_FINAL BIT(18)
+#define B_AX_XTAL_CLK_CHANGE_OK BIT(8)
+#define B_AX_AFC_BUS BIT(23)
+#define B_AX_AFC_REG_SETTING BIT(21)
+#define B_AX_AFC_DBG BIT(20)
+#define B_AX_AFC_AFEDIG BIT(17)
+#define B_AX_WLRF1_CTRL_SH 8
+#define B_AX_WLRF1_CTRL_MSK 0xff
+#define B_AX_WLRF_CTRL_SH 0
+#define B_AX_WLRF_CTRL_MSK 0xff
+#define B_AX_GATED_STUP_OK BIT(6)
+
+#define R_AX_SPS_DIG_OFF_CTRL0 0x0400
+
+#define R_AX_SPS_DIG_OFF_CTRL1 0x0404
+
+#define R_AX_SPS_ANA_OFF_CTRL0 0x0420
+#define B_AX_SDZN_L_ANA_SH 30
+#define B_AX_SDZN_L_ANA_MSK 0x3
+#define B_AX_REG_AUTOZCD_L_ANA BIT(29)
+#define B_AX_REG_VOFB_SEL_ANA BIT(28)
+#define B_AX_TBOX_L1_ANA_SH 26
+#define B_AX_TBOX_L1_ANA_MSK 0x3
+#define B_AX_ENOCPMUX_L_ANA BIT(25)
+#define B_AX_FORCE_LDOS_ANA BIT(24)
+#define B_AX_VO_DISCHG_ANA BIT(23)
+#define B_AX_LDO_OC_CLAMP_ANA BIT(22)
+#define B_AX_MINOFF_LIQ_ANA BIT(21)
+#define B_AX_MINON_LIQ_ANA BIT(20)
+#define B_AX_POW_AUTO_L_ANA BIT(19)
+#define B_AX_ARENB_H_ANA BIT(18)
+#define B_AX_NO_OFFTIME_L_ANA BIT(17)
+#define B_AX_EN_ON_END_L_ANA BIT(16)
+#define B_AX_ENCOT_L_ANA BIT(15)
+#define B_AX_REG_CLK_SEL_ANA_SH 13
+#define B_AX_REG_CLK_SEL_ANA_MSK 0x3
+#define B_AX_REG_TYPE_L_ANA BIT(12)
+#define B_AX_R3_L1_ANA_SH 10
+#define B_AX_R3_L1_ANA_MSK 0x3
+#define B_AX_R1_L1_ANA_SH 6
+#define B_AX_R1_L1_ANA_MSK 0x3
+#define B_AX_C2_L1_ANA_SH 2
+#define B_AX_C2_L1_ANA_MSK 0x3
+
+#define R_AX_SPS_ANA_OFF_CTRL1 0x0424
+#define B_AX_REG_NMOS_OFF_L_ANA BIT(5)
+#define B_AX_REG_MUX_PI_L_ANA BIT(4)
+#define B_AX_REG_PWM_CTRL_L_ANA BIT(3)
+#define B_AX_ENSR_L_ANA BIT(2)
+#define B_AX_SDZP_L_ANA_SH 0
+#define B_AX_SDZP_L_ANA_MSK 0x3
+#define B_AX_S1_AD_SEL_Q_V1_SH 28
+#define B_AX_S1_AD_SEL_Q_V1_MSK 0xf
+#define B_AX_S1_AD_SEL_I_V1_SH 24
+#define B_AX_S1_AD_SEL_I_V1_MSK 0xf
+#define B_AX_S0_AD_SEL_Q_V1_SH 20
+#define B_AX_S0_AD_SEL_Q_V1_MSK 0xf
+#define B_AX_S0_AD_SEL_I_V1_SH 16
+#define B_AX_S0_AD_SEL_I_V1_MSK 0xf
+#define B_AX_VPULSE_BG BIT(13)
+#define B_AX_BK_BG BIT(12)
+#define B_AX_S1_LDO_VSEL_SH 24
+#define B_AX_S1_LDO_VSEL_MSK 0x3
+#define B_AX_S1_LDO2PWRCUT BIT(23)
+#define B_AX_S0_LDO_VSEL_SH 21
+#define B_AX_S0_LDO_VSEL_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT BIT(20)
+
+#define R_AX_SCAN_MODE_TEST 0x04F0
+
+//
+// AON_C
+//
+#define B_AX_SEC_FWDL_TIME BIT(9)
+#define B_AX_SEC_AUTH_DONE BIT(8)
+
+//
+// WL_AX_Reg_AON.xls
+//
+
+//
+// AON
+//
+#define B_AX_XTAL_OFF_A_DIE BIT(22)
+#define B_AX_DIS_HW_LPURLDO BIT(19)
+#define B_AX_R_SYM_DIS_PCIE_FLR BIT(9)
+#define B_AX_DMEM6_PC_EN BIT(18)
+#define B_AX_DMEM5_PC_EN BIT(17)
+#define B_AX_DMEM4_PC_EN BIT(16)
+#define B_AX_EF_DLY_SEL_SH 0
+#define B_AX_EF_DLY_SEL_MSK 0xf
+#define B_AX_SDM_SRC_SEL BIT(12)
+#define B_AX_DUAL_HOST_WAKE_BT_EN BIT(29)
+#define B_AX_MCM_FLASH_EN BIT(28)
+#define B_AX_DUAL_BT_FUNC_EN BIT(27)
+#define B_AX_SDIO_CMD_SW_RST BIT(20)
+#define B_AX_L1OFF_TO_L0_RESUME_EVT BIT(8)
+#define B_AX_USBMAC_ANACLK_SW BIT(21)
+#define B_AX_HCI_LA_ADDR_MAP BIT(16)
+#define B_AX_HCI_LA_GLO_RST BIT(15)
+#define B_AX_USB3_SUS_DIS BIT(14)
+#define B_AX_R_SYM_ISO_DMEM62PP BIT(29)
+#define B_AX_R_SYM_ISO_DMEM52PP BIT(28)
+#define B_AX_R_SYM_ISO_DMEM42PP BIT(27)
+#define B_AX_R_SYM_ISO_DMEM32PP_V1 BIT(26)
+#define B_AX_R_SYM_ISO_DMEM22PP_V1 BIT(25)
+#define B_AX_R_SYM_ISO_DMEM12PP_V1 BIT(24)
+#define B_AX_R_SYM_PWC_HCILA BIT(13)
+#define B_AX_R_SYM_PWC_BTBRG BIT(10)
+#define B_AX_R_SYM_ISO_HCILA BIT(4)
+#define B_AX_R_SYM_ISO_BTBRG2PP BIT(2)
+#define B_AX_PCIE_MIO_ADDR_PAGE_V1_SH 16
+#define B_AX_PCIE_MIO_ADDR_PAGE_V1_MSK 0x1f
+
+#define R_AX_USER_DEFINED_0 0x0100
+#define B_AX_USER_DEFINED_0_SH 0
+#define B_AX_USER_DEFINED_0_MSK 0xffffffffL
+
+#define R_AX_USER_DEFINED_1 0x0104
+#define B_AX_USER_DEFINED_1_SH 0
+#define B_AX_USER_DEFINED_1_MSK 0xffffffffL
+
+#define R_AX_USER_DEFINED_2 0x0108
+#define B_AX_USER_DEFINED_2_SH 0
+#define B_AX_USER_DEFINED_2_MSK 0xffffffffL
+
+#define R_AX_USER_DEFINED_3 0x010C
+#define B_AX_USER_DEFINED_3_SH 0
+#define B_AX_USER_DEFINED_3_MSK 0xffffffffL
+
+#define R_AX_GPIO_EXT_INTM 0x0148
+#define B_AX_GPIO18_INT_MD BIT(2)
+#define B_AX_GPIO17_INT_MD BIT(1)
+#define B_AX_GPIO16_INT_MD BIT(0)
+
+#define R_AX_GPIO_16_TO_18_EXT_CTRL 0x0150
+#define B_AX_GPIO_MOD_18_TO_16_SH 24
+#define B_AX_GPIO_MOD_18_TO_16_MSK 0x7
+#define B_AX_GPIO_IO_SEL_18_TO_16_SH 16
+#define B_AX_GPIO_IO_SEL_18_TO_16_MSK 0x7
+#define B_AX_GPIO_OUT_18_TO_16_SH 8
+#define B_AX_GPIO_OUT_18_TO_16_MSK 0x7
+#define B_AX_GPIO_IN_18_TO_16_SH 0
+#define B_AX_GPIO_IN_18_TO_16_MSK 0x7
+#define B_AX_SYM_DIS_HC_ACCESS_MAC BIT(8)
+
+#define R_AX_FW_DEBUG_USE_ONLY_0 0x0180
+#define B_AX_FW_DEBUG_USE_ONLY_0_SH 0
+#define B_AX_FW_DEBUG_USE_ONLY_0_MSK 0xffffffffL
+
+#define R_AX_FW_DEBUG_USE_ONLY_1 0x0184
+#define B_AX_FW_DEBUG_USE_ONLY_1_SH 0
+#define B_AX_FW_DEBUG_USE_ONLY_1_MSK 0xffffffffL
+
+#define R_AX_FW_DEBUG_USE_ONLY_2 0x0188
+#define B_AX_FW_DEBUG_USE_ONLY_2_SH 0
+#define B_AX_FW_DEBUG_USE_ONLY_2_MSK 0xffffffffL
+
+#define R_AX_FW_DEBUG_USE_ONLY_3 0x018C
+#define B_AX_FW_DEBUG_USE_ONLY_3_SH 0
+#define B_AX_FW_DEBUG_USE_ONLY_3_MSK 0xffffffffL
+
+#define R_AX_FWS1IMR 0x0198
+#define B_AX_AON_PCIE_FLR_INT_EN BIT(19)
+#define B_AX_PCIE_ERR_INDIC_INT_EN BIT(18)
+#define B_AX_SDIO_ERR_INDIC_INT_EN BIT(17)
+#define B_AX_USB_ERR_INDIC_INT_EN BIT(16)
+#define B_AX_FS_GPIO18_INT_EN BIT(2)
+#define B_AX_FS_GPIO17_INT_EN BIT(1)
+#define B_AX_FS_GPIO16_INT_EN BIT(0)
+
+#define R_AX_FWS1ISR 0x019C
+#define B_AX_AON_PCIE_FLR_INT BIT(19)
+#define B_AX_PCIE_ERR_INDIC BIT(18)
+#define B_AX_SDIO_ERR_INDIC BIT(17)
+#define B_AX_USB_ERR_INDIC BIT(16)
+#define B_AX_FS_GPIO18_INT BIT(2)
+#define B_AX_FS_GPIO17_INT BIT(1)
+#define B_AX_FS_GPIO16_INT BIT(0)
+#define B_AX_WDT_TIMEOUT_INT_EN BIT(22)
+#define B_AX_WDT_TIMEOUT_INT BIT(22)
+
+#define R_AX_HIMR1 0x01A8
+#define B_AX_GPIO18_INT_EN BIT(2)
+#define B_AX_GPIO17_INT_EN BIT(1)
+#define B_AX_GPIO16_INT_EN BIT(0)
+
+#define R_AX_HISR1 0x01AC
+#define B_AX_GPIO18_INT BIT(2)
+#define B_AX_GPIO17_INT BIT(1)
+#define B_AX_GPIO16_INT BIT(0)
+
+#define R_AX_DRV_FW_HSK_0 0x01B0
+#define B_AX_DRV_FW_HSK_0_SH 0
+#define B_AX_DRV_FW_HSK_0_MSK 0xffffffffL
+
+#define R_AX_DRV_FW_HSK_1 0x01B4
+#define B_AX_DRV_FW_HSK_1_SH 0
+#define B_AX_DRV_FW_HSK_1_MSK 0xffffffffL
+
+#define R_AX_DRV_FW_HSK_2 0x01B8
+#define B_AX_DRV_FW_HSK_2_SH 0
+#define B_AX_DRV_FW_HSK_2_MSK 0xffffffffL
+
+#define R_AX_DRV_FW_HSK_3 0x01BC
+#define B_AX_DRV_FW_HSK_3_SH 0
+#define B_AX_DRV_FW_HSK_3_MSK 0xffffffffL
+
+#define R_AX_DRV_FW_HSK_4 0x01C0
+#define B_AX_DRV_FW_HSK_4_SH 0
+#define B_AX_DRV_FW_HSK_4_MSK 0xffffffffL
+
+#define R_AX_DRV_FW_HSK_5 0x01C4
+#define B_AX_DRV_FW_HSK_5_SH 0
+#define B_AX_DRV_FW_HSK_5_MSK 0xffffffffL
+
+#define R_AX_DRV_FW_HSK_6 0x01C8
+#define B_AX_DRV_FW_HSK_6_SH 0
+#define B_AX_DRV_FW_HSK_6_MSK 0xffffffffL
+
+#define R_AX_DRV_FW_HSK_7 0x01CC
+#define B_AX_DRV_FW_HSK_7_SH 0
+#define B_AX_DRV_FW_HSK_7_MSK 0xffffffffL
+#define B_AX_AHB_AUTO_FIX_HANG_EN BIT(23)
+#define B_AX_AHB_AUTO_FIX_HANG_THD_SH 16
+#define B_AX_AHB_AUTO_FIX_HANG_THD_MSK 0x7f
+#define B_AX_APB_AUTO_FIX_HANG_EN BIT(15)
+#define B_AX_APB_AUTO_FIX_HANG_THD_SH 0
+#define B_AX_APB_AUTO_FIX_HANG_THD_MSK 0x7fff
+#define B_AX_BG_VR1200_TUNE_SH 12
+#define B_AX_BG_VR1200_TUNE_MSK 0x7
+#define B_AX_BG_R2_TUNE_SH 9
+#define B_AX_BG_R2_TUNE_MSK 0x7
+#define B_AX_BG_R1_TUNE_SH 6
+#define B_AX_BG_R1_TUNE_MSK 0x7
+#define B_AX_REG_PASS_H BIT(5)
+#define B_AX_REG_REG_SWR_ZCD_CTRL_SH 1
+#define B_AX_REG_REG_SWR_ZCD_CTRL_MSK 0x3
+#define B_AX_SPS_VPFM_SW_CTRL BIT(7)
+#define B_AX_DIS_SWR_PRE_PWM BIT(6)
+#define B_AX_ITAIL_HALF_EN_L BIT(23)
+#define B_AX_STANDBY_L BIT(22)
+#define B_AX_EN_DIODE_L BIT(21)
+#define B_AX_VOADJ_L_SH 17
+#define B_AX_VOADJ_L_MSK 0xf
+#define B_AX_PD_REGU_L BIT(16)
+#define B_AX_PWM_VREF_SEL_SH 26
+#define B_AX_PWM_VREF_SEL_MSK 0x3
+#define B_AX_SWR_ZCD_CTRL_SH 24
+#define B_AX_SWR_ZCD_CTRL_MSK 0x3
+#define B_AX_BG_VR1200_TUNE_ANA_SH 21
+#define B_AX_BG_VR1200_TUNE_ANA_MSK 0x7
+#define B_AX_BG_R2_TUNE_ANA_SH 18
+#define B_AX_BG_R2_TUNE_ANA_MSK 0x7
+#define B_AX_BG_R1_TUNE_ANA_SH 15
+#define B_AX_BG_R1_TUNE_ANA_MSK 0x7
+#define B_AX_PRSS_H BIT(12)
+#define B_AX_ADIE_EN BIT(27)
+#define B_AX_ADIE_CTRL_BY_SW BIT(26)
+#define B_AX_PINMUX_GPIO18_FUNC_SEL_SH 8
+#define B_AX_PINMUX_GPIO18_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO17_FUNC_SEL_SH 4
+#define B_AX_PINMUX_GPIO17_FUNC_SEL_MSK 0xf
+#define B_AX_PINMUX_GPIO16_FUNC_SEL_SH 0
+#define B_AX_PINMUX_GPIO16_FUNC_SEL_MSK 0xf
+
+#define R_AX_LED1_FUNC_SEL 0x02DC
+#define B_AX_PINMUX_LED1_FUNC_SEL_V1_SH 28
+#define B_AX_PINMUX_LED1_FUNC_SEL_V1_MSK 0xf
+#define B_AX_PINMUX_EESK_FUNC_SEL_V1_SH 24
+#define B_AX_PINMUX_EESK_FUNC_SEL_V1_MSK 0xf
+#define B_AX_PINMUX_EECS_FUNC_SEL_V1_SH 20
+#define B_AX_PINMUX_EECS_FUNC_SEL_V1_MSK 0xf
+#define B_AX_LED1_PULL_HIGH_EN_V1 BIT(31)
+#define B_AX_EESK_PULL_HIGH_EN_V1 BIT(30)
+#define B_AX_EECS_PULL_HIGH_EN_V1 BIT(29)
+#define B_AX_GPIO18_PULL_HIGH_EN BIT(18)
+#define B_AX_GPIO17_PULL_HIGH_EN BIT(17)
+#define B_AX_GPIO16_PULL_HIGH_EN BIT(16)
+#define B_AX_LED1_PULL_LOW_EN_V1 BIT(31)
+#define B_AX_EESK_PULL_LOW_EN_V1 BIT(30)
+#define B_AX_EECS_PULL_LOW_EN_V1 BIT(29)
+#define B_AX_GPIO18_PULL_LOW_EN BIT(18)
+#define B_AX_GPIO17_PULL_LOW_EN BIT(17)
+#define B_AX_GPIO16_PULL_LOW_EN BIT(16)
+#define B_AX_LED1_PAD_E2_V1 BIT(31)
+#define B_AX_EESK_PAD_E_V1 BIT(30)
+#define B_AX_EECS_PAD_E2_V1 BIT(29)
+#define B_AX_SYSON_GPIO18_PAD_E2 BIT(18)
+#define B_AX_SYSON_GPIO17_PAD_E2 BIT(17)
+#define B_AX_SYSON_GPIO16_PAD_E2 BIT(16)
+#define B_AX_LED1_PAD_SMT_CTRL_V1 BIT(31)
+#define B_AX_EESK_PAD_SMT_CTRL_V1 BIT(30)
+#define B_AX_EECS_PAD_SMT_CTRL_V1 BIT(29)
+#define B_AX_GPIO18_PAD_SMT_CTRL BIT(18)
+#define B_AX_GPIO17_PAD_SMT_CTRL BIT(17)
+#define B_AX_GPIO16_PAD_SMT_CTRL BIT(16)
+
+#define R_AX_SPS_DIG_ON_CTRL0_F 0x0300
+#define B_AX_REG_BG_H_F BIT(30)
+
+#define R_AX_SPS_DIG_ON_CTRL1_F 0x0304
+
+#define R_AX_SPS_DIG_ON_OFF_CTRL2_F 0x0308
+#define B_AX_REG_NMOS_OFF_L_T BIT(21)
+#define B_AX_REG_MUX_PI_L_T BIT(20)
+#define B_AX_REG_PWM_CTRL_L_T BIT(19)
+#define B_AX_ENSR_L_T BIT(18)
+#define B_AX_SDZP_L_T_SH 16
+#define B_AX_SDZP_L_T_MSK 0x3
+#define B_AX_BG_VR1200_TUNE_F_SH 12
+#define B_AX_BG_VR1200_TUNE_F_MSK 0x7
+#define B_AX_BG_R2_TUNE_F_SH 9
+#define B_AX_BG_R2_TUNE_F_MSK 0x7
+#define B_AX_BG_R1_TUNE_F_SH 6
+#define B_AX_BG_R1_TUNE_F_MSK 0x7
+#define B_AX_REG_PASS_H_F BIT(5)
+#define B_AX_REG_BG_CURRENT_L_F_SH 3
+#define B_AX_REG_BG_CURRENT_L_F_MSK 0x3
+#define B_AX_REG_REG_SWR_ZCD_CTRL_F_SH 1
+#define B_AX_REG_REG_SWR_ZCD_CTRL_F_MSK 0x3
+#define B_AX_REG_VC_CLAMP_SEL_L_F BIT(0)
+
+#define R_AX_SPS_DIG_OFF_CTRL0_F 0x030C
+
+#define R_AX_SPS_ANA_ON_CTRL0_F 0x0310
+#define B_AX_PFMCMP_IQ_ANA_F BIT(31)
+#define B_AX__REG_BG_H_ANA_F BIT(30)
+#define B_AX_OFF_END_SEL_ANA_F BIT(29)
+#define B_AX_POW_MINOFF_L_ANA_F BIT(28)
+#define B_AX_COT_I_L_ANA_F_SH 26
+#define B_AX_COT_I_L_ANA_F_MSK 0x3
+#define B_AX_VREFPFM_L_ANA_F_SH 22
+#define B_AX_VREFPFM_L_ANA_F_MSK 0xf
+#define B_AX_FORCE_ZCD_BIAS_ANA_F BIT(21)
+#define B_AX_ZCD_SDZ_L_ANA_F_SH 19
+#define B_AX_ZCD_SDZ_L_ANA_F_MSK 0x3
+#define B_AX_REG_ZCDC_H_ANA_F_SH 17
+#define B_AX_REG_ZCDC_H_ANA_F_MSK 0x3
+#define B_AX_POW_ZCD_L_ANA_F BIT(16)
+#define B_AX_OCP_L1_ANA_F_SH 13
+#define B_AX_OCP_L1_ANA_F_MSK 0x7
+#define B_AX_POWOCP_L1_ANA_F BIT(12)
+#define B_AX_SAW_FREQ_L_ANA_F_SH 8
+#define B_AX_SAW_FREQ_L_ANA_F_MSK 0xf
+#define B_AX_REG_BYPASS_L_ANA_F BIT(7)
+#define B_AX_FPWM_L1_ANA_F BIT(6)
+#define B_AX_STD_L1_ANA_F_SH 4
+#define B_AX_STD_L1_ANA_F_MSK 0x3
+#define B_AX_VOL_L1_ANA_F_SH 0
+#define B_AX_VOL_L1_ANA_F_MSK 0xf
+
+#define R_AX_SPS_ANA_ON_CTRL1_F 0x0314
+#define B_AX_SN_N_L_ANA_F_SH 28
+#define B_AX_SN_N_L_ANA_F_MSK 0xf
+#define B_AX_SP_N_L_ANA_F_SH 24
+#define B_AX_SP_N_L_ANA_F_MSK 0xf
+#define B_AX_SN_P_L_ANA_F_SH 20
+#define B_AX_SN_P_L_ANA_F_MSK 0xf
+#define B_AX_SP_P_L_ANA_F_SH 16
+#define B_AX_SP_P_L_ANA_F_MSK 0xf
+#define B_AX_VO_DISCHG_PWM_H_ANA_F BIT(15)
+#define B_AX_REG_MODE_PREDRIVER_ANA_F BIT(14)
+#define B_AX_REG_ADJSLDO_L_ANA_F_SH 10
+#define B_AX_REG_ADJSLDO_L_ANA_F_MSK 0xf
+#define B_AX_REG_LDOR_L_ANA_F BIT(9)
+#define B_AX_PWM_FORCE_ANA_F BIT(8)
+#define B_AX_PFM_PD_RST_ANA_F BIT(7)
+#define B_AX_VC_PFM_RSTB_ANA_F BIT(6)
+#define B_AX_PFM_IN_SEL_ANA_F BIT(5)
+#define B_AX_VC_RSTB_ANA_F BIT(4)
+#define B_AX_FPWMDELAY_ANA_F BIT(3)
+#define B_AX_ENFPWMDELAY_H_ANA_F BIT(2)
+#define B_AX_REG_MOS_HALF_L_ANA_F BIT(1)
+#define B_AX_CURRENT_SENSE_MOS_ANA_F BIT(0)
+
+#define R_AX_SPS_ANA_ON_CTRL2_F 0x0318
+#define B_AX_PWM_VREF_SEL_F_SH 26
+#define B_AX_PWM_VREF_SEL_F_MSK 0x3
+#define B_AX_SWR_ZCD_CTRL_F_SH 24
+#define B_AX_SWR_ZCD_CTRL_F_MSK 0x3
+#define B_AX_BG_VR1200_TUNE_ANA_F_SH 21
+#define B_AX_BG_VR1200_TUNE_ANA_F_MSK 0x7
+#define B_AX_BG_R2_TUNE_ANA_F_SH 18
+#define B_AX_BG_R2_TUNE_ANA_F_MSK 0x7
+#define B_AX_BG_R1_TUNE_ANA_F_SH 15
+#define B_AX_BG_R1_TUNE_ANA_F_MSK 0x7
+#define B_AX_ZCD_IOFFSET_B_ANA_F_SH 13
+#define B_AX_ZCD_IOFFSET_B_ANA_F_MSK 0x3
+#define B_AX_PRSS_H_F BIT(12)
+#define B_AX_R2_L1_ANA_F_SH 10
+#define B_AX_R2_L1_ANA_F_MSK 0x3
+#define B_AX_C3_L1_ANA_F_SH 8
+#define B_AX_C3_L1_ANA_F_MSK 0x3
+#define B_AX_C1_L1_ANA_F_SH 6
+#define B_AX_C1_L1_ANA_F_MSK 0x3
+#define B_AX_EXTERNAL_CLK_SEL_F BIT(5)
+#define B_AX_REG_BG_CURRENT_L_ANA_F_SH 3
+#define B_AX_REG_BG_CURRENT_L_ANA_F_MSK 0x3
+#define B_AX_REG_BG_ANA_L_ANA_F BIT(2)
+#define B_AX_REG_BG_DIG_L_ANA_F BIT(1)
+#define B_AX_REG_VC_CLAMP_SEL_L_ANA_F BIT(0)
+
+#define R_AX_SPS_ANA_OFF_CTRL0_F 0x031C
+#define B_AX_SDZN_L_ANA_F_SH 30
+#define B_AX_SDZN_L_ANA_F_MSK 0x3
+#define B_AX_REG_AUTOZCD_L_ANA_F BIT(29)
+#define B_AX_REG_VOFB_SEL_ANA_F BIT(28)
+#define B_AX_TBOX_L1_ANA_F_SH 26
+#define B_AX_TBOX_L1_ANA_F_MSK 0x3
+#define B_AX_ENOCPMUX_L_ANA_F BIT(25)
+#define B_AX_FORCE_LDOS_ANA_F BIT(24)
+#define B_AX_VO_DISCHG_ANA_F BIT(23)
+#define B_AX_LDO_OC_CLAMP_ANA_F BIT(22)
+#define B_AX_MINOFF_LIQ_ANA_F BIT(21)
+#define B_AX_MINON_LIQ_ANA_F BIT(20)
+#define B_AX_POW_AUTO_L_ANA_F BIT(19)
+#define B_AX_ARENB_H_ANA_F BIT(18)
+#define B_AX_NO_OFFTIME_L_ANA_F BIT(17)
+#define B_AX_EN_ON_END_L_ANA_F BIT(16)
+#define B_AX_ENCOT_L_ANA_F BIT(15)
+#define B_AX_REG_CLK_SEL_ANA_F_SH 13
+#define B_AX_REG_CLK_SEL_ANA_F_MSK 0x3
+#define B_AX_REG_TYPE_L_ANA_F BIT(12)
+#define B_AX_R3_L1_ANA_F_SH 10
+#define B_AX_R3_L1_ANA_F_MSK 0x3
+#define B_AX_R1_L1_ANA_F_SH 6
+#define B_AX_R1_L1_ANA_F_MSK 0x3
+#define B_AX_C2_L1_ANA_F_SH 2
+#define B_AX_C2_L1_ANA_F_MSK 0x3
+#define B_AX_MODE_L_SPS_F BIT(25)
+#define B_AX_MODE_L_SPSANA_F BIT(24)
+#define B_AX_ITAIL_HALF_EN_L_F BIT(23)
+#define B_AX_STANDBY_L_F BIT(22)
+#define B_AX_EN_DIODE_L_F BIT(21)
+#define B_AX_VOADJ_L_F_SH 17
+#define B_AX_VOADJ_L_F_MSK 0xf
+#define B_AX_PD_REGU_L_F BIT(16)
+#define B_AX_AONLDO_VOSEL_H_F_SH 4
+#define B_AX_AONLDO_VOSEL_H_F_MSK 0xf
+#define B_AX_LV_POR_VREF_SEL_F BIT(1)
+#define B_AX_AONLDO_VREF_SEL_F BIT(0)
+
+#define R_AX_POW_MAC_SPS_ANA_OFF_CTRL_F 0x0324
+#define B_AX_REG_NMOS_OFF_L_ANA_F BIT(21)
+#define B_AX_REG_MUX_PI_L_ANA_F BIT(20)
+#define B_AX_REG_PWM_CTRL_L_ANA_F BIT(19)
+#define B_AX_ENSR_L_ANA_F BIT(18)
+#define B_AX_SDZP_L_ANA_F_SH 16
+#define B_AX_SDZP_L_ANA_F_MSK 0x3
+#define B_AX_EN_PC_LDO_F BIT(2)
+#define B_AX_REG_LPF_R3_H_F_SH 0
+#define B_AX_REG_LPF_R3_H_F_MSK 0x3
+#define B_AX_REG_VC_TH_F BIT(3)
+#define B_AX_REG_VC_TL_F BIT(2)
+#define B_AX_REG_CK40M_EN_F BIT(1)
+#define B_AX_S1_AD_SEL_Q_V1_F_SH 28
+#define B_AX_S1_AD_SEL_Q_V1_F_MSK 0xf
+#define B_AX_S1_AD_SEL_I_V1_F_SH 24
+#define B_AX_S1_AD_SEL_I_V1_F_MSK 0xf
+#define B_AX_S0_AD_SEL_Q_V1_F_SH 20
+#define B_AX_S0_AD_SEL_Q_V1_F_MSK 0xf
+#define B_AX_S0_AD_SEL_I_V1_F_SH 16
+#define B_AX_S0_AD_SEL_I_V1_F_MSK 0xf
+#define B_AX_VPULSE_BG_F BIT(13)
+#define B_AX_BK_BG_F BIT(12)
+#define B_AX_S1_LDO_VSEL_F_SH 24
+#define B_AX_S1_LDO_VSEL_F_MSK 0x3
+#define B_AX_S1_LDO2PWRCUT_F BIT(23)
+#define B_AX_S0_LDO_VSEL_F_SH 21
+#define B_AX_S0_LDO_VSEL_F_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT_F BIT(20)
+#define B_AX_XBUF_SEL_TOK_L_F_SH 30
+#define B_AX_XBUF_SEL_TOK_L_F_MSK 0x3
+#define B_AX_XBUF_LPS_BUF_VB_F_SH 28
+#define B_AX_XBUF_LPS_BUF_VB_F_MSK 0x3
+#define B_AX_XBUF_EN_LNBUF_F BIT(27)
+#define B_AX_XBUF_LDO_VREF_F_SH 25
+#define B_AX_XBUF_LDO_VREF_F_MSK 0x3
+#define B_AX_XBUF_LDO_PCUT_MODE_F BIT(24)
+#define B_AX_XBUF_DELAY_CPHY_F BIT(23)
+#define B_AX_XBUF_DELAY_DHC_F BIT(22)
+#define B_AX_XBUF_DELAY_USB_F BIT(21)
+#define B_AX_XBUF_DELAY_BT_AFE_F BIT(20)
+#define B_AX_XBUF_DELAY_WL_AFE_F BIT(19)
+#define B_AX_XBUF_DRV_DIGI_F_SH 17
+#define B_AX_XBUF_DRV_DIGI_F_MSK 0x3
+#define B_AX_XBUF_DRV_CPHY_F_SH 15
+#define B_AX_XBUF_DRV_CPHY_F_MSK 0x3
+#define B_AX_XBUF_DRV_DHC_F_SH 13
+#define B_AX_XBUF_DRV_DHC_F_MSK 0x3
+#define B_AX_XBUF_DRV_USB_F_SH 11
+#define B_AX_XBUF_DRV_USB_F_MSK 0x3
+#define B_AX_XBUF_DRV_BT_AFE_F_SH 9
+#define B_AX_XBUF_DRV_BT_AFE_F_MSK 0x3
+#define B_AX_XBUF_DRV_WL_AFE_F_SH 7
+#define B_AX_XBUF_DRV_WL_AFE_F_MSK 0x3
+#define B_AX_EN_XBUF_DRV_LPS_F BIT(6)
+#define B_AX_EN_XBUF_DRV_DIGI_F BIT(5)
+#define B_AX_EN_XBUF_DRV_CPHY_F BIT(4)
+#define B_AX_EN_XBUF_DRV_DHC_F BIT(3)
+#define B_AX_EN_XBUF_DRV_USB_F BIT(2)
+#define B_AX_EN_XBUF_DRV_BT_AFE_F BIT(1)
+#define B_AX_EN_XBUF_DRV_WL_AFE_F BIT(0)
+#define B_AX_XBUF_LPS_DIVISOR_F BIT(1)
+#define B_AX_XBUF_SEL_TOK_H_F BIT(0)
+
+#define R_AX_SEC_SIGNAL 0x0394
+#define B_AX_BTGP_BTSPIEN_ALL BIT(6)
+#define B_AX_BTGP_GJTAGEN_ALL BIT(5)
+#define B_AX_WLGP_UART_RXEN_ALL BIT(4)
+#define B_AX_WLGP_UART_TXEN_ALL BIT(3)
+#define B_AX_WLGP_GJTAGEN_ALL BIT(2)
+#define B_AX_SIC_EN_ALL BIT(1)
+
+#define R_AX_DBG_GNT_WL_BT_INFO 0x03F4
+#define B_AX_DBG_WLAN_ACT_0_SEL BIT(5)
+#define B_AX_DBG_GNT_BB_SEL BIT(4)
+#define B_AX_DBG_GNT_WL_S1 BIT(3)
+#define B_AX_DBG_GNT_BT_S1 BIT(2)
+#define B_AX_DBG_GNT_WL_S0 BIT(1)
+#define B_AX_DBG_GNT_BT_S0 BIT(0)
+
+#define R_AX_WLCPU_PORT_PC_SET 0x03F8
+#define B_AX_WLCPU_PORT_PC_SET BIT(0)
+
+#define R_AX_WLCPU_PORT_PC 0x03FC
+#define B_AX_WLCPU_PORT_PC_SH 0
+#define B_AX_WLCPU_PORT_PC_MSK 0xffffffffL
+#define B_AX_WPHY_SCAN_INNER_SYNC_MODE BIT(4)
+#define B_AX_WPHY_SCAN_MLD_PHASE_SH 2
+#define B_AX_WPHY_SCAN_MLD_PHASE_MSK 0x3
+
+#define R_AX_DBG_SYS_CFG 0x0500
+#define B_AX_DBG_SYS_CFG_SH 0
+#define B_AX_DBG_SYS_CFG_MSK 0xffffffffL
+
+#define R_AX_UDM4 0x0504
+#define B_AX_UDM4_SH 0
+#define B_AX_UDM4_MSK 0xffffffffL
+
+#define R_AX_UDM5 0x0508
+#define B_AX_UDM5_SH 0
+#define B_AX_UDM5_MSK 0xffffffffL
+
+#define R_AX_UDM6 0x050C
+#define B_AX_UDM6_SH 0
+#define B_AX_UDM6_MSK 0xffffffffL
+
+#define R_AX_UDM7 0x0510
+#define B_AX_UDM7_SH 0
+#define B_AX_UDM7_MSK 0xffffffffL
+
+#define R_AX_UDM8 0x0514
+#define B_AX_UDM8_SH 0
+#define B_AX_UDM8_MSK 0xffffffffL
+
+#define R_AX_UDM9 0x0518
+#define B_AX_UDM9_SH 0
+#define B_AX_UDM9_MSK 0xffffffffL
+
+#define R_AX_UDM10 0x051C
+#define B_AX_UDM10_SH 0
+#define B_AX_UDM10_MSK 0xffffffffL
+
+#define R_AX_UDM11 0x0520
+#define B_AX_UDM11_SH 0
+#define B_AX_UDM11_MSK 0xffffffffL
+
+#define R_AX_UDM12 0x0524
+#define B_AX_UDM12_SH 0
+#define B_AX_UDM12_MSK 0xffffffffL
+
+#define R_AX_UDM13 0x0528
+#define B_AX_UDM13_SH 0
+#define B_AX_UDM13_MSK 0xffffffffL
+
+#define R_AX_UDM14 0x052C
+#define B_AX_UDM14_SH 0
+#define B_AX_UDM14_MSK 0xffffffffL
+
+#define R_AX_UDM15 0x0530
+#define B_AX_UDM15_SH 0
+#define B_AX_UDM15_MSK 0xffffffffL
+
+#define R_AX_UDM16 0x0534
+#define B_AX_UDM16_SH 0
+#define B_AX_UDM16_MSK 0xffffffffL
+
+#define R_AX_UDM17 0x0538
+#define B_AX_UDM17_SH 0
+#define B_AX_UDM17_MSK 0xffffffffL
+
+#define R_AX_UDM18 0x053C
+#define B_AX_UDM18_SH 0
+#define B_AX_UDM18_MSK 0xffffffffL
+
+//
+// AON_C
+//
+#define B_AX_SEC_IDMEM_SIZE_CONFIG_V1_SH 16
+#define B_AX_SEC_IDMEM_SIZE_CONFIG_V1_MSK 0x7
+
+//
+// WL_AX_Reg_AON.xls
+//
+
+//
+// AON
+//
+#define B_AX_PWC_EV2EF_B BIT(15)
+#define B_AX_PWC_EV2EF_S BIT(14)
+#define B_AX_CMAC_CLK_SEL_V1 BIT(24)
+#define B_AX_PLL_DIV_SEL_V1_SH 20
+#define B_AX_PLL_DIV_SEL_V1_MSK 0x3
+#define B_AX_WLBB_PWC_DLY_SH 20
+#define B_AX_WLBB_PWC_DLY_MSK 0xf
+#define B_AX_WLMAC_PWC_DLY_SH 16
+#define B_AX_WLMAC_PWC_DLY_MSK 0xf
+#define B_AX_WLPON_PWC_DLY_SH 12
+#define B_AX_WLPON_PWC_DLY_MSK 0xf
+#define B_AX_BT_MAILBOX_MST_EN BIT(21)
+#define B_AX_LDO_OPIQ_SEL_SH 8
+#define B_AX_LDO_OPIQ_SEL_MSK 0xf
+#define B_AX_EN_POWMOS BIT(7)
+#define B_AX_R_SYM_ISO_P12PP BIT(6)
+#define B_AX_R_SYM_ISO_P02PP BIT(3)
+#define B_AX_OPT1_ADIE BIT(9)
+#define B_AX_REG_OVP_SEL_SH 16
+#define B_AX_REG_OVP_SEL_MSK 0x7
+#define B_AX_REG_OVP_L BIT(15)
+#define B_AX_REG_OTP_PC33_VODIS BIT(9)
+#define B_AX__SWR_PFM_VREF_SEL BIT(30)
+#define B_AX_ANA_OVP_EN BIT(31)
+#define B_AX_ANA_REG_OVP_L_SH 28
+#define B_AX_ANA_REG_OVP_L_MSK 0x7
+#define B_AX_PWM_VREF_SEL_135_SH 9
+#define B_AX_PWM_VREF_SEL_135_MSK 0x3
+#define B_AX__SWR_PFM_VREF_SEL_135 BIT(8)
+
+#define R_AX_SPS_ANALDO_ON_CTRL 0x0238
+#define B_AX_FORCE_DIODE_ANALDO BIT(13)
+#define B_AX_REG_DMYLOAD_ANALDO_SH 10
+#define B_AX_REG_DMYLOAD_ANALDO_MSK 0x3
+#define B_AX_ITAIL_HALF_EN_ANALDO BIT(9)
+#define B_AX_STBY_ANALDO_SH 7
+#define B_AX_STBY_ANALDO_MSK 0x3
+#define B_AX_EN_DIODE_ANALDO BIT(6)
+#define B_AX_VOL_ANALDO_SH 2
+#define B_AX_VOL_ANALDO_MSK 0xf
+#define B_AX_REG_PD_ANALDO BIT(1)
+#define B_AX_REG_EN_PC_ANALDO BIT(0)
+
+#define R_AX_SPS_DIG_ON_CTRL2_V1_F 0x0308
+#define B_AX_REG_OVP_SEL_V1_F_SH 16
+#define B_AX_REG_OVP_SEL_V1_F_MSK 0x7
+#define B_AX_REG_OVP_L_V1_F BIT(15)
+#define B_AX_BG_VR1200_TUNE_V1_F_SH 12
+#define B_AX_BG_VR1200_TUNE_V1_F_MSK 0x7
+#define B_AX_BG_R2_TUNE_V1_F_SH 9
+#define B_AX_BG_R2_TUNE_V1_F_MSK 0x7
+#define B_AX_BG_R1_TUNE_V1_F_SH 6
+#define B_AX_BG_R1_TUNE_V1_F_MSK 0x7
+#define B_AX_REG_PASS_H_V1_F BIT(5)
+#define B_AX_REG_BG_CURRENT_L_V1_F_SH 3
+#define B_AX_REG_BG_CURRENT_L_V1_F_MSK 0x3
+#define B_AX_REG_REG_SWR_ZCD_CTRL_V1_F_SH 1
+#define B_AX_REG_REG_SWR_ZCD_CTRL_V1_F_MSK 0x3
+#define B_AX_REG_VC_CLAMP_SEL_L_V1_F BIT(0)
+
+#define R_AX_LDO_AON_CTRL0_V1_F 0x0318
+#define B_AX_REG_OTP_PC33_VODIS_F BIT(9)
+
+#define R_AX_SPS_ANA_ON_CTRL0_V1_F 0x0320
+#define B_AX_PFMCMP_IQ_ANA_V1_F BIT(31)
+#define B_AX__SWR_PFM_VREF_SEL_V1_F BIT(30)
+#define B_AX_OFF_END_SEL_ANA_V1_F BIT(29)
+#define B_AX_POW_MINOFF_L_ANA_V1_F BIT(28)
+#define B_AX_COT_I_L_ANA_V1_F_SH 26
+#define B_AX_COT_I_L_ANA_V1_F_MSK 0x3
+#define B_AX_VREFPFM_L_ANA_V1_F_SH 22
+#define B_AX_VREFPFM_L_ANA_V1_F_MSK 0xf
+#define B_AX_FORCE_ZCD_BIAS_ANA_V1_F BIT(21)
+#define B_AX_ZCD_SDZ_L_ANA_V1_F_SH 19
+#define B_AX_ZCD_SDZ_L_ANA_V1_F_MSK 0x3
+#define B_AX_REG_ZCDC_H_ANA_V1_F_SH 17
+#define B_AX_REG_ZCDC_H_ANA_V1_F_MSK 0x3
+#define B_AX_POW_ZCD_L_ANA_V1_F BIT(16)
+#define B_AX_OCP_L1_ANA_V1_F_SH 13
+#define B_AX_OCP_L1_ANA_V1_F_MSK 0x7
+#define B_AX_POWOCP_L1_ANA_V1_F BIT(12)
+#define B_AX_SAW_FREQ_L_ANA_V1_F_SH 8
+#define B_AX_SAW_FREQ_L_ANA_V1_F_MSK 0xf
+#define B_AX_REG_BYPASS_L_ANA_V1_F BIT(7)
+#define B_AX_FPWM_L1_ANA_V1_F BIT(6)
+#define B_AX_STD_L1_ANA_V1_F_SH 4
+#define B_AX_STD_L1_ANA_V1_F_MSK 0x3
+#define B_AX_VOL_L1_ANA_V1_F_SH 0
+#define B_AX_VOL_L1_ANA_V1_F_MSK 0xf
+
+#define R_AX_SPS_ANA_ON_CTRL1_V1_F 0x0324
+#define B_AX_SN_N_L_ANA_V1_F_SH 28
+#define B_AX_SN_N_L_ANA_V1_F_MSK 0xf
+#define B_AX_SP_N_L_ANA_V1_F_SH 24
+#define B_AX_SP_N_L_ANA_V1_F_MSK 0xf
+#define B_AX_SN_P_L_ANA_V1_F_SH 20
+#define B_AX_SN_P_L_ANA_V1_F_MSK 0xf
+#define B_AX_SP_P_L_ANA_V1_F_SH 16
+#define B_AX_SP_P_L_ANA_V1_F_MSK 0xf
+#define B_AX_VO_DISCHG_PWM_H_ANA_V1_F BIT(15)
+#define B_AX_REG_MODE_PREDRIVER_ANA_V1_F BIT(14)
+#define B_AX_REG_ADJSLDO_L_ANA_V1_F_SH 10
+#define B_AX_REG_ADJSLDO_L_ANA_V1_F_MSK 0xf
+#define B_AX_REG_LDOR_L_ANA_V1_F BIT(9)
+#define B_AX_PWM_FORCE_ANA_V1_F BIT(8)
+#define B_AX_PFM_PD_RST_ANA_V1_F BIT(7)
+#define B_AX_VC_PFM_RSTB_ANA_V1_F BIT(6)
+#define B_AX_PFM_IN_SEL_ANA_V1_F BIT(5)
+#define B_AX_VC_RSTB_ANA_V1_F BIT(4)
+#define B_AX_FPWMDELAY_ANA_V1_F BIT(3)
+#define B_AX_ENFPWMDELAY_H_ANA_V1_F BIT(2)
+#define B_AX_REG_MOS_HALF_L_ANA_V1_F BIT(1)
+#define B_AX_CURRENT_SENSE_MOS_ANA_V1_F BIT(0)
+
+#define R_AX_SPS_ANA_ON_CTRL2_V1_F 0x0328
+#define B_AX_ANA_OVP_EN_V1_F BIT(31)
+#define B_AX_ANA_REG_OVP_L_V1_F_SH 28
+#define B_AX_ANA_REG_OVP_L_V1_F_MSK 0x7
+#define B_AX_PWM_VREF_SEL_V1_F_SH 26
+#define B_AX_PWM_VREF_SEL_V1_F_MSK 0x3
+#define B_AX_SWR_ZCD_CTRL_V1_F_SH 24
+#define B_AX_SWR_ZCD_CTRL_V1_F_MSK 0x3
+#define B_AX_BG_VR1200_TUNE_ANA_V1_F_SH 21
+#define B_AX_BG_VR1200_TUNE_ANA_V1_F_MSK 0x7
+#define B_AX_BG_R2_TUNE_ANA_V1_F_SH 18
+#define B_AX_BG_R2_TUNE_ANA_V1_F_MSK 0x7
+#define B_AX_BG_R1_TUNE_ANA_V1_F_SH 15
+#define B_AX_BG_R1_TUNE_ANA_V1_F_MSK 0x7
+#define B_AX_ZCD_IOFFSET_B_ANA_V1_F_SH 13
+#define B_AX_ZCD_IOFFSET_B_ANA_V1_F_MSK 0x3
+#define B_AX_PRSS_H_V1_F BIT(12)
+#define B_AX_R2_L1_ANA_V1_F_SH 10
+#define B_AX_R2_L1_ANA_V1_F_MSK 0x3
+#define B_AX_C3_L1_ANA_V1_F_SH 8
+#define B_AX_C3_L1_ANA_V1_F_MSK 0x3
+#define B_AX_C1_L1_ANA_V1_F_SH 6
+#define B_AX_C1_L1_ANA_V1_F_MSK 0x3
+#define B_AX_EXTERNAL_CLK_SEL_V1_F BIT(5)
+#define B_AX_REG_BG_CURRENT_L_ANA_V1_F_SH 3
+#define B_AX_REG_BG_CURRENT_L_ANA_V1_F_MSK 0x3
+#define B_AX_REG_BG_ANA_L_ANA_V1_F BIT(2)
+#define B_AX_REG_BG_DIG_L_ANA_V1_F BIT(1)
+#define B_AX_REG_VC_CLAMP_SEL_L_ANA_V1_F BIT(0)
+
+#define R_AX_SPS_ANALDO_ON_CTRL_V1_F 0x0338
+#define B_AX_FORCE_DIODE_ANALDO_V1_F BIT(13)
+#define B_AX_REG_DMYLOAD_ANALDO_V1_F_SH 10
+#define B_AX_REG_DMYLOAD_ANALDO_V1_F_MSK 0x3
+#define B_AX_ITAIL_HALF_EN_ANALDO_V1_F BIT(9)
+#define B_AX_STBY_ANALDO_V1_F_SH 7
+#define B_AX_STBY_ANALDO_V1_F_MSK 0x3
+#define B_AX_EN_DIODE_ANALDO_V1_F BIT(6)
+#define B_AX_VOL_ANALDO_V1_F_SH 2
+#define B_AX_VOL_ANALDO_V1_F_MSK 0xf
+#define B_AX_REG_PD_ANALDO_V1_F BIT(1)
+#define B_AX_REG_EN_PC_ANALDO_V1_F BIT(0)
+
+#define R_AX_AFE_ON_CTRL0_V1_F 0x0340
+#define B_AX_REG_LPF_R3_V1_F_SH 29
+#define B_AX_REG_LPF_R3_V1_F_MSK 0x7
+#define B_AX_REG_LPF_R2_V1_F_SH 24
+#define B_AX_REG_LPF_R2_V1_F_MSK 0x1f
+#define B_AX_REG_LPF_C3_V1_F_SH 21
+#define B_AX_REG_LPF_C3_V1_F_MSK 0x7
+#define B_AX_REG_LPF_C2_V1_F_SH 18
+#define B_AX_REG_LPF_C2_V1_F_MSK 0x7
+#define B_AX_REG_LPF_C1_V1_F_SH 15
+#define B_AX_REG_LPF_C1_V1_F_MSK 0x7
+#define B_AX_REG_LDO_SEL_V1_F_SH 13
+#define B_AX_REG_LDO_SEL_V1_F_MSK 0x3
+#define B_AX_REG_CP_ICPX2_V1_F BIT(12)
+#define B_AX_REG_CP_ICP_SEL_FAST_V1_F_SH 9
+#define B_AX_REG_CP_ICP_SEL_FAST_V1_F_MSK 0x7
+#define B_AX_REG_CP_ICP_SEL_V1_F_SH 6
+#define B_AX_REG_CP_ICP_SEL_V1_F_MSK 0x7
+#define B_AX_REG_IB_PI_V1_F_SH 4
+#define B_AX_REG_IB_PI_V1_F_MSK 0x3
+#define B_AX_EN_PC_LDO_V1_F BIT(2)
+#define B_AX_LDO_VSEL_V1_F_SH 0
+#define B_AX_LDO_VSEL_V1_F_MSK 0x3
+
+#define R_AX_AFE_ON_CTRL1_V1_F 0x0344
+#define B_AX_REG_CK_MON_SEL_V1_F_SH 29
+#define B_AX_REG_CK_MON_SEL_V1_F_MSK 0x7
+#define B_AX_REG_CK_MON_EN_V1_F BIT(28)
+#define B_AX_REG_XTAL_FREQ_SEL_V1_F BIT(27)
+#define B_AX_REG_XTAL_EDGE_SEL_V1_F BIT(26)
+#define B_AX_REG_VCO_KVCO_V1_F BIT(25)
+#define B_AX_REG_SDM_EDGE_SEL_V1_F BIT(24)
+#define B_AX_REG_SDM_CK_SEL_V1_F BIT(23)
+#define B_AX_REG_SDM_CK_GATED_V1_F BIT(22)
+#define B_AX_REG_PFD_RESET_GATED_V1_F BIT(21)
+#define B_AX_REG_LPF_R3_FAST_V1_F_SH 16
+#define B_AX_REG_LPF_R3_FAST_V1_F_MSK 0x1f
+#define B_AX_REG_LPF_R2_FAST_V1_F_SH 11
+#define B_AX_REG_LPF_R2_FAST_V1_F_MSK 0x1f
+#define B_AX_REG_LPF_C3_FAST_V1_F_SH 8
+#define B_AX_REG_LPF_C3_FAST_V1_F_MSK 0x7
+#define B_AX_REG_LPF_C2_FAST_V1_F_SH 5
+#define B_AX_REG_LPF_C2_FAST_V1_F_MSK 0x7
+#define B_AX_REG_LPF_C1_FAST_V1_F_SH 2
+#define B_AX_REG_LPF_C1_FAST_V1_F_MSK 0x7
+#define B_AX_REG_LPF_R3_H_V1_F_SH 0
+#define B_AX_REG_LPF_R3_H_V1_F_MSK 0x3
+
+#define R_AX_AFE_ON_CTRL2_V1_F 0x0348
+#define B_AX_AGPIO_DRV_V1_F_SH 30
+#define B_AX_AGPIO_DRV_V1_F_MSK 0x3
+#define B_AX_AGPIO_GPO_V1_F BIT(29)
+#define B_AX_AGPIO_GPE_V1_F BIT(28)
+#define B_AX_SEL_CLK_V1_F BIT(27)
+#define B_AX_LS_XTAL_SEL_V1_F_SH 23
+#define B_AX_LS_XTAL_SEL_V1_F_MSK 0xf
+#define B_AX_LS_SDM_ORDER_V1_F BIT(22)
+#define B_AX_LS_DELAY_PH_V1_F BIT(21)
+#define B_AX_DIVIDER_SEL_V1_F BIT(20)
+#define B_AX_PCODE_V1_F_SH 15
+#define B_AX_PCODE_V1_F_MSK 0x1f
+#define B_AX_NCODE_V1_F_SH 7
+#define B_AX_NCODE_V1_F_MSK 0xff
+#define B_AX_REG_BEACON_V1_F BIT(6)
+#define B_AX_REG_MBIASE_V1_F BIT(5)
+#define B_AX_REG_FAST_SEL_V1_F_SH 3
+#define B_AX_REG_FAST_SEL_V1_F_MSK 0x3
+#define B_AX_REG_CK480M_EN_V1_F BIT(2)
+#define B_AX_REG_CK320M_EN_V1_F BIT(1)
+#define B_AX_REG_CK_5M_EN_V1_F BIT(0)
+
+#define R_AX_AFE_ON_CTRL3_V1_F 0x034C
+#define B_AX_REG_VC_TH_V1_F BIT(3)
+#define B_AX_REG_VC_TL_V1_F BIT(2)
+#define B_AX_REG_CK40M_EN_V1_F BIT(1)
+#define B_AX_REG_CK640M_EN_V1_F BIT(0)
+
+#define R_AX_ANAPAR_POW_MAC_V1_F 0x0350
+#define B_AX_POW_PC_LDO_PORT1_V1_F BIT(19)
+#define B_AX_POW_PC_LDO_PORT0_V1_F BIT(18)
+#define B_AX_POW_PLL_V1_V1_F BIT(17)
+#define B_AX_POW_POWER_CUT_POW_LDO_V1_F BIT(16)
+#define B_AX_POW_XTAL_V1_F BIT(2)
+#define B_AX_XTAL_POW_XTAL_LPS_V1_F BIT(1)
+#define B_AX_POW_BG_V1_F BIT(0)
+
+#define R_AX_XTAL_ON_CTRL0_V1_F 0x0358
+#define B_AX_XBUF_SEL_TOK_L_V1_F_SH 30
+#define B_AX_XBUF_SEL_TOK_L_V1_F_MSK 0x3
+#define B_AX_XBUF_LPS_BUF_VB_V1_F_SH 28
+#define B_AX_XBUF_LPS_BUF_VB_V1_F_MSK 0x3
+#define B_AX_XBUF_EN_LNBUF_V1_F BIT(27)
+#define B_AX_XBUF_LDO_VREF_V1_F_SH 25
+#define B_AX_XBUF_LDO_VREF_V1_F_MSK 0x3
+#define B_AX_XBUF_LDO_PCUT_MODE_V1_F BIT(24)
+#define B_AX_XBUF_DELAY_CPHY_V1_F BIT(23)
+#define B_AX_XBUF_DELAY_DHC_V1_F BIT(22)
+#define B_AX_XBUF_DELAY_USB_V1_F BIT(21)
+#define B_AX_XBUF_DELAY_BT_AFE_V1_F BIT(20)
+#define B_AX_XBUF_DELAY_WL_AFE_V1_F BIT(19)
+#define B_AX_XBUF_DRV_DIGI_V1_F_SH 17
+#define B_AX_XBUF_DRV_DIGI_V1_F_MSK 0x3
+#define B_AX_XBUF_DRV_CPHY_V1_F_SH 15
+#define B_AX_XBUF_DRV_CPHY_V1_F_MSK 0x3
+#define B_AX_XBUF_DRV_DHC_V1_F_SH 13
+#define B_AX_XBUF_DRV_DHC_V1_F_MSK 0x3
+#define B_AX_XBUF_DRV_USB_V1_F_SH 11
+#define B_AX_XBUF_DRV_USB_V1_F_MSK 0x3
+#define B_AX_XBUF_DRV_BT_AFE_V1_F_SH 9
+#define B_AX_XBUF_DRV_BT_AFE_V1_F_MSK 0x3
+#define B_AX_XBUF_DRV_WL_AFE_V1_F_SH 7
+#define B_AX_XBUF_DRV_WL_AFE_V1_F_MSK 0x3
+#define B_AX_EN_XBUF_DRV_LPS_V1_F BIT(6)
+#define B_AX_EN_XBUF_DRV_DIGI_V1_F BIT(5)
+#define B_AX_EN_XBUF_DRV_CPHY_V1_F BIT(4)
+#define B_AX_EN_XBUF_DRV_DHC_V1_F BIT(3)
+#define B_AX_EN_XBUF_DRV_USB_V1_F BIT(2)
+#define B_AX_EN_XBUF_DRV_BT_AFE_V1_F BIT(1)
+#define B_AX_EN_XBUF_DRV_WL_AFE_V1_F BIT(0)
+
+#define R_AX_XTAL_ON_CTRL1_V1_F 0x035C
+#define B_AX_XBUF_LPS_DIVISOR_V1_F BIT(1)
+#define B_AX_XBUF_SEL_TOK_H_V1_F BIT(0)
+
+#define R_AX_SPS_DIG_OFF_CTRL0_V1_F 0x0360
+#define B_AX_SDZN_L_V1_F_SH 30
+#define B_AX_SDZN_L_V1_F_MSK 0x3
+#define B_AX_REG_AUTOZCD_L_V1_F BIT(29)
+#define B_AX_REG_VOFB_SEL_V1_F BIT(28)
+#define B_AX_TBOX_L1_V1_F_SH 26
+#define B_AX_TBOX_L1_V1_F_MSK 0x3
+#define B_AX_ENOCPMUX_L_V1_F BIT(25)
+#define B_AX_FORCE_LDOS_V1_F BIT(24)
+#define B_AX_VO_DISCHG_V1_F BIT(23)
+#define B_AX_LDO_OC_CLAMP_V1_F BIT(22)
+#define B_AX_MINOFF_LIQ_V1_F BIT(21)
+#define B_AX_MINON_LIQ_V1_F BIT(20)
+#define B_AX_POW_AUTO_L_V1_F BIT(19)
+#define B_AX_ARENB_H_V1_F BIT(18)
+#define B_AX_NO_OFFTIME_L_V1_F BIT(17)
+#define B_AX_EN_ON_END_L_V1_F BIT(16)
+#define B_AX_ENCOT_L_V1_F BIT(15)
+#define B_AX_REG_CLK_SEL_V1_F_SH 13
+#define B_AX_REG_CLK_SEL_V1_F_MSK 0x3
+#define B_AX_REG_TYPE_L_V1_F BIT(12)
+#define B_AX_R3_L1_V1_F_SH 10
+#define B_AX_R3_L1_V1_F_MSK 0x3
+#define B_AX_R2_L1_V1_F_SH 8
+#define B_AX_R2_L1_V1_F_MSK 0x3
+#define B_AX_R1_L1_V1_F_SH 6
+#define B_AX_R1_L1_V1_F_MSK 0x3
+#define B_AX_C3_L1_V1_F_SH 4
+#define B_AX_C3_L1_V1_F_MSK 0x3
+#define B_AX_C2_L1_V1_F_SH 2
+#define B_AX_C2_L1_V1_F_MSK 0x3
+#define B_AX_C1_L1_V1_F_SH 0
+#define B_AX_C1_L1_V1_F_MSK 0x3
+
+#define R_AX_SPS_DIG_OFF_CTRL1_V1_F 0x0364
+#define B_AX_REG_NMOS_OFF_L_V1_F BIT(5)
+#define B_AX_REG_MUX_PI_L_V1_F BIT(4)
+#define B_AX_REG_PWM_CTRL_L_V1_F BIT(3)
+#define B_AX_ENSR_L_V1_F BIT(2)
+#define B_AX_SDZP_L_V1_F_SH 0
+#define B_AX_SDZP_L_V1_F_MSK 0x3
+
+#define R_AX_SPS_ANA_OFF_CTRL0_V1_F 0x0368
+#define B_AX_SDZN_L_ANA_V1_F_SH 30
+#define B_AX_SDZN_L_ANA_V1_F_MSK 0x3
+#define B_AX_REG_AUTOZCD_L_ANA_V1_F BIT(29)
+#define B_AX_REG_VOFB_SEL_ANA_V1_F BIT(28)
+#define B_AX_TBOX_L1_ANA_V1_F_SH 26
+#define B_AX_TBOX_L1_ANA_V1_F_MSK 0x3
+#define B_AX_ENOCPMUX_L_ANA_V1_F BIT(25)
+#define B_AX_FORCE_LDOS_ANA_V1_F BIT(24)
+#define B_AX_VO_DISCHG_ANA_V1_F BIT(23)
+#define B_AX_LDO_OC_CLAMP_ANA_V1_F BIT(22)
+#define B_AX_MINOFF_LIQ_ANA_V1_F BIT(21)
+#define B_AX_MINON_LIQ_ANA_V1_F BIT(20)
+#define B_AX_POW_AUTO_L_ANA_V1_F BIT(19)
+#define B_AX_ARENB_H_ANA_V1_F BIT(18)
+#define B_AX_NO_OFFTIME_L_ANA_V1_F BIT(17)
+#define B_AX_EN_ON_END_L_ANA_V1_F BIT(16)
+#define B_AX_ENCOT_L_ANA_V1_F BIT(15)
+#define B_AX_REG_CLK_SEL_ANA_V1_F_SH 13
+#define B_AX_REG_CLK_SEL_ANA_V1_F_MSK 0x3
+#define B_AX_REG_TYPE_L_ANA_V1_F BIT(12)
+#define B_AX_R3_L1_ANA_V1_F_SH 10
+#define B_AX_R3_L1_ANA_V1_F_MSK 0x3
+#define B_AX_R1_L1_ANA_V1_F_SH 6
+#define B_AX_R1_L1_ANA_V1_F_MSK 0x3
+#define B_AX_C2_L1_ANA_V1_F_SH 2
+#define B_AX_C2_L1_ANA_V1_F_MSK 0x3
+
+#define R_AX_SPS_ANA_OFF_CTRL1_V1_F 0x036C
+#define B_AX_REG_NMOS_OFF_L_ANA_V1_F BIT(5)
+#define B_AX_REG_MUX_PI_L_ANA_V1_F BIT(4)
+#define B_AX_REG_PWM_CTRL_L_ANA_V1_F BIT(3)
+#define B_AX_ENSR_L_ANA_V1_F BIT(2)
+#define B_AX_SDZP_L_ANA_V1_F_SH 0
+#define B_AX_SDZP_L_ANA_V1_F_MSK 0x3
+
+#define R_AX_AFE_OFF_CTRL0_V1_F 0x0370
+#define B_AX_S1_AD_SEL_Q_V1_V1_F_SH 28
+#define B_AX_S1_AD_SEL_Q_V1_V1_F_MSK 0xf
+#define B_AX_S1_AD_SEL_I_V1_V1_F_SH 24
+#define B_AX_S1_AD_SEL_I_V1_V1_F_MSK 0xf
+#define B_AX_S0_AD_SEL_Q_V1_V1_F_SH 20
+#define B_AX_S0_AD_SEL_Q_V1_V1_F_MSK 0xf
+#define B_AX_S0_AD_SEL_I_V1_V1_F_SH 16
+#define B_AX_S0_AD_SEL_I_V1_V1_F_MSK 0xf
+#define B_AX_VPULSE_BG_V1_F BIT(13)
+#define B_AX_BK_BG_V1_F BIT(12)
+
+#define R_AX_AFE_OFF_CTRL1_V1_F 0x0374
+#define B_AX_S1_LDO_VSEL_V1_F_SH 24
+#define B_AX_S1_LDO_VSEL_V1_F_MSK 0x3
+#define B_AX_S1_LDO2PWRCUT_V1_F BIT(23)
+#define B_AX_S0_LDO_VSEL_V1_F_SH 21
+#define B_AX_S0_LDO_VSEL_V1_F_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT_V1_F BIT(20)
+
+#define R_AX_AIP_DEBUG_F 0x0398
+#define B_AX_SSOVER_L_SPSANA_F BIT(3)
+#define B_AX_SSOVER_L_SPS_F BIT(2)
+#define B_AX_MODE_L_SPSANA_V1_F BIT(1)
+#define B_AX_MODE_L_SPS_V1_F BIT(0)
+
+//
+// AON_C
+//
+
+//
+// WL_AX_Reg_AON.xls
+//
+
+//
+// AON
+//
+#define B_AX_REG_LDO_GM_V1_SH 8
+#define B_AX_REG_LDO_GM_V1_MSK 0xf
+
+#define R_AX_GPIO_16_EXT_CTRL_V1 0x0150
+#define B_AX_GPIO_MOD_16_V1 BIT(24)
+#define B_AX_GPIO_IO_SEL_16_V1 BIT(16)
+#define B_AX_GPIO_OUT_16_V1 BIT(8)
+#define B_AX_GPIO_IN_16_V1 BIT(0)
+#define B_AX_BG_VR1200_TUNE_A_BLOCK_SH 11
+#define B_AX_BG_VR1200_TUNE_A_BLOCK_MSK 0x7
+#define B_AX_BG_R2_TUEN_A_BLOCK_SH 8
+#define B_AX_BG_R2_TUEN_A_BLOCK_MSK 0x7
+#define B_AX_BG_R1_TUNE_A_BLOCK_SH 5
+#define B_AX_BG_R1_TUNE_A_BLOCK_MSK 0x7
+#define B_AX_AONLDO_VREF_SEL_A_BLOCK BIT(4)
+#define B_AX_AONLDO_VOSEL_H_A_BLOCK_SH 0
+#define B_AX_AONLDO_VOSEL_H_A_BLOCK_MSK 0xf
+
+#define R_AX_XTAL_ON_CTRL3 0x028C
+#define B_AX_XTAL_SC_INIT_A_BLOCK_SH 24
+#define B_AX_XTAL_SC_INIT_A_BLOCK_MSK 0x7f
+#define B_AX_XTAL_SC_LPS_A_BLOCK_SH 16
+#define B_AX_XTAL_SC_LPS_A_BLOCK_MSK 0x7f
+#define B_AX_XTAL_SC_XO_A_BLOCK_SH 8
+#define B_AX_XTAL_SC_XO_A_BLOCK_MSK 0x7f
+#define B_AX_XTAL_SC_XI_A_BLOCK_SH 0
+#define B_AX_XTAL_SC_XI_A_BLOCK_MSK 0x7f
+
+#define R_AX_XTAL_ON_CTRL4 0x0290
+#define B_AX_XPDCK_VREF_SEL_A_BLOCK_SH 19
+#define B_AX_XPDCK_VREF_SEL_A_BLOCK_MSK 0x1f
+#define B_AX_XTAL_MODE_MANUAL_A_BLOCK_SH 17
+#define B_AX_XTAL_MODE_MANUAL_A_BLOCK_MSK 0x3
+#define B_AX_XTAL_MANU_SEL_A_BLOCK BIT(16)
+#define B_AX_XTAL_VREF_SEL_A_BLOCK_SH 11
+#define B_AX_XTAL_VREF_SEL_A_BLOCK_MSK 0x1f
+#define B_AX_XTAL_SEL_TOK_A_BLOCK_SH 8
+#define B_AX_XTAL_SEL_TOK_A_BLOCK_MSK 0x7
+#define B_AX_XTAL_EN_BDRF_A_BLOCK BIT(7)
+#define B_AX_XTAL_LDO_NC_A_BLOCK BIT(6)
+#define B_AX_EN_XTAL_SCHMITT_A_BLOCK BIT(5)
+#define B_AX_XTAL_CKDIGI_SEL_A_BLOCK BIT(4)
+#define B_AX_XTAL_AAC_MODE_A_BLOCK_SH 2
+#define B_AX_XTAL_AAC_MODE_A_BLOCK_MSK 0x3
+#define B_AX_XTAL_CFIX_A_BLOCK_SH 0
+#define B_AX_XTAL_CFIX_A_BLOCK_MSK 0x3
+#define B_AX_PINMUX_GPIO16_FUNC_SEL_V1_SH 12
+#define B_AX_PINMUX_GPIO16_FUNC_SEL_V1_MSK 0xf
+
+#define R_AX_GPIO0_16_EECS_EESK_LED1_PULL_HIGH_EN 0x02E0
+#define B_AX_GPIO16_PULL_HIGH_EN_V1 BIT(19)
+
+#define R_AX_GPIO0_16_EECS_EESK_LED1_PULL_LOW_EN 0x02E4
+#define B_AX_GPIO16_PULL_LOW_EN_V1 BIT(19)
+
+#define R_AX_GPIO0_16_EECS_EESK_LED1_E2_EN 0x02E8
+#define B_AX_SYSON_GPIO16_PAD_E2_V1 BIT(19)
+
+#define R_AX_GPIO0_16_EECS_EESK_LED1_SMT_EN 0x02EC
+#define B_AX_GPIO16_PAD_SMT_CTRL_V1 BIT(19)
+#define B_AX_OCP_L1_ANA_F_V1_F_SH 13
+#define B_AX_OCP_L1_ANA_F_V1_F_MSK 0x7
+#define B_AX_REG_LPF_C1_FAST_V1_V1_F_SH 2
+#define B_AX_REG_LPF_C1_FAST_V1_V1_F_MSK 0x7
+#define B_AX_POW_BG_V1 BIT(0)
+#define B_AX_S0_AD_OP_SEL_Q__V1_F_SH 26
+#define B_AX_S0_AD_OP_SEL_Q__V1_F_MSK 0x3
+#define B_AX_S0_AD_OP_SEL_I__V1_F_SH 24
+#define B_AX_S0_AD_OP_SEL_I__V1_F_MSK 0x3
+#define B_AX_S0_LDO_VSEL_I2V_V1_F_SH 18
+#define B_AX_S0_LDO_VSEL_I2V_V1_F_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT_I2V_V1_F BIT(17)
+#define B_AX_S0_LDO_VSEL_BUF_V1_F_SH 15
+#define B_AX_S0_LDO_VSEL_BUF_V1_F_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT_BUF_V1_F BIT(14)
+#define B_AX_S0_LDO_VSEL_AD_V1_F_SH 12
+#define B_AX_S0_LDO_VSEL_AD_V1_F_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT_AD_V1_F BIT(11)
+#define B_AX_S0_AD_OP_SEL_Q__SH 26
+#define B_AX_S0_AD_OP_SEL_Q__MSK 0x3
+#define B_AX_S0_AD_OP_SEL_I__SH 24
+#define B_AX_S0_AD_OP_SEL_I__MSK 0x3
+#define B_AX_S0_LDO_VSEL_I2V_SH 18
+#define B_AX_S0_LDO_VSEL_I2V_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT_I2V BIT(17)
+#define B_AX_S0_LDO_VSEL_BUF_SH 15
+#define B_AX_S0_LDO_VSEL_BUF_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT_BUF BIT(14)
+#define B_AX_S0_LDO_VSEL_AD_SH 12
+#define B_AX_S0_LDO_VSEL_AD_MSK 0x3
+#define B_AX_S0_LDO2PWRCUT_AD BIT(11)
+
+//
+// AON_C
+//
+
+//
+// WL_AX_Reg_AON.xls
+//
+
+//
+// AON
+//
+
+//
+// AON_C
+//
+
+//
+// WL_AX_Reg_CMAC_0.xls
+//
+
+//
+// COMMON
+//
+
+#define R_AX_CMAC_FUNC_EN 0xC000
+#define R_AX_CMAC_FUNC_EN_C1 0xE000
+#define B_AX_CMAC_CRPRT BIT(31)
+#define B_AX_CMAC_EN BIT(30)
+#define B_AX_CMAC_TXEN BIT(29)
+#define B_AX_CMAC_RXEN BIT(28)
+#define B_AX_FORCE_CMACREG_GCKEN BIT(15)
+#define B_AX_PHYINTF_EN BIT(5)
+#define B_AX_CMAC_DMA_EN BIT(4)
+#define B_AX_PTCLTOP_EN BIT(3)
+#define B_AX_SCHEDULER_EN BIT(2)
+#define B_AX_TMAC_EN BIT(1)
+#define B_AX_RMAC_EN BIT(0)
+
+#define R_AX_CK_EN 0xC004
+#define R_AX_CK_EN_C1 0xE004
+#define B_AX_CMAC_CKEN BIT(30)
+#define B_AX_PHYINTF_CKEN BIT(5)
+#define B_AX_CMAC_DMA_CKEN BIT(4)
+#define B_AX_PTCLTOP_CKEN BIT(3)
+#define B_AX_SCHEDULER_CKEN BIT(2)
+#define B_AX_TMAC_CKEN BIT(1)
+#define B_AX_RMAC_CKEN BIT(0)
+
+#define R_AX_WMAC_RFMOD 0xC010
+#define R_AX_WMAC_RFMOD_C1 0xE010
+#define B_AX_CMAC_ASSERTION BIT(31)
+#define B_AX_WMAC_RFMOD_SH 0
+#define B_AX_WMAC_RFMOD_MSK 0x3
+
+#define R_AX_R_BIST_CTRL 0xC040
+#define R_AX_R_BIST_CTRL_C1 0xE040
+#define B_AX_R_BIST_DYN_READ_EN BIT(14)
+#define B_AX_R_BIST_LOOP_MODE BIT(13)
+#define B_AX_R_BIST_LVDRF_CLKDIS BIT(12)
+#define B_AX_R_BIST_DRF_RESUME BIT(3)
+#define B_AX_R_BIST_DRF_MODE BIT(2)
+#define B_AX_R_BIST_MODE BIT(1)
+#define B_AX_R_BIST_RSTN_ALL BIT(0)
+
+#define R_AX_SYM_MEM_RM_CTRL 0xC044
+#define R_AX_SYM_MEM_RM_CTRL_C1 0xE044
+#define B_AX_R_SYM_MEM_RMV_FABDBG_SH 30
+#define B_AX_R_SYM_MEM_RMV_FABDBG_MSK 0x3
+#define B_AX_R_SYM_MEM_RMV_SIGN BIT(29)
+#define B_AX_R_SYM_MEM_RMV_2PRF BIT(27)
+#define B_AX_R_SYM_MEM_RMV_1PRF BIT(26)
+#define B_AX_R_SYM_MEM_RMV_1PSR BIT(25)
+#define B_AX_R_SYM_MEM_RMV_ROM BIT(24)
+#define B_AX_R_SYM_MEM_RME_WL_SH 4
+#define B_AX_R_SYM_MEM_RME_WL_MSK 0xf
+
+#define R_AX_GID_POSITION0 0xC070
+#define R_AX_GID_POSITION0_C1 0xE070
+#define B_AX_GID_15_POSITION_SH 30
+#define B_AX_GID_15_POSITION_MSK 0x3
+#define B_AX_GID_14_POSITION_SH 28
+#define B_AX_GID_14_POSITION_MSK 0x3
+#define B_AX_GID_13_POSITION_SH 26
+#define B_AX_GID_13_POSITION_MSK 0x3
+#define B_AX_GID_12_POSITION_SH 24
+#define B_AX_GID_12_POSITION_MSK 0x3
+#define B_AX_GID_11_POSITION_SH 22
+#define B_AX_GID_11_POSITION_MSK 0x3
+#define B_AX_GID_10_POSITION_SH 20
+#define B_AX_GID_10_POSITION_MSK 0x3
+#define B_AX_GID_9_POSITION_SH 18
+#define B_AX_GID_9_POSITION_MSK 0x3
+#define B_AX_GID_8_POSITION_SH 16
+#define B_AX_GID_8_POSITION_MSK 0x3
+#define B_AX_GID_7_POSITION_SH 14
+#define B_AX_GID_7_POSITION_MSK 0x3
+#define B_AX_GID_6_POSITION_SH 12
+#define B_AX_GID_6_POSITION_MSK 0x3
+#define B_AX_GID_5_POSITION_SH 10
+#define B_AX_GID_5_POSITION_MSK 0x3
+#define B_AX_GID_4_POSITION_SH 8
+#define B_AX_GID_4_POSITION_MSK 0x3
+#define B_AX_GID_3_POSITION_SH 6
+#define B_AX_GID_3_POSITION_MSK 0x3
+#define B_AX_GID_2_POSITION_SH 4
+#define B_AX_GID_2_POSITION_MSK 0x3
+#define B_AX_GID_1_POSITION_SH 2
+#define B_AX_GID_1_POSITION_MSK 0x3
+#define B_AX_GID_0_POSITION_SH 0
+#define B_AX_GID_0_POSITION_MSK 0x3
+
+#define R_AX_GID_POSITION1 0xC074
+#define R_AX_GID_POSITION1_C1 0xE074
+#define B_AX_GID_31_POSITION_SH 30
+#define B_AX_GID_31_POSITION_MSK 0x3
+#define B_AX_GID_30_POSITION_SH 28
+#define B_AX_GID_30_POSITION_MSK 0x3
+#define B_AX_GID_29_POSITION_SH 26
+#define B_AX_GID_29_POSITION_MSK 0x3
+#define B_AX_GID_28_POSITION_SH 24
+#define B_AX_GID_28_POSITION_MSK 0x3
+#define B_AX_GID_27_POSITION_SH 22
+#define B_AX_GID_27_POSITION_MSK 0x3
+#define B_AX_GID_26_POSITION_SH 20
+#define B_AX_GID_26_POSITION_MSK 0x3
+#define B_AX_GID_25_POSITION_SH 18
+#define B_AX_GID_25_POSITION_MSK 0x3
+#define B_AX_GID_24_POSITION_SH 16
+#define B_AX_GID_24_POSITION_MSK 0x3
+#define B_AX_GID_23_POSITION_SH 14
+#define B_AX_GID_23_POSITION_MSK 0x3
+#define B_AX_GID_22_POSITION_SH 12
+#define B_AX_GID_22_POSITION_MSK 0x3
+#define B_AX_GID_21_POSITION_SH 10
+#define B_AX_GID_21_POSITION_MSK 0x3
+#define B_AX_GID_20_POSITION_SH 8
+#define B_AX_GID_20_POSITION_MSK 0x3
+#define B_AX_GID_19_POSITION_SH 6
+#define B_AX_GID_19_POSITION_MSK 0x3
+#define B_AX_GID_18_POSITION_SH 4
+#define B_AX_GID_18_POSITION_MSK 0x3
+#define B_AX_GID_17_POSITION_SH 2
+#define B_AX_GID_17_POSITION_MSK 0x3
+#define B_AX_GID_16_POSITION_SH 0
+#define B_AX_GID_16_POSITION_MSK 0x3
+
+#define R_AX_GID_POSITION2 0xC078
+#define R_AX_GID_POSITION2_C1 0xE078
+#define B_AX_GID_47_POSITION_SH 30
+#define B_AX_GID_47_POSITION_MSK 0x3
+#define B_AX_GID_46_POSITION_SH 28
+#define B_AX_GID_46_POSITION_MSK 0x3
+#define B_AX_GID_45_POSITION_SH 26
+#define B_AX_GID_45_POSITION_MSK 0x3
+#define B_AX_GID_44_POSITION_SH 24
+#define B_AX_GID_44_POSITION_MSK 0x3
+#define B_AX_GID_43_POSITION_SH 22
+#define B_AX_GID_43_POSITION_MSK 0x3
+#define B_AX_GID_42_POSITION_SH 20
+#define B_AX_GID_42_POSITION_MSK 0x3
+#define B_AX_GID_41_POSITION_SH 18
+#define B_AX_GID_41_POSITION_MSK 0x3
+#define B_AX_GID_40_POSITION_SH 16
+#define B_AX_GID_40_POSITION_MSK 0x3
+#define B_AX_GID_39_POSITION_SH 14
+#define B_AX_GID_39_POSITION_MSK 0x3
+#define B_AX_GID_38_POSITION_SH 12
+#define B_AX_GID_38_POSITION_MSK 0x3
+#define B_AX_GID_37_POSITION_SH 10
+#define B_AX_GID_37_POSITION_MSK 0x3
+#define B_AX_GID_36_POSITION_SH 8
+#define B_AX_GID_36_POSITION_MSK 0x3
+#define B_AX_GID_35_POSITION_SH 6
+#define B_AX_GID_35_POSITION_MSK 0x3
+#define B_AX_GID_34_POSITION_SH 4
+#define B_AX_GID_34_POSITION_MSK 0x3
+#define B_AX_GID_33_POSITION_SH 2
+#define B_AX_GID_33_POSITION_MSK 0x3
+#define B_AX_GID_32_POSITION_SH 0
+#define B_AX_GID_32_POSITION_MSK 0x3
+
+#define R_AX_GID_POSITION3 0xC07C
+#define R_AX_GID_POSITION3_C1 0xE07C
+#define B_AX_GID_63_POSITION_SH 30
+#define B_AX_GID_63_POSITION_MSK 0x3
+#define B_AX_GID_62_POSITION_SH 28
+#define B_AX_GID_62_POSITION_MSK 0x3
+#define B_AX_GID_61_POSITION_SH 26
+#define B_AX_GID_61_POSITION_MSK 0x3
+#define B_AX_GID_60_POSITION_SH 24
+#define B_AX_GID_60_POSITION_MSK 0x3
+#define B_AX_GID_59_POSITION_SH 22
+#define B_AX_GID_59_POSITION_MSK 0x3
+#define B_AX_GID_58_POSITION_SH 20
+#define B_AX_GID_58_POSITION_MSK 0x3
+#define B_AX_GID_57_POSITION_SH 18
+#define B_AX_GID_57_POSITION_MSK 0x3
+#define B_AX_GID_56_POSITION_SH 16
+#define B_AX_GID_56_POSITION_MSK 0x3
+#define B_AX_GID_55_POSITION_SH 14
+#define B_AX_GID_55_POSITION_MSK 0x3
+#define B_AX_GID_54_POSITION_SH 12
+#define B_AX_GID_54_POSITION_MSK 0x3
+#define B_AX_GID_53_POSITION_SH 10
+#define B_AX_GID_53_POSITION_MSK 0x3
+#define B_AX_GID_52_POSITION_SH 8
+#define B_AX_GID_52_POSITION_MSK 0x3
+#define B_AX_GID_51_POSITION_SH 6
+#define B_AX_GID_51_POSITION_MSK 0x3
+#define B_AX_GID_50_POSITION_SH 4
+#define B_AX_GID_50_POSITION_MSK 0x3
+#define B_AX_GID_49_POSITION_SH 2
+#define B_AX_GID_49_POSITION_MSK 0x3
+#define B_AX_GID_48_POSITION_SH 0
+#define B_AX_GID_48_POSITION_MSK 0x3
+
+#define R_AX_GID_POSITION_EN0 0xC080
+#define R_AX_GID_POSITION_EN0_C1 0xE080
+#define B_AX_GID_31_POSITION_EN BIT(31)
+#define B_AX_GID_30_POSITION_EN BIT(30)
+#define B_AX_GID_29_POSITION_EN BIT(29)
+#define B_AX_GID_28_POSITION_EN BIT(28)
+#define B_AX_GID_27_POSITION_EN BIT(27)
+#define B_AX_GID_26_POSITION_EN BIT(26)
+#define B_AX_GID_25_POSITION_EN BIT(25)
+#define B_AX_GID_24_POSITION_EN BIT(24)
+#define B_AX_GID_23_POSITION_EN BIT(23)
+#define B_AX_GID_22_POSITION_EN BIT(22)
+#define B_AX_GID_21_POSITION_EN BIT(21)
+#define B_AX_GID_20_POSITION_EN BIT(20)
+#define B_AX_GID_19_POSITION_EN BIT(19)
+#define B_AX_GID_18_POSITION_EN BIT(18)
+#define B_AX_GID_17_POSITION_EN BIT(17)
+#define B_AX_GID_16_POSITION_EN BIT(16)
+#define B_AX_GID_15_POSITION_EN BIT(15)
+#define B_AX_GID_14_POSITION_EN BIT(14)
+#define B_AX_GID_13_POSITION_EN BIT(13)
+#define B_AX_GID_12_POSITION_EN BIT(12)
+#define B_AX_GID_11_POSITION_EN BIT(11)
+#define B_AX_GID_10_POSITION_EN BIT(10)
+#define B_AX_GID_9_POSITION_EN BIT(9)
+#define B_AX_GID_8_POSITION_EN BIT(8)
+#define B_AX_GID_7_POSITION_EN BIT(7)
+#define B_AX_GID_6_POSITION_EN BIT(6)
+#define B_AX_GID_5_POSITION_EN BIT(5)
+#define B_AX_GID_4_POSITION_EN BIT(4)
+#define B_AX_GID_3_POSITION_EN BIT(3)
+#define B_AX_GID_2_POSITION_EN BIT(2)
+#define B_AX_GID_1_POSITION_EN BIT(1)
+#define B_AX_GID_0_POSITION_EN BIT(0)
+
+#define R_AX_GID_POSITION_EN1 0xC084
+#define R_AX_GID_POSITION_EN1_C1 0xE084
+#define B_AX_GID_63_POSITION_EN BIT(31)
+#define B_AX_GID_62_POSITION_EN BIT(30)
+#define B_AX_GID_61_POSITION_EN BIT(29)
+#define B_AX_GID_60_POSITION_EN BIT(28)
+#define B_AX_GID_59_POSITION_EN BIT(27)
+#define B_AX_GID_58_POSITION_EN BIT(26)
+#define B_AX_GID_57_POSITION_EN BIT(25)
+#define B_AX_GID_56_POSITION_EN BIT(24)
+#define B_AX_GID_55_POSITION_EN BIT(23)
+#define B_AX_GID_54_POSITION_EN BIT(22)
+#define B_AX_GID_53_POSITION_EN BIT(21)
+#define B_AX_GID_52_POSITION_EN BIT(20)
+#define B_AX_GID_51_POSITION_EN BIT(19)
+#define B_AX_GID_50_POSITION_EN BIT(18)
+#define B_AX_GID_49_POSITION_EN BIT(17)
+#define B_AX_GID_48_POSITION_EN BIT(16)
+#define B_AX_GID_47_POSITION_EN BIT(15)
+#define B_AX_GID_46_POSITION_EN BIT(14)
+#define B_AX_GID_45_POSITION_EN BIT(13)
+#define B_AX_GID_44_POSITION_EN BIT(12)
+#define B_AX_GID_43_POSITION_EN BIT(11)
+#define B_AX_GID_42_POSITION_EN BIT(10)
+#define B_AX_GID_41_POSITION_EN BIT(9)
+#define B_AX_GID_40_POSITION_EN BIT(8)
+#define B_AX_GID_39_POSITION_EN BIT(7)
+#define B_AX_GID_38_POSITION_EN BIT(6)
+#define B_AX_GID_37_POSITION_EN BIT(5)
+#define B_AX_GID_36_POSITION_EN BIT(4)
+#define B_AX_GID_35_POSITION_EN BIT(3)
+#define B_AX_GID_34_POSITION_EN BIT(2)
+#define B_AX_GID_33_POSITION_EN BIT(1)
+#define B_AX_GID_32_POSITION_EN BIT(0)
+
+#define R_AX_TX_SUB_CARRIER_VALUE 0xC088
+#define R_AX_TX_SUB_CARRIER_VALUE_C1 0xE088
+#define B_AX_TXSC_80M_SH 8
+#define B_AX_TXSC_80M_MSK 0xf
+#define B_AX_TXSC_40M_SH 4
+#define B_AX_TXSC_40M_MSK 0xf
+#define B_AX_TXSC_20M_SH 0
+#define B_AX_TXSC_20M_MSK 0xf
+
+#define R_AX_PTCL_RRSR0 0xC08C
+#define R_AX_PTCL_RRSR0_C1 0xE08C
+#define B_AX_RRSR_HE_SH 24
+#define B_AX_RRSR_HE_MSK 0xff
+#define B_AX_RRSR_VHT_SH 16
+#define B_AX_RRSR_VHT_MSK 0xff
+#define B_AX_RRSR_HT_SH 8
+#define B_AX_RRSR_HT_MSK 0xff
+#define B_AX_RRSR_OFDM_SH 0
+#define B_AX_RRSR_OFDM_MSK 0xff
+
+#define R_AX_PTCL_RRSR1 0xC090
+#define R_AX_PTCL_RRSR1_C1 0xE090
+#define B_AX_RRSR_RATE_EN_SH 8
+#define B_AX_RRSR_RATE_EN_MSK 0xf
+#define B_AX_RSC_SH 6
+#define B_AX_RSC_MSK 0x3
+#define B_AX_RRSR_CCK_SH 0
+#define B_AX_RRSR_CCK_MSK 0xf
+
+#define R_AX_FWC00IMR 0xC100
+#define R_AX_FWC00IMR_C1 0xE100
+#define B_AX_FS_SND_RDY_INT_EN BIT(29)
+#define B_AX_FS_RP_END_INT_EN BIT(28)
+#define B_AX_FS_RXBCN_TO_CNT_INT_EN BIT(27)
+#define B_AX_FS_RXBCN_HIT_INT_EN BIT(26)
+#define B_AX_FS_RX_MATCH_RTT_INT_EN BIT(25)
+#define B_AX_FS_BCNQ_LOCK_INT_EN BIT(24)
+#define B_AX_FS_P2P1_CTWEND_INT_EN BIT(23)
+#define B_AX_FS_P2P1_TSF32_TOGGLE_INT_EN BIT(22)
+#define B_AX_FS_P2P1_RFON_INT_EN BIT(21)
+#define B_AX_FS_P2P1_RFOFF_INT_EN BIT(20)
+#define B_AX_FS_P2P0_CTWEND_INT_EN BIT(19)
+#define B_AX_FS_P2P0_TSF32_TOGGLE_INT_EN BIT(18)
+#define B_AX_FS_P2P0_RFON_INT_EN BIT(17)
+#define B_AX_FS_P2P0_RFOFF_INT_EN BIT(16)
+#define B_AX_FS_MACID_PWRCHANGE3_INT_EN BIT(15)
+#define B_AX_FS_MACID_PWRCHANGE2_INT_EN BIT(14)
+#define B_AX_FS_MACID_PWRCHANGE1_INT_EN BIT(13)
+#define B_AX_FS_MACID_PWRCHANGE0_INT_EN BIT(12)
+#define B_AX_FS_RXFTMREQ_INT_EN BIT(11)
+#define B_AX_FS_RXFTM_INT_EN BIT(10)
+#define B_AX_FS_FTM_PTT_EN BIT(9)
+#define B_AX_FS_TXFTM_INT_EN BIT(8)
+#define B_AX_FS_SOUND_DONE_INT_EN BIT(7)
+#define B_AX_FS_RXDONE_INT_EN BIT(6)
+#define B_AX_FS_PSTIMER_5_INT_EN BIT(5)
+#define B_AX_FS_PSTIMER_4_INT_EN BIT(4)
+#define B_AX_FS_PSTIMER_3_INT_EN BIT(3)
+#define B_AX_FS_PSTIMER_2_INT_EN BIT(2)
+#define B_AX_FS_PSTIMER_1_INT_EN BIT(1)
+#define B_AX_FS_PSTIMER_0_INT_EN BIT(0)
+
+#define R_AX_FWC00ISR 0xC104
+#define R_AX_FWC00ISR_C1 0xE104
+#define B_AX_FS_SND_RDY_INT BIT(29)
+#define B_AX_FS_RP_END_INT BIT(28)
+#define B_AX_FS_RXBCN_TO_CNT_INT BIT(27)
+#define B_AX_FS_RXBCN_HIT_INT BIT(26)
+#define B_AX_FS_RX_MATCH_RTT_INT BIT(25)
+#define B_AX_FS_BCNQ_LOCK_INT BIT(24)
+#define B_AX_FS_P2P1_CTWEND_INT BIT(23)
+#define B_AX_FS_P2P1_TSF32_TOGGLE_INT BIT(22)
+#define B_AX_FS_P2P1_RFON_INT BIT(21)
+#define B_AX_FS_P2P1_RFOFF_INT BIT(20)
+#define B_AX_FS_P2P0_CTWEND_INT BIT(19)
+#define B_AX_FS_P2P0_TSF32_TOGGLE_INT BIT(18)
+#define B_AX_FS_P2P0_RFON_INT BIT(17)
+#define B_AX_FS_P2P0_RFOFF_INT BIT(16)
+#define B_AX_FS_MACID_PWRCHANGE3_INT BIT(15)
+#define B_AX_FS_MACID_PWRCHANGE2_INT BIT(14)
+#define B_AX_FS_MACID_PWRCHANGE1_INT BIT(13)
+#define B_AX_FS_MACID_PWRCHANGE0_INT BIT(12)
+#define B_AX_FS_RXFTMREQ_INT BIT(11)
+#define B_AX_FS_RXFTM_INT BIT(10)
+#define B_AX_FS_FTM_PTT_INT BIT(9)
+#define B_AX_FS_TXFTM_INT BIT(8)
+#define B_AX_FS_SOUND_DONE_INT BIT(7)
+#define B_AX_FS_RXDONE_INT BIT(6)
+#define B_AX_FS_PSTIMER_5_INT BIT(5)
+#define B_AX_FS_PSTIMER_4_INT BIT(4)
+#define B_AX_FS_PSTIMER_3_INT BIT(3)
+#define B_AX_FS_PSTIMER_2_INT BIT(2)
+#define B_AX_FS_PSTIMER_1_INT BIT(1)
+#define B_AX_FS_PSTIMER_0_INT BIT(0)
+
+#define R_AX_FWC01IMR 0xC108
+#define R_AX_FWC01IMR_C1 0xE108
+#define B_AX_FS_P0_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_AX_FS_P0_RXMTF1MRR0_INT_EN BIT(21)
+#define B_AX_FS_P0_RXMTF0_INT_EN BIT(20)
+#define B_AX_FS_P0_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_AX_FS_P0_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_AX_FS_P0_TRIGGER_PKT_INT_EN BIT(17)
+#define B_AX_FS_P0_EOSP_INT_EN BIT(16)
+#define B_AX_FS_P0_TXPKTIN_EN BIT(15)
+#define B_AX_FS_P0_TX_NULL1_INT_EN BIT(14)
+#define B_AX_FS_P0_TX_NULL0_INT_EN BIT(13)
+#define B_AX_FS_P0_RX_UMD0_INT_EN BIT(12)
+#define B_AX_FS_P0_RX_UMD1_INT_EN BIT(11)
+#define B_AX_FS_P0_RX_BMD0_INT_EN BIT(10)
+#define B_AX_FS_P0_RX_BMD1_INT_EN BIT(9)
+#define B_AX_FS_P0_RXBCNOK_INT_EN BIT(8)
+#define B_AX_FS_P0MB0_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P0MB0_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P0MB0_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P0MB0_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P0MB0_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P0MB0_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC01ISR 0xC10C
+#define R_AX_FWC01ISR_C1 0xE10C
+#define B_AX_FS_P0_RXBCN_NOHIT_INT BIT(22)
+#define B_AX_FS_P0_RXMTF1MRR0_INT BIT(21)
+#define B_AX_FS_P0_RXMTF0_INT BIT(20)
+#define B_AX_FS_P0_RX_UAPSDMD1_INT BIT(19)
+#define B_AX_FS_P0_RX_UAPSDMD0_INT BIT(18)
+#define B_AX_FS_P0_TRIGGER_PKT_INT BIT(17)
+#define B_AX_FS_P0_EOSP_INT BIT(16)
+#define B_AX_FS_P0_TXPKTIN_INT BIT(15)
+#define B_AX_FS_P0_TX_NULL1_INT BIT(14)
+#define B_AX_FS_P0_TX_NULL0_INT BIT(13)
+#define B_AX_FS_P0_RX_UMD0_INT BIT(12)
+#define B_AX_FS_P0_RX_UMD1_INT BIT(11)
+#define B_AX_FS_P0_RX_BMD0_INT BIT(10)
+#define B_AX_FS_P0_RX_BMD1_INT BIT(9)
+#define B_AX_FS_P0_RXBCNOK_INT BIT(8)
+#define B_AX_FS_P0MB0_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P0MB0_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P0MB0_HIQWND_INT BIT(3)
+#define B_AX_FS_P0MB0_TBTT_INT BIT(2)
+#define B_AX_FS_P0MB0_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P0MB0_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC02IMR 0xC110
+#define R_AX_FWC02IMR_C1 0xE110
+#define B_AX_FS_P1_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_AX_FS_P1_RXMTF1MRR0_INT_EN BIT(21)
+#define B_AX_FS_P1_RXMTF0_INT_EN BIT(20)
+#define B_AX_FS_P1_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_AX_FS_P1_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_AX_FS_P1_TRIGGER_PKT_INT_EN BIT(17)
+#define B_AX_FS_P1_EOSP_INT_EN BIT(16)
+#define B_AX_FS_P1_TXPKTIN_INT_EN BIT(15)
+#define B_AX_FS_P1_TX_NULL1_INT_EN BIT(14)
+#define B_AX_FS_P1_TX_NULL0_INT_EN BIT(13)
+#define B_AX_FS_P1_RX_UMD0_INT_EN BIT(12)
+#define B_AX_FS_P1_RX_UMD1_INT_EN BIT(11)
+#define B_AX_FS_P1_RX_BMD0_INT_EN BIT(10)
+#define B_AX_FS_P1_RX_BMD1_INT_EN BIT(9)
+#define B_AX_FS_P1_RXBCNOK_INT_EN BIT(8)
+#define B_AX_FS_P1_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P1_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P1_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P1_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P1_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P1_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC02ISR 0xC114
+#define R_AX_FWC02ISR_C1 0xE114
+#define B_AX_FS_P1_RXBCN_NOHIT_INT BIT(22)
+#define B_AX_FS_P1_RXMTF1MRR0_INT BIT(21)
+#define B_AX_FS_P1_RXMTF0_INT BIT(20)
+#define B_AX_FS_P1_RX_UAPSDMD1_INT BIT(19)
+#define B_AX_FS_P1_RX_UAPSDMD0_INT BIT(18)
+#define B_AX_FS_P1_TRIGGER_PKT_INT BIT(17)
+#define B_AX_FS_P1_EOSP_INT BIT(16)
+#define B_AX_FS_P1_TXPKTIN_INT BIT(15)
+#define B_AX_FS_P1_TX_NULL1_INT BIT(14)
+#define B_AX_FS_P1_TX_NULL0_INT BIT(13)
+#define B_AX_FS_P1_RX_UMD0_INT BIT(12)
+#define B_AX_FS_P1_RX_UMD1_INT BIT(11)
+#define B_AX_FS_P1_RX_BMD0_INT BIT(10)
+#define B_AX_FS_P1_RX_BMD1_INT BIT(9)
+#define B_AX_FS_P1_RXBCNOK_INT BIT(8)
+#define B_AX_FS_P1_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P1_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P1_HIQWND_INT BIT(3)
+#define B_AX_FS_P1_TBTT_INT BIT(2)
+#define B_AX_FS_P1_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P1_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC03IMR 0xC118
+#define R_AX_FWC03IMR_C1 0xE118
+#define B_AX_FS_P2_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_AX_FS_P2_RXMTF1MRR0_INT_EN BIT(21)
+#define B_AX_FS_P2_RXMTF0_INT_EN BIT(20)
+#define B_AX_FS_P2_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_AX_FS_P2_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_AX_FS_P2_TRIGGER_PKT_INT_EN BIT(17)
+#define B_AX_FS_P2_EOSP_INT_EN BIT(16)
+#define B_AX_FS_P2_TXPKTIN_INT_EN BIT(15)
+#define B_AX_FS_P2_TX_NULL1_INT_EN BIT(14)
+#define B_AX_FS_P2_TX_NULL0_INT_EN BIT(13)
+#define B_AX_FS_P2_RX_UMD0_INT_EN BIT(12)
+#define B_AX_FS_P2_RX_UMD1_INT_EN BIT(11)
+#define B_AX_FS_P2_RX_BMD0_INT_EN BIT(10)
+#define B_AX_FS_P2_RX_BMD1_INT_EN BIT(9)
+#define B_AX_FS_P2_RXBCNOK_INT_EN BIT(8)
+#define B_AX_FS_P2_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P2_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P2_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P2_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P2_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P2_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC03ISR 0xC11C
+#define R_AX_FWC03ISR_C1 0xE11C
+#define B_AX_FS_P2_RXBCN_NOHIT_INT BIT(22)
+#define B_AX_FS_P2_RXMTF1MRR0_INT BIT(21)
+#define B_AX_FS_P2_RXMTF0_INT BIT(20)
+#define B_AX_FS_P2_RX_UAPSDMD1_INT BIT(19)
+#define B_AX_FS_P2_RX_UAPSDMD0_INT BIT(18)
+#define B_AX_FS_P2_TRIGGER_PKT_INT BIT(17)
+#define B_AX_FS_P2_EOSP_INT BIT(16)
+#define B_AX_FS_P2_TXPKTIN_INT BIT(15)
+#define B_AX_FS_P2_TX_NULL1_INT BIT(14)
+#define B_AX_FS_P2_TX_NULL0_INT BIT(13)
+#define B_AX_FS_P2_RX_UMD0_INT BIT(12)
+#define B_AX_FS_P2_RX_UMD1_INT BIT(11)
+#define B_AX_FS_P2_RX_BMD0_INT BIT(10)
+#define B_AX_FS_P2_RX_BMD1_INT BIT(9)
+#define B_AX_FS_P2_RXBCNOK_INT BIT(8)
+#define B_AX_FS_P2_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P2_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P2_HIQWND_INT BIT(3)
+#define B_AX_FS_P2_TBTT_INT BIT(2)
+#define B_AX_FS_P2_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P2_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC04IMR 0xC120
+#define R_AX_FWC04IMR_C1 0xE120
+#define B_AX_FS_P3_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_AX_FS_P3_RXMTF1MRR0_INT_EN BIT(21)
+#define B_AX_FS_P3_RXMTF0_INT_EN BIT(20)
+#define B_AX_FS_P3_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_AX_FS_P3_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_AX_FS_P3_TRIGGER_PKT_INT_EN BIT(17)
+#define B_AX_FS_P3_EOSP_INT_EN BIT(16)
+#define B_AX_FS_P3_TXPKTIN_INT_EN BIT(15)
+#define B_AX_FS_P3_TX_NULL1_INT_EN BIT(14)
+#define B_AX_FS_P3_TX_NULL0_INT_EN BIT(13)
+#define B_AX_FS_P3_RX_UMD0_INT_EN BIT(12)
+#define B_AX_FS_P3_RX_UMD1_INT_EN BIT(11)
+#define B_AX_FS_P3_RX_BMD0_INT_EN BIT(10)
+#define B_AX_FS_P3_RX_BMD1_INT_EN BIT(9)
+#define B_AX_FS_P3_RXBCNOK_INT_EN BIT(8)
+#define B_AX_FS_P3_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P3_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P3_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P3_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P3_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P3_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC04ISR 0xC124
+#define R_AX_FWC04ISR_C1 0xE124
+#define B_AX_FS_P3_RXBCN_NOHIT_INT BIT(22)
+#define B_AX_FS_P3_RXMTF1MRR0_INT BIT(21)
+#define B_AX_FS_P3_RXMTF0_INT BIT(20)
+#define B_AX_FS_P3_RX_UAPSDMD1_INT BIT(19)
+#define B_AX_FS_P3_RX_UAPSDMD0_INT BIT(18)
+#define B_AX_FS_P3_TRIGGER_PKT_INT BIT(17)
+#define B_AX_FS_P3_EOSP_INT BIT(16)
+#define B_AX_FS_P3_TXPKTIN_INT BIT(15)
+#define B_AX_FS_P3_TX_NULL1_INT BIT(14)
+#define B_AX_FS_P3_TX_NULL0_INT BIT(13)
+#define B_AX_FS_P3_RX_UMD0_INT BIT(12)
+#define B_AX_FS_P3_RX_UMD1_INT BIT(11)
+#define B_AX_FS_P3_RX_BMD0_INT BIT(10)
+#define B_AX_FS_P3_RX_BMD1_INT BIT(9)
+#define B_AX_FS_P3_RXBCNOK_INT BIT(8)
+#define B_AX_FS_P3_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P3_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P3_HIQWND_INT BIT(3)
+#define B_AX_FS_P3_TBTT_INT BIT(2)
+#define B_AX_FS_P3_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P3_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC05IMR 0xC128
+#define R_AX_FWC05IMR_C1 0xE128
+#define B_AX_FS_P4_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_AX_FS_P4_RXMTF1MRR0_INT_EN BIT(21)
+#define B_AX_FS_P4_RXMTF0_INT_EN BIT(20)
+#define B_AX_FS_P4_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_AX_FS_P4_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_AX_FS_P4_TRIGGER_PKT_INT_EN BIT(17)
+#define B_AX_FS_P4_EOSP_INT_EN BIT(16)
+#define B_AX_FS_P4_TXPKTIN_INT_EN BIT(15)
+#define B_AX_FS_P4_TX_NULL1_INT_EN BIT(14)
+#define B_AX_FS_P4_TX_NULL0_INT_EN BIT(13)
+#define B_AX_FS_P4_RX_UMD0_INT_EN BIT(12)
+#define B_AX_FS_P4_RX_UMD1_INT_EN BIT(11)
+#define B_AX_FS_P4_RX_BMD0_INT_EN BIT(10)
+#define B_AX_FS_P4_RX_BMD1_INT_EN BIT(9)
+#define B_AX_FS_P4_RXBCNOK_INT_EN BIT(8)
+#define B_AX_FS_P4_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P4_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P4_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P4_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P4_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P4_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC05ISR 0xC12C
+#define R_AX_FWC05ISR_C1 0xE12C
+#define B_AX_FS_P4_RXBCN_NOHIT_INT BIT(22)
+#define B_AX_FS_P4_RXMTF1MRR0_INT BIT(21)
+#define B_AX_FS_P4_RXMTF0_INT BIT(20)
+#define B_AX_FS_P4_RX_UAPSDMD1_INT BIT(19)
+#define B_AX_FS_P4_RX_UAPSDMD0_INT BIT(18)
+#define B_AX_FS_P4_TRIGGER_PKT_INT BIT(17)
+#define B_AX_FS_P4_EOSP_INT BIT(16)
+#define B_AX_FS_P4_TXPKTIN_INT BIT(15)
+#define B_AX_FS_P4_TX_NULL1_INT BIT(14)
+#define B_AX_FS_P4_TX_NULL0_INT BIT(13)
+#define B_AX_FS_P4_RX_UMD0_INT BIT(12)
+#define B_AX_FS_P4_RX_UMD1_INT BIT(11)
+#define B_AX_FS_P4_RX_BMD0_INT BIT(10)
+#define B_AX_FS_P4_RX_BMD1_INT BIT(9)
+#define B_AX_FS_P4_RXBCNOK_INT BIT(8)
+#define B_AX_FS_P4_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P4_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P4_HIQWND_INT BIT(3)
+#define B_AX_FS_P4_TBTT_INT BIT(2)
+#define B_AX_FS_P4_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P4_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC06IMR 0xC130
+#define R_AX_FWC06IMR_C1 0xE130
+#define B_AX_FS_P0MB4_TXBCNERR_INT_EN BIT(29)
+#define B_AX_FS_P0MB4_TXBCNOK_INT_EN BIT(28)
+#define B_AX_FS_P0MB4_HIQWND_INT_EN BIT(27)
+#define B_AX_FS_P0MB4_TBTT_INT_EN BIT(26)
+#define B_AX_FS_P0MB4_TBTTERLY_INT_EN BIT(25)
+#define B_AX_FS_P0MB4_BCNERLY_INT_EN BIT(24)
+#define B_AX_FS_P0MB3_TXBCNERR_INT_EN BIT(21)
+#define B_AX_FS_P0MB3_TXBCNOK_INT_EN BIT(20)
+#define B_AX_FS_P0MB3_HIQWND_INT_EN BIT(19)
+#define B_AX_FS_P0MB3_TBTT_INT_EN BIT(18)
+#define B_AX_FS_P0MB3_TBTTERLY_INT_EN BIT(17)
+#define B_AX_FS_P0MB3_BCNERLY_INT_EN BIT(16)
+#define B_AX_FS_P0MB2_TXBCNERR_INT_EN BIT(13)
+#define B_AX_FS_P0MB2_TXBCNOK_INT_EN BIT(12)
+#define B_AX_FS_P0MB2_HIQWND_INT_EN BIT(11)
+#define B_AX_FS_P0MB2_TBTT_INT_EN BIT(10)
+#define B_AX_FS_P0MB2_TBTTERLY_INT_EN BIT(9)
+#define B_AX_FS_P0MB2_BCNERLY_INT_EN BIT(8)
+#define B_AX_FS_P0MB1_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P0MB1_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P0MB1_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P0MB1_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P0MB1_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P0MB1_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC06ISR 0xC134
+#define R_AX_FWC06ISR_C1 0xE134
+#define B_AX_FS_P0MB4_TXBCNERR_INT BIT(29)
+#define B_AX_FS_P0MB4_TXBCNOK_INT BIT(28)
+#define B_AX_FS_P0MB4_HIQWND_INT BIT(27)
+#define B_AX_FS_P0MB4_TBTT_INT BIT(26)
+#define B_AX_FS_P0MB4_TBTTERLY_INT BIT(25)
+#define B_AX_FS_P0MB4_BCNERLY_INT BIT(24)
+#define B_AX_FS_P0MB3_TXBCNERR_INT BIT(21)
+#define B_AX_FS_P0MB3_TXBCNOK_INT BIT(20)
+#define B_AX_FS_P0MB3_HIQWND_INT BIT(19)
+#define B_AX_FS_P0MB3_TBTT_INT BIT(18)
+#define B_AX_FS_P0MB3_TBTTERLY_INT BIT(17)
+#define B_AX_FS_P0MB3_BCNERLY_INT BIT(16)
+#define B_AX_FS_P0MB2_TXBCNERR_INT BIT(13)
+#define B_AX_FS_P0MB2_TXBCNOK_INT BIT(12)
+#define B_AX_FS_P0MB2_HIQWND_INT BIT(11)
+#define B_AX_FS_P0MB2_TBTT_INT BIT(10)
+#define B_AX_FS_P0MB2_TBTTERLY_INT BIT(9)
+#define B_AX_FS_P0MB2_BCNERLY_INT BIT(8)
+#define B_AX_FS_P0MB1_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P0MB1_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P0MB1_HIQWND_INT BIT(3)
+#define B_AX_FS_P0MB1_TBTT_INT BIT(2)
+#define B_AX_FS_P0MB1_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P0MB1_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC07IMR 0xC138
+#define R_AX_FWC07IMR_C1 0xE138
+#define B_AX_FS_P0MB8_TXBCNERR_INT_EN BIT(29)
+#define B_AX_FS_P0MB8_TXBCNOK_INT_EN BIT(28)
+#define B_AX_FS_P0MB8_HIQWND_INT_EN BIT(27)
+#define B_AX_FS_P0MB8_TBTT_INT_EN BIT(26)
+#define B_AX_FS_P0MB8_TBTTERLY_INT_EN BIT(25)
+#define B_AX_FS_P0MB8_BCNERLY_INT_EN BIT(24)
+#define B_AX_FS_P0MB7_TXBCNERR_INT_EN BIT(21)
+#define B_AX_FS_P0MB7_TXBCNOK_INT_EN BIT(20)
+#define B_AX_FS_P0MB7_HIQWND_INT_EN BIT(19)
+#define B_AX_FS_P0MB7_TBTT_INT_EN BIT(18)
+#define B_AX_FS_P0MB7_TBTTERLY_INT_EN BIT(17)
+#define B_AX_FS_P0MB7_BCNERLY_INT_EN BIT(16)
+#define B_AX_FS_P0MB6_TXBCNERR_INT_EN BIT(13)
+#define B_AX_FS_P0MB6_TXBCNOK_INT_EN BIT(12)
+#define B_AX_FS_P0MB6_HIQWND_INT_EN BIT(11)
+#define B_AX_FS_P0MB6_TBTT_INT_EN BIT(10)
+#define B_AX_FS_P0MB6_TBTTERLY_INT_EN BIT(9)
+#define B_AX_FS_P0MB6_BCNERLY_INT_EN BIT(8)
+#define B_AX_FS_P0MB5_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P0MB5_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P0MB5_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P0MB5_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P0MB5_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P0MB5_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC07ISR 0xC13C
+#define R_AX_FWC07ISR_C1 0xE13C
+#define B_AX_FS_P0MB8_TXBCNERR_INT BIT(29)
+#define B_AX_FS_P0MB8_TXBCNOK_INT BIT(28)
+#define B_AX_FS_P0MB8_HIQWND_INT BIT(27)
+#define B_AX_FS_P0MB8_TBTT_INT BIT(26)
+#define B_AX_FS_P0MB8_TBTTERLY_INT BIT(25)
+#define B_AX_FS_P0MB8_BCNERLY_INT BIT(24)
+#define B_AX_FS_P0MB7_TXBCNERR_INT BIT(21)
+#define B_AX_FS_P0MB7_TXBCNOK_INT BIT(20)
+#define B_AX_FS_P0MB7_HIQWND_INT BIT(19)
+#define B_AX_FS_P0MB7_TBTT_INT BIT(18)
+#define B_AX_FS_P0MB7_TBTTERLY_INT BIT(17)
+#define B_AX_FS_P0MB7_BCNERLY_INT BIT(16)
+#define B_AX_FS_P0MB6_TXBCNERR_INT BIT(13)
+#define B_AX_FS_P0MB6_TXBCNOK_INT BIT(12)
+#define B_AX_FS_P0MB6_HIQWND_INT BIT(11)
+#define B_AX_FS_P0MB6_TBTT_INT BIT(10)
+#define B_AX_FS_P0MB6_TBTTERLY_INT BIT(9)
+#define B_AX_FS_P0MB6_BCNERLY_INT BIT(8)
+#define B_AX_FS_P0MB5_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P0MB5_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P0MB5_HIQWND_INT BIT(3)
+#define B_AX_FS_P0MB5_TBTT_INT BIT(2)
+#define B_AX_FS_P0MB5_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P0MB5_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC08IMR 0xC140
+#define R_AX_FWC08IMR_C1 0xE140
+#define B_AX_FS_P0MB12_TXBCNERR_INT_EN BIT(29)
+#define B_AX_FS_P0MB12_TXBCNOK_INT_EN BIT(28)
+#define B_AX_FS_P0MB12_HIQWND_INT_EN BIT(27)
+#define B_AX_FS_P0MB12_TBTT_INT_EN BIT(26)
+#define B_AX_FS_P0MB12_TBTTERLY_INT_EN BIT(25)
+#define B_AX_FS_P0MB12_BCNERLY_INT_EN BIT(24)
+#define B_AX_FS_P0MB11_TXBCNERR_INT_EN BIT(21)
+#define B_AX_FS_P0MB11_TXBCNOK_INT_EN BIT(20)
+#define B_AX_FS_P0MB11_HIQWND_INT_EN BIT(19)
+#define B_AX_FS_P0MB11_TBTT_INT_EN BIT(18)
+#define B_AX_FS_P0MB11_TBTTERLY_INT_EN BIT(17)
+#define B_AX_FS_P0MB11_BCNERLY_INT_EN BIT(16)
+#define B_AX_FS_P0MB10_TXBCNERR_INT_EN BIT(13)
+#define B_AX_FS_P0MB10_TXBCNOK_INT_EN BIT(12)
+#define B_AX_FS_P0MB10_HIQWND_INT_EN BIT(11)
+#define B_AX_FS_P0MB10_TBTT_INT_EN BIT(10)
+#define B_AX_FS_P0MB10_TBTTERLY_INT_EN BIT(9)
+#define B_AX_FS_P0MB10_BCNERLY_INT_EN BIT(8)
+#define B_AX_FS_P0MB9_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P0MB9_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P0MB9_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P0MB9_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P0MB9_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P0MB9_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC08ISR 0xC144
+#define R_AX_FWC08ISR_C1 0xE144
+#define B_AX_FS_P0MB12_TXBCNERR_INT BIT(29)
+#define B_AX_FS_P0MB12_TXBCNOK_INT BIT(28)
+#define B_AX_FS_P0MB12_HIQWND_INT BIT(27)
+#define B_AX_FS_P0MB12_TBTT_INT BIT(26)
+#define B_AX_FS_P0MB12_TBTTERLY_INT BIT(25)
+#define B_AX_FS_P0MB12_BCNERLY_INT BIT(24)
+#define B_AX_FS_P0MB11_TXBCNERR_INT BIT(21)
+#define B_AX_FS_P0MB11_TXBCNOK_INT BIT(20)
+#define B_AX_FS_P0MB11_HIQWND_INT BIT(19)
+#define B_AX_FS_P0MB11_TBTT_INT BIT(18)
+#define B_AX_FS_P0MB11_TBTTERLY_INT BIT(17)
+#define B_AX_FS_P0MB11_BCNERLY_INT BIT(16)
+#define B_AX_FS_P0MB10_TXBCNERR_INT BIT(13)
+#define B_AX_FS_P0MB10_TXBCNOK_INT BIT(12)
+#define B_AX_FS_P0MB10_HIQWND_INT BIT(11)
+#define B_AX_FS_P0MB10_TBTT_INT BIT(10)
+#define B_AX_FS_P0MB10_TBTTERLY_INT BIT(9)
+#define B_AX_FS_P0MB10_BCNERLY_INT BIT(8)
+#define B_AX_FS_P0MB9_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P0MB9_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P0MB9_HIQWND_INT BIT(3)
+#define B_AX_FS_P0MB9_TBTT_INT BIT(2)
+#define B_AX_FS_P0MB9_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P0MB9_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC09IMR 0xC148
+#define R_AX_FWC09IMR_C1 0xE148
+#define B_AX_FS_P0MB15_TXBCNERR_INT_EN BIT(21)
+#define B_AX_FS_P0MB15_TXBCNOK_INT_EN BIT(20)
+#define B_AX_FS_P0MB15_HIQWND_INT_EN BIT(19)
+#define B_AX_FS_P0MB15_TBTT_INT_EN BIT(18)
+#define B_AX_FS_P0MB15_TBTTERLY_INT_EN BIT(17)
+#define B_AX_FS_P0MB15_BCNERLY_INT_EN BIT(16)
+#define B_AX_FS_P0MB14_TXBCNERR_INT_EN BIT(13)
+#define B_AX_FS_P0MB14_TXBCNOK_INT_EN BIT(12)
+#define B_AX_FS_P0MB14_HIQWND_INT_EN BIT(11)
+#define B_AX_FS_P0MB14_TBTT_INT_EN BIT(10)
+#define B_AX_FS_P0MB14_TBTTERLY_INT_EN BIT(9)
+#define B_AX_FS_P0MB14_BCNERLY_INT_EN BIT(8)
+#define B_AX_FS_P0MB13_TXBCNERR_INT_EN BIT(5)
+#define B_AX_FS_P0MB13_TXBCNOK_INT_EN BIT(4)
+#define B_AX_FS_P0MB13_HIQWND_INT_EN BIT(3)
+#define B_AX_FS_P0MB13_TBTT_INT_EN BIT(2)
+#define B_AX_FS_P0MB13_TBTTERLY_INT_EN BIT(1)
+#define B_AX_FS_P0MB13_BCNERLY_INT_EN BIT(0)
+
+#define R_AX_FWC09ISR 0xC14C
+#define R_AX_FWC09ISR_C1 0xE14C
+#define B_AX_FS_P0MB15_TXBCNERR_INT BIT(21)
+#define B_AX_FS_P0MB15_TXBCNOK_INT BIT(20)
+#define B_AX_FS_P0MB15_HIQWND_INT BIT(19)
+#define B_AX_FS_P0MB15_TBTT_INT BIT(18)
+#define B_AX_FS_P0MB15_TBTTERLY_INT BIT(17)
+#define B_AX_FS_P0MB15_BCNERLY_INT BIT(16)
+#define B_AX_FS_P0MB14_TXBCNERR_INT BIT(13)
+#define B_AX_FS_P0MB14_TXBCNOK_INT BIT(12)
+#define B_AX_FS_P0MB14_HIQWND_INT BIT(11)
+#define B_AX_FS_P0MB14_TBTT_INT BIT(10)
+#define B_AX_FS_P0MB14_TBTTERLY_INT BIT(9)
+#define B_AX_FS_P0MB14_BCNERLY_INT BIT(8)
+#define B_AX_FS_P0MB13_TXBCNERR_INT BIT(5)
+#define B_AX_FS_P0MB13_TXBCNOK_INT BIT(4)
+#define B_AX_FS_P0MB13_HIQWND_INT BIT(3)
+#define B_AX_FS_P0MB13_TBTT_INT BIT(2)
+#define B_AX_FS_P0MB13_TBTTERLY_INT BIT(1)
+#define B_AX_FS_P0MB13_BCNERLY_INT BIT(0)
+
+#define R_AX_FWC0AIMR 0xC150
+#define R_AX_FWC0AIMR_C1 0xE150
+#define B_AX_FS_PPS1_CTWEND_INT_EN BIT(15)
+#define B_AX_FS_PPS1_TSF32_TOGL_INT_EN BIT(14)
+#define B_AX_FS_PPS1_PON_ERLY_INT_EN BIT(13)
+#define B_AX_FS_PPS1_POF_ERLY_INT_EN BIT(12)
+#define B_AX_FS_PPS1_PON_INT_EN BIT(11)
+#define B_AX_FS_PPS1_POF_INT_EN BIT(10)
+#define B_AX_FS_PPS0_CTWEND_INT_EN BIT(5)
+#define B_AX_FS_PPS0_TSF32_TOGL_INT_EN BIT(4)
+#define B_AX_FS_PPS0_PON_ERLY_INT_EN BIT(3)
+#define B_AX_FS_PPS0_POF_ERLY_INT_EN BIT(2)
+#define B_AX_FS_PPS0_PON_INT_EN BIT(1)
+#define B_AX_FS_PPS0_POF_INT_EN BIT(0)
+
+#define R_AX_FWC0AISR 0xC154
+#define R_AX_FWC0AISR_C1 0xE154
+#define B_AX_FS_PPS1_CTWEND_INT BIT(15)
+#define B_AX_FS_PPS1_TSF32_TOGL_INT BIT(14)
+#define B_AX_FS_PPS1_PON_ERLY_INT BIT(13)
+#define B_AX_FS_PPS1_POF_ERLY_INT BIT(12)
+#define B_AX_FS_PPS1_PON_INT BIT(11)
+#define B_AX_FS_PPS1_POF_INT BIT(10)
+#define B_AX_FS_PPS0_CTWEND_INT BIT(5)
+#define B_AX_FS_PPS0_TSF32_TOGL_INT BIT(4)
+#define B_AX_FS_PPS0_PON_ERLY_INT BIT(3)
+#define B_AX_FS_PPS0_POF_ERLY_INT BIT(2)
+#define B_AX_FS_PPS0_PON_INT BIT(1)
+#define B_AX_FS_PPS0_POF_INT BIT(0)
+
+#define R_AX_CMAC_ERR_IMR 0xC160
+#define R_AX_CMAC_ERR_IMR_C1 0xE160
+#define B_AX_WMAC_TX_ERR_IND_EN BIT(7)
+#define B_AX_WMAC_RX_ERR_IND_EN BIT(6)
+#define B_AX_TXPWR_CTRL_ERR_IND_EN BIT(5)
+#define B_AX_PHYINTF_ERR_IND_EN BIT(4)
+#define B_AX_DMA_TOP_ERR_IND_EN BIT(3)
+#define B_AX_PTCL_TOP_ERR_IND_EN BIT(1)
+#define B_AX_SCHEDULE_TOP_ERR_IND_EN BIT(0)
+
+#define R_AX_CMAC_ERR_ISR 0xC164
+#define R_AX_CMAC_ERR_ISR_C1 0xE164
+#define B_AX_WMAC_TX_ERR_IND BIT(7)
+#define B_AX_WMAC_RX_ERR_IND BIT(6)
+#define B_AX_TXPWR_CTRL_ERR_IND BIT(5)
+#define B_AX_PHYINTF_ERR_IND BIT(4)
+#define B_AX_DMA_TOP_ERR_IND BIT(3)
+#define B_AX_PTCL_TOP_ERR_IND BIT(1)
+#define B_AX_SCHEDULE_TOP_ERR_IND BIT(0)
+
+#define R_AX_HC00IMR 0xC180
+#define R_AX_HC00IMR_C1 0xE180
+#define B_AX_TBTT_B0P4_INT_EN BIT(16)
+#define B_AX_TBTT_B0P3_INT_EN BIT(15)
+#define B_AX_TBTT_B0P2_INT_EN BIT(14)
+#define B_AX_TBTT_B0P1_INT_EN BIT(13)
+#define B_AX_TBTT_B0P0_INT_EN BIT(12)
+#define B_AX_PKT_INFO_ERR_INT_EN BIT(11)
+#define B_AX_BB_STOPRX_INT_EN BIT(10)
+#define B_AX_TXERR_INT_EN BIT(9)
+#define B_AX_RXERR_INT_EN BIT(8)
+#define B_AX_P2P1_TSF32_TOGG_INT_EN BIT(7)
+#define B_AX_P2P0_TSF32_TOGG_INT_EN BIT(6)
+#define B_AX_PWR_127TO96_INT_EN BIT(5)
+#define B_AX_PWR_95TO64_INT_EN BIT(4)
+#define B_AX_PWR_63TO32_INT_EN BIT(3)
+#define B_AX_PWR_31TO0_INT_EN BIT(2)
+#define B_AX_PSTIMER_5_INT_EN BIT(1)
+#define B_AX_PSTIMER_4_INT_EN BIT(0)
+
+#define R_AX_HC00ISR 0xC184
+#define R_AX_HC00ISR_C1 0xE184
+#define B_AX_TBTT_B0P4_INT BIT(16)
+#define B_AX_TBTT_B0P3_INT BIT(15)
+#define B_AX_TBTT_B0P2_INT BIT(14)
+#define B_AX_TBTT_B0P1_INT BIT(13)
+#define B_AX_TBTT_B0P0_INT BIT(12)
+#define B_AX_PKT_INFO_ERR_INT BIT(11)
+#define B_AX_BB_STOPRX_INT BIT(10)
+#define B_AX_TXERR_INT BIT(9)
+#define B_AX_RXERR_INT BIT(8)
+#define B_AX_P2P1_TSF32_TOGG_INT BIT(7)
+#define B_AX_P2P0_TSF32_TOGG_INT BIT(6)
+#define B_AX_PWR_127TO96_INT BIT(5)
+#define B_AX_PWR_95TO64_INT BIT(4)
+#define B_AX_PWR_63TO32_INT BIT(3)
+#define B_AX_PWR_31TO0_INT BIT(2)
+#define B_AX_PSTIMER_5_INT BIT(1)
+#define B_AX_PSTIMER_4_INT BIT(0)
+
+//
+// SCH
+//
+
+#define R_AX_PPS0_CTRL 0xC200
+#define R_AX_PPS0_CTRL_C1 0xE200
+#define B_AX_PPS0_PWR_RST1 BIT(31)
+#define B_AX_PPS0_PWR_RST0 BIT(30)
+#define B_AX_PPS0_CTWIN_SH 16
+#define B_AX_PPS0_CTWIN_MSK 0xfff
+#define B_AX_PPS0_TXOP_BRK_EN BIT(15)
+#define B_AX_PPS0_AGG_BRK_EN BIT(14)
+#define B_AX_PPS0_POF_AND_EN BIT(13)
+#define B_AX_PPS0_PSWIND_EN BIT(12)
+#define B_AX_PPS0_TSFB32_RST_EN BIT(11)
+#define B_AX_PPS0_PORT_SEL_SH 8
+#define B_AX_PPS0_PORT_SEL_MSK 0x7
+#define B_AX_PPS0_ALLSLEEP_EN BIT(7)
+#define B_AX_PPS0_OFF_DISTX_EN BIT(6)
+#define B_AX_PPS0_CTWIN_EN BIT(5)
+#define B_AX_PPS0_BCNAREA_EN BIT(4)
+#define B_AX_PPS0_WITHBCNERY BIT(3)
+#define B_AX_PPS0_POF1_EN BIT(2)
+#define B_AX_PPS0_POF0_EN BIT(1)
+#define B_AX_PPS0_PWR_MGT_EN BIT(0)
+
+#define R_AX_PPS0_SPEC_STATE 0xC204
+#define R_AX_PPS0_SPEC_STATE_C1 0xE204
+#define B_AX_PPS0_SPEC_POW_STATE BIT(7)
+#define B_AX_PPS0_SPEC_CTWIN_ON BIT(6)
+#define B_AX_PPS0_SPEC_BCNAREA_ON BIT(5)
+#define B_AX_PPS0_SPEC_BCNERLY BIT(4)
+#define B_AX_PPS0_SPEC_POF1_OFF_PERD BIT(3)
+#define B_AX_PPS0_SPEC_FORCE_DOZE1 BIT(2)
+#define B_AX_PPS0_SPEC_POF0_OFF_PERD BIT(1)
+#define B_AX_PPS0_SPEC_FORCE_DOZE0 BIT(0)
+
+#define R_AX_PPS0_STATE 0xC205
+#define R_AX_PPS0_STATE_C1 0xE205
+#define B_AX_PPS0_POW_STATE BIT(7)
+#define B_AX_PPS0_CTWIN_ON BIT(6)
+#define B_AX_PPS0_BCNAREA_ON BIT(5)
+#define B_AX_PPS0_BCNERLY BIT(4)
+#define B_AX_PPS0_POF1_OFF_PERD BIT(3)
+#define B_AX_PPS0_FORCE_DOZE1 BIT(2)
+#define B_AX_PPS0_POF0_OFF_PERD BIT(1)
+#define B_AX_PPS0_FORCE_DOZE0 BIT(0)
+
+#define R_AX_PPS0_PAUSE_CTRL0 0xC206
+#define R_AX_PPS0_PAUSE_CTRL0_C1 0xE206
+#define B_AX_PPS0_POF_STOP_TX_HANG BIT(15)
+#define B_AX_PPS0_MGQ_PAUSE_EN BIT(11)
+#define B_AX_PPS0_HIQ_PAUSE_EN BIT(10)
+#define B_AX_PPS0_BCNQ_PAUSE_EN BIT(9)
+#define B_AX_PPS0_MACID_PAUSE_EN BIT(8)
+#define B_AX_PPS0_PAUSE_MACID_SH 0
+#define B_AX_PPS0_PAUSE_MACID_MSK 0xff
+
+#define R_AX_PPS0_PAUSE_CTRL1 0xC208
+#define R_AX_PPS0_PAUSE_CTRL1_C1 0xE208
+#define B_AX_PPS0_POWON_DISTX_SH 16
+#define B_AX_PPS0_POWON_DISTX_MSK 0xffff
+#define B_AX_PPS0_POWOFF_DISTX_SH 0
+#define B_AX_PPS0_POWOFF_DISTX_MSK 0xffff
+
+#define R_AX_PPS0_PAUSE_CTRL2 0xC20C
+#define R_AX_PPS0_PAUSE_CTRL2_C1 0xE20C
+#define B_AX_PPS0_POWOFF_ERLY_SH 16
+#define B_AX_PPS0_POWOFF_ERLY_MSK 0xffff
+#define B_AX_PPS0_POWON_ERLY_SH 0
+#define B_AX_PPS0_POWON_ERLY_MSK 0xffff
+
+#define R_AX_PPS0_POF0_PARAM0 0xC210
+#define R_AX_PPS0_POF0_PARAM0_C1 0xE210
+#define B_AX_PPS0_POF0_DUR_SH 0
+#define B_AX_PPS0_POF0_DUR_MSK 0xffffffffL
+
+#define R_AX_PPS0_POF0_PARAM1 0xC214
+#define R_AX_PPS0_POF0_PARAM1_C1 0xE214
+#define B_AX_PPS0_POF0_ITVL_SH 0
+#define B_AX_PPS0_POF0_ITVL_MSK 0xffffffffL
+
+#define R_AX_PPS0_POF0_PARAM2 0xC218
+#define R_AX_PPS0_POF0_PARAM2_C1 0xE218
+#define B_AX_PPS0_POF0_START_SH 0
+#define B_AX_PPS0_POF0_START_MSK 0xffffffffL
+
+#define R_AX_PPS0_POF0_PARAM3 0xC21C
+#define R_AX_PPS0_POF0_PARAM3_C1 0xE21C
+#define B_AX_PPS0_POF0_CUR_CNT_SH 8
+#define B_AX_PPS0_POF0_CUR_CNT_MSK 0xff
+#define B_AX_PPS0_POF0_CNT_SH 0
+#define B_AX_PPS0_POF0_CNT_MSK 0xff
+
+#define R_AX_PPS0_POF1_PARAM0 0xC220
+#define R_AX_PPS0_POF1_PARAM0_C1 0xE220
+#define B_AX_PPS0_POF1_DUR_SH 0
+#define B_AX_PPS0_POF1_DUR_MSK 0xffffffffL
+
+#define R_AX_PPS0_POF1_PARAM1 0xC224
+#define R_AX_PPS0_POF1_PARAM1_C1 0xE224
+#define B_AX_PPS0_POF1_ITVL_SH 0
+#define B_AX_PPS0_POF1_ITVL_MSK 0xffffffffL
+
+#define R_AX_PPS0_POF1_PARAM2 0xC228
+#define R_AX_PPS0_POF1_PARAM2_C1 0xE228
+#define B_AX_PPS0_POF1_START_SH 0
+#define B_AX_PPS0_POF1_START_MSK 0xffffffffL
+
+#define R_AX_PPS0_POF1_PARAM3 0xC22C
+#define R_AX_PPS0_POF1_PARAM3_C1 0xE22C
+#define B_AX_PPS0_POF1_CUR_CNT_SH 8
+#define B_AX_PPS0_POF1_CUR_CNT_MSK 0xff
+#define B_AX_PPS0_POF1_CNT_SH 0
+#define B_AX_PPS0_POF1_CNT_MSK 0xff
+
+#define R_AX_PPS0_CURR_DOZE0 0xC230
+#define R_AX_PPS0_CURR_DOZE0_C1 0xE230
+#define B_AX_PPS0_POF0_CURR_DOZE_SH 0
+#define B_AX_PPS0_POF0_CURR_DOZE_MSK 0xffffffffL
+
+#define R_AX_PPS0_CURR_DOZE1 0xC234
+#define R_AX_PPS0_CURR_DOZE1_C1 0xE234
+#define B_AX_PPS0_POF1_CURR_DOZE_SH 0
+#define B_AX_PPS0_POF1_CURR_DOZE_MSK 0xffffffffL
+
+#define R_AX_PPS1_CTRL 0xC240
+#define R_AX_PPS1_CTRL_C1 0xE240
+#define B_AX_PPS1_PWR_RST1 BIT(31)
+#define B_AX_PPS1_PWR_RST0 BIT(30)
+#define B_AX_PPS1_CTWIN_SH 16
+#define B_AX_PPS1_CTWIN_MSK 0xfff
+#define B_AX_PPS1_TXOP_BRK_EN BIT(15)
+#define B_AX_PPS1_AGG_BRK_EN BIT(14)
+#define B_AX_PPS1_POF_AND_EN BIT(13)
+#define B_AX_PPS1_PSWIND_EN BIT(12)
+#define B_AX_PPS1_TSFB32_RST_EN BIT(11)
+#define B_AX_PPS1_PORT_SEL_SH 8
+#define B_AX_PPS1_PORT_SEL_MSK 0x7
+#define B_AX_PPS1_ALLSLEEP_EN BIT(7)
+#define B_AX_PPS1_OFF_DISTX_EN BIT(6)
+#define B_AX_PPS1_CTWIN_EN BIT(5)
+#define B_AX_PPS1_BCNAREA_EN BIT(4)
+#define B_AX_PPS1_WITHBCNERY BIT(3)
+#define B_AX_PPS1_POF1_EN BIT(2)
+#define B_AX_PPS1_POF0_EN BIT(1)
+#define B_AX_PPS1_PWR_MGT_EN BIT(0)
+
+#define R_AX_PPS1_SPEC_STATE 0xC244
+#define R_AX_PPS1_SPEC_STATE_C1 0xE244
+#define B_AX_PPS1_SPEC_POW_STATE BIT(7)
+#define B_AX_PPS1_SPEC_CTWIN_ON BIT(6)
+#define B_AX_PPS1_SPEC_BCNAREA_ON BIT(5)
+#define B_AX_PPS1_SPEC_BCNERLY BIT(4)
+#define B_AX_PPS1_SPEC_POF1_OFF_PERD BIT(3)
+#define B_AX_PPS1_SPEC_FORCE_DOZE1 BIT(2)
+#define B_AX_PPS1_SPEC_POF0_OFF_PERD BIT(1)
+#define B_AX_PPS1_SPEC_FORCE_DOZE0 BIT(0)
+
+#define R_AX_PPS1_STATE 0xC245
+#define R_AX_PPS1_STATE_C1 0xE245
+#define B_AX_PPS1_POW_STATE BIT(7)
+#define B_AX_PPS1_CTWIN_ON BIT(6)
+#define B_AX_PPS1_BCNAREA_ON BIT(5)
+#define B_AX_PPS1_BCNERLY BIT(4)
+#define B_AX_PPS1_POF1_OFF_PERD BIT(3)
+#define B_AX_PPS1_FORCE_DOZE1 BIT(2)
+#define B_AX_PPS1_POF0_OFF_PERD BIT(1)
+#define B_AX_PPS1_FORCE_DOZE0 BIT(0)
+
+#define R_AX_PPS1_PAUSE_CTRL0 0xC246
+#define R_AX_PPS1_PAUSE_CTRL0_C1 0xE246
+#define B_AX_PPS1_POF_STOP_TX_HANG BIT(15)
+#define B_AX_PPS1_MGQ_PAUSE_EN BIT(11)
+#define B_AX_PPS1_HIQ_PAUSE_EN BIT(10)
+#define B_AX_PPS1_BCNQ_PAUSE_EN BIT(9)
+#define B_AX_PPS1_MACID_PAUSE_EN BIT(8)
+#define B_AX_PPS1_PAUSE_MACID_SH 0
+#define B_AX_PPS1_PAUSE_MACID_MSK 0xff
+
+#define R_AX_PPS1_PAUSE_CTRL1 0xC248
+#define R_AX_PPS1_PAUSE_CTRL1_C1 0xE248
+#define B_AX_PPS1_POWON_DISTX_SH 16
+#define B_AX_PPS1_POWON_DISTX_MSK 0xffff
+#define B_AX_PPS1_POWOFF_DISTX_SH 0
+#define B_AX_PPS1_POWOFF_DISTX_MSK 0xffff
+
+#define R_AX_PPS1_PAUSE_CTRL2 0xC24C
+#define R_AX_PPS1_PAUSE_CTRL2_C1 0xE24C
+#define B_AX_PPS1_POWOFF_ERLY_SH 16
+#define B_AX_PPS1_POWOFF_ERLY_MSK 0xffff
+#define B_AX_PPS1_POWON_ERLY_SH 0
+#define B_AX_PPS1_POWON_ERLY_MSK 0xffff
+
+#define R_AX_PPS1_POF0_PARAM0 0xC250
+#define R_AX_PPS1_POF0_PARAM0_C1 0xE250
+#define B_AX_PPS1_POF0_DUR_SH 0
+#define B_AX_PPS1_POF0_DUR_MSK 0xffffffffL
+
+#define R_AX_PPS1_POF0_PARAM1 0xC254
+#define R_AX_PPS1_POF0_PARAM1_C1 0xE254
+#define B_AX_PPS1_POF0_ITVL_SH 0
+#define B_AX_PPS1_POF0_ITVL_MSK 0xffffffffL
+
+#define R_AX_PPS1_POF0_PARAM2 0xC258
+#define R_AX_PPS1_POF0_PARAM2_C1 0xE258
+#define B_AX_PPS1_POF0_START_SH 0
+#define B_AX_PPS1_POF0_START_MSK 0xffffffffL
+
+#define R_AX_PPS1_POF0_PARAM3 0xC25C
+#define R_AX_PPS1_POF0_PARAM3_C1 0xE25C
+#define B_AX_PPS1_POF0_CUR_CNT_SH 8
+#define B_AX_PPS1_POF0_CUR_CNT_MSK 0xff
+#define B_AX_PPS1_POF0_CNT_SH 0
+#define B_AX_PPS1_POF0_CNT_MSK 0xff
+
+#define R_AX_PPS1_POF1_PARAM0 0xC260
+#define R_AX_PPS1_POF1_PARAM0_C1 0xE260
+#define B_AX_PPS1_POF1_DUR_SH 0
+#define B_AX_PPS1_POF1_DUR_MSK 0xffffffffL
+
+#define R_AX_PPS1_POF1_PARAM1 0xC264
+#define R_AX_PPS1_POF1_PARAM1_C1 0xE264
+#define B_AX_PPS1_POF1_ITVL_SH 0
+#define B_AX_PPS1_POF1_ITVL_MSK 0xffffffffL
+
+#define R_AX_PPS1_POF1_PARAM2 0xC268
+#define R_AX_PPS1_POF1_PARAM2_C1 0xE268
+#define B_AX_PPS1_POF1_START_SH 0
+#define B_AX_PPS1_POF1_START_MSK 0xffffffffL
+
+#define R_AX_PPS1_POF1_PARAM3 0xC26C
+#define R_AX_PPS1_POF1_PARAM3_C1 0xE26C
+#define B_AX_PPS1_POF1_CUR_CNT_SH 8
+#define B_AX_PPS1_POF1_CUR_CNT_MSK 0xff
+#define B_AX_PPS1_POF1_CNT_SH 0
+#define B_AX_PPS1_POF1_CNT_MSK 0xff
+
+#define R_AX_PPS1_CURR_DOZE0 0xC270
+#define R_AX_PPS1_CURR_DOZE0_C1 0xE270
+#define B_AX_PPS1_POF0_CURR_DOZE_SH 0
+#define B_AX_PPS1_POF0_CURR_DOZE_MSK 0xffffffffL
+
+#define R_AX_PPS1_CURR_DOZE1 0xC274
+#define R_AX_PPS1_CURR_DOZE1_C1 0xE274
+#define B_AX_PPS1_POF1_CURR_DOZE_SH 0
+#define B_AX_PPS1_POF1_CURR_DOZE_MSK 0xffffffffL
+
+#define R_AX_PORT_0_TSF_SYNC 0xC2A0
+#define R_AX_PORT_0_TSF_SYNC_C1 0xE2A0
+#define B_AX_P0_SYNC_NOW_P BIT(30)
+#define B_AX_P0_SYNC_ONCE_P BIT(29)
+#define B_AX_P0_AUTO_SYNC BIT(28)
+#define B_AX_P0_SYNC_PORT_SRC_SEL_SH 24
+#define B_AX_P0_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_AX_P0_TSFTR_SYNC_OFFSET_SH 0
+#define B_AX_P0_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_AX_PORT_1_TSF_SYNC 0xC2A4
+#define R_AX_PORT_1_TSF_SYNC_C1 0xE2A4
+#define B_AX_P1_SYNC_NOW_P BIT(30)
+#define B_AX_P1_SYNC_ONCE_P BIT(29)
+#define B_AX_P1_AUTO_SYNC BIT(28)
+#define B_AX_P1_SYNC_PORT_SRC_SEL_SH 24
+#define B_AX_P1_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_AX_P1_TSFTR_SYNC_OFFSET_SH 0
+#define B_AX_P1_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_AX_PORT_2_TSF_SYNC 0xC2A8
+#define R_AX_PORT_2_TSF_SYNC_C1 0xE2A8
+#define B_AX_P2_SYNC_NOW_P BIT(30)
+#define B_AX_P2_SYNC_ONCE_P BIT(29)
+#define B_AX_P2_AUTO_SYNC BIT(28)
+#define B_AX_P2_SYNC_PORT_SRC_SEL_SH 24
+#define B_AX_P2_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_AX_P2_TSFTR_SYNC_OFFSET_SH 0
+#define B_AX_P2_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_AX_PORT_3_TSF_SYNC 0xC2AC
+#define R_AX_PORT_3_TSF_SYNC_C1 0xE2AC
+#define B_AX_P3_SYNC_NOW_P BIT(30)
+#define B_AX_P3_SYNC_ONCE_P BIT(29)
+#define B_AX_P3_AUTO_SYNC BIT(28)
+#define B_AX_P3_SYNC_PORT_SRC_SEL_SH 24
+#define B_AX_P3_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_AX_P3_TSFTR_SYNC_OFFSET_SH 0
+#define B_AX_P3_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_AX_PORT_4_TSF_SYNC 0xC2B0
+#define R_AX_PORT_4_TSF_SYNC_C1 0xE2B0
+#define B_AX_P4_SYNC_NOW_P BIT(30)
+#define B_AX_P4_SYNC_ONCE_P BIT(29)
+#define B_AX_P4_AUTO_SYNC BIT(28)
+#define B_AX_P4_SYNC_PORT_SRC_SEL_SH 24
+#define B_AX_P4_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_AX_P4_TSFTR_SYNC_OFFSET_SH 0
+#define B_AX_P4_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_AX_MACID_SLEEP_0 0xC2C0
+#define R_AX_MACID_SLEEP_0_C1 0xE2C0
+#define B_AX_MACID31_0_SLEEP_SH 0
+#define B_AX_MACID31_0_SLEEP_MSK 0xffffffffL
+
+#define R_AX_MACID_SLEEP_1 0xC2C4
+#define R_AX_MACID_SLEEP_1_C1 0xE2C4
+#define B_AX_MACID63_32_SLEEP_SH 0
+#define B_AX_MACID63_32_SLEEP_MSK 0xffffffffL
+
+#define R_AX_MACID_SLEEP_2 0xC2C8
+#define R_AX_MACID_SLEEP_2_C1 0xE2C8
+#define B_AX_MACID95_64_SLEEP_SH 0
+#define B_AX_MACID95_64_SLEEP_MSK 0xffffffffL
+
+#define R_AX_MACID_SLEEP_3 0xC2CC
+#define R_AX_MACID_SLEEP_3_C1 0xE2CC
+#define B_AX_MACID127_96_SLEEP_SH 0
+#define B_AX_MACID127_96_SLEEP_MSK 0xffffffffL
+
+#define R_AX_MACID_SLEEP_4 0xC2D0
+#define R_AX_MACID_SLEEP_4_C1 0xE2D0
+
+#define R_AX_MACID_SLEEP_5 0xC2D4
+#define R_AX_MACID_SLEEP_5_C1 0xE2D4
+
+#define R_AX_MACID_SLEEP_6 0xC2D8
+#define R_AX_MACID_SLEEP_6_C1 0xE2D8
+
+#define R_AX_MACID_SLEEP_7 0xC2DC
+#define R_AX_MACID_SLEEP_7_C1 0xE2DC
+
+#define R_AX_CMAC_MACID_DROP_0 0xC2E0
+#define R_AX_CMAC_MACID_DROP_0_C1 0xE2E0
+#define B_AX_CMAC_MACID31_0_DROP_SH 0
+#define B_AX_CMAC_MACID31_0_DROP_MSK 0xffffffffL
+
+#define R_AX_CMAC_MACID_DROP_1 0xC2E4
+#define R_AX_CMAC_MACID_DROP_1_C1 0xE2E4
+#define B_AX_CMAC_MACID63_32_DROP_SH 0
+#define B_AX_CMAC_MACID63_32_DROP_MSK 0xffffffffL
+
+#define R_AX_CMAC_MACID_DROP_2 0xC2E8
+#define R_AX_CMAC_MACID_DROP_2_C1 0xE2E8
+#define B_AX_CMAC_MACID95_64_DROP_SH 0
+#define B_AX_CMAC_MACID95_64_DROP_MSK 0xffffffffL
+
+#define R_AX_CMAC_MACID_DROP_3 0xC2EC
+#define R_AX_CMAC_MACID_DROP_3_C1 0xE2EC
+#define B_AX_CMAC_MACID127_96_DROP_SH 0
+#define B_AX_CMAC_MACID127_96_DROP_MSK 0xffffffffL
+
+#define R_AX_CMAC_MACID_DROP_4 0xC2F0
+#define R_AX_CMAC_MACID_DROP_4_C1 0xE2F0
+
+#define R_AX_CMAC_MACID_DROP_5 0xC2F4
+#define R_AX_CMAC_MACID_DROP_5_C1 0xE2F4
+
+#define R_AX_CMAC_MACID_DROP_6 0xC2F8
+#define R_AX_CMAC_MACID_DROP_6_C1 0xE2F8
+
+#define R_AX_CMAC_MACID_DROP_7 0xC2FC
+#define R_AX_CMAC_MACID_DROP_7_C1 0xE2FC
+
+#define R_AX_EDCA_BE_PARAM_0 0xC300
+#define R_AX_EDCA_BE_PARAM_0_C1 0xE300
+#define B_AX_BE_0_TXOPLMT_SH 16
+#define B_AX_BE_0_TXOPLMT_MSK 0x7ff
+#define B_AX_BE_0_CW_SH 8
+#define B_AX_BE_0_CW_MSK 0xff
+#define B_AX_BE_0_AIFS_SH 0
+#define B_AX_BE_0_AIFS_MSK 0xff
+
+#define R_AX_EDCA_BK_PARAM_0 0xC304
+#define R_AX_EDCA_BK_PARAM_0_C1 0xE304
+#define B_AX_BK_0_TXOPLMT_SH 16
+#define B_AX_BK_0_TXOPLMT_MSK 0x7ff
+#define B_AX_BK_0_CW_SH 8
+#define B_AX_BK_0_CW_MSK 0xff
+#define B_AX_BK_0_AIFS_SH 0
+#define B_AX_BK_0_AIFS_MSK 0xff
+
+#define R_AX_EDCA_VI_PARAM_0 0xC308
+#define R_AX_EDCA_VI_PARAM_0_C1 0xE308
+#define B_AX_VI_0_TXOPLMT_SH 16
+#define B_AX_VI_0_TXOPLMT_MSK 0x7ff
+#define B_AX_VI_0_CW_SH 8
+#define B_AX_VI_0_CW_MSK 0xff
+#define B_AX_VI_0_AIFS_SH 0
+#define B_AX_VI_0_AIFS_MSK 0xff
+
+#define R_AX_EDCA_VO_PARAM_0 0xC30C
+#define R_AX_EDCA_VO_PARAM_0_C1 0xE30C
+#define B_AX_VO_0_TXOPLMT_SH 16
+#define B_AX_VO_0_TXOPLMT_MSK 0x7ff
+#define B_AX_VO_0_CW_SH 8
+#define B_AX_VO_0_CW_MSK 0xff
+#define B_AX_VO_0_AIFS_SH 0
+#define B_AX_VO_0_AIFS_MSK 0xff
+
+#define R_AX_EDCA_BE_PARAM_1 0xC310
+#define R_AX_EDCA_BE_PARAM_1_C1 0xE310
+#define B_AX_BE_1_TXOPLMT_SH 16
+#define B_AX_BE_1_TXOPLMT_MSK 0x7ff
+#define B_AX_BE_1_CW_SH 8
+#define B_AX_BE_1_CW_MSK 0xff
+#define B_AX_BE_1_AIFS_SH 0
+#define B_AX_BE_1_AIFS_MSK 0xff
+
+#define R_AX_EDCA_BK_PARAM_1 0xC314
+#define R_AX_EDCA_BK_PARAM_1_C1 0xE314
+#define B_AX_BK_1_TXOPLMT_SH 16
+#define B_AX_BK_1_TXOPLMT_MSK 0x7ff
+#define B_AX_BK_1_CW_SH 8
+#define B_AX_BK_1_CW_MSK 0xff
+#define B_AX_BK_1_AIFS_SH 0
+#define B_AX_BK_1_AIFS_MSK 0xff
+
+#define R_AX_EDCA_VI_PARAM_1 0xC318
+#define R_AX_EDCA_VI_PARAM_1_C1 0xE318
+#define B_AX_VI_1_TXOPLMT_SH 16
+#define B_AX_VI_1_TXOPLMT_MSK 0x7ff
+#define B_AX_VI_1_CW_SH 8
+#define B_AX_VI_1_CW_MSK 0xff
+#define B_AX_VI_1_AIFS_SH 0
+#define B_AX_VI_1_AIFS_MSK 0xff
+
+#define R_AX_EDCA_VO_PARAM_1 0xC31C
+#define R_AX_EDCA_VO_PARAM_1_C1 0xE31C
+#define B_AX_VO_1_TXOPLMT_SH 16
+#define B_AX_VO_1_TXOPLMT_MSK 0x7ff
+#define B_AX_VO_1_CW_SH 8
+#define B_AX_VO_1_CW_MSK 0xff
+#define B_AX_VO_1_AIFS_SH 0
+#define B_AX_VO_1_AIFS_MSK 0xff
+
+#define R_AX_EDCA_MGQ_PARAM 0xC320
+#define R_AX_EDCA_MGQ_PARAM_C1 0xE320
+#define B_AX_CPUMGQ_CW_SH 24
+#define B_AX_CPUMGQ_CW_MSK 0xff
+#define B_AX_CPUMGQ_AIFS_SH 16
+#define B_AX_CPUMGQ_AIFS_MSK 0xff
+#define B_AX_MGQ_CW_SH 8
+#define B_AX_MGQ_CW_MSK 0xff
+#define B_AX_MGQ_AIFS_SH 0
+#define B_AX_MGQ_AIFS_MSK 0xff
+
+#define R_AX_EDCA_BCNQ_PARAM 0xC324
+#define R_AX_EDCA_BCNQ_PARAM_C1 0xE324
+#define B_AX_BCNQ_CW_SH 24
+#define B_AX_BCNQ_CW_MSK 0xff
+#define B_AX_BCNQ_AIFS_SH 16
+#define B_AX_BCNQ_AIFS_MSK 0xff
+#define B_AX_PIFS_SH 8
+#define B_AX_PIFS_MSK 0xff
+#define B_AX_FORCE_BCN_IFS_SH 0
+#define B_AX_FORCE_BCN_IFS_MSK 0xff
+
+#define R_AX_EDCA_ULQ_PARAM 0xC328
+#define R_AX_EDCA_ULQ_PARAM_C1 0xE328
+#define B_AX_ULQ_TXOPLMT_SH 16
+#define B_AX_ULQ_TXOPLMT_MSK 0x7ff
+#define B_AX_ULQ_CW_SH 8
+#define B_AX_ULQ_CW_MSK 0xff
+#define B_AX_ULQ_AIFS_SH 0
+#define B_AX_ULQ_AIFS_MSK 0xff
+
+#define R_AX_EDCA_TWT_PARAM_0 0xC32C
+#define R_AX_EDCA_TWT_PARAM_0_C1 0xE32C
+#define B_AX_TWT_0_TXOPLMT_SH 16
+#define B_AX_TWT_0_TXOPLMT_MSK 0x7ff
+#define B_AX_TWT_0_CW_SH 8
+#define B_AX_TWT_0_CW_MSK 0xff
+#define B_AX_TWT_0_AIFS_SH 0
+#define B_AX_TWT_0_AIFS_MSK 0xff
+
+#define R_AX_EDCA_TWT_PARAM_1 0xC330
+#define R_AX_EDCA_TWT_PARAM_1_C1 0xE330
+#define B_AX_TWT_1_TXOPLMT_SH 16
+#define B_AX_TWT_1_TXOPLMT_MSK 0x7ff
+#define B_AX_TWT_1_CW_SH 8
+#define B_AX_TWT_1_CW_MSK 0xff
+#define B_AX_TWT_1_AIFS_SH 0
+#define B_AX_TWT_1_AIFS_MSK 0xff
+
+#define R_AX_SLOTTIME_CFG 0xC334
+#define R_AX_SLOTTIME_CFG_C1 0xE334
+#define B_AX_SLOT_TIME_SH 0
+#define B_AX_SLOT_TIME_MSK 0xff
+
+#define R_AX_PREBKF_CFG_0 0xC338
+#define R_AX_PREBKF_CFG_0_C1 0xE338
+#define B_AX_100NS_TIME_SH 24
+#define B_AX_100NS_TIME_MSK 0x1f
+#define B_AX_RX_AIR_END_TIME_SH 16
+#define B_AX_RX_AIR_END_TIME_MSK 0x7f
+#define B_AX_MACTX_LATENCY_SH 8
+#define B_AX_MACTX_LATENCY_MSK 0x7
+#define B_AX_PREBKF_TIME_SH 0
+#define B_AX_PREBKF_TIME_MSK 0x1f
+
+#define R_AX_PREBKF_CFG_1 0xC33C
+#define R_AX_PREBKF_CFG_1_C1 0xE33C
+#define B_AX_SIFS_TIMEOUT_TB_AGGR_SH 24
+#define B_AX_SIFS_TIMEOUT_TB_AGGR_MSK 0x7f
+#define B_AX_SIFS_PREBKF_SH 16
+#define B_AX_SIFS_PREBKF_MSK 0xff
+#define B_AX_SIFS_TIMEOUT_T2_SH 8
+#define B_AX_SIFS_TIMEOUT_T2_MSK 0x7f
+#define B_AX_SIFS_MACTXEN_T1_SH 0
+#define B_AX_SIFS_MACTXEN_T1_MSK 0x7f
+
+#define R_AX_CCA_CFG_0 0xC340
+#define R_AX_CCA_CFG_0_C1 0xE340
+#define B_AX_R_SIFS_AGGR_TIME_SH 24
+#define B_AX_R_SIFS_AGGR_TIME_MSK 0x7f
+#define B_AX_BTCCA_BRK_TXOP_EN BIT(9)
+#define B_AX_NAV_BRK_TXOP_EN BIT(8)
+#define B_AX_TX_NAV_EN BIT(7)
+#define B_AX_BCN_IGNORE_EDCCA BIT(6)
+#define B_AX_BTCCA_EN BIT(5)
+#define B_AX_EDCCA_EN BIT(4)
+#define B_AX_SEC80_EN BIT(3)
+#define B_AX_SEC40_EN BIT(2)
+#define B_AX_SEC20_EN BIT(1)
+#define B_AX_CCA_EN BIT(0)
+
+#define R_AX_MISC_0 0xC344
+#define R_AX_MISC_0_C1 0xE344
+#define B_AX_CMAC_SHARE_DBG_SEL_SH 16
+#define B_AX_CMAC_SHARE_DBG_SEL_MSK 0xf
+#define B_AX_RST_FREERUN_P BIT(15)
+#define B_AX_EN_FREERUN BIT(8)
+#define B_AX_TXOP_RESP_EN BIT(1)
+#define B_AX_EN_TBTT_AREA_FOR_AX_BB BIT(0)
+
+#define R_AX_CTN_TXEN 0xC348
+#define R_AX_CTN_TXEN_C1 0xE348
+#define B_AX_CTN_TXEN_TWT_1 BIT(15)
+#define B_AX_CTN_TXEN_TWT_0 BIT(14)
+#define B_AX_CTN_TXEN_ULQ BIT(13)
+#define B_AX_CTN_TXEN_BCNQ BIT(12)
+#define B_AX_CTN_TXEN_HGQ BIT(11)
+#define B_AX_CTN_TXEN_CPUMGQ BIT(10)
+#define B_AX_CTN_TXEN_MGQ1 BIT(9)
+#define B_AX_CTN_TXEN_MGQ BIT(8)
+#define B_AX_CTN_TXEN_VO_1 BIT(7)
+#define B_AX_CTN_TXEN_VI_1 BIT(6)
+#define B_AX_CTN_TXEN_BK_1 BIT(5)
+#define B_AX_CTN_TXEN_BE_1 BIT(4)
+#define B_AX_CTN_TXEN_VO_0 BIT(3)
+#define B_AX_CTN_TXEN_VI_0 BIT(2)
+#define B_AX_CTN_TXEN_BK_0 BIT(1)
+#define B_AX_CTN_TXEN_BE_0 BIT(0)
+
+#define R_AX_CTN_CFG_0 0xC34C
+#define R_AX_CTN_CFG_0_C1 0xE34C
+#define B_AX_SR_TX_EN BIT(2)
+#define B_AX_NAV_BLK_HGQ BIT(1)
+#define B_AX_NAV_BLK_MGQ BIT(0)
+
+#define R_AX_MUEDCA_BE_PARAM_0 0xC350
+#define R_AX_MUEDCA_BE_PARAM_0_C1 0xE350
+#define B_AX_MUEDCA_BE_PARAM_0_TIMER_SH 16
+#define B_AX_MUEDCA_BE_PARAM_0_TIMER_MSK 0xffff
+#define B_AX_MUEDCA_BE_PARAM_0_CW_SH 8
+#define B_AX_MUEDCA_BE_PARAM_0_CW_MSK 0xff
+#define B_AX_MUEDCA_BE_PARAM_0_AIFS_SH 0
+#define B_AX_MUEDCA_BE_PARAM_0_AIFS_MSK 0xff
+
+#define R_AX_MUEDCA_BK_PARAM_0 0xC354
+#define R_AX_MUEDCA_BK_PARAM_0_C1 0xE354
+#define B_AX_MUEDCA_BK_PARAM_0_TIMER_SH 16
+#define B_AX_MUEDCA_BK_PARAM_0_TIMER_MSK 0xffff
+#define B_AX_MUEDCA_BK_PARAM_0_CW_SH 8
+#define B_AX_MUEDCA_BK_PARAM_0_CW_MSK 0xff
+#define B_AX_MUEDCA_BK_PARAM_0_AIFS_SH 0
+#define B_AX_MUEDCA_BK_PARAM_0_AIFS_MSK 0xff
+
+#define R_AX_MUEDCA_VI_PARAM_0 0xC358
+#define R_AX_MUEDCA_VI_PARAM_0_C1 0xE358
+#define B_AX_MUEDCA_VI_PARAM_0_TIMER_SH 16
+#define B_AX_MUEDCA_VI_PARAM_0_TIMER_MSK 0xffff
+#define B_AX_MUEDCA_VI_PARAM_0_CW_SH 8
+#define B_AX_MUEDCA_VI_PARAM_0_CW_MSK 0xff
+#define B_AX_MUEDCA_VI_PARAM_0_AIFS_SH 0
+#define B_AX_MUEDCA_VI_PARAM_0_AIFS_MSK 0xff
+
+#define R_AX_MUEDCA_VO_PARAM_0 0xC35C
+#define R_AX_MUEDCA_VO_PARAM_0_C1 0xE35C
+#define B_AX_MUEDCA_VO_PARAM_0_TIMER_SH 16
+#define B_AX_MUEDCA_VO_PARAM_0_TIMER_MSK 0xffff
+#define B_AX_MUEDCA_VO_PARAM_0_CW_SH 8
+#define B_AX_MUEDCA_VO_PARAM_0_CW_MSK 0xff
+#define B_AX_MUEDCA_VO_PARAM_0_AIFS_SH 0
+#define B_AX_MUEDCA_VO_PARAM_0_AIFS_MSK 0xff
+
+#define R_AX_MUEDCA_EN 0xC370
+#define R_AX_MUEDCA_EN_C1 0xE370
+#define B_AX_MUEDCA_WMM_SEL BIT(8)
+#define B_AX_SET_MUEDCATIMER_TF_1 BIT(5)
+#define B_AX_SET_MUEDCATIMER_TF_0 BIT(4)
+#define B_AX_MUEDCA_EN_0 BIT(0)
+
+#define R_AX_RAND_SCR_BIT 0xC374
+#define R_AX_RAND_SCR_BIT_C1 0xE374
+#define B_AX_RAND_SCBITS_SH 0
+#define B_AX_RAND_SCBITS_MSK 0x7fffff
+
+#define R_AX_RANDOM_CFG 0xC378
+#define R_AX_RANDOM_CFG_C1 0xE378
+#define B_AX_RAND_SET_SH 0
+#define B_AX_RAND_SET_MSK 0xffffff
+
+#define R_AX_MUEDCATIMER_0 0xC380
+#define R_AX_MUEDCATIMER_0_C1 0xE380
+#define B_AX_MUEDCATIMER_BK_0_SH 16
+#define B_AX_MUEDCATIMER_BK_0_MSK 0xffff
+#define B_AX_MUEDCATIMER_BE_0_SH 0
+#define B_AX_MUEDCATIMER_BE_0_MSK 0xffff
+
+#define R_AX_MUEDCATIMER_1 0xC384
+#define R_AX_MUEDCATIMER_1_C1 0xE384
+#define B_AX_MUEDCATIMER_VO_0_SH 16
+#define B_AX_MUEDCATIMER_VO_0_MSK 0xffff
+#define B_AX_MUEDCATIMER_VI_0_SH 0
+#define B_AX_MUEDCATIMER_VI_0_MSK 0xffff
+
+#define R_AX_CCA_CONTROL 0xC390
+#define R_AX_CCA_CONTROL_C1 0xE390
+#define B_AX_TB_CHK_TX_NAV BIT(31)
+#define B_AX_TB_CHK_BASIC_NAV BIT(30)
+#define B_AX_TB_CHK_BTCCA BIT(29)
+#define B_AX_TB_CHK_EDCCA BIT(28)
+#define B_AX_TB_CHK_CCA_S80 BIT(27)
+#define B_AX_TB_CHK_CCA_S40 BIT(26)
+#define B_AX_TB_CHK_CCA_S20 BIT(25)
+#define B_AX_TB_CHK_CCA_P20 BIT(24)
+#define B_AX_SIFS_CHK_BTCCA BIT(21)
+#define B_AX_SIFS_CHK_EDCCA BIT(20)
+#define B_AX_SIFS_CHK_CCA_S80 BIT(19)
+#define B_AX_SIFS_CHK_CCA_S40 BIT(18)
+#define B_AX_SIFS_CHK_CCA_S20 BIT(17)
+#define B_AX_SIFS_CHK_CCA_P20 BIT(16)
+#define B_AX_CTN_CHK_TXNAV BIT(8)
+#define B_AX_CTN_CHK_INTRA_NAV BIT(7)
+#define B_AX_CTN_CHK_BASIC_NAV BIT(6)
+#define B_AX_CTN_CHK_BTCCA BIT(5)
+#define B_AX_CTN_CHK_EDCCA BIT(4)
+#define B_AX_CTN_CHK_CCA_S80 BIT(3)
+#define B_AX_CTN_CHK_CCA_S40 BIT(2)
+#define B_AX_CTN_CHK_CCA_S20 BIT(1)
+#define B_AX_CTN_CHK_CCA_P20 BIT(0)
+
+#define R_AX_CCA_CONTROL_2 0xC394
+#define R_AX_CCA_CONTROL_2_C1 0xE394
+#define B_AX_SR_CTN_CHK_TX_NAV BIT(7)
+#define B_AX_SR_CTN_CHK__NAV BIT(6)
+#define B_AX_SR_CTN_CHK_BTCCA BIT(5)
+#define B_AX_SR_CTN_CHK_EDCCA BIT(4)
+#define B_AX_SR_CTN_CHK_CCA_S80 BIT(3)
+#define B_AX_SR_CTN_CHK_CCA_S40 BIT(2)
+#define B_AX_SR_CTN_CHK_CCA_S20 BIT(1)
+
+#define R_AX_SCHEDULE_ERR_IMR 0xC3E8
+#define R_AX_SCHEDULE_ERR_IMR_C1 0xE3E8
+#define B_AX_SORT_NON_IDLE_ERR_INT_EN BIT(1)
+#define B_AX_FSM_TIMEOUT_ERR_INT_EN BIT(0)
+
+#define R_AX_SCHEDULE_ERR_ISR 0xC3EC
+#define R_AX_SCHEDULE_ERR_ISR_C1 0xE3EC
+#define B_AX_SORT_NON_IDLE_ERR_INT BIT(1)
+#define B_AX_FSM_TIMEOUT_ERR_INT BIT(0)
+
+#define R_AX_SCH_DBG_SEL 0xC3F4
+#define R_AX_SCH_DBG_SEL_C1 0xE3F4
+#define B_AX_SCH_DBG_EN BIT(16)
+#define B_AX_SCH_CFG_CMD_SEL_SH 8
+#define B_AX_SCH_CFG_CMD_SEL_MSK 0xff
+#define B_AX_SCH_DBG_SEL_SH 0
+#define B_AX_SCH_DBG_SEL_MSK 0xff
+
+#define R_AX_SCH_DBG 0xC3F8
+#define R_AX_SCH_DBG_C1 0xE3F8
+#define B_AX_SCHEDULER_DBG_SH 0
+#define B_AX_SCHEDULER_DBG_MSK 0xffffffffL
+
+#define R_AX_SCH_EXT_CTRL 0xC3FC
+#define R_AX_SCH_EXT_CTRL_C1 0xE3FC
+
+#define R_AX_PORT_CFG_P0 0xC400
+#define R_AX_PORT_CFG_P0_C1 0xE400
+#define B_AX_PROHIB_END_CAL_EN_P0 BIT(17)
+#define B_AX_BRK_SETUP_P0 BIT(16)
+#define B_AX_TBTT_UPD_SHIFT_SEL_P0 BIT(15)
+#define B_AX_BCN_DROP_ALLOW_P0 BIT(14)
+#define B_AX_TBTT_PROHIB_EN_P0 BIT(13)
+#define B_AX_BCNTX_EN_P0 BIT(12)
+#define B_AX_NET_TYPE_P0_SH 10
+#define B_AX_NET_TYPE_P0_MSK 0x3
+#define B_AX_BCN_FORCETX_EN_P0 BIT(9)
+#define B_AX_TXBCN_BTCCA_EN_P0 BIT(8)
+#define B_AX_BCNERR_CNT_EN_P0 BIT(7)
+#define B_AX_BCN_AGRES_P0 BIT(6)
+#define B_AX_TSFTR_RST_P0 BIT(5)
+#define B_AX_RX_BSSID_FIT_EN_P0 BIT(4)
+#define B_AX_TSF_UDT_EN_P0 BIT(3)
+#define B_AX_PORT_FUNC_EN_P0 BIT(2)
+#define B_AX_TXBCN_RPT_EN_P0 BIT(1)
+#define B_AX_RXBCN_RPT_EN_P0 BIT(0)
+
+#define R_AX_TBTT_PROHIB_P0 0xC404
+#define R_AX_TBTT_PROHIB_P0_C1 0xE404
+#define B_AX_TBTT_HOLD_P0_SH 16
+#define B_AX_TBTT_HOLD_P0_MSK 0xfff
+#define B_AX_TBTT_SETUP_P0_SH 0
+#define B_AX_TBTT_SETUP_P0_MSK 0xff
+
+#define R_AX_BCN_AREA_P0 0xC408
+#define R_AX_BCN_AREA_P0_C1 0xE408
+#define B_AX_BCN_MSK_AREA_P0_SH 16
+#define B_AX_BCN_MSK_AREA_P0_MSK 0xfff
+#define B_AX_BCN_CTN_AREA_P0_SH 0
+#define B_AX_BCN_CTN_AREA_P0_MSK 0xfff
+
+#define R_AX_BCNERLYINT_CFG_P0 0xC40C
+#define R_AX_BCNERLYINT_CFG_P0_C1 0xE40C
+#define B_AX_BCNERLY_P0_SH 0
+#define B_AX_BCNERLY_P0_MSK 0xfff
+
+#define R_AX_TBTTERLYINT_CFG_P0 0xC40E
+#define R_AX_TBTTERLYINT_CFG_P0_C1 0xE40E
+#define B_AX_TBTTERLY_P0_SH 0
+#define B_AX_TBTTERLY_P0_MSK 0xfff
+
+#define R_AX_TBTT_AGG_P0 0xC412
+#define R_AX_TBTT_AGG_P0_C1 0xE412
+#define B_AX_TBTT_AGG_NUM_P0_SH 8
+#define B_AX_TBTT_AGG_NUM_P0_MSK 0xff
+
+#define R_AX_BCN_SPACE_CFG_P0 0xC414
+#define R_AX_BCN_SPACE_CFG_P0_C1 0xE414
+#define B_AX_SUB_BCN_SPACE_P0_SH 16
+#define B_AX_SUB_BCN_SPACE_P0_MSK 0xff
+#define B_AX_BCN_SPACE_P0_SH 0
+#define B_AX_BCN_SPACE_P0_MSK 0xffff
+
+#define R_AX_BCN_FORCETX_P0 0xC418
+#define R_AX_BCN_FORCETX_P0_C1 0xE418
+#define B_AX_FORCE_BCN_CURRCNT_P0_SH 16
+#define B_AX_FORCE_BCN_CURRCNT_P0_MSK 0xff
+#define B_AX_FORCE_BCN_NUM_P0_SH 8
+#define B_AX_FORCE_BCN_NUM_P0_MSK 0xff
+#define B_AX_BCN_MAX_ERR_P0_SH 0
+#define B_AX_BCN_MAX_ERR_P0_MSK 0xff
+
+#define R_AX_BCN_ERR_CNT_P0 0xC420
+#define R_AX_BCN_ERR_CNT_P0_C1 0xE420
+#define B_AX_BCN_ERR_CNT_SUM_P0_SH 24
+#define B_AX_BCN_ERR_CNT_SUM_P0_MSK 0xff
+#define B_AX_BCN_ERR_CNT_NAV_P0_SH 16
+#define B_AX_BCN_ERR_CNT_NAV_P0_MSK 0xff
+#define B_AX_BCN_ERR_CNT_EDCCA_P0_SH 8
+#define B_AX_BCN_ERR_CNT_EDCCA_P0_MSK 0xff
+#define B_AX_BCN_ERR_CNT_CCA_P0_SH 0
+#define B_AX_BCN_ERR_CNT_CCA_P0_MSK 0xff
+
+#define R_AX_BCN_ERR_FLAG_P0 0xC424
+#define R_AX_BCN_ERR_FLAG_P0_C1 0xE424
+#define B_AX_BCN_ERR_FLAG_OTHERS_P0 BIT(6)
+#define B_AX_BCN_ERR_FLAG_MAC_P0 BIT(5)
+#define B_AX_BCN_ERR_FLAG_TXON_P0 BIT(4)
+#define B_AX_BCN_ERR_FLAG_SRCHEND_P0 BIT(3)
+#define B_AX_BCN_ERR_FLAG_INVALID_P0 BIT(2)
+#define B_AX_BCN_ERR_FLAG_CMP_P0 BIT(1)
+#define B_AX_BCN_ERR_FLAG_LOCK_P0 BIT(0)
+
+#define R_AX_DTIM_CTRL_P0 0xC426
+#define R_AX_DTIM_CTRL_P0_C1 0xE426
+#define B_AX_DTIM_NUM_P0_SH 8
+#define B_AX_DTIM_NUM_P0_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0_SH 0
+#define B_AX_DTIM_CURRCNT_P0_MSK 0xff
+
+#define R_AX_TBTT_SHIFT_P0 0xC428
+#define R_AX_TBTT_SHIFT_P0_C1 0xE428
+#define B_AX_TBTT_SHIFT_OFST_P0_SH 0
+#define B_AX_TBTT_SHIFT_OFST_P0_MSK 0xfff
+
+#define R_AX_BCN_CNT_TMR_P0 0xC434
+#define R_AX_BCN_CNT_TMR_P0_C1 0xE434
+#define B_AX_BCN_CNT_TMR_P0_SH 0
+#define B_AX_BCN_CNT_TMR_P0_MSK 0xffffffffL
+
+#define R_AX_TSFTR_LOW_P0 0xC438
+#define R_AX_TSFTR_LOW_P0_C1 0xE438
+#define B_AX_TSFTR_LOW_P0_SH 0
+#define B_AX_TSFTR_LOW_P0_MSK 0xffffffffL
+
+#define R_AX_TSFTR_HIGH_P0 0xC43C
+#define R_AX_TSFTR_HIGH_P0_C1 0xE43C
+#define B_AX_TSFTR_HIGH_P0_SH 0
+#define B_AX_TSFTR_HIGH_P0_MSK 0xffffffffL
+
+#define R_AX_PORT_CFG_P1 0xC440
+#define R_AX_PORT_CFG_P1_C1 0xE440
+#define B_AX_PROHIB_END_CAL_EN_P1 BIT(17)
+#define B_AX_BRK_SETUP_P1 BIT(16)
+#define B_AX_TBTT_UPD_SHIFT_SEL_P1 BIT(15)
+#define B_AX_BCN_DROP_ALLOW_P1 BIT(14)
+#define B_AX_TBTT_PROHIB_EN_P1 BIT(13)
+#define B_AX_BCNTX_EN_P1 BIT(12)
+#define B_AX_NET_TYPE_P1_SH 10
+#define B_AX_NET_TYPE_P1_MSK 0x3
+#define B_AX_BCN_FORCETX_EN_P1 BIT(9)
+#define B_AX_TXBCN_BTCCA_EN_P1 BIT(8)
+#define B_AX_BCNERR_CNT_EN_P1 BIT(7)
+#define B_AX_BCN_AGRES_P1 BIT(6)
+#define B_AX_TSFTR_RST_P1 BIT(5)
+#define B_AX_RX_BSSID_FIT_EN_P1 BIT(4)
+#define B_AX_TSF_UDT_EN_P1 BIT(3)
+#define B_AX_PORT_FUNC_EN_P1 BIT(2)
+#define B_AX_TXBCN_RPT_EN_P1 BIT(1)
+#define B_AX_RXBCN_RPT_EN_P1 BIT(0)
+
+#define R_AX_TBTT_PROHIB_P1 0xC444
+#define R_AX_TBTT_PROHIB_P1_C1 0xE444
+#define B_AX_TBTT_HOLD_P1_SH 16
+#define B_AX_TBTT_HOLD_P1_MSK 0xfff
+#define B_AX_TBTT_SETUP_P1_SH 0
+#define B_AX_TBTT_SETUP_P1_MSK 0xff
+
+#define R_AX_BCN_AREA_P1 0xC448
+#define R_AX_BCN_AREA_P1_C1 0xE448
+#define B_AX_BCN_MSK_AREA_P1_SH 16
+#define B_AX_BCN_MSK_AREA_P1_MSK 0xfff
+#define B_AX_BCN_CTN_AREA_P1_SH 0
+#define B_AX_BCN_CTN_AREA_P1_MSK 0xfff
+
+#define R_AX_BCNERLYINT_CFG_P1 0xC44C
+#define R_AX_BCNERLYINT_CFG_P1_C1 0xE44C
+#define B_AX_BCNERLY_P1_SH 0
+#define B_AX_BCNERLY_P1_MSK 0xfff
+
+#define R_AX_TBTTERLYINT_CFG_P1 0xC44E
+#define R_AX_TBTTERLYINT_CFG_P1_C1 0xE44E
+#define B_AX_TBTTERLY_P1_SH 0
+#define B_AX_TBTTERLY_P1_MSK 0xfff
+
+#define R_AX_TBTT_AGG_P1 0xC452
+#define R_AX_TBTT_AGG_P1_C1 0xE452
+#define B_AX_TBTT_AGG_NUM_P1_SH 8
+#define B_AX_TBTT_AGG_NUM_P1_MSK 0xff
+
+#define R_AX_BCN_SPACE_CFG_P1 0xC454
+#define R_AX_BCN_SPACE_CFG_P1_C1 0xE454
+#define B_AX_BCN_SPACE_P1_SH 0
+#define B_AX_BCN_SPACE_P1_MSK 0xffff
+
+#define R_AX_BCN_FORCETX_P1 0xC458
+#define R_AX_BCN_FORCETX_P1_C1 0xE458
+#define B_AX_FORCE_BCN_CURRCNT_P1_SH 16
+#define B_AX_FORCE_BCN_CURRCNT_P1_MSK 0xff
+#define B_AX_FORCE_BCN_NUM_P1_SH 8
+#define B_AX_FORCE_BCN_NUM_P1_MSK 0xff
+#define B_AX_BCN_MAX_ERR_P1_SH 0
+#define B_AX_BCN_MAX_ERR_P1_MSK 0xff
+
+#define R_AX_BCN_ERR_CNT_P1 0xC460
+#define R_AX_BCN_ERR_CNT_P1_C1 0xE460
+#define B_AX_BCN_ERR_CNT_SUM_P1_SH 24
+#define B_AX_BCN_ERR_CNT_SUM_P1_MSK 0xff
+#define B_AX_BCN_ERR_CNT_NAV_P1_SH 16
+#define B_AX_BCN_ERR_CNT_NAV_P1_MSK 0xff
+#define B_AX_BCN_ERR_CNT_EDCCA_P1_SH 8
+#define B_AX_BCN_ERR_CNT_EDCCA_P1_MSK 0xff
+#define B_AX_BCN_ERR_CNT_CCA_P1_SH 0
+#define B_AX_BCN_ERR_CNT_CCA_P1_MSK 0xff
+
+#define R_AX_BCN_ERR_FLAG_P1 0xC464
+#define R_AX_BCN_ERR_FLAG_P1_C1 0xE464
+#define B_AX_BCN_ERR_FLAG_OTHERS_P1 BIT(6)
+#define B_AX_BCN_ERR_FLAG_MAC_P1 BIT(5)
+#define B_AX_BCN_ERR_FLAG_TXON_P1 BIT(4)
+#define B_AX_BCN_ERR_FLAG_SRCHEND_P1 BIT(3)
+#define B_AX_BCN_ERR_FLAG_INVALID_P1 BIT(2)
+#define B_AX_BCN_ERR_FLAG_CMP_P1 BIT(1)
+#define B_AX_BCN_ERR_FLAG_LOCK_P1 BIT(0)
+
+#define R_AX_DTIM_CTRL_P1 0xC466
+#define R_AX_DTIM_CTRL_P1_C1 0xE466
+#define B_AX_DTIM_NUM_P1_SH 8
+#define B_AX_DTIM_NUM_P1_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P1_SH 0
+#define B_AX_DTIM_CURRCNT_P1_MSK 0xff
+
+#define R_AX_TBTT_SHIFT_P1 0xC468
+#define R_AX_TBTT_SHIFT_P1_C1 0xE468
+#define B_AX_TBTT_SHIFT_OFST_P1_SH 0
+#define B_AX_TBTT_SHIFT_OFST_P1_MSK 0xfff
+
+#define R_AX_BCN_CNT_TMR_P1 0xC474
+#define R_AX_BCN_CNT_TMR_P1_C1 0xE474
+#define B_AX_BCN_CNT_TMR_P1_SH 0
+#define B_AX_BCN_CNT_TMR_P1_MSK 0xffffffffL
+
+#define R_AX_TSFTR_LOW_P1 0xC478
+#define R_AX_TSFTR_LOW_P1_C1 0xE478
+#define B_AX_TSFTR_LOW_P1_SH 0
+#define B_AX_TSFTR_LOW_P1_MSK 0xffffffffL
+
+#define R_AX_TSFTR_HIGH_P1 0xC47C
+#define R_AX_TSFTR_HIGH_P1_C1 0xE47C
+#define B_AX_TSFTR_HIGH_P1_SH 0
+#define B_AX_TSFTR_HIGH_P1_MSK 0xffffffffL
+
+#define R_AX_PORT_CFG_P2 0xC480
+#define R_AX_PORT_CFG_P2_C1 0xE480
+#define B_AX_PROHIB_END_CAL_EN_P2 BIT(17)
+#define B_AX_BRK_SETUP_P2 BIT(16)
+#define B_AX_TBTT_UPD_SHIFT_SEL_P2 BIT(15)
+#define B_AX_BCN_DROP_ALLOW_P2 BIT(14)
+#define B_AX_TBTT_PROHIB_EN_P2 BIT(13)
+#define B_AX_BCNTX_EN_P2 BIT(12)
+#define B_AX_NET_TYPE_P2_SH 10
+#define B_AX_NET_TYPE_P2_MSK 0x3
+#define B_AX_BCN_FORCETX_EN_P2 BIT(9)
+#define B_AX_TXBCN_BTCCA_EN_P2 BIT(8)
+#define B_AX_BCNERR_CNT_EN_P2 BIT(7)
+#define B_AX_BCN_AGRES_P2 BIT(6)
+#define B_AX_TSFTR_RST_P2 BIT(5)
+#define B_AX_RX_BSSID_FIT_EN_P2 BIT(4)
+#define B_AX_TSF_UDT_EN_P2 BIT(3)
+#define B_AX_PORT_FUNC_EN_P2 BIT(2)
+#define B_AX_TXBCN_RPT_EN_P2 BIT(1)
+#define B_AX_RXBCN_RPT_EN_P2 BIT(0)
+
+#define R_AX_BCN_AREA_P2 0xC488
+#define R_AX_BCN_AREA_P2_C1 0xE488
+#define B_AX_BCN_MSK_AREA_P2_SH 16
+#define B_AX_BCN_MSK_AREA_P2_MSK 0xfff
+#define B_AX_BCN_CTN_AREA_P2_SH 0
+#define B_AX_BCN_CTN_AREA_P2_MSK 0xfff
+
+#define R_AX_BCNERLYINT_CFG_P2 0xC48C
+#define R_AX_BCNERLYINT_CFG_P2_C1 0xE48C
+#define B_AX_BCNERLY_P2_SH 0
+#define B_AX_BCNERLY_P2_MSK 0xfff
+
+#define R_AX_TBTTERLYINT_CFG_P2 0xC48E
+#define R_AX_TBTTERLYINT_CFG_P2_C1 0xE48E
+#define B_AX_TBTTERLY_P2_SH 0
+#define B_AX_TBTTERLY_P2_MSK 0xfff
+
+#define R_AX_TBTT_AGG_P2 0xC492
+#define R_AX_TBTT_AGG_P2_C1 0xE492
+#define B_AX_TBTT_AGG_NUM_P2_SH 8
+#define B_AX_TBTT_AGG_NUM_P2_MSK 0xff
+
+#define R_AX_BCN_SPACE_CFG_P2 0xC494
+#define R_AX_BCN_SPACE_CFG_P2_C1 0xE494
+#define B_AX_BCN_SPACE_P2_SH 0
+#define B_AX_BCN_SPACE_P2_MSK 0xffff
+
+#define R_AX_BCN_FORCETX_P2 0xC498
+#define R_AX_BCN_FORCETX_P2_C1 0xE498
+#define B_AX_FORCE_BCN_CURRCNT_P2_SH 16
+#define B_AX_FORCE_BCN_CURRCNT_P2_MSK 0xff
+#define B_AX_FORCE_BCN_NUM_P2_SH 8
+#define B_AX_FORCE_BCN_NUM_P2_MSK 0xff
+#define B_AX_BCN_MAX_ERR_P2_SH 0
+#define B_AX_BCN_MAX_ERR_P2_MSK 0xff
+
+#define R_AX_BCN_ERR_CNT_P2 0xC4A0
+#define R_AX_BCN_ERR_CNT_P2_C1 0xE4A0
+#define B_AX_BCN_ERR_CNT_SUM_P2_SH 24
+#define B_AX_BCN_ERR_CNT_SUM_P2_MSK 0xff
+#define B_AX_BCN_ERR_CNT_NAV_P2_SH 16
+#define B_AX_BCN_ERR_CNT_NAV_P2_MSK 0xff
+#define B_AX_BCN_ERR_CNT_EDCCA_P2_SH 8
+#define B_AX_BCN_ERR_CNT_EDCCA_P2_MSK 0xff
+#define B_AX_BCN_ERR_CNT_CCA_P2_SH 0
+#define B_AX_BCN_ERR_CNT_CCA_P2_MSK 0xff
+
+#define R_AX_BCN_ERR_FLAG_P2 0xC4A4
+#define R_AX_BCN_ERR_FLAG_P2_C1 0xE4A4
+#define B_AX_BCN_ERR_FLAG_OTHERS_P2 BIT(6)
+#define B_AX_BCN_ERR_FLAG_MAC_P2 BIT(5)
+#define B_AX_BCN_ERR_FLAG_TXON_P2 BIT(4)
+#define B_AX_BCN_ERR_FLAG_SRCHEND_P2 BIT(3)
+#define B_AX_BCN_ERR_FLAG_INVALID_P2 BIT(2)
+#define B_AX_BCN_ERR_FLAG_CMP_P2 BIT(1)
+#define B_AX_BCN_ERR_FLAG_LOCK_P2 BIT(0)
+
+#define R_AX_DTIM_CTRL_P2 0xC4A6
+#define R_AX_DTIM_CTRL_P2_C1 0xE4A6
+#define B_AX_DTIM_NUM_P2_SH 8
+#define B_AX_DTIM_NUM_P2_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P2_SH 0
+#define B_AX_DTIM_CURRCNT_P2_MSK 0xff
+
+#define R_AX_TBTT_SHIFT_P2 0xC4A8
+#define R_AX_TBTT_SHIFT_P2_C1 0xE4A8
+#define B_AX_TBTT_SHIFT_OFST_P2_SH 0
+#define B_AX_TBTT_SHIFT_OFST_P2_MSK 0xfff
+
+#define R_AX_BCN_CNT_TMR_P2 0xC4B4
+#define R_AX_BCN_CNT_TMR_P2_C1 0xE4B4
+#define B_AX_BCN_CNT_TMR_P2_SH 0
+#define B_AX_BCN_CNT_TMR_P2_MSK 0xffffffffL
+
+#define R_AX_TSFTR_LOW_P2 0xC4B8
+#define R_AX_TSFTR_LOW_P2_C1 0xE4B8
+#define B_AX_TSFTR_LOW_P2_SH 0
+#define B_AX_TSFTR_LOW_P2_MSK 0xffffffffL
+
+#define R_AX_TSFTR_HIGH_P2 0xC4BC
+#define R_AX_TSFTR_HIGH_P2_C1 0xE4BC
+#define B_AX_TSFTR_HIGH_P2_SH 0
+#define B_AX_TSFTR_HIGH_P2_MSK 0xffffffffL
+
+#define R_AX_PORT_CFG_P3 0xC4C0
+#define R_AX_PORT_CFG_P3_C1 0xE4C0
+#define B_AX_PROHIB_END_CAL_EN_P3 BIT(17)
+#define B_AX_BRK_SETUP_P3 BIT(16)
+#define B_AX_TBTT_UPD_SHIFT_SEL_P3 BIT(15)
+#define B_AX_BCN_DROP_ALLOW_P3 BIT(14)
+#define B_AX_TBTT_PROHIB_EN_P3 BIT(13)
+#define B_AX_BCNTX_EN_P3 BIT(12)
+#define B_AX_NET_TYPE_P3_SH 10
+#define B_AX_NET_TYPE_P3_MSK 0x3
+#define B_AX_BCN_FORCETX_EN_P3 BIT(9)
+#define B_AX_TXBCN_BTCCA_EN_P3 BIT(8)
+#define B_AX_BCNERR_CNT_EN_P3 BIT(7)
+#define B_AX_BCN_AGRES_P3 BIT(6)
+#define B_AX_TSFTR_RST_P3 BIT(5)
+#define B_AX_RX_BSSID_FIT_EN_P3 BIT(4)
+#define B_AX_TSF_UDT_EN_P3 BIT(3)
+#define B_AX_PORT_FUNC_EN_P3 BIT(2)
+#define B_AX_TXBCN_RPT_EN_P3 BIT(1)
+#define B_AX_RXBCN_RPT_EN_P3 BIT(0)
+
+#define R_AX_BCN_AREA_P3 0xC4C8
+#define R_AX_BCN_AREA_P3_C1 0xE4C8
+#define B_AX_BCN_MSK_AREA_P3_SH 16
+#define B_AX_BCN_MSK_AREA_P3_MSK 0xfff
+
+#define R_AX_BCNERLYINT_CFG_P3 0xC4CC
+#define R_AX_BCNERLYINT_CFG_P3_C1 0xE4CC
+#define B_AX_BCNERLY_P3_SH 0
+#define B_AX_BCNERLY_P3_MSK 0xfff
+
+#define R_AX_TBTTERLYINT_CFG_P3 0xC4CE
+#define R_AX_TBTTERLYINT_CFG_P3_C1 0xE4CE
+#define B_AX_TBTTERLY_P3_SH 0
+#define B_AX_TBTTERLY_P3_MSK 0xfff
+
+#define R_AX_TBTT_AGG_P3 0xC4D2
+#define R_AX_TBTT_AGG_P3_C1 0xE4D2
+#define B_AX_TBTT_AGG_NUM_P3_SH 8
+#define B_AX_TBTT_AGG_NUM_P3_MSK 0xff
+
+#define R_AX_BCN_SPACE_CFG_P3 0xC4D4
+#define R_AX_BCN_SPACE_CFG_P3_C1 0xE4D4
+#define B_AX_BCN_SPACE_P3_SH 0
+#define B_AX_BCN_SPACE_P3_MSK 0xffff
+
+#define R_AX_BCN_FORCETX_P3 0xC4D8
+#define R_AX_BCN_FORCETX_P3_C1 0xE4D8
+#define B_AX_FORCE_BCN_CURRCNT_P3_SH 16
+#define B_AX_FORCE_BCN_CURRCNT_P3_MSK 0xff
+#define B_AX_FORCE_BCN_NUM_P3_SH 8
+#define B_AX_FORCE_BCN_NUM_P3_MSK 0xff
+#define B_AX_BCN_MAX_ERR_P3_SH 0
+#define B_AX_BCN_MAX_ERR_P3_MSK 0xff
+
+#define R_AX_BCN_ERR_CNT_P3 0xC4E0
+#define R_AX_BCN_ERR_CNT_P3_C1 0xE4E0
+#define B_AX_BCN_ERR_CNT_SUM_P3_SH 24
+#define B_AX_BCN_ERR_CNT_SUM_P3_MSK 0xff
+#define B_AX_BCN_ERR_CNT_NAV_P3_SH 16
+#define B_AX_BCN_ERR_CNT_NAV_P3_MSK 0xff
+#define B_AX_BCN_ERR_CNT_EDCCA_P3_SH 8
+#define B_AX_BCN_ERR_CNT_EDCCA_P3_MSK 0xff
+#define B_AX_BCN_ERR_CNT_CCA_P3_SH 0
+#define B_AX_BCN_ERR_CNT_CCA_P3_MSK 0xff
+
+#define R_AX_BCN_ERR_FLAG_P3 0xC4E4
+#define R_AX_BCN_ERR_FLAG_P3_C1 0xE4E4
+#define B_AX_BCN_ERR_FLAG_OTHERS_P3 BIT(6)
+#define B_AX_BCN_ERR_FLAG_MAC_P3 BIT(5)
+#define B_AX_BCN_ERR_FLAG_TXON_P3 BIT(4)
+#define B_AX_BCN_ERR_FLAG_SRCHEND_P3 BIT(3)
+#define B_AX_BCN_ERR_FLAG_INVALID_P3 BIT(2)
+#define B_AX_BCN_ERR_FLAG_CMP_P3 BIT(1)
+#define B_AX_BCN_ERR_FLAG_LOCK_P3 BIT(0)
+
+#define R_AX_DTIM_CTRL_P3 0xC4E6
+#define R_AX_DTIM_CTRL_P3_C1 0xE4E6
+#define B_AX_DTIM_NUM_P3_SH 8
+#define B_AX_DTIM_NUM_P3_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P3_SH 0
+#define B_AX_DTIM_CURRCNT_P3_MSK 0xff
+
+#define R_AX_TBTT_SHIFT_P3 0xC4E8
+#define R_AX_TBTT_SHIFT_P3_C1 0xE4E8
+#define B_AX_TBTT_SHIFT_OFST_P3_SH 0
+#define B_AX_TBTT_SHIFT_OFST_P3_MSK 0xfff
+
+#define R_AX_BCN_CNT_TMR_P3 0xC4F4
+#define R_AX_BCN_CNT_TMR_P3_C1 0xE4F4
+#define B_AX_BCN_CNT_TMR_P3_SH 0
+#define B_AX_BCN_CNT_TMR_P3_MSK 0xffffffffL
+
+#define R_AX_TSFTR_LOW_P3 0xC4F8
+#define R_AX_TSFTR_LOW_P3_C1 0xE4F8
+#define B_AX_TSFTR_LOW_P3_SH 0
+#define B_AX_TSFTR_LOW_P3_MSK 0xffffffffL
+
+#define R_AX_TSFTR_HIGH_P3 0xC4FC
+#define R_AX_TSFTR_HIGH_P3_C1 0xE4FC
+#define B_AX_TSFTR_HIGH_P3_SH 0
+#define B_AX_TSFTR_HIGH_P3_MSK 0xffffffffL
+
+#define R_AX_PORT_CFG_P4 0xC500
+#define R_AX_PORT_CFG_P4_C1 0xE500
+#define B_AX_PROHIB_END_CAL_EN_P4 BIT(17)
+#define B_AX_BRK_SETUP_P4 BIT(16)
+#define B_AX_TBTT_UPD_SHIFT_SEL_P4 BIT(15)
+#define B_AX_BCN_DROP_ALLOW_P4 BIT(14)
+#define B_AX_TBTT_PROHIB_EN_P4 BIT(13)
+#define B_AX_BCNTX_EN_P4 BIT(12)
+#define B_AX_NET_TYPE_P4_SH 10
+#define B_AX_NET_TYPE_P4_MSK 0x3
+#define B_AX_BCN_FORCETX_EN_P4 BIT(9)
+#define B_AX_TXBCN_BTCCA_EN_P4 BIT(8)
+#define B_AX_BCNERR_CNT_EN_P4 BIT(7)
+#define B_AX_BCN_AGRES_P4 BIT(6)
+#define B_AX_TSFTR_RST_P4 BIT(5)
+#define B_AX_RX_BSSID_FIT_EN_P4 BIT(4)
+#define B_AX_TSF_UDT_EN_P4 BIT(3)
+#define B_AX_PORT_FUNC_EN_P4 BIT(2)
+#define B_AX_TXBCN_RPT_EN_P4 BIT(1)
+#define B_AX_RXBCN_RPT_EN_P4 BIT(0)
+
+#define R_AX_BCN_AREA_P4 0xC508
+#define R_AX_BCN_AREA_P4_C1 0xE508
+#define B_AX_BCN_MSK_AREA_P4_SH 16
+#define B_AX_BCN_MSK_AREA_P4_MSK 0xfff
+
+#define R_AX_BCNERLYINT_CFG_P4 0xC50C
+#define R_AX_BCNERLYINT_CFG_P4_C1 0xE50C
+#define B_AX_BCNERLY_P4_SH 0
+#define B_AX_BCNERLY_P4_MSK 0xfff
+
+#define R_AX_TBTTERLYINT_CFG_P4 0xC50E
+#define R_AX_TBTTERLYINT_CFG_P4_C1 0xE50E
+#define B_AX_TBTTERLY_P4_SH 0
+#define B_AX_TBTTERLY_P4_MSK 0xfff
+
+#define R_AX_TBTT_AGG_P4 0xC512
+#define R_AX_TBTT_AGG_P4_C1 0xE512
+#define B_AX_TBTT_AGG_NUM_P4_SH 8
+#define B_AX_TBTT_AGG_NUM_P4_MSK 0xff
+
+#define R_AX_BCN_SPACE_CFG_P4 0xC514
+#define R_AX_BCN_SPACE_CFG_P4_C1 0xE514
+#define B_AX_BCN_SPACE_P4_SH 0
+#define B_AX_BCN_SPACE_P4_MSK 0xffff
+
+#define R_AX_BCN_FORCETX_P4 0xC518
+#define R_AX_BCN_FORCETX_P4_C1 0xE518
+#define B_AX_FORCE_BCN_CURRCNT_P4_SH 16
+#define B_AX_FORCE_BCN_CURRCNT_P4_MSK 0xff
+#define B_AX_FORCE_BCN_NUM_P4_SH 8
+#define B_AX_FORCE_BCN_NUM_P4_MSK 0xff
+#define B_AX_BCN_MAX_ERR_P4_SH 0
+#define B_AX_BCN_MAX_ERR_P4_MSK 0xff
+
+#define R_AX_BCN_ERR_CNT_P4 0xC520
+#define R_AX_BCN_ERR_CNT_P4_C1 0xE520
+#define B_AX_BCN_ERR_CNT_SUM_P4_SH 24
+#define B_AX_BCN_ERR_CNT_SUM_P4_MSK 0xff
+#define B_AX_BCN_ERR_CNT_NAV_P4_SH 16
+#define B_AX_BCN_ERR_CNT_NAV_P4_MSK 0xff
+#define B_AX_BCN_ERR_CNT_EDCCA_P4_SH 8
+#define B_AX_BCN_ERR_CNT_EDCCA_P4_MSK 0xff
+#define B_AX_BCN_ERR_CNT_CCA_P4_SH 0
+#define B_AX_BCN_ERR_CNT_CCA_P4_MSK 0xff
+
+#define R_AX_BCN_ERR_FLAG_P4 0xC524
+#define R_AX_BCN_ERR_FLAG_P4_C1 0xE524
+#define B_AX_BCN_ERR_FLAG_OTHERS_P4 BIT(6)
+#define B_AX_BCN_ERR_FLAG_MAC_P4 BIT(5)
+#define B_AX_BCN_ERR_FLAG_TXON_P4 BIT(4)
+#define B_AX_BCN_ERR_FLAG_SRCHEND_P4 BIT(3)
+#define B_AX_BCN_ERR_FLAG_INVALID_P4 BIT(2)
+#define B_AX_BCN_ERR_FLAG_CMP_P4 BIT(1)
+#define B_AX_BCN_ERR_FLAG_LOCK_P4 BIT(0)
+
+#define R_AX_DTIM_CTRL_P4 0xC526
+#define R_AX_DTIM_CTRL_P4_C1 0xE526
+#define B_AX_DTIM_NUM_P4_SH 8
+#define B_AX_DTIM_NUM_P4_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P4_SH 0
+#define B_AX_DTIM_CURRCNT_P4_MSK 0xff
+
+#define R_AX_TBTT_SHIFT_P4 0xC528
+#define R_AX_TBTT_SHIFT_P4_C1 0xE528
+#define B_AX_TBTT_SHIFT_OFST_P4_SH 0
+#define B_AX_TBTT_SHIFT_OFST_P4_MSK 0xfff
+
+#define R_AX_BCN_CNT_TMR_P4 0xC534
+#define R_AX_BCN_CNT_TMR_P4_C1 0xE534
+#define B_AX_BCN_CNT_TMR_P4_SH 0
+#define B_AX_BCN_CNT_TMR_P4_MSK 0xffffffffL
+
+#define R_AX_TSFTR_LOW_P4 0xC538
+#define R_AX_TSFTR_LOW_P4_C1 0xE538
+#define B_AX_TSFTR_LOW_P4_SH 0
+#define B_AX_TSFTR_LOW_P4_MSK 0xffffffffL
+
+#define R_AX_TSFTR_HIGH_P4 0xC53C
+#define R_AX_TSFTR_HIGH_P4_C1 0xE53C
+#define B_AX_TSFTR_HIGH_P4_SH 0
+#define B_AX_TSFTR_HIGH_P4_MSK 0xffffffffL
+
+#define R_AX_DTIM_NUM0 0xC540
+#define R_AX_DTIM_NUM0_C1 0xE540
+#define B_AX_DTIM_NUM_P0MB3_SH 24
+#define B_AX_DTIM_NUM_P0MB3_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB2_SH 16
+#define B_AX_DTIM_NUM_P0MB2_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB1_SH 8
+#define B_AX_DTIM_NUM_P0MB1_MSK 0xff
+
+#define R_AX_DTIM_NUM1 0xC544
+#define R_AX_DTIM_NUM1_C1 0xE544
+#define B_AX_DTIM_NUM_P0MB7_SH 24
+#define B_AX_DTIM_NUM_P0MB7_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB6_SH 16
+#define B_AX_DTIM_NUM_P0MB6_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB5_SH 8
+#define B_AX_DTIM_NUM_P0MB5_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB4_SH 0
+#define B_AX_DTIM_NUM_P0MB4_MSK 0xff
+
+#define R_AX_DTIM_NUM2 0xC548
+#define R_AX_DTIM_NUM2_C1 0xE548
+#define B_AX_DTIM_NUM_P0MB11_SH 24
+#define B_AX_DTIM_NUM_P0MB11_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB10_SH 16
+#define B_AX_DTIM_NUM_P0MB10_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB9_SH 8
+#define B_AX_DTIM_NUM_P0MB9_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB8_SH 0
+#define B_AX_DTIM_NUM_P0MB8_MSK 0xff
+
+#define R_AX_DTIM_NUM3 0xC54C
+#define R_AX_DTIM_NUM3_C1 0xE54C
+#define B_AX_DTIM_NUM_P0MB15_SH 24
+#define B_AX_DTIM_NUM_P0MB15_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB14_SH 16
+#define B_AX_DTIM_NUM_P0MB14_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB13_SH 8
+#define B_AX_DTIM_NUM_P0MB13_MSK 0xff
+#define B_AX_DTIM_NUM_P0MB12_SH 0
+#define B_AX_DTIM_NUM_P0MB12_MSK 0xff
+
+#define R_AX_DTIM_CURRCNT0 0xC550
+#define R_AX_DTIM_CURRCNT0_C1 0xE550
+#define B_AX_DTIM_CURRCNT_P0MB3_SH 24
+#define B_AX_DTIM_CURRCNT_P0MB3_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB2_SH 16
+#define B_AX_DTIM_CURRCNT_P0MB2_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB1_SH 8
+#define B_AX_DTIM_CURRCNT_P0MB1_MSK 0xff
+
+#define R_AX_DTIM_CURRCNT1 0xC554
+#define R_AX_DTIM_CURRCNT1_C1 0xE554
+#define B_AX_DTIM_CURRCNT_P0MB7_SH 24
+#define B_AX_DTIM_CURRCNT_P0MB7_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB6_SH 16
+#define B_AX_DTIM_CURRCNT_P0MB6_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB5_SH 8
+#define B_AX_DTIM_CURRCNT_P0MB5_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB4_SH 0
+#define B_AX_DTIM_CURRCNT_P0MB4_MSK 0xff
+
+#define R_AX_DTIM_CURRCNT2 0xC558
+#define R_AX_DTIM_CURRCNT2_C1 0xE558
+#define B_AX_DTIM_CURRCNT_P0MB11_SH 24
+#define B_AX_DTIM_CURRCNT_P0MB11_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB10_SH 16
+#define B_AX_DTIM_CURRCNT_P0MB10_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB9_SH 8
+#define B_AX_DTIM_CURRCNT_P0MB9_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB8_SH 0
+#define B_AX_DTIM_CURRCNT_P0MB8_MSK 0xff
+
+#define R_AX_DTIM_CURRCNT3 0xC55C
+#define R_AX_DTIM_CURRCNT3_C1 0xE55C
+#define B_AX_DTIM_CURRCNT_P0MB15_SH 24
+#define B_AX_DTIM_CURRCNT_P0MB15_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB14_SH 16
+#define B_AX_DTIM_CURRCNT_P0MB14_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB13_SH 8
+#define B_AX_DTIM_CURRCNT_P0MB13_MSK 0xff
+#define B_AX_DTIM_CURRCNT_P0MB12_SH 0
+#define B_AX_DTIM_CURRCNT_P0MB12_MSK 0xff
+
+#define R_AX_BCN_DROP_ALL0 0xC560
+#define R_AX_BCN_DROP_ALL0_C1 0xE560
+#define B_AX_BCN_DROP_ALL_P4 BIT(4)
+#define B_AX_BCN_DROP_ALL_P3 BIT(3)
+#define B_AX_BCN_DROP_ALL_P2 BIT(2)
+#define B_AX_BCN_DROP_ALL_P1 BIT(1)
+#define B_AX_BCN_DROP_ALL_P0 BIT(0)
+
+#define R_AX_BCN_DROP_ALL0_P0MB 0xC564
+#define R_AX_BCN_DROP_ALL0_P0MB_C1 0xE564
+#define B_AX_BCN_DROP_ALL_P0MB15 BIT(15)
+#define B_AX_BCN_DROP_ALL_P0MB14 BIT(14)
+#define B_AX_BCN_DROP_ALL_P0MB13 BIT(13)
+#define B_AX_BCN_DROP_ALL_P0MB12 BIT(12)
+#define B_AX_BCN_DROP_ALL_P0MB11 BIT(11)
+#define B_AX_BCN_DROP_ALL_P0MB10 BIT(10)
+#define B_AX_BCN_DROP_ALL_P0MB9 BIT(9)
+#define B_AX_BCN_DROP_ALL_P0MB8 BIT(8)
+#define B_AX_BCN_DROP_ALL_P0MB7 BIT(7)
+#define B_AX_BCN_DROP_ALL_P0MB6 BIT(6)
+#define B_AX_BCN_DROP_ALL_P0MB5 BIT(5)
+#define B_AX_BCN_DROP_ALL_P0MB4 BIT(4)
+#define B_AX_BCN_DROP_ALL_P0MB3 BIT(3)
+#define B_AX_BCN_DROP_ALL_P0MB2 BIT(2)
+#define B_AX_BCN_DROP_ALL_P0MB1 BIT(1)
+
+#define R_AX_MBSSID_CTRL 0xC568
+#define R_AX_MBSSID_CTRL_C1 0xE568
+#define B_AX_P0MB_NUM_SH 16
+#define B_AX_P0MB_NUM_MSK 0xf
+#define B_AX_P0MB15_EN BIT(15)
+#define B_AX_P0MB14_EN BIT(14)
+#define B_AX_P0MB13_EN BIT(13)
+#define B_AX_P0MB12_EN BIT(12)
+#define B_AX_P0MB11_EN BIT(11)
+#define B_AX_P0MB10_EN BIT(10)
+#define B_AX_P0MB9_EN BIT(9)
+#define B_AX_P0MB8_EN BIT(8)
+#define B_AX_P0MB7_EN BIT(7)
+#define B_AX_P0MB6_EN BIT(6)
+#define B_AX_P0MB5_EN BIT(5)
+#define B_AX_P0MB4_EN BIT(4)
+#define B_AX_P0MB3_EN BIT(3)
+#define B_AX_P0MB2_EN BIT(2)
+#define B_AX_P0MB1_EN BIT(1)
+
+#define R_AX_RXTSF_OFST 0xC570
+#define R_AX_RXTSF_OFST_C1 0xE570
+#define B_AX_RXTSF_OFST_OFDM_SH 8
+#define B_AX_RXTSF_OFST_OFDM_MSK 0xff
+#define B_AX_RXTSF_OFST_CCK_SH 0
+#define B_AX_RXTSF_OFST_CCK_MSK 0xff
+
+#define R_AX_RXBCN_TIME_CTRL 0xC574
+#define R_AX_RXBCN_TIME_CTRL_C1 0xE574
+#define B_AX_RXBCN_TIME_PORT_SH 28
+#define B_AX_RXBCN_TIME_PORT_MSK 0x7
+#define B_AX_RXBCN_TIME_VLD BIT(17)
+#define B_AX_RXBCN_TIME_UDFW BIT(16)
+#define B_AX_RXBCN_TIME_DIFF_SH 0
+#define B_AX_RXBCN_TIME_DIFF_MSK 0xffff
+
+#define R_AX_RXBCN_TIME_SYNC 0xC578
+#define R_AX_RXBCN_TIME_SYNC_C1 0xE578
+#define B_AX_RXBCN_TIME_SYNC_SH 0
+#define B_AX_RXBCN_TIME_SYNC_MSK 0xffffffffL
+
+#define R_AX_TBTT_TSF_INFO 0xC57C
+#define R_AX_TBTT_TSF_INFO_C1 0xE57C
+#define B_AX_TBTT_TSF_INFO_SH 0
+#define B_AX_TBTT_TSF_INFO_MSK 0xffffffffL
+
+#define R_AX_P0MB_HGQ_WINDOW_CFG_0 0xC590
+#define R_AX_P0MB_HGQ_WINDOW_CFG_0_C1 0xE590
+#define B_AX_HGQWND_3_SH 24
+#define B_AX_HGQWND_3_MSK 0xff
+#define B_AX_HGQWND_2_SH 16
+#define B_AX_HGQWND_2_MSK 0xff
+#define B_AX_HGQWND_1_SH 8
+#define B_AX_HGQWND_1_MSK 0xff
+#define B_AX_HGQWND_0_SH 0
+#define B_AX_HGQWND_0_MSK 0xff
+
+#define R_AX_P0MB_HGQ_WINDOW_CFG_1 0xC594
+#define R_AX_P0MB_HGQ_WINDOW_CFG_1_C1 0xE594
+#define B_AX_HGQWND_7_SH 24
+#define B_AX_HGQWND_7_MSK 0xff
+#define B_AX_HGQWND_6_SH 16
+#define B_AX_HGQWND_6_MSK 0xff
+#define B_AX_HGQWND_5_SH 8
+#define B_AX_HGQWND_5_MSK 0xff
+#define B_AX_HGQWND_4_SH 0
+#define B_AX_HGQWND_4_MSK 0xff
+
+#define R_AX_P0MB_HGQ_WINDOW_CFG_2 0xC598
+#define R_AX_P0MB_HGQ_WINDOW_CFG_2_C1 0xE598
+#define B_AX_HGQWND_11_SH 24
+#define B_AX_HGQWND_11_MSK 0xff
+#define B_AX_HGQWND_10_SH 16
+#define B_AX_HGQWND_10_MSK 0xff
+#define B_AX_HGQWND_9_SH 8
+#define B_AX_HGQWND_9_MSK 0xff
+#define B_AX_HGQWND_8_SH 0
+#define B_AX_HGQWND_8_MSK 0xff
+
+#define R_AX_P0MB_HGQ_WINDOW_CFG_3 0xC59C
+#define R_AX_P0MB_HGQ_WINDOW_CFG_3_C1 0xE59C
+#define B_AX_HGQWND_15_SH 24
+#define B_AX_HGQWND_15_MSK 0xff
+#define B_AX_HGQWND_14_SH 16
+#define B_AX_HGQWND_14_MSK 0xff
+#define B_AX_HGQWND_13_SH 8
+#define B_AX_HGQWND_13_MSK 0xff
+#define B_AX_HGQWND_12_SH 0
+#define B_AX_HGQWND_12_MSK 0xff
+
+#define R_AX_PORT_HGQ_WINDOW_CFG 0xC5A0
+#define R_AX_PORT_HGQ_WINDOW_CFG_C1 0xE5A0
+#define B_AX_HGQWND_19_SH 24
+#define B_AX_HGQWND_19_MSK 0xff
+#define B_AX_HGQWND_18_SH 16
+#define B_AX_HGQWND_18_MSK 0xff
+#define B_AX_HGQWND_17_SH 8
+#define B_AX_HGQWND_17_MSK 0xff
+#define B_AX_HGQWND_16_SH 0
+#define B_AX_HGQWND_16_MSK 0xff
+
+#define R_AX_EN_HGQ_NOLIMIT 0xC5A4
+#define R_AX_EN_HGQ_NOLIMIT_C1 0xE5A4
+#define B_AX_HIQ_NO_LMT_EN_P4 BIT(19)
+#define B_AX_HIQ_NO_LMT_EN_P3 BIT(18)
+#define B_AX_HIQ_NO_LMT_EN_P2 BIT(17)
+#define B_AX_HIQ_NO_LMT_EN_P1 BIT(16)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP15 BIT(15)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP14 BIT(14)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP13 BIT(13)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP12 BIT(12)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP11 BIT(11)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP10 BIT(10)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP9 BIT(9)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP8 BIT(8)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP7 BIT(7)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP6 BIT(6)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP5 BIT(5)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP4 BIT(4)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP3 BIT(3)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP2 BIT(2)
+#define B_AX_HIQ_NO_LMT_EN_P0_VAP1 BIT(1)
+#define B_AX_HIQ_NO_LMT_EN_P0_ROOT BIT(0)
+
+#define R_AX_LPS_RX_PERIOD_CTRL 0xC5B8
+#define R_AX_LPS_RX_PERIOD_CTRL_C1 0xE5B8
+#define B_AX_RXBCN_PERIOD_SH 16
+#define B_AX_RXBCN_PERIOD_MSK 0xff
+#define B_AX_CAT_PERIOD_SH 8
+#define B_AX_CAT_PERIOD_MSK 0xff
+#define B_AX_LPS_RX_CTRL_EN BIT(3)
+#define B_AX_LPS_PORT_SEL_SH 0
+#define B_AX_LPS_PORT_SEL_MSK 0x7
+
+#define R_AX_LPS_BCN_CNT 0xC5BC
+#define R_AX_LPS_BCN_CNT_C1 0xE5BC
+#define B_AX_BCN_TO_ACC_CNT_SH 24
+#define B_AX_BCN_TO_ACC_CNT_MSK 0xff
+#define B_AX_BCN_OK_ACC_CNT_SH 16
+#define B_AX_BCN_OK_ACC_CNT_MSK 0xff
+#define B_AX_BCN_TO_CNT_THD_SH 8
+#define B_AX_BCN_TO_CNT_THD_MSK 0xff
+#define B_AX_BCN_TO_CNT_SH 0
+#define B_AX_BCN_TO_CNT_MSK 0xff
+
+#define R_AX_FREERUN_CNT_LOW 0xC5C0
+#define R_AX_FREERUN_CNT_LOW_C1 0xE5C0
+#define B_AX_FREERUN_CNT_LOW_SH 0
+#define B_AX_FREERUN_CNT_LOW_MSK 0xffffffffL
+
+#define R_AX_FREERUN_CNT_HIGH 0xC5C4
+#define R_AX_FREERUN_CNT_HIGH_C1 0xE5C4
+#define B_AX_FREERUN_CNT_HIGH_SH 0
+#define B_AX_FREERUN_CNT_HIGH_MSK 0xffffffffL
+
+#define R_AX_PSTIMER0 0xC5CC
+#define R_AX_PSTIMER0_C1 0xE5CC
+#define B_AX_PSTIMER0_VAL_SH 0
+#define B_AX_PSTIMER0_VAL_MSK 0xffffffffL
+
+#define R_AX_PSTIMER1 0xC5D0
+#define R_AX_PSTIMER1_C1 0xE5D0
+#define B_AX_PSTIMER1_VAL_SH 0
+#define B_AX_PSTIMER1_VAL_MSK 0xffffffffL
+
+#define R_AX_PSTIMER2 0xC5D4
+#define R_AX_PSTIMER2_C1 0xE5D4
+#define B_AX_PSTIMER2_VAL_SH 0
+#define B_AX_PSTIMER2_VAL_MSK 0xffffffffL
+
+#define R_AX_PSTIMER3 0xC5D8
+#define R_AX_PSTIMER3_C1 0xE5D8
+#define B_AX_PSTIMER3_VAL_SH 0
+#define B_AX_PSTIMER3_VAL_MSK 0xffffffffL
+
+#define R_AX_PSTIMER4 0xC5DC
+#define R_AX_PSTIMER4_C1 0xE5DC
+#define B_AX_PSTIMER4_VAL_SH 0
+#define B_AX_PSTIMER4_VAL_MSK 0xffffffffL
+
+#define R_AX_PSTIMER5 0xC5E0
+#define R_AX_PSTIMER5_C1 0xE5E0
+#define B_AX_PSTIMER5_VAL_SH 0
+#define B_AX_PSTIMER5_VAL_MSK 0xffffffffL
+
+#define R_AX_PSTIMER_CTRL 0xC5E4
+#define R_AX_PSTIMER_CTRL_C1 0xE5E4
+#define B_AX_PSTIMER5_EN BIT(23)
+#define B_AX_PSTIMER5_SEL_SH 20
+#define B_AX_PSTIMER5_SEL_MSK 0x7
+#define B_AX_PSTIMER4_EN BIT(19)
+#define B_AX_PSTIMER4_SEL_SH 16
+#define B_AX_PSTIMER4_SEL_MSK 0x7
+#define B_AX_PSTIMER3_EN BIT(15)
+#define B_AX_PSTIMER3_SEL_SH 12
+#define B_AX_PSTIMER3_SEL_MSK 0x7
+#define B_AX_PSTIMER2_EN BIT(11)
+#define B_AX_PSTIMER2_SEL_SH 8
+#define B_AX_PSTIMER2_SEL_MSK 0x7
+#define B_AX_PSTIMER1_EN BIT(7)
+#define B_AX_PSTIMER1_SEL_SH 4
+#define B_AX_PSTIMER1_SEL_MSK 0x7
+#define B_AX_PSTIMER0_EN BIT(3)
+#define B_AX_PSTIMER0_SEL_SH 0
+#define B_AX_PSTIMER0_SEL_MSK 0x7
+
+#define R_AX_TIMER_COMPARE 0xC5E8
+#define R_AX_TIMER_COMPARE_C1 0xE5E8
+#define B_AX_X_COMP_Y_TSFT_P BIT(7)
+#define B_AX_Y_COMP_SEL_SH 4
+#define B_AX_Y_COMP_SEL_MSK 0x7
+#define B_AX_X_COMP_Y_OVER BIT(3)
+#define B_AX_X_COMP_SEL_SH 0
+#define B_AX_X_COMP_SEL_MSK 0x7
+
+#define R_AX_TIMER_COMPARE_VALUE_LOW 0xC5EC
+#define R_AX_TIMER_COMPARE_VALUE_LOW_C1 0xE5EC
+#define B_AX_X_COMP_Y_VAL_LOW_SH 0
+#define B_AX_X_COMP_Y_VAL_LOW_MSK 0xffffffffL
+
+#define R_AX_TIMER_COMPARE_VALUE_HIGH 0xC5F0
+#define R_AX_TIMER_COMPARE_VALUE_HIGH_C1 0xE5F0
+#define B_AX_X_COMP_Y_VAL_HIGH_SH 0
+#define B_AX_X_COMP_Y_VAL_HIGH_MSK 0xffffffffL
+
+//
+// PTCL
+//
+
+#define R_AX_PTCL_COMMON_SETTING_0 0xC600
+#define R_AX_PTCL_COMMON_SETTING_0_C1 0xE600
+#define B_AX_PCIE_MODE_SH 14
+#define B_AX_PCIE_MODE_MSK 0x3
+#define B_AX_CPUMGQ_LIFETIME_EN BIT(8)
+#define B_AX_MGQ_LIFETIME_EN BIT(7)
+#define B_AX_LIFETIME_EN BIT(6)
+#define B_AX_PTCL_TRIGGER_SS_EN_UL BIT(4)
+#define B_AX_PTCL_TRIGGER_SS_EN_1 BIT(3)
+#define B_AX_PTCL_TRIGGER_SS_EN_0 BIT(2)
+#define B_AX_CMAC_TX_MODE_1 BIT(1)
+#define B_AX_CMAC_TX_MODE_0 BIT(0)
+
+#define R_AX_AGG_BK_0 0xC604
+#define R_AX_AGG_BK_0_C1 0xE604
+#define B_AX_EN_SAMPDU_TXIME_TWT_CHECK BIT(11)
+#define B_AX_DIS_SAMPDU_TXIME_P2P_CHECK BIT(10)
+#define B_AX_DIS_SAMPDU_TXIME_BCN_CHECK BIT(9)
+#define B_AX_DIS_UL_SEQ_ABORT_CHECK BIT(8)
+#define B_AX_DIS_SND_STS_CHECK BIT(7)
+#define B_AX_NAV_PAUS_PHB_EN BIT(6)
+#define B_AX_TXOP_SHT_PHB_EN BIT(5)
+#define B_AX_AGG_BRK_PHB_EN BIT(4)
+#define B_AX_DIS_SSN_CHK BIT(3)
+#define B_AX_WDBK_CFG BIT(2)
+#define B_AX_EN_RTY_BK BIT(1)
+#define B_AX_EN_RTY_BK_COD BIT(0)
+
+#define R_AX_TX_CTRL 0xC608
+#define R_AX_TX_CTRL_C1 0xE608
+#define B_AX_DROP_CHK_MAX_NUM_SH 24
+#define B_AX_DROP_CHK_MAX_NUM_MSK 0xff
+#define B_AX_DROP_CHK_TIMEOUT_SH 20
+#define B_AX_DROP_CHK_TIMEOUT_MSK 0xf
+#define B_AX_FWD_SRCH_TIMEOUT_SH 16
+#define B_AX_FWD_SRCH_TIMEOUT_MSK 0xf
+#define B_AX_PTCL_STOP_WMM BIT(7)
+#define B_AX_TXOP_DELAY_TX_SH 0
+#define B_AX_TXOP_DELAY_TX_MSK 0x1f
+
+#define R_AX_TB_PPDU_CTRL 0xC60C
+#define R_AX_TB_PPDU_CTRL_C1 0xE60C
+#define B_AX_TB_PPDU_BK_DIS BIT(15)
+#define B_AX_TB_PPDU_BE_DIS BIT(14)
+#define B_AX_TB_PPDU_VI_DIS BIT(13)
+#define B_AX_TB_PPDU_VO_DIS BIT(12)
+#define B_AX_TB_BYPASS_TXPWR BIT(2)
+#define B_AX_SW_PREFER_AC_SH 0
+#define B_AX_SW_PREFER_AC_MSK 0x3
+
+#define R_AX_AMPDU_AGG_LIMIT 0xC610
+#define R_AX_AMPDU_AGG_LIMIT_C1 0xE610
+#define B_AX_AMPDU_MAX_TIME_SH 24
+#define B_AX_AMPDU_MAX_TIME_MSK 0xff
+#define B_AX_RA_TRY_RATE_AGG_LMT_SH 16
+#define B_AX_RA_TRY_RATE_AGG_LMT_MSK 0xff
+#define B_AX_RTS_MAX_AGG_NUM_SH 8
+#define B_AX_RTS_MAX_AGG_NUM_MSK 0xff
+#define B_AX_MAX_AGG_NUM_SH 0
+#define B_AX_MAX_AGG_NUM_MSK 0xff
+
+#define R_AX_AGG_LEN_HT_0 0xC614
+#define R_AX_AGG_LEN_HT_0_C1 0xE614
+#define B_AX_AMPDU_MAX_LEN_HT_SH 16
+#define B_AX_AMPDU_MAX_LEN_HT_MSK 0xffff
+#define B_AX_RTS_TXTIME_TH_SH 8
+#define B_AX_RTS_TXTIME_TH_MSK 0xff
+#define B_AX_RTS_LEN_TH_SH 0
+#define B_AX_RTS_LEN_TH_MSK 0xff
+
+#define R_AX_AGG_LEN_VHT_0 0xC618
+#define R_AX_AGG_LEN_VHT_0_C1 0xE618
+#define B_AX_AMPDU_MAX_LEN_VHT_SH 0
+#define B_AX_AMPDU_MAX_LEN_VHT_MSK 0xfffff
+
+#define R_AX_AGG_LEN_HE_0 0xC61C
+#define R_AX_AGG_LEN_HE_0_C1 0xE61C
+#define B_AX_AMPDU_MAX_LEN_HE_SH 0
+#define B_AX_AMPDU_MAX_LEN_HE_MSK 0x7fffff
+
+#define R_AX_SPECIAL_TX_SETTING 0xC620
+#define R_AX_SPECIAL_TX_SETTING_C1 0xE620
+#define B_AX_TRI_PADDING_EXTEND BIT(31)
+#define B_AX_BW_SIGTA_SH 28
+#define B_AX_BW_SIGTA_MSK 0x3
+#define B_AX_USE_DATA_BW BIT(27)
+#define B_AX_BMC_NAV_PROTECT BIT(26)
+#define B_AX_STBC_CFEND_SH 18
+#define B_AX_STBC_CFEND_MSK 0x3
+#define B_AX_STBC_CFEND_RATE_SH 9
+#define B_AX_STBC_CFEND_RATE_MSK 0x1ff
+#define B_AX_BASIC_CFEND_RATE_SH 0
+#define B_AX_BASIC_CFEND_RATE_MSK 0x1ff
+
+#define R_AX_SIFS_SETTING 0xC624
+#define R_AX_SIFS_SETTING_C1 0xE624
+#define B_AX_HW_CTS2SELF_PKT_LEN_TH_SH 24
+#define B_AX_HW_CTS2SELF_PKT_LEN_TH_MSK 0xff
+#define B_AX_HW_CTS2SELF_PKT_LEN_TH_TWW_SH 18
+#define B_AX_HW_CTS2SELF_PKT_LEN_TH_TWW_MSK 0x3f
+#define B_AX_HW_CTS2SELF_EN BIT(16)
+#define B_AX_SPEC_SIFS_OFDM_PTCL_SH 8
+#define B_AX_SPEC_SIFS_OFDM_PTCL_MSK 0xff
+#define B_AX_SPEC_SIFS_CCK_PTCL_SH 0
+#define B_AX_SPEC_SIFS_CCK_PTCL_MSK 0xff
+
+#define R_AX_TXRATE_CHK 0xC628
+#define R_AX_TXRATE_CHK_C1 0xE628
+#define B_AX_LATENCY_PADDING_PKT_TH_SH 24
+#define B_AX_LATENCY_PADDING_PKT_TH_MSK 0xff
+#define B_AX_PLCP_FETCH_BUFF_SH 16
+#define B_AX_PLCP_FETCH_BUFF_MSK 0xff
+#define B_AX_DEFT_RATE_SH 7
+#define B_AX_DEFT_RATE_MSK 0x1ff
+#define B_AX_BAND_MODE BIT(4)
+#define B_AX_MAX_TXNSS_SH 2
+#define B_AX_MAX_TXNSS_MSK 0x3
+#define B_AX_RTS_LIMIT_IN_OFDM6 BIT(1)
+#define B_AX_CHECK_CCK_EN BIT(0)
+
+#define R_AX_TXCNT 0xC62C
+#define R_AX_TXCNT_C1 0xE62C
+#define B_AX_ADD_TXCNT_BY BIT(31)
+#define B_AX_S_TXCNT_LMT_SH 24
+#define B_AX_S_TXCNT_LMT_MSK 0x3f
+#define B_AX_L_TXCNT_LMT_SH 16
+#define B_AX_L_TXCNT_LMT_MSK 0x3f
+
+#define R_AX_LIFETIME_0 0xC630
+#define R_AX_LIFETIME_0_C1 0xE630
+#define B_AX_PKT_LIFETIME_2_SH 16
+#define B_AX_PKT_LIFETIME_2_MSK 0xffff
+#define B_AX_PKT_LIFETIME_1_SH 0
+#define B_AX_PKT_LIFETIME_1_MSK 0xffff
+
+#define R_AX_LIFETIME_1 0xC634
+#define R_AX_LIFETIME_1_C1 0xE634
+#define B_AX_PKT_LIFETIME_4_SH 16
+#define B_AX_PKT_LIFETIME_4_MSK 0xffff
+#define B_AX_PKT_LIFETIME_3_SH 0
+#define B_AX_PKT_LIFETIME_3_MSK 0xffff
+
+#define R_AX_LIFETIME_2 0xC638
+#define R_AX_LIFETIME_2_C1 0xE638
+#define B_AX_CPUMGQ_LIFETIME_SH 16
+#define B_AX_CPUMGQ_LIFETIME_MSK 0xffff
+#define B_AX_MGQ_LIFETIME_SH 0
+#define B_AX_MGQ_LIFETIME_MSK 0xffff
+
+#define R_AX_MBSSID_DROP_0 0xC63C
+#define R_AX_MBSSID_DROP_0_C1 0xE63C
+#define B_AX_GI_LTF_FB_SEL BIT(30)
+#define B_AX_RATE_SEL_SH 24
+#define B_AX_RATE_SEL_MSK 0x3f
+#define B_AX_PORT_DROP_4_0_SH 16
+#define B_AX_PORT_DROP_4_0_MSK 0x1f
+#define B_AX_MBSSID_DROP_15_0_SH 0
+#define B_AX_MBSSID_DROP_15_0_MSK 0xffff
+
+#define R_AX_ARFR_WT_0 0xC640
+#define R_AX_ARFR_WT_0_C1 0xE640
+#define B_AX_RATE7_WEIGHTING_SH 28
+#define B_AX_RATE7_WEIGHTING_MSK 0xf
+#define B_AX_RATE6_WEIGHTING_SH 24
+#define B_AX_RATE6_WEIGHTING_MSK 0xf
+#define B_AX_RATE5_WEIGHTING_SH 20
+#define B_AX_RATE5_WEIGHTING_MSK 0xf
+#define B_AX_RATE4_WEIGHTING_SH 16
+#define B_AX_RATE4_WEIGHTING_MSK 0xf
+#define B_AX_RATE3_WEIGHTING_SH 12
+#define B_AX_RATE3_WEIGHTING_MSK 0xf
+#define B_AX_RATE2_WEIGHTING_SH 8
+#define B_AX_RATE2_WEIGHTING_MSK 0xf
+#define B_AX_RATE1_WEIGHTING_SH 4
+#define B_AX_RATE1_WEIGHTING_MSK 0xf
+#define B_AX_RATE0_WEIGHTING_SH 0
+#define B_AX_RATE0_WEIGHTING_MSK 0xf
+
+#define R_AX_DARF_TC 0xC648
+#define R_AX_DARF_TC_C1 0xE648
+#define B_AX_DARF_TC9_SH 28
+#define B_AX_DARF_TC9_MSK 0xf
+#define B_AX_DARF_TC8_SH 24
+#define B_AX_DARF_TC8_MSK 0xf
+#define B_AX_DARF_TC7_SH 20
+#define B_AX_DARF_TC7_MSK 0xf
+#define B_AX_DARF_TC6_SH 16
+#define B_AX_DARF_TC6_MSK 0xf
+#define B_AX_DARF_TC5_SH 12
+#define B_AX_DARF_TC5_MSK 0xf
+#define B_AX_DARF_TC4_SH 8
+#define B_AX_DARF_TC4_MSK 0xf
+#define B_AX_DARF_TC3_SH 4
+#define B_AX_DARF_TC3_MSK 0xf
+#define B_AX_DARF_TC2_SH 0
+#define B_AX_DARF_TC2_MSK 0xf
+
+#define R_AX_DARF1_TC 0xC64C
+#define R_AX_DARF1_TC_C1 0xE64C
+#define B_AX_DARF1_TC9_SH 28
+#define B_AX_DARF1_TC9_MSK 0xf
+#define B_AX_DARF1_TC8_SH 24
+#define B_AX_DARF1_TC8_MSK 0xf
+#define B_AX_DARF1_TC7_SH 20
+#define B_AX_DARF1_TC7_MSK 0xf
+#define B_AX_DARF1_TC6_SH 16
+#define B_AX_DARF1_TC6_MSK 0xf
+#define B_AX_DARF1_TC5_SH 12
+#define B_AX_DARF1_TC5_MSK 0xf
+#define B_AX_DARF1_TC4_SH 8
+#define B_AX_DARF1_TC4_MSK 0xf
+#define B_AX_DARF1_TC3_SH 4
+#define B_AX_DARF1_TC3_MSK 0xf
+#define B_AX_DARF1_TC2_SH 0
+#define B_AX_DARF1_TC2_MSK 0xf
+
+#define R_AX_RARF_TC 0xC650
+#define R_AX_RARF_TC_C1 0xE650
+#define B_AX_RARF_TC9_SH 28
+#define B_AX_RARF_TC9_MSK 0xf
+#define B_AX_RARF_TC8_SH 24
+#define B_AX_RARF_TC8_MSK 0xf
+#define B_AX_RARF_TC7_SH 20
+#define B_AX_RARF_TC7_MSK 0xf
+#define B_AX_RARF_TC6_SH 16
+#define B_AX_RARF_TC6_MSK 0xf
+#define B_AX_RARF_TC5_SH 12
+#define B_AX_RARF_TC5_MSK 0xf
+#define B_AX_RARF_TC4_SH 8
+#define B_AX_RARF_TC4_MSK 0xf
+#define B_AX_RARF_TC3_SH 4
+#define B_AX_RARF_TC3_MSK 0xf
+#define B_AX_RARF_TC2_SH 0
+#define B_AX_RARF_TC2_MSK 0xf
+
+#define R_AX_PTCL_ATM 0xC654
+#define R_AX_PTCL_ATM_C1 0xE654
+#define B_AX_CHNL_REF_RX_BASIC_NAV BIT(31)
+#define B_AX_CHNL_REF_RX_INTRA_NAV BIT(30)
+#define B_AX_CHNL_REF_DATA_ON BIT(29)
+#define B_AX_CHNL_REF_EDCCA_P20 BIT(28)
+#define B_AX_CHNL_REF_CCA_P20 BIT(27)
+#define B_AX_CHNL_REF_CCA_S20 BIT(26)
+#define B_AX_CHNL_REF_CCA_S40 BIT(25)
+#define B_AX_CHNL_REF_CCA_S80 BIT(24)
+#define B_AX_CHNL_REF_PHY_TXON BIT(23)
+#define B_AX_RST_CHNL_BUSY BIT(19)
+#define B_AX_RST_CHNL_IDLE BIT(18)
+#define B_AX_CHNL_INFO_EN BIT(17)
+#define B_AX_ATM_AIRTIME_EN BIT(16)
+#define B_AX_ATM_TF_UD BIT(12)
+#define B_AX_ATM_SR_UD_1_SH 10
+#define B_AX_ATM_SR_UD_1_MSK 0x3
+#define B_AX_ATM_SR_UD_0_SH 8
+#define B_AX_ATM_SR_UD_0_MSK 0x3
+#define B_AX_ATM_TB_UD_1_SH 6
+#define B_AX_ATM_TB_UD_1_MSK 0x3
+#define B_AX_ATM_TB_UD_0_SH 4
+#define B_AX_ATM_TB_UD_0_MSK 0x3
+#define B_AX_ATM_TX_UD_1_SH 2
+#define B_AX_ATM_TX_UD_1_MSK 0x3
+#define B_AX_ATM_TX_UD_0_SH 0
+#define B_AX_ATM_TX_UD_0_MSK 0x3
+
+#define R_AX_CHNL_IDLE_TIME_0 0xC658
+#define R_AX_CHNL_IDLE_TIME_0_C1 0xE658
+#define B_AX_CHNL_IDLE_TIME_SH 0
+#define B_AX_CHNL_IDLE_TIME_MSK 0xffffffffL
+
+#define R_AX_CHNL_BUSY_TIME_0 0xC65C
+#define R_AX_CHNL_BUSY_TIME_0_C1 0xE65C
+#define B_AX_CHNL_BUSY_TIME_SH 0
+#define B_AX_CHNL_BUSY_TIME_MSK 0xffffffffL
+
+#define R_AX_PTCLRPT_FULL_HDL 0xC660
+#define R_AX_PTCLRPT_FULL_HDL_C1 0xE660
+#define B_AX_RPT_LATCH_PHY_TIME_SH 12
+#define B_AX_RPT_LATCH_PHY_TIME_MSK 0xf
+#define B_AX_F2PCMD_FWWD_RLS_MODE BIT(9)
+#define B_AX_F2PCMD_RPT_EN BIT(8)
+#define B_AX_BCN_RPT_PATH_SH 6
+#define B_AX_BCN_RPT_PATH_MSK 0x3
+#define B_AX_SPE_RPT_PATH_SH 4
+#define B_AX_SPE_RPT_PATH_MSK 0x3
+#define B_AX_TX_RPT_PATH_SH 2
+#define B_AX_TX_RPT_PATH_MSK 0x3
+#define B_AX_F2PCMDRPT_FULL_DROP BIT(1)
+#define B_AX_NON_F2PCMDRPT_FULL_DROP BIT(0)
+
+#define R_AX_PTCL_TXOP_BK 0xC670
+#define R_AX_PTCL_TXOP_BK_C1 0xE670
+#define B_AX_TXOP_BK_EN_SH 16
+#define B_AX_TXOP_BK_EN_MSK 0x7f
+#define B_AX_TXOP_BK_PKT_NUM_SH 8
+#define B_AX_TXOP_BK_PKT_NUM_MSK 0xff
+#define B_AX_TXOP_BK_TX_TIME_SH 0
+#define B_AX_TXOP_BK_TX_TIME_MSK 0xff
+
+#define R_AX_PTCL_NAV_PROT_LEN 0xC674
+#define R_AX_PTCL_NAV_PROT_LEN_C1 0xE674
+#define B_AX_SPEC_MBA_HE_PTCL_SH 16
+#define B_AX_SPEC_MBA_HE_PTCL_MSK 0xffff
+#define B_AX_NAV_PROT_LEN_SH 0
+#define B_AX_NAV_PROT_LEN_MSK 0xffff
+
+#define R_AX_PROT 0xC678
+#define R_AX_PROT_C1 0xE678
+#define B_AX_NAV_OVER_TXOP_EN BIT(16)
+#define B_AX_NAV_PROT_LEN_CTN_MODE_SH 0
+#define B_AX_NAV_PROT_LEN_CTN_MODE_MSK 0xffff
+
+#define R_AX_BT_PLT 0xC67C
+#define R_AX_BT_PLT_C1 0xE67C
+#define B_AX_BT_PLT_PKT_CNT_SH 16
+#define B_AX_BT_PLT_PKT_CNT_MSK 0xffff
+#define B_AX_BT_PLT_RST BIT(9)
+#define B_AX_PLT_EN BIT(8)
+#define B_AX_RX_PLT_GNT_LTE_RX BIT(7)
+#define B_AX_RX_PLT_GNT_BT_RX BIT(6)
+#define B_AX_RX_PLT_GNT_BT_TX BIT(5)
+#define B_AX_RX_PLT_GNT_WL BIT(4)
+#define B_AX_TX_PLT_GNT_LTE_RX BIT(3)
+#define B_AX_TX_PLT_GNT_BT_RX BIT(2)
+#define B_AX_TX_PLT_GNT_BT_TX BIT(1)
+#define B_AX_TX_PLT_GNT_WL BIT(0)
+
+#define R_AX_TWTQ_CTRL1 0xC680
+#define R_AX_TWTQ_CTRL1_C1 0xE680
+#define B_AX_TWTQ_ULTRHD_SH 16
+#define B_AX_TWTQ_ULTRHD_MSK 0xffff
+#define B_AX_TWTQ_TXOPTRHD_SH 0
+#define B_AX_TWTQ_TXOPTRHD_MSK 0xffff
+
+#define R_AX_TWTQ_CTRL2 0xC684
+#define R_AX_TWTQ_CTRL2_C1 0xE684
+#define B_AX_TWTQ_AGGTRHD_SH 0
+#define B_AX_TWTQ_AGGTRHD_MSK 0xffff
+
+#define R_AX_BCNQ_CTRL 0xC690
+#define R_AX_BCNQ_CTRL_C1 0xE690
+#define B_AX_BCNQ_LOCK_STUS BIT(31)
+#define B_AX_BCNQ_LOCK BIT(0)
+
+#define R_AX_PTCL_BSS_COLOR_0 0xC6A0
+#define R_AX_PTCL_BSS_COLOR_0_C1 0xE6A0
+#define B_AX_BSS_COLOB_AX_PORT_3_SH 24
+#define B_AX_BSS_COLOB_AX_PORT_3_MSK 0x3f
+#define B_AX_BSS_COLOB_AX_PORT_2_SH 16
+#define B_AX_BSS_COLOB_AX_PORT_2_MSK 0x3f
+#define B_AX_BSS_COLOB_AX_PORT_1_SH 8
+#define B_AX_BSS_COLOB_AX_PORT_1_MSK 0x3f
+#define B_AX_BSS_COLOB_AX_PORT_0_SH 0
+#define B_AX_BSS_COLOB_AX_PORT_0_MSK 0x3f
+
+#define R_AX_PTCL_BSS_COLOR_1 0xC6A4
+#define R_AX_PTCL_BSS_COLOR_1_C1 0xE6A4
+#define B_AX_BSS_COLOB_AX_PORT_4_SH 0
+#define B_AX_BSS_COLOB_AX_PORT_4_MSK 0x3f
+
+#define R_AX_PTCL_F2P_TX_SETTING 0xC6B0
+#define R_AX_PTCL_F2P_TX_SETTING_C1 0xE6B0
+#define B_AX_TF_MURTS_TXTIME_SH 8
+#define B_AX_TF_MURTS_TXTIME_MSK 0xff
+#define B_AX_TF_DATA_TF_LENGTH_SH 0
+#define B_AX_TF_DATA_TF_LENGTH_MSK 0xff
+
+#define R_AX_PTCL_IMR0 0xC6C0
+#define R_AX_PTCL_IMR0_C1 0xE6C0
+#define B_AX_F2PCMD_PKTID_ERR_INT_EN BIT(31)
+#define B_AX_F2PCMD_RD_PKTID_ERR_INT_EN BIT(30)
+#define B_AX_F2PCMD_ASSIGN_PKTID_ERR_INT_EN BIT(29)
+#define B_AX_F2PCMD_USER_ALLC_ERR_INT_EN BIT(28)
+#define B_AX_RX_SPF_U0_PKTID_ERR_INT_EN BIT(27)
+#define B_AX_TX_SPF_U1_PKTID_ERR_INT_EN BIT(26)
+#define B_AX_TX_SPF_U2_PKTID_ERR_INT_EN BIT(25)
+#define B_AX_TX_SPF_U3_PKTID_ERR_INT_EN BIT(24)
+#define B_AX_TX_RECORD_PKTID_ERR_INT_EN BIT(23)
+#define B_AX_F2PCMD_EMPTY_ERR_INT_EN BIT(15)
+#define B_AX_TWTSP_QSEL_ERR_INT_EN BIT(14)
+#define B_AX_BCNQ_ORDER_ERR_INT_EN BIT(12)
+#define B_AX_Q_PKTID_ERR_INT_EN BIT(11)
+#define B_AX_D_PKTID_ERR_INT_EN BIT(10)
+#define B_AX_TXPRT_FULL_DROP_ERR_INT_EN BIT(9)
+#define B_AX_F2PCMDRPT_FULL_DROP_ERR_INT_EN BIT(8)
+
+#define R_AX_PTCL_ISR0 0xC6C4
+#define R_AX_PTCL_ISR0_C1 0xE6C4
+#define B_AX_F2PCMD_PKTID_ERR BIT(31)
+#define B_AX_F2PCMD_RD_PKTID_ERR BIT(30)
+#define B_AX_F2PCMD_ASSIGN_PKTID_ERR BIT(29)
+#define B_AX_F2PCMD_USER_ALLC_ERR BIT(28)
+#define B_AX_RX_SPF_U0_PKTID_ERR BIT(27)
+#define B_AX_TX_SPF_U1_PKTID_ERR BIT(26)
+#define B_AX_TX_SPF_U2_PKTID_ERR BIT(25)
+#define B_AX_TX_SPF_U3_PKTID_ERR BIT(24)
+#define B_AX_TX_RECORD_PKTID_ERR BIT(23)
+#define B_AX_F2PCMD_EMPTY_ERR BIT(15)
+#define B_AX_TWTSP_QSEL_ERR BIT(14)
+#define B_AX_BCNQ_ORDER_ERR BIT(12)
+#define B_AX_Q_PKTID_ERR BIT(11)
+#define B_AX_D_PKTID_ERR BIT(10)
+#define B_AX_TXPRT_FULL_DROP_ERR BIT(9)
+#define B_AX_F2PCMDRPT_FULL_DROP_ERR BIT(8)
+#define B_AX_FSM_TIMEOUT_ERR BIT(0)
+
+#define R_AX_PTCL_IMR1 0xC6C8
+#define R_AX_PTCL_IMR1_C1 0xE6C8
+
+#define R_AX_PTCL_ISR1 0xC6CC
+#define R_AX_PTCL_ISR1_C1 0xE6CC
+
+#define R_AX_PTCL_RST_CTRL 0xC6E0
+#define R_AX_PTCL_RST_CTRL_C1 0xE6E0
+#define B_AX_PTCL_TX_FINISH_REQ_STATUS BIT(24)
+#define B_AX_PTCL_WDE_EN BIT(1)
+#define B_AX_PTCL_TX_FINISH_REQ BIT(0)
+
+#define R_AX_PTCL_FSM_MON 0xC6E8
+#define R_AX_PTCL_FSM_MON_C1 0xE6E8
+#define B_AX_PTCL_FSM2_TO_MODE BIT(30)
+#define B_AX_PTCL_FSM2_TO_THR_SH 24
+#define B_AX_PTCL_FSM2_TO_THR_MSK 0x3f
+#define B_AX_PTCL_FSM1_TO_MODE BIT(22)
+#define B_AX_PTCL_FSM1_TO_THR_SH 16
+#define B_AX_PTCL_FSM1_TO_THR_MSK 0x3f
+#define B_AX_PTCL_FSM0_TO_MODE BIT(14)
+#define B_AX_PTCL_FSM0_TO_THR_SH 8
+#define B_AX_PTCL_FSM0_TO_THR_MSK 0x3f
+#define B_AX_PTCL_TX_ARB_TO_MODE BIT(6)
+#define B_AX_PTCL_TX_ARB_TO_THR_SH 0
+#define B_AX_PTCL_TX_ARB_TO_THR_MSK 0x3f
+
+#define R_AX_PTCL_TX_CTN_SEL 0xC6EC
+#define R_AX_PTCL_TX_CTN_SEL_C1 0xE6EC
+#define B_AX_PTCL_TX_ON_STAT BIT(7)
+#define B_AX_PTCL_DROP BIT(5)
+#define B_AX_PTCL_TX_QUEUE_IDX_SH 0
+#define B_AX_PTCL_TX_QUEUE_IDX_MSK 0x1f
+
+#define R_AX_PTCL_DBG_INFO 0xC6F0
+#define R_AX_PTCL_DBG_INFO_C1 0xE6F0
+#define B_AX_PTCL_DBG_INFO_SH 0
+#define B_AX_PTCL_DBG_INFO_MSK 0xffffffffL
+
+#define R_AX_NULL_PKT_STATUS 0xC6F6
+#define R_AX_NULL_PKT_STATUS_C1 0xE6F6
+#define B_AX_P4_NULL_1_STATUS BIT(9)
+#define B_AX_P4_NULL_0_STATUS BIT(8)
+#define B_AX_P3_NULL_1_STATUS BIT(7)
+#define B_AX_P3_NULL_0_STATUS BIT(6)
+#define B_AX_P2_NULL_1_STATUS BIT(5)
+#define B_AX_P2_NULL_0_STATUS BIT(4)
+#define B_AX_P1_NULL_1_STATUS BIT(3)
+#define B_AX_P1_NULL_0_STATUS BIT(2)
+#define B_AX_P0_NULL_1_STATUS BIT(1)
+#define B_AX_P0_NULL_0_STATUS BIT(0)
+
+#define R_AX_PTCL_DBG 0xC6F4
+#define R_AX_PTCL_DBG_C1 0xE6F4
+#define B_AX_PTCL_DBG_EN BIT(8)
+#define B_AX_PTCL_DBG_SEL_SH 0
+#define B_AX_PTCL_DBG_SEL_MSK 0xff
+
+#define R_AX_PTCL_TX_MACID_0 0xC6FC
+#define R_AX_PTCL_TX_MACID_0_C1 0xE6FC
+#define B_AX_TX_MACID_3_SH 24
+#define B_AX_TX_MACID_3_MSK 0xff
+#define B_AX_TX_MACID_2_SH 16
+#define B_AX_TX_MACID_2_MSK 0xff
+#define B_AX_TX_MACID_1_SH 8
+#define B_AX_TX_MACID_1_MSK 0xff
+#define B_AX_TX_MACID_0_SH 0
+#define B_AX_TX_MACID_0_MSK 0xff
+
+#define R_AX_TXCMD_DBG_SEL 0xC700
+#define R_AX_TXCMD_DBG_SEL_C1 0xE700
+#define B_AX_USER_CMD_3_0_VALID_SH 28
+#define B_AX_USER_CMD_3_0_VALID_MSK 0xf
+#define B_AX_DBG_SEL_F2P_COMMON_SH 20
+#define B_AX_DBG_SEL_F2P_COMMON_MSK 0xf
+#define B_AX_DBG_SEL_USER_CMD_U3_SH 16
+#define B_AX_DBG_SEL_USER_CMD_U3_MSK 0xf
+#define B_AX_DBG_SEL_USER_CMD_U2_SH 12
+#define B_AX_DBG_SEL_USER_CMD_U2_MSK 0xf
+#define B_AX_DBG_SEL_USER_CMD_U1_SH 8
+#define B_AX_DBG_SEL_USER_CMD_U1_MSK 0xf
+#define B_AX_DBG_SEL_USER_CMD_U0_SH 4
+#define B_AX_DBG_SEL_USER_CMD_U0_MSK 0xf
+#define B_AX_DBG_SEL_PPDU_CMD_SH 0
+#define B_AX_DBG_SEL_PPDU_CMD_MSK 0xf
+
+#define R_AX_PPDU_CMD 0xC704
+#define R_AX_PPDU_CMD_C1 0xE704
+#define B_AX_PPDU_CMD_SH 0
+#define B_AX_PPDU_CMD_MSK 0xffffffffL
+
+#define R_AX_USER_CMD_U0 0xC708
+#define R_AX_USER_CMD_U0_C1 0xE708
+#define B_AX_USER_CMD_U0_SH 0
+#define B_AX_USER_CMD_U0_MSK 0xffffffffL
+
+#define R_AX_USER_CMD_U1 0xC70C
+#define R_AX_USER_CMD_U1_C1 0xE70C
+#define B_AX_USER_CMD_U1_SH 0
+#define B_AX_USER_CMD_U1_MSK 0xffffffffL
+
+#define R_AX_USER_CMD_U2 0xC710
+#define R_AX_USER_CMD_U2_C1 0xE710
+#define B_AX_USER_CMD_U2_SH 0
+#define B_AX_USER_CMD_U2_MSK 0xffffffffL
+
+#define R_AX_USER_CMD_U3 0xC714
+#define R_AX_USER_CMD_U3_C1 0xE714
+#define B_AX_USER_CMD_U3_SH 0
+#define B_AX_USER_CMD_U3_MSK 0xffffffffL
+
+#define R_AX_LEN_CMD_U0 0xC718
+#define R_AX_LEN_CMD_U0_C1 0xE718
+#define B_AX_LEN_CMD_U0_SH 0
+#define B_AX_LEN_CMD_U0_MSK 0xffffffffL
+
+#define R_AX_LEN_CMD_U1 0xC71C
+#define R_AX_LEN_CMD_U1_C1 0xE71C
+#define B_AX_LEN_CMD_U1_SH 0
+#define B_AX_LEN_CMD_U1_MSK 0xffffffffL
+
+#define R_AX_LEN_CMD_U2 0xC720
+#define R_AX_LEN_CMD_U2_C1 0xE720
+#define B_AX_LEN_CMD_U2_SH 0
+#define B_AX_LEN_CMD_U2_MSK 0xffffffffL
+
+#define R_AX_LEN_CMD_U3 0xC724
+#define R_AX_LEN_CMD_U3_C1 0xE724
+#define B_AX_LEN_CMD_U3_SH 0
+#define B_AX_LEN_CMD_U3_MSK 0xffffffffL
+
+#define R_AX_F2P_COMMON 0xC728
+#define R_AX_F2P_COMMON_C1 0xE728
+#define B_AX_F2P_COMMON_SH 0
+#define B_AX_F2P_COMMON_MSK 0xffffffffL
+
+#define R_AX_TXRPT_DBG_INFO 0xC7F0
+#define R_AX_TXRPT_DBG_INFO_C1 0xE7F0
+#define B_AX_TXRPT_DBG_INFO_SH 0
+#define B_AX_TXRPT_DBG_INFO_MSK 0xffffffffL
+
+//
+// CMAC_DMA
+//
+
+#define R_AX_DLE_CTRL 0xC800
+#define R_AX_DLE_CTRL_C1 0xE800
+#define B_AX_SET_NULL_PKT_ERROR BIT(30)
+#define B_AX_PLE_SET_BURST_NUM_ERROR BIT(29)
+#define B_AX_PLE_RESPONSE_ERROR BIT(28)
+#define B_AX_PLE_OUTPUT_ERROR BIT(27)
+#define B_AX_WDE_SET_BURST_NUM_ERROR BIT(26)
+#define B_AX_WDE_RESPONSE_ERROR BIT(25)
+#define B_AX_WDE_OUTPUT_ERROR BIT(24)
+#define B_AX_NO_RESERVE_PAGE_ERR_IMR BIT(23)
+#define B_AX_TXDMA_RU3_FIFO_FULL_WARNING BIT(22)
+#define B_AX_TXDMA_RU2_FIFO_FULL_WARNING BIT(21)
+#define B_AX_TXDMA_RU1_FIFO_FULL_WARNING BIT(20)
+#define B_AX_TXDMA_RU0_FIFO_FULL_WARNING BIT(19)
+#define B_AX_RXDATA_FSM_HANG_ERROR BIT(18)
+#define B_AX_RXSTS_FSM_HANG_ERROR BIT(17)
+#define B_AX_RXDATA_FSM_HANG_ERROR_IMR BIT(15)
+#define B_AX_RXSTS_FSM_HANG_ERROR_IMR BIT(14)
+#define B_AX_DLE_WDE_STATE_SH 11
+#define B_AX_DLE_WDE_STATE_MSK 0x3
+#define B_AX_DLE_PLE_STATE_SH 9
+#define B_AX_DLE_PLE_STATE_MSK 0x3
+#define B_AX_DLE_REQUEST_BUFF_STATE_SH 7
+#define B_AX_DLE_REQUEST_BUFF_STATE_MSK 0x3
+#define B_AX_DLE_ENQ_STATE BIT(6)
+#define B_AX_RECOVERY_INDICATOR BIT(5)
+#define B_AX_DLE_CLOCK_FORCE BIT(4)
+#define B_AX_TXDMA_CLOCK_FORCE BIT(3)
+#define B_AX_RXDMA_CLOCK_FORCE BIT(2)
+#define B_AX_DMA_DBG_SEL BIT(1)
+#define B_AX_PL_PAGE_128B BIT(0)
+
+#define R_AX_RXDMA_CTRL_0 0xC804
+#define R_AX_RXDMA_CTRL_0_C1 0xE804
+#define B_AX_RXDMA_DBGOUT_EN BIT(31)
+#define B_AX_RXDMA_DBG_SEL_SH 29
+#define B_AX_RXDMA_DBG_SEL_MSK 0x3
+#define B_AX_RXDMA_FIFO_DBG_SEL_SH 25
+#define B_AX_RXDMA_FIFO_DBG_SEL_MSK 0xf
+#define B_AX_RXDMA_DEFAULT_PAGE_SH 21
+#define B_AX_RXDMA_DEFAULT_PAGE_MSK 0x3
+#define B_AX_RXDMA_BUFF_REQ_PRI_SH 19
+#define B_AX_RXDMA_BUFF_REQ_PRI_MSK 0x3
+#define B_AX_RXDMA_TGT_QUEID_SH 13
+#define B_AX_RXDMA_TGT_QUEID_MSK 0x3f
+#define B_AX_RXDMA_TGT_PRID_SH 10
+#define B_AX_RXDMA_TGT_PRID_MSK 0x7
+#define B_AX_RXDMA_DIS_CSI_RELEASE BIT(9)
+#define B_AX_RXDMA_DIS_RXSTS_WAIT_PTR_CLR BIT(7)
+#define B_AX_RXDMA_DIS_CSI_WAIT_PTR_CLR BIT(6)
+#define B_AX_RXSTS_PTR_FULL_MODE BIT(5)
+#define B_AX_CSI_PTR_FULL_MODE BIT(4)
+#define B_AX_RU3_PTR_FULL_MODE BIT(3)
+#define B_AX_RU2_PTR_FULL_MODE BIT(2)
+#define B_AX_RU1_PTR_FULL_MODE BIT(1)
+#define B_AX_RU0_PTR_FULL_MODE BIT(0)
+
+#define R_AX_RXDMA_CTRL_1 0xC808
+#define R_AX_RXDMA_CTRL_1_C1 0xE808
+#define B_AX_F2PCMD_FULL_RSV_DEPTH_SH 28
+#define B_AX_F2PCMD_FULL_RSV_DEPTH_MSK 0xf
+#define B_AX_TXRPT_FULL_RSV_DEPTH_SH 24
+#define B_AX_TXRPT_FULL_RSV_DEPTH_MSK 0xf
+#define B_AX_RXSTS_FULL_RSV_DEPTH_SH 20
+#define B_AX_RXSTS_FULL_RSV_DEPTH_MSK 0xf
+#define B_AX_CSI_FULL_RSV_DEPTH_SH 16
+#define B_AX_CSI_FULL_RSV_DEPTH_MSK 0xf
+#define B_AX_RU3_FULL_RSV_DEPTH_SH 12
+#define B_AX_RU3_FULL_RSV_DEPTH_MSK 0xf
+#define B_AX_RU2_FULL_RSV_DEPTH_SH 8
+#define B_AX_RU2_FULL_RSV_DEPTH_MSK 0xf
+#define B_AX_RU1_FULL_RSV_DEPTH_SH 4
+#define B_AX_RU1_FULL_RSV_DEPTH_MSK 0xf
+#define B_AX_RU0_FULL_RSV_DEPTH_SH 0
+#define B_AX_RU0_FULL_RSV_DEPTH_MSK 0xf
+
+#define R_AX_RXDMA_ERR_FLG_0 0xC80C
+#define R_AX_RXDMA_ERR_FLG_0_C1 0xE80C
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_SW BIT(28)
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_SH 22
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_MSK 0x3f
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_SW BIT(21)
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_SH 15
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_MSK 0x3f
+#define B_AX_RXDMA_ORDER_FIFO_FULL BIT(14)
+#define B_AX_RXDMA_F2PCMD_PTR_OVERFLOW BIT(12)
+#define B_AX_RXDMA_TXRPT_PTR_OVERFLOW BIT(11)
+#define B_AX_RXDMA_RXSTS_PTR_OVERFLOW BIT(10)
+#define B_AX_RXDMA_RU3_PTR_OVERFLOW BIT(9)
+#define B_AX_RXDMA_RU2_PTR_OVERFLOW BIT(8)
+#define B_AX_RXDMA_RU1_PTR_OVERFLOW BIT(7)
+#define B_AX_RXDMA_RU0_PTR_OVERFLOW BIT(6)
+#define B_AX_RXDMA_RXSTS_PTR_ERROR BIT(5)
+#define B_AX_RXDMA_CSI_PTR_ERROR BIT(4)
+#define B_AX_RXDMA_RU3_PTR_ERROR BIT(3)
+#define B_AX_RXDMA_RU2_PTR_ERROR BIT(2)
+#define B_AX_RXDMA_RU1_PTR_ERROR BIT(1)
+#define B_AX_RXDMA_RU0_PTR_ERROR BIT(0)
+
+#define R_AX_RXDMA_ERR_FLG_1 0xC810
+#define R_AX_RXDMA_ERR_FLG_1_C1 0xE810
+#define B_AX_F2PCMD_PKT_ERR_TYPE2 BIT(27)
+#define B_AX_F2PCMD_PKT_ERR_TYPE1 BIT(26)
+#define B_AX_F2PCMD_DMA_ERR_TYPE2 BIT(25)
+#define B_AX_F2PCMD_DMA_ERR_TYPE1 BIT(24)
+#define B_AX_TXRPT_PKT_ERR_TYPE2 BIT(23)
+#define B_AX_TXRPT_PKT_ERR_TYPE1 BIT(22)
+#define B_AX_TXRPT_DMA_ERR_TYPE2 BIT(21)
+#define B_AX_TXRPT_DMA_ERR_TYPE1 BIT(20)
+#define B_AX_RXSTS_PKT_ERR_TYPE2 BIT(19)
+#define B_AX_RXSTS_PKT_ERR_TYPE1 BIT(18)
+#define B_AX_RXSTS_DMA_ERR_TYPE2 BIT(17)
+#define B_AX_RXSTS_DMA_ERR_TYPE1 BIT(16)
+#define B_AX_RU3_PKT_ERR_TYPE2 BIT(15)
+#define B_AX_RU3_PKT_ERR_TYPE1 BIT(14)
+#define B_AX_RU3_DMA_ERR_TYPE2 BIT(13)
+#define B_AX_RU3_DMA_ERR_TYPE1 BIT(12)
+#define B_AX_RU2_PKT_ERR_TYPE2 BIT(11)
+#define B_AX_RU2_PKT_ERR_TYPE1 BIT(10)
+#define B_AX_RU2_DMA_ERR_TYPE2 BIT(9)
+#define B_AX_RU2_DMA_ERR_TYPE1 BIT(8)
+#define B_AX_RU1_PKT_ERR_TYPE2 BIT(7)
+#define B_AX_RU1_PKT_ERR_TYPE1 BIT(6)
+#define B_AX_RU1_DMA_ERR_TYPE2 BIT(5)
+#define B_AX_RU1_DMA_ERR_TYPE1 BIT(4)
+#define B_AX_RU0_PKT_ERR_TYPE2 BIT(3)
+#define B_AX_RU0_PKT_ERR_TYPE1 BIT(2)
+#define B_AX_RU0_DMA_ERR_TYPE2 BIT(1)
+#define B_AX_RU0_DMA_ERR_TYPE1 BIT(0)
+
+#define R_AX_RXDMA_PKT_INFO_0 0xC814
+#define R_AX_RXDMA_PKT_INFO_0_C1 0xE814
+#define B_AX_RU1_IS_IDLE BIT(31)
+#define B_AX_RU1_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_AX_RU1_RXDATA_RECOVER_MANNUL_EX BIT(28)
+#define B_AX_RU1_WR_PKT_ID_SH 16
+#define B_AX_RU1_WR_PKT_ID_MSK 0xfff
+#define B_AX_RU0_IS_IDLE BIT(15)
+#define B_AX_RU0_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_AX_RU0_RXDATA_RECOVER_MANNUL_EX BIT(12)
+#define B_AX_RU0_WR_PKT_ID_SH 0
+#define B_AX_RU0_WR_PKT_ID_MSK 0xfff
+
+#define R_AX_RXDMA_PKT_INFO_1 0xC818
+#define R_AX_RXDMA_PKT_INFO_1_C1 0xE818
+#define B_AX_RU3_IS_IDLE BIT(31)
+#define B_AX_RU3_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_AX_RU3_RXDATA_RECOVER_MANNUL_EX BIT(28)
+#define B_AX_RU3_WR_PKT_ID_SH 16
+#define B_AX_RU3_WR_PKT_ID_MSK 0xfff
+#define B_AX_RU2_IS_IDLE BIT(15)
+#define B_AX_RU2_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_AX_RU2_RXDATA_RECOVER_MANNUL_EX BIT(12)
+#define B_AX_RU2_WR_PKT_ID_SH 0
+#define B_AX_RU2_WR_PKT_ID_MSK 0xfff
+
+#define R_AX_RXDMA_PKT_INFO_2 0xC81C
+#define R_AX_RXDMA_PKT_INFO_2_C1 0xE81C
+#define B_AX_TXRPT_IS_IDLE BIT(31)
+#define B_AX_TXRPT_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_AX_TXRPT_RXDATA_RECOVER_MANNUL_EX BIT(28)
+#define B_AX_TXRPT_WR_PKT_ID_SH 16
+#define B_AX_TXRPT_WR_PKT_ID_MSK 0xfff
+#define B_AX_RXSTS_IS_IDLE BIT(15)
+#define B_AX_RXSTS_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_AX_RXSTS_RXDATA_RECOVER_MANNUL_EX BIT(12)
+#define B_AX_RXSTS_WR_PKT_ID_SH 0
+#define B_AX_RXSTS_WR_PKT_ID_MSK 0xfff
+
+#define R_AX_RXDMA_PKT_INFO_3 0xC820
+#define R_AX_RXDMA_PKT_INFO_3_C1 0xE820
+#define B_AX_CSI_ENQ_FIFO_EMPTY BIT(31)
+#define B_AX_CSI_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_AX_F2PCMD_IS_IDLE BIT(15)
+#define B_AX_F2PCMD_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_AX_F2PCMD_RXDATA_RECOVER_MANNUL_EX BIT(12)
+#define B_AX_F2PCMD_WR_PKT_ID_SH 0
+#define B_AX_F2PCMD_WR_PKT_ID_MSK 0xfff
+
+#define R_AX_RXDMA_PKT_INFO_4 0xC824
+#define R_AX_RXDMA_PKT_INFO_4_C1 0xE824
+#define B_AX_CSI_PKTID_1_VALID BIT(31)
+#define B_AX_CSI_PKTID_1_SH 16
+#define B_AX_CSI_PKTID_1_MSK 0xfff
+#define B_AX_CSI_PKTID_0_VALID BIT(15)
+#define B_AX_CSI_PKTID_0_SH 0
+#define B_AX_CSI_PKTID_0_MSK 0xfff
+
+#define R_AX_TXDMA_FIFO_INFO_0 0xC834
+#define R_AX_TXDMA_FIFO_INFO_0_C1 0xE834
+#define B_AX_MACTX_ALLOT_DEPTH_1_SH 0
+#define B_AX_MACTX_ALLOT_DEPTH_1_MSK 0x3fffffff
+
+#define R_AX_TXDMA_FIFO_INFO_1 0xC838
+#define R_AX_TXDMA_FIFO_INFO_1_C1 0xE838
+#define B_AX_RU1_TXFIFO_COUNT_SH 20
+#define B_AX_RU1_TXFIFO_COUNT_MSK 0x3ff
+#define B_AX_RU0_TXFIFO_COUNT_SH 10
+#define B_AX_RU0_TXFIFO_COUNT_MSK 0x3ff
+#define B_AX_MACTX_ALLOT_DEPTH_2_SH 0
+#define B_AX_MACTX_ALLOT_DEPTH_2_MSK 0x3ff
+
+#define R_AX_TXDMA_FIFO_INFO_2 0xC83C
+#define R_AX_TXDMA_FIFO_INFO_2_C1 0xE83C
+#define B_AX_RU3_TXFIFO_COUNT_SH 10
+#define B_AX_RU3_TXFIFO_COUNT_MSK 0x3ff
+#define B_AX_RU2_TXFIFO_COUNT_SH 0
+#define B_AX_RU2_TXFIFO_COUNT_MSK 0x3ff
+
+#define R_AX_TXDMA_DBG 0xC840
+#define R_AX_TXDMA_DBG_C1 0xE840
+#define B_AX_TXDMA_DBG_SEL_SH 27
+#define B_AX_TXDMA_DBG_SEL_MSK 0x1f
+#define B_AX_TXDMA_DBG_EN BIT(26)
+#define B_AX_TX_FINISH_REQ BIT(6)
+#define B_AX_PL_ARB_RU_SH 4
+#define B_AX_PL_ARB_RU_MSK 0x3
+#define B_AX_WD_ARB_RU_SH 2
+#define B_AX_WD_ARB_RU_MSK 0x3
+#define B_AX_REQ_WD_PLD_ID_CS_SH 0
+#define B_AX_REQ_WD_PLD_ID_CS_MSK 0x3
+
+#define R_AX_TXDMA_RU_INFO_0 0xC844
+#define R_AX_TXDMA_RU_INFO_0_C1 0xE844
+#define B_AX_RU0_CUR_WD_ID_SH 18
+#define B_AX_RU0_CUR_WD_ID_MSK 0xfff
+#define B_AX_RU0_CUR_PL_ID_SH 6
+#define B_AX_RU0_CUR_PL_ID_MSK 0xfff
+#define B_AX_RU0_READ_CS_SH 3
+#define B_AX_RU0_READ_CS_MSK 0x7
+#define B_AX_RU0_WRITE_CS_SH 0
+#define B_AX_RU0_WRITE_CS_MSK 0x7
+
+#define R_AX_TXDMA_RU_INFO_1 0xC848
+#define R_AX_TXDMA_RU_INFO_1_C1 0xE848
+#define B_AX_RU1_CUR_WD_ID_SH 18
+#define B_AX_RU1_CUR_WD_ID_MSK 0xfff
+#define B_AX_RU1_CUR_PL_ID_SH 6
+#define B_AX_RU1_CUR_PL_ID_MSK 0xfff
+#define B_AX_RU1_READ_CS_SH 3
+#define B_AX_RU1_READ_CS_MSK 0x7
+#define B_AX_RU1_WRITE_CS_SH 0
+#define B_AX_RU1_WRITE_CS_MSK 0x7
+
+#define R_AX_TXDMA_RU_INFO_2 0xC84C
+#define R_AX_TXDMA_RU_INFO_2_C1 0xE84C
+#define B_AX_RU2_CUR_WD_ID_SH 18
+#define B_AX_RU2_CUR_WD_ID_MSK 0xfff
+#define B_AX_RU2_CUR_PL_ID_SH 6
+#define B_AX_RU2_CUR_PL_ID_MSK 0xfff
+#define B_AX_RU2_READ_CS_SH 3
+#define B_AX_RU2_READ_CS_MSK 0x7
+#define B_AX_RU2_WRITE_CS_SH 0
+#define B_AX_RU2_WRITE_CS_MSK 0x7
+
+#define R_AX_TXDMA_RU_INFO_3 0xC850
+#define R_AX_TXDMA_RU_INFO_3_C1 0xE850
+#define B_AX_RU3_CUR_WD_ID_SH 18
+#define B_AX_RU3_CUR_WD_ID_MSK 0xfff
+#define B_AX_RU3_CUR_PL_ID_SH 6
+#define B_AX_RU3_CUR_PL_ID_MSK 0xfff
+#define B_AX_RU3_READ_CS_SH 3
+#define B_AX_RU3_READ_CS_MSK 0x7
+#define B_AX_RU3_WRITE_CS_SH 0
+#define B_AX_RU3_WRITE_CS_MSK 0x7
+
+//
+// TMAC
+//
+
+#define R_AX_TCR0 0xCA00
+#define R_AX_TCR0_C1 0xEA00
+#define B_AX_TCR_ZLD_NUM_SH 24
+#define B_AX_TCR_ZLD_NUM_MSK 0xff
+#define B_AX_TCR_UDF_EN BIT(23)
+#define B_AX_TCR_UDF_THSD_SH 16
+#define B_AX_TCR_UDF_THSD_MSK 0x7f
+#define B_AX_TCR_ERRSTEN_SH 10
+#define B_AX_TCR_ERRSTEN_MSK 0x3f
+#define B_AX_TCR_VHTSIGA1_TXPS BIT(9)
+#define B_AX_TCR_PLCP_ERRHDL_EN BIT(8)
+#define B_AX_TCR_PADSEL BIT(7)
+#define B_AX_TCR_MASK_SIGBCRC BIT(6)
+#define B_AX_TCR_SR_VAL15_ALLOW BIT(5)
+#define B_AX_TCR_EN_EOF BIT(4)
+#define B_AX_TCR_EN_SCRAM_INC BIT(3)
+#define B_AX_TCR_EN_20MST BIT(2)
+#define B_AX_TCR_CRC BIT(1)
+#define B_AX_TCR_DISGCLK BIT(0)
+
+#define R_AX_TCR1 0xCA04
+#define R_AX_TCR1_C1 0xEA04
+#define B_AX_VHT_SIGB_LENGTH BIT(28)
+#define B_AX_TCR_CCK_LOCK_CLK BIT(27)
+#define B_AX_TCR_FORCE_READ_TXDFIFO BIT(26)
+#define B_AX_TCR_USTIME_SH 16
+#define B_AX_TCR_USTIME_MSK 0xff
+#define B_AX_TCR_SMOOTH_VAL BIT(15)
+#define B_AX_TCR_SMOOTH_CTRL BIT(14)
+#define B_AX_CS_REQ_VAL BIT(13)
+#define B_AX_CS_REQ_SEL BIT(12)
+#define B_AX_TCR_TXTIMEOUT_SH 0
+#define B_AX_TCR_TXTIMEOUT_MSK 0xff
+
+#define R_AX_MD_TSFT_STMP_CTL 0xCA08
+#define R_AX_MD_TSFT_STMP_CTL_C1 0xEA08
+#define B_AX_TSFT_OFS_SH 16
+#define B_AX_TSFT_OFS_MSK 0xffff
+#define B_AX_STMP_THSD_SH 8
+#define B_AX_STMP_THSD_MSK 0xff
+#define B_AX_UPD_HGQMD BIT(1)
+#define B_AX_UPD_TIMIE BIT(0)
+
+#define R_AX_PPWRBIT_SETTING 0xCA0C
+#define R_AX_PPWRBIT_SETTING_C1 0xEA0C
+#define B_AX_P4_PWRMGT_CTRL_EN BIT(19)
+#define B_AX_P4_PWRMGT_DATA_EN BIT(18)
+#define B_AX_P4_PWRMGT_ACT_EN BIT(17)
+#define B_AX_P4_PWR_ST BIT(16)
+#define B_AX_P3_PWRMGT_CTRL_EN BIT(15)
+#define B_AX_P3_PWRMGT_DATA_EN BIT(14)
+#define B_AX_P3_PWRMGT_ACT_EN BIT(13)
+#define B_AX_P3_PWR_ST BIT(12)
+#define B_AX_P2_PWRMGT_CTRL_EN BIT(11)
+#define B_AX_P2_PWRMGT_DATA_EN BIT(10)
+#define B_AX_P2_PWRMGT_ACT_EN BIT(9)
+#define B_AX_P2_PWR_ST BIT(8)
+#define B_AX_P1_PWRMGT_CTRL_EN BIT(7)
+#define B_AX_P1_PWRMGT_DATA_EN BIT(6)
+#define B_AX_P1_PWRMGT_ACT_EN BIT(5)
+#define B_AX_P1_PWR_ST BIT(4)
+#define B_AX_P0_PWRMGT_CTRL_EN BIT(3)
+#define B_AX_P0_PWRMGT_DATA_EN BIT(2)
+#define B_AX_P0_PWRMGT_ACT_EN BIT(1)
+#define B_AX_P0_PWR_ST BIT(0)
+
+#define R_AX_HTC 0xCA10
+#define R_AX_HTC_C1 0xEA10
+#define B_AX_MHDR_HTC_SH 0
+#define B_AX_MHDR_HTC_MSK 0xffffffffL
+
+#define R_AX_SOUNDING 0xCA14
+#define R_AX_SOUNDING_C1 0xEA14
+#define B_AX_USE_NSTS BIT(22)
+#define B_AX_RETRY_BFRPT_SEQ_UPD BIT(21)
+#define B_AX_TXNDP_SIGB_SH 0
+#define B_AX_TXNDP_SIGB_MSK 0x1fffff
+
+#define R_AX_BSR_CTRL 0xCA18
+#define R_AX_BSR_CTRL_C1 0xEA18
+#define B_AX_RO_MIN_TX_PWR_FLAG BIT(21)
+#define B_AX_RO_UPH_SH 16
+#define B_AX_RO_UPH_MSK 0x1f
+#define B_AX_BSR_BK_TID_SEL BIT(4)
+#define B_AX_BSR_BE_TID_SEL BIT(3)
+#define B_AX_BSR_VI_TID_SEL BIT(2)
+#define B_AX_BSR_VO_TID_SEL BIT(1)
+#define B_AX_BSR_QOS_SEL BIT(0)
+
+#define R_AX_TXD_FIFO_CTRL 0xCA1C
+#define R_AX_TXD_FIFO_CTRL_C1 0xEA1C
+#define B_AX_NON_LEGACY_PPDU_ZLD_USTIMER_SH 24
+#define B_AX_NON_LEGACY_PPDU_ZLD_USTIMER_MSK 0x1f
+#define B_AX_LEGACY_PPDU_ZLD_USTIMER_SH 16
+#define B_AX_LEGACY_PPDU_ZLD_USTIMER_MSK 0x1f
+#define B_AX_TXDFIFO_HIGH_MCS_THRE_SH 12
+#define B_AX_TXDFIFO_HIGH_MCS_THRE_MSK 0xf
+#define B_AX_TXDFIFO_LOW_MCS_THRE_SH 8
+#define B_AX_TXDFIFO_LOW_MCS_THRE_MSK 0xf
+#define B_AX_HIGH_MCS_PHY_RATE_SH 4
+#define B_AX_HIGH_MCS_PHY_RATE_MSK 0xf
+#define B_AX_BW_PHY_RATE_SH 0
+#define B_AX_BW_PHY_RATE_MSK 0x3
+
+#define R_AX_MACTX_DBG_SEL_CNT 0xCA20
+#define R_AX_MACTX_DBG_SEL_CNT_C1 0xEA20
+#define B_AX_MACTX_MPDU_CNT_SH 24
+#define B_AX_MACTX_MPDU_CNT_MSK 0xff
+#define B_AX_MACTX_DMA_CNT_SH 16
+#define B_AX_MACTX_DMA_CNT_MSK 0xff
+#define B_AX_ZLD_FLAG_U3 BIT(15)
+#define B_AX_ZLD_FLAG_U2 BIT(14)
+#define B_AX_ZLD_FLAG_U1 BIT(13)
+#define B_AX_ZLD_FLAG_U0 BIT(12)
+#define B_AX_LENGTH_ERR_FLAG_U3 BIT(11)
+#define B_AX_LENGTH_ERR_FLAG_U2 BIT(10)
+#define B_AX_LENGTH_ERR_FLAG_U1 BIT(9)
+#define B_AX_LENGTH_ERR_FLAG_U0 BIT(8)
+#define B_AX_DBGSEL_MACTX_SH 0
+#define B_AX_DBGSEL_MACTX_MSK 0x3f
+
+#define R_AX_DEBUG_ZLD_COUNTER_U0_U1 0xCA24
+#define R_AX_DEBUG_ZLD_COUNTER_U0_U1_C1 0xEA24
+#define B_AX_ZLD_CNT_USER1_SH 16
+#define B_AX_ZLD_CNT_USER1_MSK 0x3ff
+#define B_AX_ZLD_CNT_USER0_SH 0
+#define B_AX_ZLD_CNT_USER0_MSK 0x3ff
+
+#define R_AX_DEBUG_ZLD_COUNTER_U2_U3 0xCA28
+#define R_AX_DEBUG_ZLD_COUNTER_U2_U3_C1 0xEA28
+#define B_AX_ZLD_CNT_USER3_SH 16
+#define B_AX_ZLD_CNT_USER3_MSK 0x3ff
+#define B_AX_ZLD_CNT_USER2_SH 0
+#define B_AX_ZLD_CNT_USER2_MSK 0x3ff
+
+#define R_AX_DEBUG_USER2_MPDU_COUNTER 0xCA2C
+#define R_AX_DEBUG_USER2_MPDU_COUNTER_C1 0xEA2C
+#define B_AX_MPDU_CNT_USER2_SH 24
+#define B_AX_MPDU_CNT_USER2_MSK 0xff
+#define B_AX_DMA_CNT_USER2_SH 16
+#define B_AX_DMA_CNT_USER2_MSK 0xff
+#define B_AX_MPDU_CNT_USER1_SH 8
+#define B_AX_MPDU_CNT_USER1_MSK 0xff
+#define B_AX_DMA_CNT_USER1_SH 0
+#define B_AX_DMA_CNT_USER1_MSK 0xff
+
+#define R_AX_DEBUG_USER3_MPDU_COUNTER 0xCA30
+#define R_AX_DEBUG_USER3_MPDU_COUNTER_C1 0xEA30
+#define B_AX_TXBF_NSTS_ERROR_FLAG_CLR BIT(28)
+#define B_AX_TXBF_NSTS_ERROR_FLAG_U3 BIT(27)
+#define B_AX_TXBF_NSTS_ERROR_FLAG_U2 BIT(26)
+#define B_AX_TXBF_NSTS_ERROR_FLAG_U1 BIT(25)
+#define B_AX_TXBF_NSTS_ERROR_FLAG_U0 BIT(24)
+#define B_AX_DATA_LENGTH_STUCK_U3 BIT(23)
+#define B_AX_DMA_LENGTH_STUCK_U3 BIT(22)
+#define B_AX_DATA_LENGTH_STUCK_U2 BIT(21)
+#define B_AX_DMA_LENGTH_STUCK_U2 BIT(20)
+#define B_AX_DATA_LENGTH_STUCK_U1 BIT(19)
+#define B_AX_DMA_LENGTH_STUCK_U1 BIT(18)
+#define B_AX_DATA_LENGTH_STUCK_U0 BIT(17)
+#define B_AX_DMA_LENGTH_STUCK_U0 BIT(16)
+#define B_AX_MPDU_CNT_USER3_SH 8
+#define B_AX_MPDU_CNT_USER3_MSK 0xff
+#define B_AX_DMA_CNT_USER3_SH 0
+#define B_AX_DMA_CNT_USER3_MSK 0xff
+
+#define R_AX_HEPLCP_SR_FIELD 0xCA34
+#define R_AX_HEPLCP_SR_FIELD_C1 0xEA34
+#define B_AX_PLCP_SR_FIELD_EN BIT(16)
+#define B_AX_PLCP_SR_FIELD_SH 0
+#define B_AX_PLCP_SR_FIELD_MSK 0xffff
+
+#define R_AX_HE_SIGB_PADDING_SEQ_0 0xCA38
+#define R_AX_HE_SIGB_PADDING_SEQ_0_C1 0xEA38
+#define B_AX_HESIGB_PADD_SEQ0_SH 0
+#define B_AX_HESIGB_PADD_SEQ0_MSK 0xffffffffL
+
+#define R_AX_HE_SIGB_PADDING_SEQ_1 0xCA3C
+#define R_AX_HE_SIGB_PADDING_SEQ_1_C1 0xEA3C
+#define B_AX_HESIGB_PADD_SEQ1_SH 0
+#define B_AX_HESIGB_PADD_SEQ1_MSK 0xffffffffL
+
+#define R_AX_HE_SIGB_PADDING_SEQ_2 0xCA40
+#define R_AX_HE_SIGB_PADDING_SEQ_2_C1 0xEA40
+#define B_AX_HESIGB_PADD_SEQ2_SH 0
+#define B_AX_HESIGB_PADD_SEQ2_MSK 0xffffffffL
+
+#define R_AX_HE_SIGB_PADDING_SEQ_3 0xCA44
+#define R_AX_HE_SIGB_PADDING_SEQ_3_C1 0xEA44
+#define B_AX_HESIGB_PADD_SEQ3_SH 0
+#define B_AX_HESIGB_PADD_SEQ3_MSK 0xffffffffL
+
+#define R_AX_MACTX_BQR 0xCA48
+#define R_AX_MACTX_BQR_C1 0xEA48
+#define B_AX_DBG_CCA_PER20_BITMAP_BB_SH 24
+#define B_AX_DBG_CCA_PER20_BITMAP_BB_MSK 0xff
+#define B_AX_BQR_CHANNEL_MASK_VAL_SH 16
+#define B_AX_BQR_CHANNEL_MASK_VAL_MSK 0xff
+#define B_AX_BQR_MASK_CTRL_SH 8
+#define B_AX_BQR_MASK_CTRL_MSK 0xff
+#define B_AX_BQR_CCA_BITMAP_SEL BIT(4)
+#define B_AX_BQR_TID_VAL_SH 0
+#define B_AX_BQR_TID_VAL_MSK 0xf
+
+#define R_AX_TX_PPDU_CNT 0xCAE0
+#define R_AX_TX_PPDU_CNT_C1 0xEAE0
+#define B_AX_TX_PPDU_CNT_SH 16
+#define B_AX_TX_PPDU_CNT_MSK 0xffff
+#define B_AX_RST_PPDU_CNT BIT(12)
+#define B_AX_PPDU_CNT_RIDX_SH 8
+#define B_AX_PPDU_CNT_RIDX_MSK 0xf
+#define B_AX_PPDU_CNT_IDX_SH 0
+#define B_AX_PPDU_CNT_IDX_MSK 0xf
+
+#define R_AX_WMAC_TX_CTRL_DEBUG 0xCAE4
+#define R_AX_WMAC_TX_CTRL_DEBUG_C1 0xEAE4
+#define B_AX_TX_CTRL_DEBUG_SEL_SH 0
+#define B_AX_TX_CTRL_DEBUG_SEL_MSK 0xf
+
+#define R_AX_WMAC_TX_INFO0_DEBUG 0xCAE8
+#define R_AX_WMAC_TX_INFO0_DEBUG_C1 0xEAE8
+#define B_AX_TX_CTRL_INFO_P0_SH 0
+#define B_AX_TX_CTRL_INFO_P0_MSK 0xffffffffL
+
+#define R_AX_WMAC_TX_INFO1_DEBUG 0xCAEC
+#define R_AX_WMAC_TX_INFO1_DEBUG_C1 0xEAEC
+#define B_AX_TX_CTRL_INFO_P1_SH 0
+#define B_AX_TX_CTRL_INFO_P1_MSK 0xffffffffL
+
+//
+// TRXPTCL
+//
+
+#define R_AX_RSP_CHK_SIG 0xCC00
+#define R_AX_RSP_CHK_SIG_C1 0xEC00
+#define B_AX_RSP_STATIC_RTS_CHK_SERV_BW_EN BIT(30)
+#define B_AX_RSP_TBPPDU_CHK_PWR BIT(29)
+#define B_AX_RSP_CHK_BASIC_NAV BIT(21)
+#define B_AX_RSP_CHK_INTRA_NAV BIT(20)
+#define B_AX_RSP_CHK_TXNAV BIT(19)
+#define B_AX_TXDATA_END_PS_OPT BIT(18)
+#define B_AX_CHECK_SOUNDING_SEQ BIT(17)
+#define B_AX_RXBA_IGNOREA2 BIT(16)
+#define B_AX_ACKTO_CCK_SH 8
+#define B_AX_ACKTO_CCK_MSK 0xff
+#define B_AX_ACKTO_SH 0
+#define B_AX_ACKTO_MSK 0xff
+
+#define R_AX_TRXPTCL_RESP_0 0xCC04
+#define R_AX_TRXPTCL_RESP_0_C1 0xEC04
+#define B_AX_WMAC_RESP_STBC_EN BIT(31)
+#define B_AX_WMAC_RXFTM_TXACK_SC BIT(30)
+#define B_AX_WMAC_RXFTM_TXACKBWEQ BIT(29)
+#define B_AX_RSP_CHK_SEC_CCA_80 BIT(28)
+#define B_AX_RSP_CHK_SEC_CCA_40 BIT(27)
+#define B_AX_RSP_CHK_SEC_CCA_20 BIT(26)
+#define B_AX_RSP_CHK_BTCCA BIT(25)
+#define B_AX_RSP_CHK_EDCCA BIT(24)
+#define B_AX_RSP_CHK_CCA BIT(23)
+#define B_AX_WMAC_LDPC_EN BIT(22)
+#define B_AX_WMAC_SGIEN BIT(21)
+#define B_AX_WMAC_SPLCPEN BIT(20)
+#define B_AX_WMAC_RESP_ACK_BA_CHK_CCA BIT(19)
+#define B_AX_WMAC_BESP_EARLY_TXBA BIT(17)
+#define B_AX_WMAC_SPEC_SIFS_OFDM_SH 8
+#define B_AX_WMAC_SPEC_SIFS_OFDM_MSK 0xff
+#define B_AX_WMAC_SPEC_SIFS_CCK_SH 0
+#define B_AX_WMAC_SPEC_SIFS_CCK_MSK 0xff
+
+#define R_AX_TRXPTCL_RRSR_CTL_0 0xCC08
+#define R_AX_TRXPTCL_RRSR_CTL_0_C1 0xEC08
+#define B_AX_RESP_TX_MACID_CCA_TH_EN BIT(31)
+#define B_AX_RESP_TX_PWRMODE_SH 28
+#define B_AX_RESP_TX_PWRMODE_MSK 0x7
+#define B_AX_FTM_RRSR_RATE_EN_SH 24
+#define B_AX_FTM_RRSR_RATE_EN_MSK 0xf
+#define B_AX_NESS_SH 22
+#define B_AX_NESS_MSK 0x3
+#define B_AX_WMAC_RESP_DOPPLEB_AX_EN BIT(21)
+#define B_AX_WMAC_RESP_DCM_EN BIT(20)
+#define B_AX_WMAC_RRSB_AX_CCK_SH 16
+#define B_AX_WMAC_RRSB_AX_CCK_MSK 0xf
+#define B_AX_WMAC_RESP_RATE_EN_SH 12
+#define B_AX_WMAC_RESP_RATE_EN_MSK 0xf
+#define B_AX_WMAC_RESP_RSC_SH 10
+#define B_AX_WMAC_RESP_RSC_MSK 0x3
+#define B_AX_WMAC_RESP_REF_RATE_SEL BIT(9)
+#define B_AX_WMAC_RESP_REF_RATE_SH 0
+#define B_AX_WMAC_RESP_REF_RATE_MSK 0x1ff
+
+#define R_AX_TRXPTCL_RRSR_CTL_1 0xCC0C
+#define R_AX_TRXPTCL_RRSR_CTL_1_C1 0xEC0C
+#define B_AX_WMAC_RRSR_HE_SH 24
+#define B_AX_WMAC_RRSR_HE_MSK 0xff
+#define B_AX_WMAC_RRSR_VHT_SH 16
+#define B_AX_WMAC_RRSR_VHT_MSK 0xff
+#define B_AX_WMAC_RRSR_HT_SH 8
+#define B_AX_WMAC_RRSR_HT_MSK 0xff
+#define B_AX_WMAC_RRSR_OFDM_SH 0
+#define B_AX_WMAC_RRSR_OFDM_MSK 0xff
+
+#define R_AX_RESP_TX_NAV_ABORT_COUNTER 0xCC14
+#define R_AX_RESP_TX_NAV_ABORT_COUNTER_C1 0xEC14
+#define B_AX_BASIC_NAV_ABORT_RESP_TX_CNT_SH 16
+#define B_AX_BASIC_NAV_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_AX_INTRA_NAV_ABORT_RESP_TX_CNT_SH 8
+#define B_AX_INTRA_NAV_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_AX_TXNAV_ABORT_RESP_TX_CNT_SH 0
+#define B_AX_TXNAV_ABORT_RESP_TX_CNT_MSK 0xff
+
+#define R_AX_RESP_TX_CCA_ABORT_COUNTER 0xCC18
+#define R_AX_RESP_TX_CCA_ABORT_COUNTER_C1 0xEC18
+#define B_AX_CLR_ABORT_RESP_TX_CNT BIT(24)
+#define B_AX_SCH_ABORT_RESP_TX_CNT_SH 16
+#define B_AX_SCH_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_AX_BTCCA_ABORT_RESP_TX_CNT_SH 8
+#define B_AX_BTCCA_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_AX_EDCCA_ABORT_RESP_TX_CNT_SH 0
+#define B_AX_EDCCA_ABORT_RESP_TX_CNT_MSK 0xff
+
+#define R_AX_TRXPTCL_RESP_TX_ABORT_COUNTER 0xCC1C
+#define R_AX_TRXPTCL_RESP_TX_ABORT_COUNTER_C1 0xEC1C
+#define B_AX_WMAC_SEC_CCA80_ABORT_RESP_TX_SH 24
+#define B_AX_WMAC_SEC_CCA80_ABORT_RESP_TX_MSK 0xff
+#define B_AX_WMAC_SEC_CCA40_ABORT_RESP_TX_SH 16
+#define B_AX_WMAC_SEC_CCA40_ABORT_RESP_TX_MSK 0xff
+#define B_AX_WMAC_SEC_CCA20_ABORT_RESP_TX_SH 8
+#define B_AX_WMAC_SEC_CCA20_ABORT_RESP_TX_MSK 0xff
+#define B_AX_WMAC_CCA_ABORT_RESP_TX_SH 0
+#define B_AX_WMAC_CCA_ABORT_RESP_TX_MSK 0xff
+
+#define R_AX_MAC_LOOPBACK 0xCC20
+#define R_AX_MAC_LOOPBACK_C1 0xEC20
+#define B_AX_MACLBK_RDY_PERIOD_SH 17
+#define B_AX_MACLBK_RDY_PERIOD_MSK 0xfff
+#define B_AX_MACLBK_PLCP_DLY_SH 8
+#define B_AX_MACLBK_PLCP_DLY_MSK 0x1ff
+#define B_AX_MACLBK_RDY_NUM_SH 3
+#define B_AX_MACLBK_RDY_NUM_MSK 0x1f
+#define B_AX_MACLBK_EN BIT(0)
+
+#define R_AX_TRXPTCL_CTS_RRSR 0xCC24
+#define R_AX_TRXPTCL_CTS_RRSR_C1 0xEC24
+#define B_AX_WMAC_CTS_RRSR_RSC_SH 14
+#define B_AX_WMAC_CTS_RRSR_RSC_MSK 0x3
+#define B_AX_WMAC_CTS_RESP_OPT BIT(12)
+#define B_AX_WMAC_CTS_RRSR_CCK_SH 8
+#define B_AX_WMAC_CTS_RRSR_CCK_MSK 0xf
+#define B_AX_WMAC_CTS_RRSR_OFDM_SH 0
+#define B_AX_WMAC_CTS_RRSR_OFDM_MSK 0xff
+
+#define R_AX_MAC_LOOPBACK_COUNT 0xCC28
+#define R_AX_MAC_LOOPBACK_COUNT_C1 0xEC28
+#define B_AX_RO_MACLBK_COUNT_SH 16
+#define B_AX_RO_MACLBK_COUNT_MSK 0xffff
+#define B_AX_MACLBK_COUNT_CLR BIT(0)
+
+#define R_AX_CLIENT_OM_CTRL 0xCC40
+#define R_AX_CLIENT_OM_CTRL_C1 0xEC40
+#define B_AX_WMAC_DIS_SIGTA BIT(16)
+#define B_AX_UL_DATA_DIS_SH 0
+#define B_AX_UL_DATA_DIS_MSK 0x1f
+
+#define R_AX_WMAC_FTM_CTL 0xCC50
+#define R_AX_WMAC_FTM_CTL_C1 0xEC50
+#define B_AX_FTM_RPT_ERROR BIT(15)
+#define B_AX_FTM_TIMEOUT_BYPASS BIT(14)
+#define B_AX_RXFTM_EN BIT(2)
+#define B_AX_RXFTMREQ_EN BIT(1)
+#define B_AX_FTM_EN BIT(0)
+
+#define R_AX_GET_RTT 0xCC54
+#define R_AX_GET_RTT_C1 0xEC54
+#define B_AX_ACTION_FIELD_SH 16
+#define B_AX_ACTION_FIELD_MSK 0xff
+#define B_AX_CATEGORY_FIELD_SH 8
+#define B_AX_CATEGORY_FIELD_MSK 0xff
+#define B_AX_RTT_TYPE_SUBTYPE_SH 1
+#define B_AX_RTT_TYPE_SUBTYPE_MSK 0x3f
+#define B_AX_RTT_FILTER_EN BIT(0)
+
+#define R_AX_FTM_PTT 0xCC58
+#define R_AX_FTM_PTT_C1 0xEC58
+#define B_AX_FTM_PTT_TSF_R2T_SEL_SH 3
+#define B_AX_FTM_PTT_TSF_R2T_SEL_MSK 0x7
+#define B_AX_FTM_PTT_TSF_T2R_SEL_SH 0
+#define B_AX_FTM_PTT_TSF_T2R_SEL_MSK 0x7
+
+#define R_AX_FTM_TSF 0xCC5C
+#define R_AX_FTM_TSF_C1 0xEC5C
+#define B_AX_FTM_T2_TSF_SH 16
+#define B_AX_FTM_T2_TSF_MSK 0xffff
+#define B_AX_FTM_T1_TSF_SH 0
+#define B_AX_FTM_T1_TSF_MSK 0xffff
+
+#define R_AX_MD_CTRL 0xCC70
+#define R_AX_MD_CTRL_C1 0xEC70
+#define B_AX_BC_MD_EN BIT(17)
+#define B_AX_UC_MD_EN BIT(16)
+#define B_AX_WMMPS_UAPSD_TID7 BIT(7)
+#define B_AX_WMMPS_UAPSD_TID6 BIT(6)
+#define B_AX_WMMPS_UAPSD_TID5 BIT(5)
+#define B_AX_WMMPS_UAPSD_TID4 BIT(4)
+#define B_AX_WMMPS_UAPSD_TID3 BIT(3)
+#define B_AX_WMMPS_UAPSD_TID2 BIT(2)
+#define B_AX_WMMPS_UAPSD_TID1 BIT(1)
+#define B_AX_WMMPS_UAPSD_TID0 BIT(0)
+
+#define R_AX_WMAC_NAV_CTL 0xCC80
+#define R_AX_WMAC_NAV_CTL_C1 0xEC80
+#define B_AX_WMAC_NAV_UPPER_EN BIT(26)
+#define B_AX_WMAC_0P125US_TIMER_SH 18
+#define B_AX_WMAC_0P125US_TIMER_MSK 0xff
+#define B_AX_WMAC_PLCP_UP_NAV_EN BIT(17)
+#define B_AX_WMAC_TF_UP_NAV_EN BIT(16)
+#define B_AX_WMAC_NAV_UPPER_SH 8
+#define B_AX_WMAC_NAV_UPPER_MSK 0xff
+#define B_AX_WMAC_RTS_RST_DUR_SH 0
+#define B_AX_WMAC_RTS_RST_DUR_MSK 0xff
+
+#define R_AX_WMAC_NAV_UP_INFO 0xCC84
+#define R_AX_WMAC_NAV_UP_INFO_C1 0xEC84
+#define B_AX_WMAC_INTRA_NAV_UPD BIT(31)
+#define B_AX_WMAC_BASIC_NAV_UPD BIT(30)
+#define B_AX_WMAC_INTRANAV_INTXOP BIT(29)
+#define B_AX_WMAC_BASICNAV_INTXOP BIT(28)
+#define B_AX_WMAC_INTRA_NAV_DUR_SH 14
+#define B_AX_WMAC_INTRA_NAV_DUR_MSK 0x3fff
+#define B_AX_WMAC_BASIC_NAV_DUR_SH 0
+#define B_AX_WMAC_BASIC_NAV_DUR_MSK 0x3fff
+
+#define R_AX_RXTRIG_TEST_COMM_0 0xCCA0
+#define R_AX_RXTRIG_TEST_COMM_0_C1 0xECA0
+#define B_AX_RXTRIG_COMMON_0_SH 0
+#define B_AX_RXTRIG_COMMON_0_MSK 0xffffffffL
+
+#define R_AX_RXTRIG_TEST_COMM_1 0xCCA4
+#define R_AX_RXTRIG_TEST_COMM_1_C1 0xECA4
+#define B_AX_RXTRIG_COMMON_1_SH 0
+#define B_AX_RXTRIG_COMMON_1_MSK 0xffffffffL
+
+#define R_AX_RXTRIG_TEST_USER_0 0xCCA8
+#define R_AX_RXTRIG_TEST_USER_0_C1 0xECA8
+#define B_AX_RXTRIG_USERINFO_0_SH 0
+#define B_AX_RXTRIG_USERINFO_0_MSK 0xffffffffL
+
+#define R_AX_RXTRIG_TEST_USER_1 0xCCAC
+#define R_AX_RXTRIG_TEST_USER_1_C1 0xECAC
+#define B_AX_RXTRIG_USERINFO_1_SH 0
+#define B_AX_RXTRIG_USERINFO_1_MSK 0xffffffffL
+
+#define R_AX_RXTRIG_TEST_USER_2 0xCCB0
+#define R_AX_RXTRIG_TEST_USER_2_C1 0xECB0
+#define B_AX_RXTRIG_MACID_SH 24
+#define B_AX_RXTRIG_MACID_MSK 0xff
+#define B_AX_RXTRIG_RU26_DIS BIT(21)
+#define B_AX_RXTRIG_FCSCHK_EN BIT(20)
+#define B_AX_RXTRIG_PORT_SEL_SH 17
+#define B_AX_RXTRIG_PORT_SEL_MSK 0x7
+#define B_AX_RXTRIG_EN BIT(16)
+#define B_AX_RXTRIG_USERINFO_2_SH 0
+#define B_AX_RXTRIG_USERINFO_2_MSK 0xffff
+
+#define R_AX_RXTRIG_TEST_CTRL1 0xCCB4
+#define R_AX_RXTRIG_TEST_CTRL1_C1 0xECB4
+#define B_AX_RXTRIG_STATUS_SH 24
+#define B_AX_RXTRIG_STATUS_MSK 0xff
+#define B_AX_RXTRIG_BSS_COLOR_SH 16
+#define B_AX_RXTRIG_BSS_COLOR_MSK 0x3f
+#define B_AX_RXTRIG_DURATION_SH 0
+#define B_AX_RXTRIG_DURATION_MSK 0xffff
+
+#define R_AX_SR_CONTROL_DBG 0xCCB8
+#define R_AX_SR_CONTROL_DBG_C1 0xECB8
+#define B_AX_SR_RESTRICTED BIT(31)
+#define B_AX_SR_PD_PTCL_SH 26
+#define B_AX_SR_PD_PTCL_MSK 0x1f
+#define B_AX_SR_PERIOD_PTCL_SH 16
+#define B_AX_SR_PERIOD_PTCL_MSK 0x3ff
+#define B_AX_SR_PD_WMAC_SH 11
+#define B_AX_SR_PD_WMAC_MSK 0x1f
+#define B_AX_SRPERIOD_WMAC_SH 0
+#define B_AX_SRPERIOD_WMAC_MSK 0x7ff
+
+#define R_AX_WMAC_TX_TF_INFO_0 0xCCD0
+#define R_AX_WMAC_TX_TF_INFO_0_C1 0xECD0
+#define B_AX_WMAC_TX_TF_INFO_SEL_SH 0
+#define B_AX_WMAC_TX_TF_INFO_SEL_MSK 0x7
+
+#define R_AX_WMAC_TX_TF_INFO_1 0xCCD4
+#define R_AX_WMAC_TX_TF_INFO_1_C1 0xECD4
+#define B_AX_WMAC_TX_TF_INFO_P0_SH 0
+#define B_AX_WMAC_TX_TF_INFO_P0_MSK 0xffffffffL
+
+#define R_AX_WMAC_TX_TF_INFO_2 0xCCD8
+#define R_AX_WMAC_TX_TF_INFO_2_C1 0xECD8
+#define B_AX_WMAC_TX_TF_INFO_P1_SH 0
+#define B_AX_WMAC_TX_TF_INFO_P1_MSK 0xffffffffL
+
+#define R_AX_CTRL_FRAME_CNT_CTRL 0xCCE0
+#define R_AX_CTRL_FRAME_CNT_CTRL_C1 0xECE0
+#define B_AX_WMAC_ALLCNT_RST BIT(16)
+#define B_AX_CTRL_SUBTYPE_SH 12
+#define B_AX_CTRL_SUBTYPE_MSK 0xf
+#define B_AX_WMAC_WDATA_EN BIT(9)
+#define B_AX_WMAC_ALLCNT_EN BIT(8)
+#define B_AX_WMAC_CTRL_CNT_IDX_SH 0
+#define B_AX_WMAC_CTRL_CNT_IDX_MSK 0xf
+
+#define R_AX_CTRL_FRAME_CNT_SUBCTRL 0xCCE4
+#define R_AX_CTRL_FRAME_CNT_SUBCTRL_C1 0xECE4
+#define B_AX_CNT_INDEX_SH 8
+#define B_AX_CNT_INDEX_MSK 0xf
+#define B_AX_CNTRST BIT(1)
+#define B_AX_CNTEN BIT(0)
+
+#define R_AX_CTRL_FRAME_CNT_RPT 0xCCE8
+#define R_AX_CTRL_FRAME_CNT_RPT_C1 0xECE8
+#define B_AX_RX_CTRL_FRAME_CNT_SH 16
+#define B_AX_RX_CTRL_FRAME_CNT_MSK 0xffff
+#define B_AX_TX_CTRL_FRAME_CNT_SH 0
+#define B_AX_TX_CTRL_FRAME_CNT_MSK 0xffff
+
+#define R_AX_TMAC_ERR_IMR_ISR 0xCCEC
+#define R_AX_TMAC_ERR_IMR_ISR_C1 0xECEC
+#define B_AX_TMAC_TXPLCP_ERR_CLR BIT(19)
+#define B_AX_TMAC_RESP_ERR_CLR BIT(18)
+#define B_AX_TMAC_TXCTL_ERR_CLR BIT(17)
+#define B_AX_TMAC_MACTX_ERR_CLR BIT(16)
+#define B_AX_TMAC_TXPLCP_ERR BIT(14)
+#define B_AX_TMAC_RESP_ERR BIT(13)
+#define B_AX_TMAC_TXCTL_ERR BIT(12)
+#define B_AX_TMAC_MACTX_ERR BIT(11)
+#define B_AX_TMAC_TXPLCP_INT_EN BIT(10)
+#define B_AX_TMAC_RESP_INT_EN BIT(9)
+#define B_AX_TMAC_TXCTL_INT_EN BIT(8)
+#define B_AX_TMAC_MACTX_INT_EN BIT(7)
+#define B_AX_WMAC_INT_MODE BIT(6)
+#define B_AX_TMAC_TIMETOUT_THR_SH 0
+#define B_AX_TMAC_TIMETOUT_THR_MSK 0x3f
+
+#define R_AX_WMAC_DEBUG_PORT 0xCCF0
+#define R_AX_WMAC_DEBUG_PORT_C1 0xECF0
+#define B_AX_WMAC_DEBUG_SH 0
+#define B_AX_WMAC_DEBUG_MSK 0xffffffffL
+
+#define R_AX_DBGSEL_TRXPTCL 0xCCF4
+#define R_AX_DBGSEL_TRXPTCL_C1 0xECF4
+#define B_AX_DBGSEL_TRIGCMD_SEL_SH 8
+#define B_AX_DBGSEL_TRIGCMD_SEL_MSK 0xf
+#define B_AX_DBGSEL_TRXPTCL_SH 0
+#define B_AX_DBGSEL_TRXPTCL_MSK 0xff
+
+#define R_AX_PHYINFO_ERR_IMR 0xCCFC
+#define R_AX_PHYINFO_ERR_IMR_C1 0xECFC
+#define B_AX_CSI_ON_TIMEOUT BIT(29)
+#define B_AX_STS_ON_TIMEOUT BIT(28)
+#define B_AX_DATA_ON_TIMEOUT BIT(27)
+#define B_AX_OFDM_CCA_TIMEOUT BIT(26)
+#define B_AX_CCK_CCA_TIMEOUT BIT(25)
+#define B_AXC_PHY_TXON_TIMEOUT BIT(24)
+#define B_AX_CSI_ON_TIMEOUT_INT_EN BIT(21)
+#define B_AX_STS_ON_TIMEOUT_INT_EN BIT(20)
+#define B_AX_DATA_ON_TIMEOUT_INT_EN BIT(19)
+#define B_AX_OFDM_CCA_TIMEOUT_INT_EN BIT(18)
+#define B_AX_CCK_CCA_TIMEOUT_INT_EN BIT(17)
+#define B_AX_PHY_TXON_TIMEOUT_INT_EN BIT(16)
+#define B_AX_PHYINTF_TIMEOUT_THR_SH 0
+#define B_AX_PHYINTF_TIMEOUT_THR_MSK 0x3f
+
+#define R_AX_BFMER_ASSOCIATED_SU0 0xCD00
+#define R_AX_BFMER_ASSOCIATED_SU0_C1 0xED00
+#define B_AX_MER_IGNORE_SU_BFMEE1_SND_STS BIT(26)
+#define B_AX_MER_SU_BFMEE1_SND_STS BIT(25)
+#define B_AX_MER_SU_BFMEE1_EN BIT(24)
+#define B_AX_MER_SU_BFMEE1_MACID_SH 16
+#define B_AX_MER_SU_BFMEE1_MACID_MSK 0xff
+#define B_AX_MER_IGNORE_SU_BFMEE0_SND_STS BIT(10)
+#define B_AX_MER_SU_BFMEE0_SND_STS BIT(9)
+#define B_AX_MER_SU_BFMEE0_EN BIT(8)
+#define B_AX_MER_SU_BFMEE0_MACID_SH 0
+#define B_AX_MER_SU_BFMEE0_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_SU2 0xCD04
+#define R_AX_BFMER_ASSOCIATED_SU2_C1 0xED04
+#define B_AX_MER_IGNORE_SU_BFMEE3_SND_STS BIT(26)
+#define B_AX_MER_SU_BFMEE3_SND_STS BIT(25)
+#define B_AX_MER_SU_BFMEE3_EN BIT(24)
+#define B_AX_MER_SU_BFMEE3_MACID_SH 16
+#define B_AX_MER_SU_BFMEE3_MACID_MSK 0xff
+#define B_AX_MER_IGNORE_SU_BFMEE2_SND_STS BIT(10)
+#define B_AX_MER_SU_BFMEE2_SND_STS BIT(9)
+#define B_AX_MER_SU_BFMEE2_EN BIT(8)
+#define B_AX_MER_SU_BFMEE2_MACID_SH 0
+#define B_AX_MER_SU_BFMEE2_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_SU4 0xCD08
+#define R_AX_BFMER_ASSOCIATED_SU4_C1 0xED08
+#define B_AX_MER_IGNORE_SU_BFMEE5_SND_STS BIT(26)
+#define B_AX_MER_SU_BFMEE5_SND_STS BIT(25)
+#define B_AX_MER_SU_BFMEE5_EN BIT(24)
+#define B_AX_MER_SU_BFMEE5_MACID_SH 16
+#define B_AX_MER_SU_BFMEE5_MACID_MSK 0xff
+#define B_AX_MER_IGNORE_SU_BFMEE4_SND_STS BIT(10)
+#define B_AX_MER_SU_BFMEE4_SND_STS BIT(9)
+#define B_AX_MER_SU_BFMEE4_EN BIT(8)
+#define B_AX_MER_SU_BFMEE4_MACID_SH 0
+#define B_AX_MER_SU_BFMEE4_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_SU6 0xCD0C
+#define R_AX_BFMER_ASSOCIATED_SU6_C1 0xED0C
+#define B_AX_MER_IGNORE_SU_BFMEE7_SND_STS BIT(26)
+#define B_AX_MER_SU_BFMEE7_SND_STS BIT(25)
+#define B_AX_MER_SU_BFMEE7_EN BIT(24)
+#define B_AX_MER_SU_BFMEE7_MACID_SH 16
+#define B_AX_MER_SU_BFMEE7_MACID_MSK 0xff
+#define B_AX_MER_IGNORE_SU_BFMEE6_SND_STS BIT(10)
+#define B_AX_MER_SU_BFMEE6_SND_STS BIT(9)
+#define B_AX_MER_SU_BFMEE6_EN BIT(8)
+#define B_AX_MER_SU_BFMEE6_MACID_SH 0
+#define B_AX_MER_SU_BFMEE6_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_SU8 0xCD10
+#define R_AX_BFMER_ASSOCIATED_SU8_C1 0xED10
+#define B_AX_MER_IGNORE_SU_BFMEE9_SND_STS BIT(26)
+#define B_AX_MER_SU_BFMEE9_SND_STS BIT(25)
+#define B_AX_MER_SU_BFMEE9_EN BIT(24)
+#define B_AX_MER_SU_BFMEE9_MACID_SH 16
+#define B_AX_MER_SU_BFMEE9_MACID_MSK 0xff
+#define B_AX_MER_IGNORE_SU_BFMEE8_SND_STS BIT(10)
+#define B_AX_MER_SU_BFMEE8_SND_STS BIT(9)
+#define B_AX_MER_SU_BFMEE8_EN BIT(8)
+#define B_AX_MER_SU_BFMEE8_MACID_SH 0
+#define B_AX_MER_SU_BFMEE8_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_SU10 0xCD14
+#define R_AX_BFMER_ASSOCIATED_SU10_C1 0xED14
+#define B_AX_MER_IGNORE_SU_BFMEE11_SND_STS BIT(26)
+#define B_AX_MER_SU_BFMEE11_SND_STS BIT(25)
+#define B_AX_MER_SU_BFMEE11_EN BIT(24)
+#define B_AX_MER_SU_BFMEE11_MACID_SH 16
+#define B_AX_MER_SU_BFMEE11_MACID_MSK 0xff
+#define B_AX_MER_IGNORE_SU_BFMEE10_SND_STS BIT(10)
+#define B_AX_MER_SU_BFMEE10_SND_STS BIT(9)
+#define B_AX_MER_SU_BFMEE10_EN BIT(8)
+#define B_AX_MER_SU_BFMEE10_MACID_SH 0
+#define B_AX_MER_SU_BFMEE10_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_SU12 0xCD18
+#define R_AX_BFMER_ASSOCIATED_SU12_C1 0xED18
+#define B_AX_MER_IGNORE_SU_BFMEE13_SND_STS BIT(26)
+#define B_AX_MER_SU_BFMEE13_SND_STS BIT(25)
+#define B_AX_MER_SU_BFMEE13_EN BIT(24)
+#define B_AX_MER_SU_BFMEE13_MACID_SH 16
+#define B_AX_MER_SU_BFMEE13_MACID_MSK 0xff
+#define B_AX_MER_IGNORE_SU_BFMEE12_SND_STS BIT(10)
+#define B_AX_MER_SU_BFMEE12_SND_STS BIT(9)
+#define B_AX_MER_SU_BFMEE12_EN BIT(8)
+#define B_AX_MER_SU_BFMEE12_MACID_SH 0
+#define B_AX_MER_SU_BFMEE12_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_SU14 0xCD1C
+#define R_AX_BFMER_ASSOCIATED_SU14_C1 0xED1C
+#define B_AX_MER_IGNORE_SU_BFMEE15_SND_STS BIT(26)
+#define B_AX_MER_SU_BFMEE15_SND_STS BIT(25)
+#define B_AX_MER_SU_BFMEE15_EN BIT(24)
+#define B_AX_MER_SU_BFMEE15_MACID_SH 16
+#define B_AX_MER_SU_BFMEE15_MACID_MSK 0xff
+#define B_AX_MER_IGNORE_SU_BFMEE14_SND_STS BIT(10)
+#define B_AX_MER_SU_BFMEE14_SND_STS BIT(9)
+#define B_AX_MER_SU_BFMEE14_EN BIT(8)
+#define B_AX_MER_SU_BFMEE14_MACID_SH 0
+#define B_AX_MER_SU_BFMEE14_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_MU0 0xCD20
+#define R_AX_BFMER_ASSOCIATED_MU0_C1 0xED20
+#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE1 BIT(27)
+#define B_AX_MER_IGNORE_MU_BFMEE1_SND_STS BIT(26)
+#define B_AX_MER_MU_BFMEE1_SND_STS BIT(25)
+#define B_AX_MER_MU_BFMEE1_EN BIT(24)
+#define B_AX_MER_MU_BFMEE1_MACID_SH 16
+#define B_AX_MER_MU_BFMEE1_MACID_MSK 0xff
+#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE0 BIT(11)
+#define B_AX_MER_IGNORE_MU_BFMEE0_SND_STS BIT(10)
+#define B_AX_MER_MU_BFMEE0_SND_STS BIT(9)
+#define B_AX_MER_MU_BFMEE0_EN BIT(8)
+#define B_AX_MER_MU_BFMEE0_MACID_SH 0
+#define B_AX_MER_MU_BFMEE0_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_MU2 0xCD24
+#define R_AX_BFMER_ASSOCIATED_MU2_C1 0xED24
+#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE3 BIT(27)
+#define B_AX_MER_IGNORE_MU_BFMEE3_SND_STS BIT(26)
+#define B_AX_MER_MU_BFMEE3_SND_STS BIT(25)
+#define B_AX_MER_MU_BFMEE3_EN BIT(24)
+#define B_AX_MER_MU_BFMEE3_MACID_SH 16
+#define B_AX_MER_MU_BFMEE3_MACID_MSK 0xff
+#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE2 BIT(11)
+#define B_AX_MER_IGNORE_MU_BFMEE2_SND_STS BIT(10)
+#define B_AX_MER_MU_BFMEE2_SND_STS BIT(9)
+#define B_AX_MER_MU_BFMEE2_EN BIT(8)
+#define B_AX_MER_MU_BFMEE2_MACID_SH 0
+#define B_AX_MER_MU_BFMEE2_MACID_MSK 0xff
+
+#define R_AX_BFMER_ASSOCIATED_MU4 0xCD28
+#define R_AX_BFMER_ASSOCIATED_MU4_C1 0xED28
+#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE5 BIT(27)
+#define B_AX_MER_IGNORE_MU_BFMEE5_SND_STS BIT(26)
+#define B_AX_MER_MU_BFMEE5_SND_STS BIT(25)
+#define B_AX_MER_MU_BFMEE5_EN BIT(24)
+#define B_AX_MER_MU_BFMEE5_MACID_SH 16
+#define B_AX_MER_MU_BFMEE5_MACID_MSK 0xff
+#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE4 BIT(11)
+#define B_AX_MER_IGNORE_MU_BFMEE4_SND_STS BIT(10)
+#define B_AX_MER_MU_BFMEE4_SND_STS BIT(9)
+#define B_AX_MER_MU_BFMEE4_EN BIT(8)
+#define B_AX_MER_MU_BFMEE4_MACID_SH 0
+#define B_AX_MER_MU_BFMEE4_MACID_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX0 0xCD2C
+#define R_AX_BFMER_CSI_BUFF_IDX0_C1 0xED2C
+#define B_AX_MER_TXBF_CSI_BUFF_IDX0_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX0_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX0_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX0_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX0_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX0_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX1 0xCD30
+#define R_AX_BFMER_CSI_BUFF_IDX1_C1 0xED30
+#define B_AX_MER_TXBF_CSI_BUFF_IDX1_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX1_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX1_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX1_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX1_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX1_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX2 0xCD34
+#define R_AX_BFMER_CSI_BUFF_IDX2_C1 0xED34
+#define B_AX_MER_TXBF_CSI_BUFF_IDX2_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX2_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX2_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX2_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX2_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX2_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX3 0xCD38
+#define R_AX_BFMER_CSI_BUFF_IDX3_C1 0xED38
+#define B_AX_MER_TXBF_CSI_BUFF_IDX3_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX3_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX3_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX3_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX3_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX3_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX4 0xCD3C
+#define R_AX_BFMER_CSI_BUFF_IDX4_C1 0xED3C
+#define B_AX_MER_TXBF_CSI_BUFF_IDX4_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX4_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX4_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX4_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX4_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX4_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX5 0xCD40
+#define R_AX_BFMER_CSI_BUFF_IDX5_C1 0xED40
+#define B_AX_MER_TXBF_CSI_BUFF_IDX5_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX5_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX5_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX5_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX5_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX5_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX6 0xCD44
+#define R_AX_BFMER_CSI_BUFF_IDX6_C1 0xED44
+#define B_AX_MER_TXBF_CSI_BUFF_IDX6_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX6_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX6_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX6_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX6_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX6_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX7 0xCD48
+#define R_AX_BFMER_CSI_BUFF_IDX7_C1 0xED48
+#define B_AX_MER_TXBF_CSI_BUFF_IDX7_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX7_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX7_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX7_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX7_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX7_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX8 0xCD4C
+#define R_AX_BFMER_CSI_BUFF_IDX8_C1 0xED4C
+#define B_AX_MER_TXBF_CSI_BUFF_IDX8_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX8_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX8_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX8_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX8_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX8_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX9 0xCD50
+#define R_AX_BFMER_CSI_BUFF_IDX9_C1 0xED50
+#define B_AX_MER_TXBF_CSI_BUFF_IDX9_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX9_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX9_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX9_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX9_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX9_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX10 0xCD54
+#define R_AX_BFMER_CSI_BUFF_IDX10_C1 0xED54
+#define B_AX_MER_TXBF_CSI_BUFF_IDX10_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX10_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX10_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX10_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX10_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX10_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX11 0xCD58
+#define R_AX_BFMER_CSI_BUFF_IDX11_C1 0xED58
+#define B_AX_MER_TXBF_CSI_BUFF_IDX11_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX11_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX11_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX11_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX11_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX11_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX12 0xCD5C
+#define R_AX_BFMER_CSI_BUFF_IDX12_C1 0xED5C
+#define B_AX_MER_TXBF_CSI_BUFF_IDX12_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX12_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX12_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX12_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX12_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX12_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX13 0xCD60
+#define R_AX_BFMER_CSI_BUFF_IDX13_C1 0xED60
+#define B_AX_MER_TXBF_CSI_BUFF_IDX13_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX13_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX13_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX13_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX13_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX13_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX14 0xCD64
+#define R_AX_BFMER_CSI_BUFF_IDX14_C1 0xED64
+#define B_AX_MER_TXBF_CSI_BUFF_IDX14_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX14_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX14_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX14_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX14_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX14_MSK 0xff
+
+#define R_AX_BFMER_CSI_BUFF_IDX15 0xCD68
+#define R_AX_BFMER_CSI_BUFF_IDX15_C1 0xED68
+#define B_AX_MER_TXBF_CSI_BUFF_IDX15_SH 20
+#define B_AX_MER_TXBF_CSI_BUFF_IDX15_MSK 0xfff
+#define B_AX_MER_SND_CSI_BUFF_IDX15_SH 8
+#define B_AX_MER_SND_CSI_BUFF_IDX15_MSK 0xfff
+#define B_AX_MER_CSI_BUFF_MACID_IDX15_SH 0
+#define B_AX_MER_CSI_BUFF_MACID_IDX15_MSK 0xff
+
+#define R_AX_BFMER_SND_DEBUG_CNT 0xCD6C
+#define R_AX_BFMER_SND_DEBUG_CNT_C1 0xED6C
+#define B_AX_DBG_BFMER_MIMO_CTRL_USER_SH 28
+#define B_AX_DBG_BFMER_MIMO_CTRL_USER_MSK 0xf
+#define B_AX_DBG_BFMER_MIMO_CTRL_HIGH_LOW_4BYTE BIT(27)
+#define B_AX_DBG_BFMER_MIMO_CTRL_MODE_SH 25
+#define B_AX_DBG_BFMER_MIMO_CTRL_MODE_MSK 0x3
+#define B_AX_TB_CSI_ERR_FLAG_CLR BIT(24)
+#define B_AX_BFMER_BBINFO_DBG_SEL_SH 21
+#define B_AX_BFMER_BBINFO_DBG_SEL_MSK 0x7
+#define B_AX_SND_DNGCNT_RST BIT(20)
+#define B_AX_MER_SND_DBGCNT_SEL_SH 16
+#define B_AX_MER_SND_DBGCNT_SEL_MSK 0xf
+#define B_AX_TB_CSI_UL_LENGTH_ERR_FLAG BIT(8)
+#define B_AX_MER_SND_DNGCNT_SH 0
+#define B_AX_MER_SND_DNGCNT_MSK 0xff
+
+#define R_AX_BFMER_UPD_MEE_PARA 0xCD70
+#define R_AX_BFMER_UPD_MEE_PARA_C1 0xED70
+#define B_AX_MER_UPDMEE_OPTION BIT(31)
+#define B_AX_MER_UPDMEE_USERID_SH 16
+#define B_AX_MER_UPDMEE_USERID_MSK 0xf
+#define B_AX_MER_UPDMEE BIT(15)
+#define B_AX_MER_UPDMEE_FT_SH 12
+#define B_AX_MER_UPDMEE_FT_MSK 0x3
+#define B_AX_MER_UPDMEE_BW_SH 10
+#define B_AX_MER_UPDMEE_BW_MSK 0x3
+#define B_AX_MER_UPDMEE_CB_SH 8
+#define B_AX_MER_UPDMEE_CB_MSK 0x3
+#define B_AX_MER_UPDMEE_NG_SH 6
+#define B_AX_MER_UPDMEE_NG_MSK 0x3
+#define B_AX_MER_UPDMEE_NR_SH 3
+#define B_AX_MER_UPDMEE_NR_MSK 0x7
+#define B_AX_MER_UPDMEE_NC_SH 0
+#define B_AX_MER_UPDMEE_NC_MSK 0x7
+
+#define R_AX_BFMER_RO_MEE_PARA 0xCD74
+#define R_AX_BFMER_RO_MEE_PARA_C1 0xED74
+#define B_AX_BFMER_CTRLINFO_MACID_SH 24
+#define B_AX_BFMER_CTRLINFO_MACID_MSK 0xff
+#define B_AX_RO_USER_ID_SEL_SH 16
+#define B_AX_RO_USER_ID_SEL_MSK 0x1f
+#define B_AX_BFMER_RO_MEE_PARA_FT_SH 12
+#define B_AX_BFMER_RO_MEE_PARA_FT_MSK 0x3
+#define B_AX_BFMER_RO_MEE_PARA_BW_SH 10
+#define B_AX_BFMER_RO_MEE_PARA_BW_MSK 0x3
+#define B_AX_BFMER_RO_MEE_PARA_CB_SH 8
+#define B_AX_BFMER_RO_MEE_PARA_CB_MSK 0x3
+#define B_AX_BFMER_RO_MEE_PARA_NG_SH 6
+#define B_AX_BFMER_RO_MEE_PARA_NG_MSK 0x3
+#define B_AX_BFMER_RO_MEE_PARA_NR_SH 3
+#define B_AX_BFMER_RO_MEE_PARA_NR_MSK 0x7
+#define B_AX_BFMER_RO_MEE_PARA_NC_SH 0
+#define B_AX_BFMER_RO_MEE_PARA_NC_MSK 0x7
+
+#define R_AX_BFMER_CTRL_0 0xCD78
+#define R_AX_BFMER_CTRL_0_C1 0xED78
+#define B_AX_BFMER_HE_CSI_OFFSET_SH 24
+#define B_AX_BFMER_HE_CSI_OFFSET_MSK 0xff
+#define B_AX_BFMER_VHT_CSI_OFFSET_SH 16
+#define B_AX_BFMER_VHT_CSI_OFFSET_MSK 0xff
+#define B_AX_BFMER_HT_CSI_OFFSET_SH 8
+#define B_AX_BFMER_HT_CSI_OFFSET_MSK 0xff
+#define B_AX_BFMER_NDP_BFEN BIT(2)
+#define B_AX_BFMER_VHT_BFPRT_CHK BIT(0)
+
+#define R_AX_BFMER_DEBUG_MIMO_CTRL_FIELD 0xCD7C
+#define R_AX_BFMER_DEBUG_MIMO_CTRL_FIELD_C1 0xED7C
+#define B_AX_DBG_BFMER_MIMO_CTRL_SH 0
+#define B_AX_DBG_BFMER_MIMO_CTRL_MSK 0xffffffffL
+
+#define R_AX_BFMEE_RESP_OPTION 0xCD80
+#define R_AX_BFMEE_RESP_OPTION_C1 0xED80
+#define B_AX_BFMEE_NDP_RX_STANDBY_TIMER_SH 24
+#define B_AX_BFMEE_NDP_RX_STANDBY_TIMER_MSK 0xff
+#define B_AX_BFMEE_BFRP_RX_STANDBY_TIMER_SH 20
+#define B_AX_BFMEE_BFRP_RX_STANDBY_TIMER_MSK 0xf
+#define B_AX_CSI_OFDMCCA BIT(19)
+#define B_AX_MU_BFRPTSEG_SEL_SH 17
+#define B_AX_MU_BFRPTSEG_SEL_MSK 0x3
+#define B_AX_BFMEE_NDP_RXSTDBY_SEL BIT(16)
+#define B_AX_BFMEE_MU_BFEE_DIS BIT(7)
+#define B_AX_BFMEE_CHECK_RPTPOLL_MACID_DIS BIT(6)
+#define B_AX_BFMEE_NOCHK_BFPOLL_BMP BIT(5)
+#define B_AX_BFMEE_HE_NDPA_EN BIT(2)
+#define B_AX_BFMEE_VHT_NDPA_EN BIT(1)
+#define B_AX_BFMEE_HT_NDPA_EN BIT(0)
+
+#define R_AX_BFMEE_OPTION 0xCD84
+#define R_AX_BFMEE_OPTION_C1 0xED84
+#define B_AX_CSI_IS_HE BIT(31)
+#define B_AX_CSI_IS_VHT BIT(30)
+#define B_AX_CSI_IS_HT BIT(29)
+#define B_AX_CSI_RPT_LEN_SH 16
+#define B_AX_CSI_RPT_LEN_MSK 0x1fff
+#define B_AX_CSI_RPT_CNT_SH 0
+#define B_AX_CSI_RPT_CNT_MSK 0x3ff
+
+#define R_AX_TRXPTCL_RESP_CSI_CTRL_0 0xCD88
+#define R_AX_TRXPTCL_RESP_CSI_CTRL_0_C1 0xED88
+#define B_AX_BFMEE_CSISEQ_SEL BIT(29)
+#define B_AX_BFMEE_BFPARAM_SEL BIT(28)
+#define B_AX_BFMEE_OFDM_LEN_TH_SH 24
+#define B_AX_BFMEE_OFDM_LEN_TH_MSK 0xf
+#define B_AX_BFMEE_BF_PORT_SEL BIT(23)
+#define B_AX_BFMEE_USE_NSTS BIT(22)
+#define B_AX_BFMEE_CSI_RATE_FB_EN BIT(21)
+#define B_AX_BFMEE_CSI_GID_SEL BIT(20)
+#define B_AX_BFMEE_CSI_RSC_SH 18
+#define B_AX_BFMEE_CSI_RSC_MSK 0x3
+#define B_AX_BFMEE_CSI_FORCE_RETE_EN BIT(17)
+#define B_AX_BFMEE_CSI_USE_NDPARATE BIT(16)
+#define B_AX_BFMEE_CSI_WITHHTC_EN BIT(15)
+#define B_AX_BFMEE_CSIINFO0_BF_EN BIT(14)
+#define B_AX_BFMEE_CSIINFO0_STBC_EN BIT(13)
+#define B_AX_BFMEE_CSIINFO0_LDPC_EN BIT(12)
+#define B_AX_BFMEE_CSIINFO0_CS_SH 10
+#define B_AX_BFMEE_CSIINFO0_CS_MSK 0x3
+#define B_AX_BFMEE_CSIINFO0_CB_SH 8
+#define B_AX_BFMEE_CSIINFO0_CB_MSK 0x3
+#define B_AX_BFMEE_CSIINFO0_NG_SH 6
+#define B_AX_BFMEE_CSIINFO0_NG_MSK 0x3
+#define B_AX_BFMEE_CSIINFO0_NR_SH 3
+#define B_AX_BFMEE_CSIINFO0_NR_MSK 0x7
+#define B_AX_BFMEE_CSIINFO0_NC_SH 0
+#define B_AX_BFMEE_CSIINFO0_NC_MSK 0x7
+
+#define R_AX_TRXPTCL_RESP_CSI_RRSC 0xCD8C
+#define R_AX_TRXPTCL_RESP_CSI_RRSC_C1 0xED8C
+#define B_AX_BFMEE_CSI_RRSC_BMAP_SH 0
+#define B_AX_BFMEE_CSI_RRSC_BMAP_MSK 0xffffffffL
+
+#define R_AX_TRXPTCL_RESP_CSI_RATE 0xCD90
+#define R_AX_TRXPTCL_RESP_CSI_RATE_C1 0xED90
+#define B_AX_BFMEE_HE_CSI_RATE_SH 16
+#define B_AX_BFMEE_HE_CSI_RATE_MSK 0x7f
+#define B_AX_BFMEE_VHT_CSI_RATE_SH 8
+#define B_AX_BFMEE_VHT_CSI_RATE_MSK 0x7f
+#define B_AX_BFMEE_HT_CSI_RATE_SH 0
+#define B_AX_BFMEE_HT_CSI_RATE_MSK 0x7f
+
+#define R_AX_TRXPTCL_RESP_CSI_CTRL_1 0xCD94
+#define R_AX_TRXPTCL_RESP_CSI_CTRL_1_C1 0xED94
+#define B_AX_BFMEE_CSIINFO1_BF_EN BIT(14)
+#define B_AX_BFMEE_CSIINFO1_STBC_EN BIT(13)
+#define B_AX_BFMEE_CSIINFO1_LDPC_EN BIT(12)
+#define B_AX_BFMEE_CSIINFO1_CS_SH 10
+#define B_AX_BFMEE_CSIINFO1_CS_MSK 0x3
+#define B_AX_BFMEE_CSIINFO1_CB_SH 8
+#define B_AX_BFMEE_CSIINFO1_CB_MSK 0x3
+#define B_AX_BFMEE_CSIINFO1_NG_SH 6
+#define B_AX_BFMEE_CSIINFO1_NG_MSK 0x3
+#define B_AX_BFMEE_CSIINFO1_NR_SH 3
+#define B_AX_BFMEE_CSIINFO1_NR_MSK 0x7
+#define B_AX_BFMEE_CSIINFO1_NC_SH 0
+#define B_AX_BFMEE_CSIINFO1_NC_MSK 0x7
+
+//
+// RMAC
+//
+
+#define R_AX_RCR 0xCE00
+#define R_AX_RCR_C1 0xEE00
+#define B_AX_STOP_RX_IN BIT(11)
+#define B_AX_DRV_INFO_SIZE_SH 8
+#define B_AX_DRV_INFO_SIZE_MSK 0x7
+#define B_AX_CH_EN_SH 0
+#define B_AX_CH_EN_MSK 0xf
+
+#define R_AX_DLK_PROTECT_CTL 0xCE02
+#define R_AX_DLK_PROTECT_CTL_C1 0xEE02
+#define B_AX_RX_DLK_CCA_TIME_SH 8
+#define B_AX_RX_DLK_CCA_TIME_MSK 0xff
+#define B_AX_RX_DLK_DATA_TIME_SH 4
+#define B_AX_RX_DLK_DATA_TIME_MSK 0xf
+#define B_AX_RX_DLK_RST_EN BIT(1)
+#define B_AX_RX_DLK_INT_EN BIT(0)
+
+#define R_AX_PLCP_HDR_FLTR 0xCE04
+#define R_AX_PLCP_HDR_FLTR_C1 0xEE04
+#define B_AX_DIS_CHK_MIN_LEN BIT(8)
+#define B_AX_HE_SIGB_CRC_CHK BIT(6)
+#define B_AX_VHT_MU_SIGB_CRC_CHK BIT(5)
+#define B_AX_VHT_SU_SIGB_CRC_CHK BIT(4)
+#define B_AX_SIGA_CRC_CHK BIT(3)
+#define B_AX_LSIG_PARITY_CHK_EN BIT(2)
+#define B_AX_CCK_SIG_CHK BIT(1)
+#define B_AX_CCK_CRC_CHK BIT(0)
+
+#define R_AX_RXGCK_CTRL 0xCE06
+#define R_AX_RXGCK_CTRL_C1 0xEE06
+#define B_AX_RXGCK_GCK_RATE_LIMIT_SH 8
+#define B_AX_RXGCK_GCK_RATE_LIMIT_MSK 0x3
+#define B_AX_RXGCK_ENTRY_DELAY_SH 4
+#define B_AX_RXGCK_ENTRY_DELAY_MSK 0x7
+#define B_AX_RXGCK_GCK_CYCLE_SH 2
+#define B_AX_RXGCK_GCK_CYCLE_MSK 0x3
+#define B_AX_RXGCK_CCA_EN BIT(1)
+#define B_AX_DISGCLK BIT(0)
+
+#define R_AX_RXPSF_CTRL 0xCE08
+#define R_AX_RXPSF_CTRL_C1 0xEE08
+#define B_AX_RXPSF_PKT_TIME_THR_SH 16
+#define B_AX_RXPSF_PKT_TIME_THR_MSK 0xf
+#define B_AX_RXPSF_ERRTHR_SH 12
+#define B_AX_RXPSF_ERRTHR_MSK 0x7
+#define B_AX_INVALID_WIDTH_SH 8
+#define B_AX_INVALID_WIDTH_MSK 0x3
+#define B_AX_RXPSF_PLCP_CHKEN BIT(4)
+#define B_AX_RXPSF_BSS_CHKEN BIT(3)
+#define B_AX_RXPSF_MHCHKEN BIT(2)
+#define B_AX_RXPSF_CONT_ERRCHKEN BIT(1)
+
+#define R_AX_RXPSF_MGT_TYPE 0xCE0E
+#define R_AX_RXPSF_MGT_TYPE_C1 0xEE0E
+#define B_AX_RXPSF_MGT15_PRSV BIT(15)
+#define B_AX_RXPSF_MGT14_PRSV BIT(14)
+#define B_AX_RXPSF_MGT13_PRSV BIT(13)
+#define B_AX_RXPSF_MGT12_PRSV BIT(12)
+#define B_AX_RXPSF_MGT11_PRSV BIT(11)
+#define B_AX_RXPSF_MGT10_PRSV BIT(10)
+#define B_AX_RXPSF_MGT9_PRSV BIT(9)
+#define B_AX_RXPSF_MGT8_PRSV BIT(8)
+#define B_AX_RXPSF_MGT7_PRSV BIT(7)
+#define B_AX_RXPSF_MGT6_PRSV BIT(6)
+#define B_AX_RXPSF_MGT5_PRSV BIT(5)
+#define B_AX_RXPSF_MGT4_PRSV BIT(4)
+#define B_AX_RXPSF_MGT3_PRSV BIT(3)
+#define B_AX_RXPSF_MGT2_PRSV BIT(2)
+#define B_AX_RXPSF_MGT1_PRSV BIT(1)
+#define B_AX_RXPSF_MGT0_PRSV BIT(0)
+
+#define R_AX_RXPSF_DATA_TYPE 0xCE0C
+#define R_AX_RXPSF_DATA_TYPE_C1 0xEE0C
+#define B_AX_RXPSF_DATA15_PRSV BIT(15)
+#define B_AX_RXPSF_DATA14_PRSV BIT(14)
+#define B_AX_RXPSF_DATA13_PRSV BIT(13)
+#define B_AX_RXPSF_DATA12_PRSV BIT(12)
+#define B_AX_RXPSF_DATA11_PRSV BIT(11)
+#define B_AX_RXPSF_DATA10_PRSV BIT(10)
+#define B_AX_RXPSF_DATA9_PRSV BIT(9)
+#define B_AX_RXPSF_DATA8_PRSV BIT(8)
+#define B_AX_RXPSF_DATA7_PRSV BIT(7)
+#define B_AX_RXPSF_DATA6_PRSV BIT(6)
+#define B_AX_RXPSF_DATA5_PRSV BIT(5)
+#define B_AX_RXPSF_DATA4_PRSV BIT(4)
+#define B_AX_RXPSF_DATA3_PRSV BIT(3)
+#define B_AX_RXPSF_DATA2_PRSV BIT(2)
+#define B_AX_RXPSF_DATA1_PRSV BIT(1)
+#define B_AX_RXPSF_DATA_PRSV BIT(0)
+
+#define R_AX_RXPSF_CTRL_TYPE 0xCE10
+#define R_AX_RXPSF_CTRL_TYPE_C1 0xEE10
+#define B_AX_RXPSF_CTRL_PRSV BIT(0)
+
+#define R_AX_RXPSF_RATE 0xCE12
+#define R_AX_RXPSF_RATE_C1 0xEE12
+#define B_AX_RXPSF_HETB_PRSV BIT(8)
+#define B_AX_RXPSF_HEMU_PRSV BIT(7)
+#define B_AX_RXPSF_HEERSU_PRSV BIT(6)
+#define B_AX_RXPSF_HESU_PRSV BIT(5)
+#define B_AX_RXPSF_VHTMU_PRSV BIT(4)
+#define B_AX_RXPSF_VHTSU_PRSV BIT(3)
+#define B_AX_RXPSF_HT_PRSV BIT(2)
+#define B_AX_RXPSF_OFDM_PRSV BIT(1)
+#define B_AX_RXPSF_CCK_PRSV BIT(0)
+
+#define R_AX_RXAI_CTRL 0xCE14
+#define R_AX_RXAI_CTRL_C1 0xEE14
+#define B_AX_RXAI_INFO_RST BIT(7)
+#define B_AX_RXAI_PRTCT_REL BIT(6)
+#define B_AX_RXAI_PRTCT_VIO BIT(5)
+#define B_AX_RXAI_PRTCT_SEL BIT(1)
+#define B_AX_RXAI_PRTCT_EN BIT(0)
+#define B_AX_RXDFIFO_ADDR_CLR BIT(31)
+#define B_AX_RXDFIFO_ADDR_MODE_SH 28
+#define B_AX_RXDFIFO_ADDR_MODE_MSK 0x3
+#define B_AX_RXDFIFO_RADDR_SH 8
+#define B_AX_RXDFIFO_RADDR_MSK 0xff
+#define B_AX_RXDFIFO_WADDR_SH 0
+#define B_AX_RXDFIFO_WADDR_MSK 0xff
+
+#define R_AX_RX_FIFO_CTRL 0xCE1C
+#define R_AX_RX_FIFO_CTRL_C1 0xEE1C
+#define B_AX_RXD_FIFO_MAX_LEV_CLR BIT(23)
+#define B_AX_RXD_FIFO_MAX_LEV_SH 8
+#define B_AX_RXD_FIFO_MAX_LEV_MSK 0xff
+#define B_AX_RXD_FIFO_FULL_TH_SH 0
+#define B_AX_RXD_FIFO_FULL_TH_MSK 0xff
+
+#define R_AX_RX_FLTR_OPT 0xCE20
+#define R_AX_RX_FLTR_OPT_C1 0xEE20
+#define B_AX_UID_FILTER_SH 24
+#define B_AX_UID_FILTER_MSK 0xff
+#define B_AX_UNSPT_FILTER_SH 22
+#define B_AX_UNSPT_FILTER_MSK 0x3
+#define B_AX_RX_MPDU_MAX_LEN_SH 16
+#define B_AX_RX_MPDU_MAX_LEN_MSK 0x3f
+#define B_AX_A_FTM_REQ BIT(14)
+#define B_AX_A_ERR_PKT BIT(13)
+#define B_AX_A_UNSUP_PKT BIT(12)
+#define B_AX_A_CRC32_ERR BIT(11)
+#define B_AX_A_PWR_MGNT BIT(10)
+#define B_AX_A_BCN_CHK_RULE_SH 8
+#define B_AX_A_BCN_CHK_RULE_MSK 0x3
+#define B_AX_A_BCN_CHK_EN BIT(7)
+#define B_AX_A_MC_LIST_CAM_MATCH BIT(6)
+#define B_AX_A_BC_CAM_MATCH BIT(5)
+#define B_AX_A_UC_CAM_MATCH BIT(4)
+#define B_AX_A_MC BIT(3)
+#define B_AX_A_BC BIT(2)
+#define B_AX_A_A1_MATCH BIT(1)
+#define B_AX_SNIFFER_MODE BIT(0)
+
+#define R_AX_CTRL_FLTR 0xCE24
+#define R_AX_CTRL_FLTR_C1 0xEE24
+#define B_AX_A_CTRL15_SH 30
+#define B_AX_A_CTRL15_MSK 0x3
+#define B_AX_A_CTRL14_SH 28
+#define B_AX_A_CTRL14_MSK 0x3
+#define B_AX_A_CTRL13_SH 26
+#define B_AX_A_CTRL13_MSK 0x3
+#define B_AX_A_CTRL12_SH 24
+#define B_AX_A_CTRL12_MSK 0x3
+#define B_AX_A_CTRL11_SH 22
+#define B_AX_A_CTRL11_MSK 0x3
+#define B_AX_A_CTRL10_SH 20
+#define B_AX_A_CTRL10_MSK 0x3
+#define B_AX_A_CTRL9_SH 18
+#define B_AX_A_CTRL9_MSK 0x3
+#define B_AX_A_CTRL8_SH 16
+#define B_AX_A_CTRL8_MSK 0x3
+#define B_AX_A_CTRL7_SH 14
+#define B_AX_A_CTRL7_MSK 0x3
+#define B_AX_A_CTRL6_SH 12
+#define B_AX_A_CTRL6_MSK 0x3
+#define B_AX_A_CTRL5_SH 10
+#define B_AX_A_CTRL5_MSK 0x3
+#define B_AX_A_CTRL4_SH 8
+#define B_AX_A_CTRL4_MSK 0x3
+#define B_AX_A_CTRL3_SH 6
+#define B_AX_A_CTRL3_MSK 0x3
+#define B_AX_A_CTRL2_SH 4
+#define B_AX_A_CTRL2_MSK 0x3
+#define B_AX_A_CTRL1_SH 2
+#define B_AX_A_CTRL1_MSK 0x3
+#define B_AX_A_CTRL0_SH 0
+#define B_AX_A_CTRL0_MSK 0x3
+
+#define R_AX_MGNT_FLTR 0xCE28
+#define R_AX_MGNT_FLTR_C1 0xEE28
+#define B_AX_A_MGNT15_SH 30
+#define B_AX_A_MGNT15_MSK 0x3
+#define B_AX_A_MGNT14_SH 28
+#define B_AX_A_MGNT14_MSK 0x3
+#define B_AX_A_MGNT13_SH 26
+#define B_AX_A_MGNT13_MSK 0x3
+#define B_AX_A_MGNT12_SH 24
+#define B_AX_A_MGNT12_MSK 0x3
+#define B_AX_A_MGNT11_SH 22
+#define B_AX_A_MGNT11_MSK 0x3
+#define B_AX_A_MGNT10_SH 20
+#define B_AX_A_MGNT10_MSK 0x3
+#define B_AX_A_MGNT9_SH 18
+#define B_AX_A_MGNT9_MSK 0x3
+#define B_AX_A_MGNT8_SH 16
+#define B_AX_A_MGNT8_MSK 0x3
+#define B_AX_A_MGNT7_SH 14
+#define B_AX_A_MGNT7_MSK 0x3
+#define B_AX_A_MGNT6_SH 12
+#define B_AX_A_MGNT6_MSK 0x3
+#define B_AX_A_MGNT5_SH 10
+#define B_AX_A_MGNT5_MSK 0x3
+#define B_AX_A_MGNT4_SH 8
+#define B_AX_A_MGNT4_MSK 0x3
+#define B_AX_A_MGNT3_SH 6
+#define B_AX_A_MGNT3_MSK 0x3
+#define B_AX_A_MGNT2_SH 4
+#define B_AX_A_MGNT2_MSK 0x3
+#define B_AX_A_MGNT1_SH 2
+#define B_AX_A_MGNT1_MSK 0x3
+#define B_AX_A_MGNT0_SH 0
+#define B_AX_A_MGNT0_MSK 0x3
+
+#define R_AX_DATA_FLTR 0xCE2C
+#define R_AX_DATA_FLTR_C1 0xEE2C
+#define B_AX_A_DATA15_SH 30
+#define B_AX_A_DATA15_MSK 0x3
+#define B_AX_A_DATA14_SH 28
+#define B_AX_A_DATA14_MSK 0x3
+#define B_AX_A_DATA13_SH 26
+#define B_AX_A_DATA13_MSK 0x3
+#define B_AX_A_DATA12_SH 24
+#define B_AX_A_DATA12_MSK 0x3
+#define B_AX_A_DATA11_SH 22
+#define B_AX_A_DATA11_MSK 0x3
+#define B_AX_A_DATA10_SH 20
+#define B_AX_A_DATA10_MSK 0x3
+#define B_AX_A_DATA9_SH 18
+#define B_AX_A_DATA9_MSK 0x3
+#define B_AX_A_DATA8_SH 16
+#define B_AX_A_DATA8_MSK 0x3
+#define B_AX_A_DATA7_SH 14
+#define B_AX_A_DATA7_MSK 0x3
+#define B_AX_A_DATA6_SH 12
+#define B_AX_A_DATA6_MSK 0x3
+#define B_AX_A_DATA5_SH 10
+#define B_AX_A_DATA5_MSK 0x3
+#define B_AX_A_DATA4_SH 8
+#define B_AX_A_DATA4_MSK 0x3
+#define B_AX_A_DATA3_SH 6
+#define B_AX_A_DATA3_MSK 0x3
+#define B_AX_A_DATA2_SH 4
+#define B_AX_A_DATA2_MSK 0x3
+#define B_AX_A_DATA1_SH 2
+#define B_AX_A_DATA1_MSK 0x3
+#define B_AX_A_DATA0_SH 0
+#define B_AX_A_DATA0_MSK 0x3
+
+#define R_AX_ZLENDEL_COUNT 0xCE30
+#define R_AX_ZLENDEL_COUNT_C1 0xEE30
+#define B_AX_RXD_DELI_NUM_SH 8
+#define B_AX_RXD_DELI_NUM_MSK 0xff
+#define B_AX_RXD_DELI_NUM_SEL_SH 4
+#define B_AX_RXD_DELI_NUM_SEL_MSK 0xf
+#define B_AX_RXD_DELI_UNIT_SH 1
+#define B_AX_RXD_DELI_UNIT_MSK 0x3
+#define B_AX_RXD_DELI_EN BIT(0)
+
+#define R_AX_ADDR_CAM_CTRL 0xCE34
+#define R_AX_ADDR_CAM_CTRL_C1 0xEE34
+#define B_AX_ADDR_CAM_RANGE_SH 16
+#define B_AX_ADDR_CAM_RANGE_MSK 0xff
+#define B_AX_ADDR_CAM_CMPLIMT_SH 12
+#define B_AX_ADDR_CAM_CMPLIMT_MSK 0xf
+#define B_AX_ADDR_CAM_CLR BIT(8)
+#define B_AX_ADDR_CAM_A2_B0_CHK BIT(2)
+#define B_AX_ADDR_CAM_SRCH_PERPKT BIT(1)
+#define B_AX_ADDR_CAM_EN BIT(0)
+
+#define R_AX_ADDR_CAM_DIS_INFO 0xCE38
+#define R_AX_ADDR_CAM_DIS_INFO_C1 0xEE38
+#define B_AX_ADDR_CAM_DIS_MACID_SH 24
+#define B_AX_ADDR_CAM_DIS_MACID_MSK 0xff
+#define B_AX_ADDR_CAM_DIS_SEC_IDX_SH 16
+#define B_AX_ADDR_CAM_DIS_SEC_IDX_MSK 0xff
+#define B_AX_ADDR_CAM_DIS_PORT_SH 12
+#define B_AX_ADDR_CAM_DIS_PORT_MSK 0x7
+#define B_AX_ADDR_CAM_DIS_A3_HIT BIT(11)
+#define B_AX_ADDR_CAM_DIS_A2_HIT BIT(10)
+#define B_AX_ADDR_CAM_DIS_A1_HIT BIT(9)
+#define B_AX_ADDR_CAM_DIS_CAM_HIT BIT(8)
+#define B_AX_ADDR_CAM_DIS_IDX_SH 0
+#define B_AX_ADDR_CAM_DIS_IDX_MSK 0xff
+
+#define R_AX_RESPBA_CAM_CTRL 0xCE3C
+#define R_AX_RESPBA_CAM_CTRL_C1 0xEE3C
+#define B_AX_DEST_ENTRY_IDX_SH 12
+#define B_AX_DEST_ENTRY_IDX_MSK 0xf
+#define B_AX_SRC_ENTRY_IDX_SH 8
+#define B_AX_SRC_ENTRY_IDX_MSK 0xf
+#define B_AX_BACAM_SHIFT_POLL BIT(7)
+#define B_AX_BACAM_ENT_CFG BIT(4)
+#define B_AX_COMPL_VAL BIT(3)
+#define B_AX_SSN_SEL BIT(2)
+#define B_AX_BACAM_RST_SH 0
+#define B_AX_BACAM_RST_MSK 0x3
+
+#define R_AX_PPDU_STAT 0xCE40
+#define R_AX_PPDU_STAT_C1 0xEE40
+#define B_AX_PPDU_STAT_RPT_TRIG BIT(8)
+#define B_AX_PPDU_STAT_RPT_CRC32 BIT(5)
+#define B_AX_PPDU_STAT_RPT_ADDR BIT(4)
+#define B_AX_APP_PLCP_HDR_RPT BIT(3)
+#define B_AX_APP_RX_CNT_RPT BIT(2)
+#define B_AX_APP_MAC_INFO_RPT BIT(1)
+#define B_AX_PPDU_STAT_RPT_EN BIT(0)
+
+#define R_AX_PPDU_STAT_ERR 0xCE42
+#define R_AX_PPDU_STAT_ERR_C1 0xEE42
+#define B_AX_PPDU_STAT_CNTR_SH 8
+#define B_AX_PPDU_STAT_CNTR_MSK 0xff
+#define B_AX_PPDU_STAT_BUSY_DROP BIT(2)
+#define B_AX_PPDU_STAT_OVF BIT(1)
+#define B_AX_PPDU_STAT_DROP BIT(0)
+
+#define R_AX_CH_INFO_QRY 0xCE44
+#define R_AX_CH_INFO_QRY_C1 0xEE44
+#define B_AX_CH_INFO_TIME_SH 24
+#define B_AX_CH_INFO_TIME_MSK 0xff
+#define B_AX_CH_INFO_CNT_SH 21
+#define B_AX_CH_INFO_CNT_MSK 0x7
+#define B_AX_CH_INFO_REQUSTING BIT(20)
+#define B_AX_CH_INFO_MGNT_FRM BIT(19)
+#define B_AX_CH_INFO_CTRL_FRM BIT(18)
+#define B_AX_CH_INFO_DATA_FRM BIT(17)
+#define B_AX_CH_INFO_CRC_FAIL BIT(16)
+#define B_AX_CH_INFO_MACID_SH 8
+#define B_AX_CH_INFO_MACID_MSK 0xff
+#define B_AX_CH_INFO_MODE_SH 1
+#define B_AX_CH_INFO_MODE_MSK 0x7
+#define B_AX_GET_CH_INFO_EN BIT(0)
+
+#define R_AX_MACID_MATCH 0xCE48
+#define R_AX_MACID_MATCH_C1 0xEE48
+#define B_AX_MACID_MATCH_SH 8
+#define B_AX_MACID_MATCH_MSK 0xff
+#define B_AX_MACID_MATCH_MODE BIT(1)
+#define B_AX_MACID_MATCH_EN BIT(0)
+
+#define R_AX_RX_SR_CTRL 0xCE4A
+#define R_AX_RX_SR_CTRL_C1 0xEE4A
+#define B_AX_SR_OP_MODE_SH 4
+#define B_AX_SR_OP_MODE_MSK 0x3
+#define B_AX_SRG_CHK_EN BIT(2)
+#define B_AX_SR_CTRL_PLCP_EN BIT(1)
+#define B_AX_SR_EN BIT(0)
+
+#define R_AX_BSSID_SRC_CTRL 0xCE4B
+#define R_AX_BSSID_SRC_CTRL_C1 0xEE4B
+#define B_AX_BSSID_MATCH BIT(3)
+#define B_AX_PARTIAL_AID_MATCH BIT(2)
+#define B_AX_BSSCOLOR_MATCH BIT(1)
+#define B_AX_PLCP_SRC_EN BIT(0)
+
+#define R_AX_SR_OBSS_PD 0xCE4C
+#define R_AX_SR_OBSS_PD_C1 0xEE4C
+#define B_AX_SRG_OBSS_PD_MAX_SH 24
+#define B_AX_SRG_OBSS_PD_MAX_MSK 0xff
+#define B_AX_SRG_OBSS_PD_MIN_SH 16
+#define B_AX_SRG_OBSS_PD_MIN_MSK 0xff
+#define B_AX_NONSRG_OBSS_PD_MAX_SH 8
+#define B_AX_NONSRG_OBSS_PD_MAX_MSK 0xff
+#define B_AX_NONSRG_OBSS_PD_MIN_SH 0
+#define B_AX_NONSRG_OBSS_PD_MIN_MSK 0xff
+
+#define R_AX_SR_BSSCOLOR_BITMAP 0xCE50
+#define R_AX_SR_BSSCOLOR_BITMAP_C1 0xEE50
+#define B_AX_BSSCOLOR_BITMAP_SH 0
+#define B_AX_BSSCOLOR_BITMAP_MSK 0xffffffffL
+
+#define R_AX_SR_BSSCOLOR_BITMAP_H 0xCE54
+#define R_AX_SR_BSSCOLOR_BITMAP_H_C1 0xEE54
+#define B_AX_BSSCOLOR_BITMAP_H_SH 0
+#define B_AX_BSSCOLOR_BITMAP_H_MSK 0xffffffffL
+
+#define R_AX_SR_PARTIAL_BSSCOLOR_BITMAP 0xCE58
+#define R_AX_SR_PARTIAL_BSSCOLOR_BITMAP_C1 0xEE58
+#define B_AX_PARTIAL_BSSID_BITMAP_SH 0
+#define B_AX_PARTIAL_BSSID_BITMAP_MSK 0xffffffffL
+
+#define R_AX_SR_PARTIAL_BSSCOLOR_BITMAP_H 0xCE5C
+#define R_AX_SR_PARTIAL_BSSCOLOR_BITMAP_H_C1 0xEE5C
+#define B_AX_PARTIAL_BSSID_BITMAP_H_SH 0
+#define B_AX_PARTIAL_BSSID_BITMAP_H_MSK 0xffffffffL
+
+#define R_AX_SEGMENT_CTRL 0xCE60
+#define R_AX_SEGMENT_CTRL_C1 0xEE60
+#define B_AX_SEG_LENGTH_SH 4
+#define B_AX_SEG_LENGTH_MSK 0xf
+#define B_AX_SEG_APP_ZERO BIT(1)
+#define B_AX_SEG_EN BIT(0)
+
+#define R_AX_CSIRPT_OPTION 0xCE64
+#define R_AX_CSIRPT_OPTION_C1 0xEE64
+#define B_AX_CSIRPT_CHKSUM_ERROR BIT(31)
+#define B_AX_CSIRPT_BBLEN_LT_MAC BIT(30)
+#define B_AX_CSIRPT_BBLEN_GT_MAC BIT(29)
+#define B_AX_CSIPRT_HESU_AID_EN BIT(25)
+#define B_AX_CSIPRT_VHTSU_AID_EN BIT(24)
+#define B_AX_CSIRPT_FIFO_RESUME_THR_SH 16
+#define B_AX_CSIRPT_FIFO_RESUME_THR_MSK 0xff
+#define B_AX_CSIRPT_FIFO_PAUSE_THR_SH 8
+#define B_AX_CSIRPT_FIFO_PAUSE_THR_MSK 0xff
+#define B_AX_CSIRPT_LEN_MISMATCH BIT(6)
+#define B_AX_CSIRPT_DMAFULL_IGNORE BIT(5)
+#define B_AX_CSIRPT_FILTER_SH 3
+#define B_AX_CSIRPT_FILTER_MSK 0x3
+#define B_AX_CSIRPT_CHECKSUM_DIS BIT(2)
+#define B_AX_CSIRPT_EMPTY_APPZERO BIT(1)
+#define B_AX_CSIRPT_NDPPLCP_CHK_EN BIT(0)
+
+#define R_AX_BSR_UPD_CTRL 0xCE68
+#define R_AX_BSR_UPD_CTRL_C1 0xEE68
+#define B_AX_QSIZE_UPD BIT(0)
+
+#define R_AX_BCN_PSR_CTRL 0xCE80
+#define R_AX_BCN_PSR_CTRL_C1 0xEE80
+#define B_AX_BCN_HIT_INT_PORT_SH 4
+#define B_AX_BCN_HIT_INT_PORT_MSK 0xf
+#define B_AX_BCAID_HIT_INT_EN BIT(3)
+#define B_AX_UNIAID_HIT_INT_EN BIT(2)
+#define B_AX_IE_HIT_INT_EN BIT(1)
+#define B_AX_TIM_PARSER_EN BIT(0)
+
+#define R_AX_BCN_IECAM_CTRL 0xCE82
+#define R_AX_BCN_IECAM_CTRL_C1 0xEE82
+#define B_AX_BCN_PSR_BUSY BIT(15)
+#define B_AX_BCN_IE_NOHIT_FRWD_SH 10
+#define B_AX_BCN_IE_NOHIT_FRWD_MSK 0x3
+#define B_AX_BCN_IE_HIT_FRWD_SH 8
+#define B_AX_BCN_IE_HIT_FRWD_MSK 0x3
+#define B_AX_BCN_IECAM_PORT_SH 4
+#define B_AX_BCN_IECAM_PORT_MSK 0xf
+#define B_AX_BCN_IECAM_CLR BIT(3)
+#define B_AX_BCN_IE_NOHIT_FRWD_EN BIT(2)
+#define B_AX_BCN_IE_HIT_FRWD_EN BIT(1)
+#define B_AX_BCN_IECAM_EN BIT(0)
+
+#define R_AX_BCN_PSR_RPT_P0 0xCE84
+#define R_AX_BCN_PSR_RPT_P0_C1 0xEE84
+#define B_AX_DTIM_CNT_P0_SH 24
+#define B_AX_DTIM_CNT_P0_MSK 0xff
+#define B_AX_DTIM_PERIOD_P0_SH 16
+#define B_AX_DTIM_PERIOD_P0_MSK 0xff
+#define B_AX_BCAID_HIT_P0 BIT(15)
+#define B_AX_UNIAID_HIT_P0 BIT(14)
+#define B_AX_IE_HIT_P0 BIT(13)
+#define B_AX_TIM_ILEGAL_P0 BIT(12)
+#define B_AX_RPT_VALID_P0 BIT(11)
+#define B_AX_BCAID_P0_SH 0
+#define B_AX_BCAID_P0_MSK 0x7ff
+
+#define R_AX_BCN_PSR_RPT_P1 0xCE88
+#define R_AX_BCN_PSR_RPT_P1_C1 0xEE88
+#define B_AX_DTIM_CNT_P1_SH 24
+#define B_AX_DTIM_CNT_P1_MSK 0xff
+#define B_AX_DTIM_PERIOD_P1_SH 16
+#define B_AX_DTIM_PERIOD_P1_MSK 0xff
+#define B_AX_BCAID_HIT_P1 BIT(15)
+#define B_AX_UNIAID_HIT_P1 BIT(14)
+#define B_AX_IE_HIT_P1 BIT(13)
+#define B_AX_TIM_ILEGAL_P1 BIT(12)
+#define B_AX_RPT_VALID_P1 BIT(11)
+#define B_AX_BCAID_P1_SH 0
+#define B_AX_BCAID_P1_MSK 0x7ff
+
+#define R_AX_BCN_PSR_RPT_P2 0xCE8C
+#define R_AX_BCN_PSR_RPT_P2_C1 0xEE8C
+#define B_AX_DTIM_CNT_P2_SH 24
+#define B_AX_DTIM_CNT_P2_MSK 0xff
+#define B_AX_DTIM_PERIOD_P2_SH 16
+#define B_AX_DTIM_PERIOD_P2_MSK 0xff
+#define B_AX_BCAID_HIT_P2 BIT(15)
+#define B_AX_UNIAID_HIT_P2 BIT(14)
+#define B_AX_IE_HIT_P2 BIT(13)
+#define B_AX_TIM_ILEGAL_P2 BIT(12)
+#define B_AX_RPT_VALID_P2 BIT(11)
+#define B_AX_BCAID_P2_SH 0
+#define B_AX_BCAID_P2_MSK 0x7ff
+
+#define R_AX_BCN_PSR_RPT_P3 0xCE90
+#define R_AX_BCN_PSR_RPT_P3_C1 0xEE90
+#define B_AX_DTIM_CNT_P3_SH 24
+#define B_AX_DTIM_CNT_P3_MSK 0xff
+#define B_AX_DTIM_PERIOD_P3_SH 16
+#define B_AX_DTIM_PERIOD_P3_MSK 0xff
+#define B_AX_BCAID_HIT_P3 BIT(15)
+#define B_AX_UNIAID_HIT_P3 BIT(14)
+#define B_AX_IE_HIT_P3 BIT(13)
+#define B_AX_TIM_ILEGAL_P3 BIT(12)
+#define B_AX_RPT_VALID_P3 BIT(11)
+#define B_AX_BCAID_P3_SH 0
+#define B_AX_BCAID_P3_MSK 0x7ff
+
+#define R_AX_BCN_PSR_RPT_P4 0xCE94
+#define R_AX_BCN_PSR_RPT_P4_C1 0xEE94
+#define B_AX_DTIM_CNT_P4_SH 24
+#define B_AX_DTIM_CNT_P4_MSK 0xff
+#define B_AX_DTIM_PERIOD_P4_SH 16
+#define B_AX_DTIM_PERIOD_P4_MSK 0xff
+#define B_AX_BCAID_HIT_P4 BIT(15)
+#define B_AX_UNIAID_HIT_P4 BIT(14)
+#define B_AX_IE_HIT_P4 BIT(13)
+#define B_AX_TIM_ILEGAL_P4 BIT(12)
+#define B_AX_RPT_VALID_P4 BIT(11)
+#define B_AX_BCAID_P4_SH 0
+#define B_AX_BCAID_P4_MSK 0x7ff
+
+#define R_AX_PS_RXINFO 0xCEA0
+#define R_AX_PS_RXINFO_C1 0xEEA0
+#define B_AX_P4_RXCTRL BIT(14)
+#define B_AX_P4_RXMGT BIT(13)
+#define B_AX_P4_RXDATA BIT(12)
+#define B_AX_P3_RXCTRL BIT(11)
+#define B_AX_P3_RXMGT BIT(10)
+#define B_AX_P3_RXDATA BIT(9)
+#define B_AX_P2_RXCTRL BIT(8)
+#define B_AX_P2_RXMGT BIT(7)
+#define B_AX_P2_RXDATA BIT(6)
+#define B_AX_P1_RXCTRL BIT(5)
+#define B_AX_P1_RXMGT BIT(4)
+#define B_AX_P1_RXDATA BIT(3)
+#define B_AX_P0_RXCTRL BIT(2)
+#define B_AX_P0_RXMGT BIT(1)
+#define B_AX_P0_RXDATA BIT(0)
+
+#define R_AX_PWRINT_CTRL 0xCEAC
+#define R_AX_PWRINT_CTRL_C1 0xEEAC
+#define B_AX_SEQNUM_MACID_SH 16
+#define B_AX_SEQNUM_MACID_MSK 0xffff
+#define B_AX_REF_MACID_SH 8
+#define B_AX_REF_MACID_MSK 0x7f
+#define B_AX_PWRINT_EN BIT(0)
+
+#define R_AX_SPWR0 0xCEB0
+#define R_AX_SPWR0_C1 0xEEB0
+#define B_AX_MID_31TO0_SH 0
+#define B_AX_MID_31TO0_MSK 0xffffffffL
+
+#define R_AX_SPWR1 0xCEB4
+#define R_AX_SPWR1_C1 0xEEB4
+#define B_AX_MID_63TO32_SH 0
+#define B_AX_MID_63TO32_MSK 0xffffffffL
+
+#define R_AX_SPWR2 0xCEB8
+#define R_AX_SPWR2_C1 0xEEB8
+#define B_AX_MID_95O64_SH 0
+#define B_AX_MID_95O64_MSK 0xffffffffL
+
+#define R_AX_SPWR3 0xCEBC
+#define R_AX_SPWR3_C1 0xEEBC
+#define B_AX_MID_127TO96_SH 0
+#define B_AX_MID_127TO96_MSK 0xffffffffL
+
+#define R_AX_SNIFFER_MODE_CTRL 0xCEC0
+#define R_AX_SNIFFER_MODE_CTRL_C1 0xEEC0
+#define B_AX_AID3_ENABLE BIT(3)
+#define B_AX_AID2_ENABLE BIT(2)
+#define B_AX_AID1_ENABLE BIT(1)
+#define B_AX_AID0_ENABLE BIT(0)
+
+#define R_AX_SNIFFER_MODE_AID0 0xCEC4
+#define R_AX_SNIFFER_MODE_AID0_C1 0xEEC4
+#define B_AX_SNIFFER_MODE_AID1_SH 16
+#define B_AX_SNIFFER_MODE_AID1_MSK 0xfff
+#define B_AX_SNIFFER_MODE_AID0_SH 0
+#define B_AX_SNIFFER_MODE_AID0_MSK 0xfff
+
+#define R_AX_SNIFFER_MODE_AID1 0xCEC8
+#define R_AX_SNIFFER_MODE_AID1_C1 0xEEC8
+#define B_AX_SNIFFER_MODE_AID3_SH 16
+#define B_AX_SNIFFER_MODE_AID3_MSK 0xfff
+#define B_AX_SNIFFER_MODE_AID2_SH 0
+#define B_AX_SNIFFER_MODE_AID2_MSK 0xfff
+
+#define R_AX_RX_DBG_CNT_SEL 0xCEE0
+#define R_AX_RX_DBG_CNT_SEL_C1 0xEEE0
+#define B_AX_RX_DBG_CNT_SH 16
+#define B_AX_RX_DBG_CNT_MSK 0xffff
+#define B_AX_RXERR_RPT_RST BIT(8)
+#define B_AX_RX_CNT_IDX_SH 0
+#define B_AX_RX_CNT_IDX_MSK 0x3f
+
+#define R_AX_RX_DBG_CNT_UD 0xCEE4
+#define R_AX_RX_DBG_CNT_UD_C1 0xEEE4
+#define B_AX_UD_W1S BIT(31)
+#define B_AX_UD_CNT_MODE_SH 28
+#define B_AX_UD_CNT_MODE_MSK 0x7
+#define B_AX_UD_MSK_RUTONE BIT(27)
+#define B_AX_UD_MSK_RATE BIT(26)
+#define B_AX_UD_MSK_BSSID BIT(25)
+#define B_AX_UD_MSK_FC BIT(24)
+#define B_AX_UD_SUB_TYPE_SH 20
+#define B_AX_UD_SUB_TYPE_MSK 0xf
+#define B_AX_UD_TYPE_SH 18
+#define B_AX_UD_TYPE_MSK 0x3
+#define B_AX_UD_RUTONE_SH 15
+#define B_AX_UD_RUTONE_MSK 0x7
+#define B_AX_UD_SELECT_BSSID_SH 12
+#define B_AX_UD_SELECT_BSSID_MSK 0x7
+#define B_AX_UD_GI_TYPE_SH 9
+#define B_AX_UD_GI_TYPE_MSK 0x7
+#define B_AX_UD_RATE_SH 0
+#define B_AX_UD_RATE_MSK 0x1ff
+
+#define R_AX_RX_TIME_MON 0xCEEC
+#define R_AX_RX_TIME_MON_C1 0xEEEC
+#define B_AX_DMA_WR_TIME_SH 28
+#define B_AX_DMA_WR_TIME_MSK 0xf
+#define B_AX_DMA_WR_TIMEOUT_SH 24
+#define B_AX_DMA_WR_TIMEOUT_MSK 0xf
+#define B_AX_INTF_TIMEOUT_THR_SH 16
+#define B_AX_INTF_TIMEOUT_THR_MSK 0x3f
+#define B_AX_LATENCY_TIME_SH 8
+#define B_AX_LATENCY_TIME_MSK 0xf
+#define B_AX_CCA2DAT_TIME_SH 0
+#define B_AX_CCA2DAT_TIME_MSK 0xff
+
+#define R_AX_RX_STATE_MONITOR 0xCEF0
+#define R_AX_RX_STATE_MONITOR_C1 0xEEF0
+#define B_AX_STATE_CUR_SH 16
+#define B_AX_STATE_CUR_MSK 0xffff
+#define B_AX_STATE_NXT_SH 8
+#define B_AX_STATE_NXT_MSK 0x3f
+#define B_AX_STATE_UPD BIT(7)
+#define B_AX_STATE_SEL_SH 0
+#define B_AX_STATE_SEL_MSK 0x1f
+
+#define R_AX_RMAC_ERR_ISR 0xCEF4
+#define R_AX_RMAC_ERR_ISR_C1 0xEEF4
+#define B_AX_RXERR_INTPS_EN BIT(31)
+#define B_AX_RMAC_RX_CSI_TIMEOUT_INT_EN BIT(19)
+#define B_AX_RMAC_RX_TIMEOUT_INT_EN BIT(18)
+#define B_AX_RMAC_CSI_TIMEOUT_INT_EN BIT(17)
+#define B_AX_RMAC_DATA_ON_TIMEOUT_INT_EN BIT(16)
+#define B_AX_RMAC_CCA_TIMEOUT_INT_EN BIT(15)
+#define B_AX_RMAC_DMA_TIMEOUT_INT_EN BIT(14)
+#define B_AX_RMAC_DATA_ON_TO_IDLE_TIMEOUT_INT_EN BIT(13)
+#define B_AX_RMAC_CCA_TO_IDLE_TIMEOUT_INT_EN BIT(12)
+#define B_AX_RMAC_RX_CSI_TIMEOUT_FLAG BIT(7)
+#define B_AX_RMAC_RX_TIMEOUT_FLAG BIT(6)
+#define B_AX_RMAC_CSI_TIMEOUT_FLAG BIT(5)
+#define B_AX_RMAC_DATA_ON_TIMEOUT_FLAG BIT(4)
+#define B_AX_RMAC_CCA_TIMEOUT_FLAG BIT(3)
+#define B_AX_RMAC_DMA_TIMEOUT_FLAG BIT(2)
+#define B_AX_RMAC_DATA_ON_TO_IDLE_TIMEOUT_FLAG BIT(1)
+#define B_AX_RMAC_CCA_TO_IDLE_TIMEOUT_FLAG BIT(0)
+
+#define R_AX_RMAC_PLCP_MON 0xCEF8
+#define R_AX_RMAC_PLCP_MON_C1 0xEEF8
+#define B_AX_PCLP_MON_SEL_SH 28
+#define B_AX_PCLP_MON_SEL_MSK 0xf
+#define B_AX_PCLP_MON_CONT_SH 0
+#define B_AX_PCLP_MON_CONT_MSK 0xfffffff
+
+#define R_AX_RX_DEBUG_SELECT 0xCEFC
+#define R_AX_RX_DEBUG_SELECT_C1 0xEEFC
+#define B_AX_DEBUG_SEL_SH 0
+#define B_AX_DEBUG_SEL_MSK 0xff
+
+//
+// PWR
+//
+
+#define R_AX_PWR_RATE_CTRL 0xD200
+#define R_AX_PWR_RATE_CTRL_C1 0xF200
+#define B_AX_TXPWR_CTRL_CLR BIT(31)
+#define B_AX_FORCE_MODE_IDX_SH 28
+#define B_AX_FORCE_MODE_IDX_MSK 0x7
+#define B_AX_TXAGC_OFDM_REF_SH 19
+#define B_AX_TXAGC_OFDM_REF_MSK 0x1ff
+#define B_AX_TXAGC_CCK_REF_SH 10
+#define B_AX_TXAGC_CCK_REF_MSK 0x1ff
+#define B_AX_FORCE_PWR_BY_RATE_EN BIT(9)
+#define B_AX_FORCE_PWR_BY_RATE_VALUE_SH 0
+#define B_AX_FORCE_PWR_BY_RATE_VALUE_MSK 0x1ff
+
+#define R_AX_PWR_RATE_OFST_CTRL 0xD204
+#define R_AX_PWR_RATE_OFST_CTRL_C1 0xF204
+#define B_AX_TXAGC_TBL_RD BIT(26)
+#define B_AX_TXAGC_TBL_RA_SH 20
+#define B_AX_TXAGC_TBL_RA_MSK 0x3f
+#define B_AX_TXAGC_CCK_HT_OFFSET_SH 16
+#define B_AX_TXAGC_CCK_HT_OFFSET_MSK 0xf
+#define B_AX_TXAGC_LEGACY_HT_OFFSET_SH 12
+#define B_AX_TXAGC_LEGACY_HT_OFFSET_MSK 0xf
+#define B_AX_TXAGC_HT_OFFSET_SH 8
+#define B_AX_TXAGC_HT_OFFSET_MSK 0xf
+#define B_AX_TXAGC_VHT_HT_OFFSET_SH 4
+#define B_AX_TXAGC_VHT_HT_OFFSET_MSK 0xf
+#define B_AX_TXAGC_HE_HT_OFFSET_SH 0
+#define B_AX_TXAGC_HE_HT_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LMT_CTRL 0xD208
+#define R_AX_PWR_LMT_CTRL_C1 0xF208
+#define B_AX_FORCE_NORM_RSP_HE_TB_EN_ON BIT(24)
+#define B_AX_FORCE_PWR_BY_LIMIT_BF0_EN BIT(23)
+#define B_AX_FORCE_PWR_BY_LIMIT_BF1_EN BIT(22)
+#define B_AX_TXAGC_PWR_LIM_BF0_EN BIT(21)
+#define B_AX_TXAGC_PWR_LIM_BF1_EN BIT(20)
+#define B_AX_TXAGC_BW20_BW40_OFFSET_SH 16
+#define B_AX_TXAGC_BW20_BW40_OFFSET_MSK 0xf
+#define B_AX_TXAGC_RFBW_40M_OFFSET_SH 12
+#define B_AX_TXAGC_RFBW_40M_OFFSET_MSK 0xf
+#define B_AX_TXAGC_BW80_BW40_OFFSET_SH 8
+#define B_AX_TXAGC_BW80_BW40_OFFSET_MSK 0xf
+#define B_AX_TXAGC_BW160_BW40_OFFSET_SH 4
+#define B_AX_TXAGC_BW160_BW40_OFFSET_MSK 0xf
+#define B_AX_TXAGC_BW80_80_BW40_OFFSET_SH 0
+#define B_AX_TXAGC_BW80_80_BW40_OFFSET_MSK 0xf
+
+#define R_AX_PWR_MACID_CTRL 0xD20C
+#define R_AX_PWR_MACID_CTRL_C1 0xF20C
+#define B_AX_TXAGC_PWR_BY_MACID_EN BIT(29)
+#define B_AX_FORCE_CCA_PWR_TH_VALUE_EN BIT(28)
+#define B_AX_FORCE_CCA_PWR_TH_VALUE_SH 20
+#define B_AX_FORCE_CCA_PWR_TH_VALUE_MSK 0xff
+#define B_AX_FORCE_CCA_PWR_TH_EN BIT(17)
+#define B_AX_FORCE_PWR_BY_MACID_EN BIT(16)
+#define B_AX_FORCE_PWR_BY_MACID_VALUE_SH 8
+#define B_AX_FORCE_PWR_BY_MACID_VALUE_MSK 0xff
+#define B_AX_FORCE_PWR_BY_MACID_VALUE_EN BIT(7)
+#define B_AX_TXPWR_LIM_TBL_RD BIT(6)
+#define B_AX_TXPWR_LIM_TBL_RA_SH 0
+#define B_AX_TXPWR_LIM_TBL_RA_MSK 0x3f
+
+#define R_AX_PWR_BF_CTRL 0xD210
+#define R_AX_PWR_BF_CTRL_C1 0xF210
+#define B_AX_TXAGC_BF_PWR_BOOST_EN BIT(31)
+#define B_AX_HE_ER_SU_PWR_REDUCE_VAL_SH 19
+#define B_AX_HE_ER_SU_PWR_REDUCE_VAL_MSK 0x3f
+#define B_AX_HE_ER_SU_PWR_REDUCE_EN BIT(18)
+#define B_AX_FORCE_PWR_BY_LIMIT_BFOFF_VALUE_SH 9
+#define B_AX_FORCE_PWR_BY_LIMIT_BFOFF_VALUE_MSK 0x1ff
+#define B_AX_FORCE_PWR_BY_LIMIT_BFON_VALUE_SH 0
+#define B_AX_FORCE_PWR_BY_LIMIT_BFON_VALUE_MSK 0x1ff
+
+#define R_AX_PWR_MACID_REG 0xD214
+#define R_AX_PWR_MACID_REG_C1 0xF214
+#define B_AX_TXPWR_REG3_SH 24
+#define B_AX_TXPWR_REG3_MSK 0xff
+#define B_AX_TXPWR_REG2_SH 16
+#define B_AX_TXPWR_REG2_MSK 0xff
+#define B_AX_TXPWR_REG1_SH 8
+#define B_AX_TXPWR_REG1_MSK 0xff
+#define B_AX_TXPWR_REG0_SH 0
+#define B_AX_TXPWR_REG0_MSK 0xff
+
+#define R_AX_PWR_MACID_REG2 0xD218
+#define R_AX_PWR_MACID_REG2_C1 0xF218
+#define B_AX_TXPWR_BY_MACID_TBL_RD BIT(31)
+#define B_AX_TXPWR_BY_MACID_TBL_RA_SH 24
+#define B_AX_TXPWR_BY_MACID_TBL_RA_MSK 0x7f
+#define B_AX_TXPWR_REG5_EN BIT(21)
+#define B_AX_TXPWR_REG4_EN BIT(20)
+#define B_AX_TXPWR_REG3_EN BIT(19)
+#define B_AX_TXPWR_REG2_EN BIT(18)
+#define B_AX_TXPWR_REG1_EN BIT(17)
+#define B_AX_TXPWR_REG0_EN BIT(16)
+#define B_AX_TXPWR_REG5_SH 8
+#define B_AX_TXPWR_REG5_MSK 0xff
+#define B_AX_TXPWR_REG4_SH 0
+#define B_AX_TXPWR_REG4_MSK 0xff
+
+#define R_AX_PWR_RU_LMT_CTRL 0xD21C
+#define R_AX_PWR_RU_LMT_CTRL_C1 0xF21C
+#define B_AX_TXAGC_LTE_SH 19
+#define B_AX_TXAGC_LTE_MSK 0x1ff
+#define B_AX_TXPWR_RU_LIM_EN BIT(18)
+#define B_AX_TXPWR_RU_LIM_TBL_RD BIT(17)
+#define B_AX_TXPWR_RU_LIM_TBL_RA_SH 11
+#define B_AX_TXPWR_RU_LIM_TBL_RA_MSK 0x3f
+#define B_AX_FORCE_PWR_BY_RU_LIMIT_EN BIT(10)
+#define B_AX_FORCE_PWR_BY_RU_LIMIT_EN_VALUE BIT(9)
+#define B_AX_FORCE_PWR_BY_RU_LIMIT_VALUE_SH 0
+#define B_AX_FORCE_PWR_BY_RU_LIMIT_VALUE_MSK 0x1ff
+
+#define R_AX_PWR_COEXT_CTRL 0xD220
+#define R_AX_PWR_COEXT_CTRL_C1 0xF220
+#define B_AX_CCK_NORM_TERM_SH 18
+#define B_AX_CCK_NORM_TERM_MSK 0x7f
+#define B_AX_TXPWR_MAC_MAX_BND_SH 12
+#define B_AX_TXPWR_MAC_MAX_BND_MSK 0x3f
+#define B_AX_TXAGC_BT_SH 3
+#define B_AX_TXAGC_BT_MSK 0x1ff
+#define B_AX_TXAGC_LTE_EN BIT(2)
+#define B_AX_TXAGC_BT_EN BIT(1)
+
+#define R_AX_PWR_SWING_LEG_CTRL 0xD224
+#define R_AX_PWR_SWING_LEG_CTRL_C1 0xF224
+#define B_AX_TXBIAS_LEGACY_BELOW_TH_VAL_SH 29
+#define B_AX_TXBIAS_LEGACY_BELOW_TH_VAL_MSK 0x3
+#define B_AX_TXBIAS_LEGACY_OV_TH_VAL_SH 27
+#define B_AX_TXBIAS_LEGACY_OV_TH_VAL_MSK 0x3
+#define B_AX_TXBBSWING_LEGACY_BELOW_TH_VAL_SH 23
+#define B_AX_TXBBSWING_LEGACY_BELOW_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_LEGACY_OV_TH_VAL_SH 19
+#define B_AX_TXBBSWING_LEGACY_OV_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_TXBIAS_LEGACY_TH_SH 15
+#define B_AX_TXBBSWING_TXBIAS_LEGACY_TH_MSK 0xf
+#define B_AX_TXBIAS_CCK_BELOW_TH_VAL_SH 13
+#define B_AX_TXBIAS_CCK_BELOW_TH_VAL_MSK 0x3
+#define B_AX_TXBIAS_CCK_OV_TH_VAL_SH 11
+#define B_AX_TXBIAS_CCK_OV_TH_VAL_MSK 0x3
+#define B_AX_TXBBSWING_CCK_BELOW_TH_VAL_SH 7
+#define B_AX_TXBBSWING_CCK_BELOW_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_CCK_OV_TH_VAL_SH 3
+#define B_AX_TXBBSWING_CCK_OV_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_TXBIAS_CCK_TH_SH 0
+#define B_AX_TXBBSWING_TXBIAS_CCK_TH_MSK 0x7
+
+#define R_AX_PWR_SWING_VHT_CTRL 0xD228
+#define R_AX_PWR_SWING_VHT_CTRL_C1 0xF228
+#define B_AX_TXBIAS_VHT_OV_TH_VAL_SH 30
+#define B_AX_TXBIAS_VHT_OV_TH_VAL_MSK 0x3
+#define B_AX_TXBBSWING_VHT_BELOW_TH_VAL_SH 26
+#define B_AX_TXBBSWING_VHT_BELOW_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_VHT_OV_TH_VAL_SH 22
+#define B_AX_TXBBSWING_VHT_OV_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_TXBIAS_VHT_TH_SH 18
+#define B_AX_TXBBSWING_TXBIAS_VHT_TH_MSK 0xf
+#define B_AX_TXBIAS_HT_BELOW_TH_VAL_SH 16
+#define B_AX_TXBIAS_HT_BELOW_TH_VAL_MSK 0x3
+#define B_AX_TXBIAS_HT_OV_TH_VAL_SH 14
+#define B_AX_TXBIAS_HT_OV_TH_VAL_MSK 0x3
+#define B_AX_TXBBSWING_HT_BELOW_TH_VAL_SH 10
+#define B_AX_TXBBSWING_HT_BELOW_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_HT_OV_TH_VAL_SH 6
+#define B_AX_TXBBSWING_HT_OV_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_TXBIAS_HT_TH_SH 2
+#define B_AX_TXBBSWING_TXBIAS_HT_TH_MSK 0xf
+
+#define R_AX_PWR_SWING_HE_CTRL 0xD22C
+#define R_AX_PWR_SWING_HE_CTRL_C1 0xF22C
+#define B_AX_CFIR_BY_RATE_OFF_LEGACY_BELOW_TH_VAL BIT(28)
+#define B_AX_CFIR_BY_RATE_OFF_LEGACY_OV_TH_VAL BIT(27)
+#define B_AX_CFIR_BY_RATE_OFF_LEGACY_TH_SH 23
+#define B_AX_CFIR_BY_RATE_OFF_LEGACY_TH_MSK 0xf
+#define B_AX_CFIR_BY_RATE_OFF_CCK_BELOW_TH_VAL BIT(22)
+#define B_AX_CFIR_BY_RATE_OFF_CCK_OV_TH_VAL BIT(21)
+#define B_AX_CFIR_BY_RATE_OFF_CCK_TH_SH 18
+#define B_AX_CFIR_BY_RATE_OFF_CCK_TH_MSK 0x7
+#define B_AX_TXBIAS_HE_BELOW_TH_VAL_SH 16
+#define B_AX_TXBIAS_HE_BELOW_TH_VAL_MSK 0x3
+#define B_AX_TXBIAS_HE_OV_TH_VAL_SH 14
+#define B_AX_TXBIAS_HE_OV_TH_VAL_MSK 0x3
+#define B_AX_TXBBSWING_HE_BELOW_TH_VAL_SH 10
+#define B_AX_TXBBSWING_HE_BELOW_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_HE_OV_TH_VAL_SH 6
+#define B_AX_TXBBSWING_HE_OV_TH_VAL_MSK 0xf
+#define B_AX_TXBBSWING_TXBIAS_HE_TH_SH 2
+#define B_AX_TXBBSWING_TXBIAS_HE_TH_MSK 0xf
+#define B_AX_TXBIAS_VHT_BELOW_TH_VAL_SH 0
+#define B_AX_TXBIAS_VHT_BELOW_TH_VAL_MSK 0x3
+
+#define R_AX_PWR_SWING_OTHER_CTRL0 0xD230
+#define R_AX_PWR_SWING_OTHER_CTRL0_C1 0xF230
+#define B_AX_DPD_BY_RATE_OFF_LEGACY_BELOW_TH_VAL BIT(28)
+#define B_AX_DPD_BY_RATE_OFF_LEGACY_OV_TH_VAL BIT(27)
+#define B_AX_DPD_BY_RATE_OFF_LEGACY_TH_SH 23
+#define B_AX_DPD_BY_RATE_OFF_LEGACY_TH_MSK 0xf
+#define B_AX_DPD_BY_RATE_OFF_CCK_BELOW_TH_VAL BIT(22)
+#define B_AX_DPD_BY_RATE_OFF_CCK_OV_TH_VAL BIT(21)
+#define B_AX_DPD_BY_RATE_OFF_CCK_TH_SH 18
+#define B_AX_DPD_BY_RATE_OFF_CCK_TH_MSK 0x7
+#define B_AX_CFIR_BY_RATE_OFF_HE_BELOW_TH_VAL BIT(17)
+#define B_AX_CFIR_BY_RATE_OFF_HE_OV_TH_VAL BIT(16)
+#define B_AX_CFIR_BY_RATE_OFF_HE_TH_SH 12
+#define B_AX_CFIR_BY_RATE_OFF_HE_TH_MSK 0xf
+#define B_AX_CFIR_BY_RATE_OFF_VHT_BELOW_TH_VAL BIT(11)
+#define B_AX_CFIR_BY_RATE_OFF_VHT_OV_TH_VAL BIT(10)
+#define B_AX_CFIR_BY_RATE_OFF_VHT_TH_SH 6
+#define B_AX_CFIR_BY_RATE_OFF_VHT_TH_MSK 0xf
+#define B_AX_CFIR_BY_RATE_OFF_HT_BELOW_TH_VAL BIT(5)
+#define B_AX_CFIR_BY_RATE_OFF_HT_OV_TH_VAL BIT(4)
+#define B_AX_CFIR_BY_RATE_OFF_HT_TH_SH 0
+#define B_AX_CFIR_BY_RATE_OFF_HT_TH_MSK 0xf
+
+#define R_AX_PWR_SWING_OTHER_CTRL1 0xD234
+#define R_AX_PWR_SWING_OTHER_CTRL1_C1 0xF234
+#define B_AX_DPD_BY_RATE_OFF_SR_DONT_APPLY BIT(30)
+#define B_AX_CFIR_BY_RATE_OFF_SR_DONT_APPLY BIT(29)
+#define B_AX_TXBBSWING_TXBIAS_SR_DONT_APPLY BIT(28)
+#define B_AX_DPD_BY_RATE_OFF_HE_BELOW_TH_VAL BIT(17)
+#define B_AX_DPD_BY_RATE_OFF_HE_OV_TH_VAL BIT(16)
+#define B_AX_DPD_BY_RATE_OFF_HE_TH_SH 12
+#define B_AX_DPD_BY_RATE_OFF_HE_TH_MSK 0xf
+#define B_AX_DPD_BY_RATE_OFF_VHT_BELOW_TH_VAL BIT(11)
+#define B_AX_DPD_BY_RATE_OFF_VHT_OV_TH_VAL BIT(10)
+#define B_AX_DPD_BY_RATE_OFF_VHT_TH_SH 6
+#define B_AX_DPD_BY_RATE_OFF_VHT_TH_MSK 0xf
+#define B_AX_DPD_BY_RATE_OFF_HT_BELOW_TH_VAL BIT(5)
+#define B_AX_DPD_BY_RATE_OFF_HT_OV_TH_VAL BIT(4)
+#define B_AX_DPD_BY_RATE_OFF_HT_TH_SH 0
+#define B_AX_DPD_BY_RATE_OFF_HT_TH_MSK 0xf
+
+#define R_AX_PWR_SR_CTRL0 0xD238
+#define R_AX_PWR_SR_CTRL0_C1 0xF238
+#define B_AX_SR_PWR_CTRL_DBG_EN BIT(31)
+#define B_AX_SR_RATE_TBL_RD_MCS_TXDIFF_SH 20
+#define B_AX_SR_RATE_TBL_RD_MCS_TXDIFF_MSK 0x1f
+#define B_AX_SR_RATE_MAP_TBL_RD_MCS_SEL BIT(19)
+#define B_AX_TXPWR_SR_FORCE_OFF BIT(18)
+#define B_AX_TXPWR_STA_UL_FORCE_OFF BIT(17)
+#define B_AX_SR_TXPWR_PD_WITH_PD_MACID BIT(16)
+#define B_AX_SR_RATE_MAP_TBL_RD BIT(15)
+#define B_AX_SR_RATE_MAP_TBL_RD_MCS_SH 11
+#define B_AX_SR_RATE_MAP_TBL_RD_MCS_MSK 0xf
+#define B_AX_TXPWR_CTRL_NORM_RESP_DBG_EN BIT(10)
+#define B_AX_TXAGC_PSEUDO_PWR_EN BIT(9)
+#define B_AX_TXAGC_PSEUDO_PWR_SH 0
+#define B_AX_TXAGC_PSEUDO_PWR_MSK 0x1ff
+
+#define R_AX_PWR_SR_CTRL1 0xD23C
+#define R_AX_PWR_SR_CTRL1_C1 0xF23C
+#define B_AX_MCS_TH_HE_SH 24
+#define B_AX_MCS_TH_HE_MSK 0xf
+#define B_AX_MCS_TH_VHT_SH 20
+#define B_AX_MCS_TH_VHT_MSK 0xf
+#define B_AX_MCS_TH_HT_MOD8_SH 16
+#define B_AX_MCS_TH_HT_MOD8_MSK 0xf
+#define B_AX_MCS_TH_LEGACY_SH 12
+#define B_AX_MCS_TH_LEGACY_MSK 0xf
+#define B_AX_MCS_TH_CCK_SH 8
+#define B_AX_MCS_TH_CCK_MSK 0xf
+#define B_AX_TXPWR_REF_SH 0
+#define B_AX_TXPWR_REF_MSK 0x7f
+
+#define R_AX_PWR_UL_CTRL0 0xD240
+#define R_AX_PWR_UL_CTRL0_C1 0xF240
+#define B_AX_PL_TOLER_RANGE_SH 20
+#define B_AX_PL_TOLER_RANGE_MSK 0x1ff
+#define B_AX_PWR_BB_MIN_DBM_SH 9
+#define B_AX_PWR_BB_MIN_DBM_MSK 0x1ff
+#define B_AX_PWR_ERROR_TOLER_SH 0
+#define B_AX_PWR_ERROR_TOLER_MSK 0xff
+
+#define R_AX_PWR_UL_CTRL1 0xD244
+#define R_AX_PWR_UL_CTRL1_C1 0xF244
+#define B_AX_MACID3_SH 24
+#define B_AX_MACID3_MSK 0x7f
+#define B_AX_MACID2_SH 16
+#define B_AX_MACID2_MSK 0x7f
+#define B_AX_MACID1_SH 8
+#define B_AX_MACID1_MSK 0x7f
+#define B_AX_MACID0_SH 0
+#define B_AX_MACID0_MSK 0x7f
+
+#define R_AX_PWR_UL_CTRL2 0xD248
+#define R_AX_PWR_UL_CTRL2_C1 0xF248
+#define B_AX_CFO_COMP_SR_SH 24
+#define B_AX_CFO_COMP_SR_MSK 0x7
+#define B_AX_CFO_COMP_NORM_RESP_SH 20
+#define B_AX_CFO_COMP_NORM_RESP_MSK 0x7
+#define B_AX_CFO_COMP4_SH 16
+#define B_AX_CFO_COMP4_MSK 0x7
+#define B_AX_CFO_COMP3_SH 12
+#define B_AX_CFO_COMP3_MSK 0x7
+#define B_AX_CFO_COMP2_SH 8
+#define B_AX_CFO_COMP2_MSK 0x7
+#define B_AX_CFO_COMP1_SH 4
+#define B_AX_CFO_COMP1_MSK 0x7
+#define B_AX_CFO_COMP0_SH 0
+#define B_AX_CFO_COMP0_MSK 0x7
+
+#define R_AX_PWR_UL_CTRL3 0xD24C
+#define R_AX_PWR_UL_CTRL3_C1 0xF24C
+#define B_AX_TF_RDY_TXBF_FORCE_OFF BIT(22)
+#define B_AX_FORCE_PL_UPPER_EN_EQUL_N_TX_DIVIDE2 BIT(21)
+#define B_AX_FORCE_N_TX_DIVIDE2_OFF BIT(20)
+#define B_AX_STA_PWR_CTRL_PWRMAX_LIM_MAX_SH 11
+#define B_AX_STA_PWR_CTRL_PWRMAX_LIM_MAX_MSK 0x1ff
+#define B_AX_STA_PWR_CTRL_PWRMAX_LIM_MIN_SH 0
+#define B_AX_STA_PWR_CTRL_PWRMAX_LIM_MIN_MSK 0x1ff
+
+#define R_AX_PWR_UL_CTRL4 0xD250
+#define R_AX_PWR_UL_CTRL4_C1 0xF250
+#define B_AX_STA_PWR_CTRL_RPL_LIM_MIN_SH 16
+#define B_AX_STA_PWR_CTRL_RPL_LIM_MIN_MSK 0x3ff
+#define B_AX_STA_PWR_CTRL_RSSI_TARGET_LIM_MAX_SH 8
+#define B_AX_STA_PWR_CTRL_RSSI_TARGET_LIM_MAX_MSK 0xff
+#define B_AX_STA_PWR_CTRL_RSSI_TARGET_LIM_MIN_SH 0
+#define B_AX_STA_PWR_CTRL_RSSI_TARGET_LIM_MIN_MSK 0xff
+
+#define R_AX_PWR_UL_CTRL5 0xD254
+#define R_AX_PWR_UL_CTRL5_C1 0xF254
+#define B_AX_FORCE_PL_UPPER_EN_VAL BIT(23)
+#define B_AX_FORCE_PL_UPPER_EN_ON BIT(22)
+#define B_AX_SR_TXPWR_RESP_RDY_FORCE_OFF BIT(15)
+#define B_AX_SR_TXPWR_PD_RDY_FORCE_OFF BIT(14)
+#define B_AX_SR_TXPWR_RATE_RDY_FORCE_OFF BIT(13)
+#define B_AX_TF_RDY_FORCE_OFF BIT(12)
+#define B_AX_TXCTRL_INFO_RDY_FORCE_OFF BIT(11)
+#define B_AX_STA_PWR_CTRL_DBG_EN BIT(10)
+#define B_AX_STA_PWR_CTRL_RPL_LIM_MAX_SH 0
+#define B_AX_STA_PWR_CTRL_RPL_LIM_MAX_MSK 0x3ff
+
+#define R_AX_PWR_UL_CTRL6 0xD258
+#define R_AX_PWR_UL_CTRL6_C1 0xF258
+#define B_AX_STA_PWR_CTRL_AP_TXPWR_LIM_MIN_SH 24
+#define B_AX_STA_PWR_CTRL_AP_TXPWR_LIM_MIN_MSK 0x7f
+#define B_AX_STA_PWR_CTRL_AP_TXPWR_LIM_MAX_SH 16
+#define B_AX_STA_PWR_CTRL_AP_TXPWR_LIM_MAX_MSK 0x7f
+#define B_AX_TXPWR_FORCE_RATE_EN BIT(12)
+#define B_AX_TXPWR_FORCE_RATE_SH 0
+#define B_AX_TXPWR_FORCE_RATE_MSK 0xfff
+
+#define R_AX_PWR_NORM_FORCE0 0xD25C
+#define R_AX_PWR_NORM_FORCE0_C1 0xF25C
+#define B_AX_FORCE_MACID_EN BIT(30)
+#define B_AX_FORCE_MACID_VALUE_SH 23
+#define B_AX_FORCE_MACID_VALUE_MSK 0x7f
+#define B_AX_FORCE_BW80P80_EN_EN BIT(22)
+#define B_AX_FORCE_BW80P80_EN_VALUE BIT(21)
+#define B_AX_FORCE_RF_BW_IDX_EN BIT(20)
+#define B_AX_FORCE_RF_BW_IDX_VALUE_SH 18
+#define B_AX_FORCE_RF_BW_IDX_VALUE_MSK 0x3
+#define B_AX_FORCE_DCM_EN BIT(17)
+#define B_AX_FORCE_DCM_VALUE BIT(16)
+#define B_AX_FORCE_DBW_IDX_EN BIT(15)
+#define B_AX_FORCE_DBW_IDX_VALUE_SH 13
+#define B_AX_FORCE_DBW_IDX_VALUE_MSK 0x3
+#define B_AX_FORCE_MAX_RATE_EN BIT(12)
+#define B_AX_FORCE_MAX_RATE_VALUE_SH 0
+#define B_AX_FORCE_MAX_RATE_VALUE_MSK 0xfff
+
+#define R_AX_PWR_NORM_FORCE1 0xD260
+#define R_AX_PWR_NORM_FORCE1_C1 0xF260
+#define B_AX_TXAGC_BF_PWR_BOOST_FORCE_VAL_EN BIT(29)
+#define B_AX_TXAGC_BF_PWR_BOOST_FORCE_VAL_SH 24
+#define B_AX_TXAGC_BF_PWR_BOOST_FORCE_VAL_MSK 0x1f
+#define B_AX_FORCE_HE_ER_SU_EN_EN BIT(23)
+#define B_AX_FORCE_HE_ER_SU_EN_VALUE BIT(22)
+#define B_AX_FORCE_MACID_CCA_TH_EN_EN BIT(21)
+#define B_AX_FORCE_MACID_CCA_TH_EN_VALUE BIT(20)
+#define B_AX_FORCE_BT_GRANT_EN BIT(19)
+#define B_AX_FORCE_BT_GRANT_VALUE BIT(18)
+#define B_AX_FORCE_RX_LTE_EN BIT(17)
+#define B_AX_FORCE_RX_LTE_VALUE BIT(16)
+#define B_AX_FORCE_TXBF_EN_EN BIT(15)
+#define B_AX_FORCE_TXBF_EN_VALUE BIT(14)
+#define B_AX_FORCE_TXSC_EN BIT(13)
+#define B_AX_FORCE_TXSC_VALUE_SH 9
+#define B_AX_FORCE_TXSC_VALUE_MSK 0xf
+#define B_AX_FORCE_NTX_EN BIT(6)
+#define B_AX_FORCE_NTX_VALUE BIT(5)
+#define B_AX_FORCE_PWR_MODE_EN BIT(3)
+#define B_AX_FORCE_PWR_MODE_VALUE_SH 0
+#define B_AX_FORCE_PWR_MODE_VALUE_MSK 0x7
+
+#define R_AX_PWR_SR_FORCE0 0xD264
+#define R_AX_PWR_SR_FORCE0_C1 0xF264
+#define B_AX_FORCE_SR_RESP_DCM_EN BIT(30)
+#define B_AX_FORCE_SR_RESP_DCM_VALUE BIT(29)
+#define B_AX_FORCE_SR_RATE_DCM_EN BIT(28)
+#define B_AX_FORCE_SR_RATE_DCM_VALUE BIT(27)
+#define B_AX_FORCE_SR_TXPWR_PD_EN BIT(26)
+#define B_AX_FORCE_SR_TXPWR_PD_VALUE_SH 20
+#define B_AX_FORCE_SR_TXPWR_PD_VALUE_MSK 0x3f
+#define B_AX_FORCE_SR_RATE_IDX_EN BIT(19)
+#define B_AX_FORCE_SR_RATE_IDX_VALUE_SH 7
+#define B_AX_FORCE_SR_RATE_IDX_VALUE_MSK 0xfff
+#define B_AX_FORCE_SR_TXPWR_TOLERANCE_EN BIT(6)
+#define B_AX_FORCE_SR_TXPWR_TOLERANCE_VALUE_SH 0
+#define B_AX_FORCE_SR_TXPWR_TOLERANCE_VALUE_MSK 0x3f
+
+#define R_AX_PWR_SR_FORCE1 0xD268
+#define R_AX_PWR_SR_FORCE1_C1 0xF268
+#define B_AX_FORCE_RPL_EN BIT(29)
+#define B_AX_FORCE_RPL_VALUE_SH 20
+#define B_AX_FORCE_RPL_VALUE_MSK 0x1ff
+#define B_AX_FORCE_SR_RESP_RATE_IDX_EN BIT(19)
+#define B_AX_FORCE_SR_RESP_RATE_IDX_VALUE_SH 7
+#define B_AX_FORCE_SR_RESP_RATE_IDX_VALUE_MSK 0xfff
+#define B_AX_FORCE_SR_RESP_TXPWR_PD_EN BIT(6)
+#define B_AX_FORCE_SR_RESP_TXPWR_PD_VALUE_SH 0
+#define B_AX_FORCE_SR_RESP_TXPWR_PD_VALUE_MSK 0x3f
+
+#define R_AX_PWR_SR_FORCE2 0xD46C
+#define R_AX_PWR_SR_FORCE2_C1 0xF46C
+#define B_AX_FORCE_TF_AP_TX_PWR_EN BIT(31)
+#define B_AX_FORCE_TF_AP_TX_PWR_VALUE_SH 25
+#define B_AX_FORCE_TF_AP_TX_PWR_VALUE_MSK 0x3f
+#define B_AX_FORCE_TF_RATE_IDX_EN BIT(24)
+#define B_AX_FORCE_TF_RATE_IDX_VALUE_SH 12
+#define B_AX_FORCE_TF_RATE_IDX_VALUE_MSK 0xfff
+#define B_AX_FORCE_RPL_UPPER_EN_EN BIT(11)
+#define B_AX_FORCE_RPL_UPPER_EN_VALUE BIT(10)
+#define B_AX_FORCE_RPL_UPPER_EN BIT(9)
+#define B_AX_FORCE_RPL_UPPER_VALUE_SH 0
+#define B_AX_FORCE_RPL_UPPER_VALUE_MSK 0x1ff
+
+#define R_AX_PWR_UL_FORCE0 0xD470
+#define R_AX_PWR_UL_FORCE0_C1 0xF470
+#define B_AX_FORCE_RU_ALLOC_EN BIT(24)
+#define B_AX_FORCE_RU_ALLOC_VALUE_SH 16
+#define B_AX_FORCE_RU_ALLOC_VALUE_MSK 0xff
+#define B_AX_FORCE_TF_MACID_EN BIT(15)
+#define B_AX_FORCE_TF_MACID_VALUE_SH 8
+#define B_AX_FORCE_TF_MACID_VALUE_MSK 0x7f
+#define B_AX_FORCE_TF_RSSI_TARGET_EN BIT(7)
+#define B_AX_FORCE_TF_RSSI_TARGET_VALUE_SH 0
+#define B_AX_FORCE_TF_RSSI_TARGET_VALUE_MSK 0x7f
+
+#define R_AX_PWR_NORM_FORCE2 0xD474
+#define R_AX_PWR_NORM_FORCE2_C1 0xF474
+#define B_AX_FORCE_OUT_CCA_PWR_TH_EN_ON BIT(18)
+#define B_AX_FORCE_OUT_CCA_PWR_TH_EN BIT(17)
+#define B_AX_FORCE_OUT_CCA_PWR_TH_ON BIT(16)
+#define B_AX_FORCE_OUT_CCA_PWR_TH_SH 8
+#define B_AX_FORCE_OUT_CCA_PWR_TH_MSK 0xff
+#define B_AX_TXPWR_CTRL_DBG_SEL_SH 0
+#define B_AX_TXPWR_CTRL_DBG_SEL_MSK 0x3f
+
+#define R_AX_PWR_UL_FORCE1 0xD278
+#define R_AX_PWR_UL_FORCE1_C1 0xF278
+#define B_AX_FORCE_OUT_CFO_COMP_ON BIT(31)
+#define B_AX_FORCE_OUT_CFO_COMP_SH 28
+#define B_AX_FORCE_OUT_CFO_COMP_MSK 0x7
+#define B_AX_FORCE_OUT_ABORT_TX_IDX_ON BIT(27)
+#define B_AX_FORCE_OUT_ABORT_TX_IDX_SH 25
+#define B_AX_FORCE_OUT_ABORT_TX_IDX_MSK 0x3
+#define B_AX_FORCE_OUT_MIN_TX_PWR_FLAG_ON BIT(24)
+#define B_AX_FORCE_OUT_MIN_TX_PWR_FLAG BIT(23)
+#define B_AX_FORCE_OUT_UPH_ON BIT(22)
+#define B_AX_FORCE_OUT_UPH_SH 17
+#define B_AX_FORCE_OUT_UPH_MSK 0x1f
+#define B_AX_FORCE_OUT_STA_TXPWR_MAC_ON BIT(16)
+#define B_AX_FORCE_OUT_STA_TXPWR_MAC_SH 10
+#define B_AX_FORCE_OUT_STA_TXPWR_MAC_MSK 0x3f
+#define B_AX_FORCE_OUT_STA_TXPWR_BB_ON BIT(9)
+#define B_AX_FORCE_OUT_STA_TXPWR_BB_SH 0
+#define B_AX_FORCE_OUT_STA_TXPWR_BB_MSK 0x1ff
+
+#define R_AX_PWR_NORM_FORCE3 0xD27C
+#define R_AX_PWR_NORM_FORCE3_C1 0xF27C
+#define B_AX_FORCE_OUT_TXAGC_BBSWING_ON BIT(31)
+#define B_AX_FORCE_OUT_TXAGC_BBSWING_SH 27
+#define B_AX_FORCE_OUT_TXAGC_BBSWING_MSK 0xf
+#define B_AX_FORCE_OUT_TXBIAS_ON BIT(26)
+#define B_AX_FORCE_OUT_TXBIAS_SH 24
+#define B_AX_FORCE_OUT_TXBIAS_MSK 0x3
+#define B_AX_FORCE_OUT_TXPWR_BFON_BOOST_DB_SEG0_ON BIT(23)
+#define B_AX_FORCE_OUT_TXPWR_BFON_BOOST_DB_SEG0_SH 18
+#define B_AX_FORCE_OUT_TXPWR_BFON_BOOST_DB_SEG0_MSK 0x1f
+#define B_AX_FORCE_OUT_TXPWR_BB_ON BIT(17)
+#define B_AX_FORCE_OUT_TXPWR_BB_SH 8
+#define B_AX_FORCE_OUT_TXPWR_BB_MSK 0x1ff
+#define B_AX_FORCE_OUT_TXPWR_MAC_ON BIT(6)
+#define B_AX_FORCE_OUT_TXPWR_MAC_SH 0
+#define B_AX_FORCE_OUT_TXPWR_MAC_MSK 0x3f
+
+#define R_AX_PWR_NORM_FORCE4 0xD280
+#define R_AX_PWR_NORM_FORCE4_C1 0xF280
+#define B_AX_FORCE_OUT_SR_DCM_ON BIT(25)
+#define B_AX_FORCE_OUT_SR_DCM BIT(24)
+#define B_AX_FORCE_OUT_SR_MCS_ON BIT(23)
+#define B_AX_FORCE_OUT_SR_MCS_SH 11
+#define B_AX_FORCE_OUT_SR_MCS_MSK 0xfff
+#define B_AX_FORCE_OUT_SR_PD_THREHOLD_ON BIT(10)
+#define B_AX_FORCE_OUT_SR_PD_THREHOLD_SH 4
+#define B_AX_FORCE_OUT_SR_PD_THREHOLD_MSK 0x3f
+#define B_AX_FORCE_OUT_CFIR_BY_RATE_OFF_ON BIT(3)
+#define B_AX_FORCE_OUT_CFIR_BY_RATE_OFF BIT(2)
+#define B_AX_FORCE_OUT_DPD_BY_RATE_OFF_ON BIT(1)
+#define B_AX_FORCE_OUT_DPD_BY_RATE_OFF BIT(0)
+#define B_AX_RU_PWR_LIM_MUX_EN BIT(31)
+#define B_AX_RU_NORM_EN BIT(30)
+#define B_AX_RU_NORM_RU106_SH 20
+#define B_AX_RU_NORM_RU106_MSK 0x3ff
+#define B_AX_RU_NORM_RU52_SH 10
+#define B_AX_RU_NORM_RU52_MSK 0x3ff
+#define B_AX_RU_NORM_RU26_SH 0
+#define B_AX_RU_NORM_RU26_MSK 0x3ff
+
+#define R_AX_PWR_RST 0xD288
+#define R_AX_PWR_RST_C1 0xF288
+#define B_AX_FUNC_RST_FORCE_VAL BIT(1)
+#define B_AX_FUNC_RST_FORCE_ON BIT(0)
+
+#define R_AX_PWR_BY_RATE_TABLE0 0xD2C0
+#define R_AX_PWR_BY_RATE_TABLE0_C1 0xF2C0
+#define B_AX_TXAGC_CCK11M_SH 24
+#define B_AX_TXAGC_CCK11M_MSK 0x7f
+#define B_AX_TXAGC_CCK5P5M_SH 16
+#define B_AX_TXAGC_CCK5P5M_MSK 0x7f
+#define B_AX_TXAGC_CCK2M_SH 8
+#define B_AX_TXAGC_CCK2M_MSK 0x7f
+#define B_AX_TXAGC_CCK1M_SH 0
+#define B_AX_TXAGC_CCK1M_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE1 0xD2C4
+#define R_AX_PWR_BY_RATE_TABLE1_C1 0xF2C4
+#define B_AX_TXAGC_LEGACY18M_SH 24
+#define B_AX_TXAGC_LEGACY18M_MSK 0x7f
+#define B_AX_TXAGC_LEGACY12M_SH 16
+#define B_AX_TXAGC_LEGACY12M_MSK 0x7f
+#define B_AX_TXAGC_LEGACY9M_SH 8
+#define B_AX_TXAGC_LEGACY9M_MSK 0x7f
+#define B_AX_TXAGC_LEGACY6M_SH 0
+#define B_AX_TXAGC_LEGACY6M_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE2 0xD2C8
+#define R_AX_PWR_BY_RATE_TABLE2_C1 0xF2C8
+#define B_AX_TXAGC_LEGACY54M_SH 24
+#define B_AX_TXAGC_LEGACY54M_MSK 0x7f
+#define B_AX_TXAGC_LEGACY48M_SH 16
+#define B_AX_TXAGC_LEGACY48M_MSK 0x7f
+#define B_AX_TXAGC_LEGACY36M_SH 8
+#define B_AX_TXAGC_LEGACY36M_MSK 0x7f
+#define B_AX_TXAGC_LEGACY24M_SH 0
+#define B_AX_TXAGC_LEGACY24M_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE3 0xD2CC
+#define R_AX_PWR_BY_RATE_TABLE3_C1 0xF2CC
+#define B_AX_TXAGC_NONLEGACY_MCS3_1NSS_SH 24
+#define B_AX_TXAGC_NONLEGACY_MCS3_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS2_1NSS_SH 16
+#define B_AX_TXAGC_NONLEGACY_MCS2_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS1_1NSS_SH 8
+#define B_AX_TXAGC_NONLEGACY_MCS1_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS0_1NSS_SH 0
+#define B_AX_TXAGC_NONLEGACY_MCS0_1NSS_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE4 0xD2D0
+#define R_AX_PWR_BY_RATE_TABLE4_C1 0xF2D0
+#define B_AX_TXAGC_NONLEGACY_MCS7_1NSS_SH 24
+#define B_AX_TXAGC_NONLEGACY_MCS7_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS6_1NSS_SH 16
+#define B_AX_TXAGC_NONLEGACY_MCS6_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS5_1NSS_SH 8
+#define B_AX_TXAGC_NONLEGACY_MCS5_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS4_1NSS_SH 0
+#define B_AX_TXAGC_NONLEGACY_MCS4_1NSS_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE5 0xD2D4
+#define R_AX_PWR_BY_RATE_TABLE5_C1 0xF2D4
+#define B_AX_TXAGC_NONLEGACY_MCS11_1NSS_SH 24
+#define B_AX_TXAGC_NONLEGACY_MCS11_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS10_1NSS_SH 16
+#define B_AX_TXAGC_NONLEGACY_MCS10_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS9_1NSS_SH 8
+#define B_AX_TXAGC_NONLEGACY_MCS9_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS8_1NSS_SH 0
+#define B_AX_TXAGC_NONLEGACY_MCS8_1NSS_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE6 0xD2D8
+#define R_AX_PWR_BY_RATE_TABLE6_C1 0xF2D8
+#define B_AX_TXAGC_NONLEGACY_MCS4_DCM_1NSS_SH 24
+#define B_AX_TXAGC_NONLEGACY_MCS4_DCM_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS3_DCM_1NSS_SH 16
+#define B_AX_TXAGC_NONLEGACY_MCS3_DCM_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS1_DCM_1NSS_SH 8
+#define B_AX_TXAGC_NONLEGACY_MCS1_DCM_1NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS0_DCM_1NSS_SH 0
+#define B_AX_TXAGC_NONLEGACY_MCS0_DCM_1NSS_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE7 0xD2DC
+#define R_AX_PWR_BY_RATE_TABLE7_C1 0xF2DC
+#define B_AX_TXAGC_NONLEGACY_MCS3_2NSS_SH 24
+#define B_AX_TXAGC_NONLEGACY_MCS3_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS2_2NSS_SH 16
+#define B_AX_TXAGC_NONLEGACY_MCS2_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS1_2NSS_SH 8
+#define B_AX_TXAGC_NONLEGACY_MCS1_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS0_2NSS_SH 0
+#define B_AX_TXAGC_NONLEGACY_MCS0_2NSS_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE8 0xD2E0
+#define R_AX_PWR_BY_RATE_TABLE8_C1 0xF2E0
+#define B_AX_TXAGC_NONLEGACY_MCS7_2NSS_SH 24
+#define B_AX_TXAGC_NONLEGACY_MCS7_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS6_2NSS_SH 16
+#define B_AX_TXAGC_NONLEGACY_MCS6_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS5_2NSS_SH 8
+#define B_AX_TXAGC_NONLEGACY_MCS5_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS4_2NSS_SH 0
+#define B_AX_TXAGC_NONLEGACY_MCS4_2NSS_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE9 0xD2E4
+#define R_AX_PWR_BY_RATE_TABLE9_C1 0xF2E4
+#define B_AX_TXAGC_NONLEGACY_MCS11_2NSS_SH 24
+#define B_AX_TXAGC_NONLEGACY_MCS11_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS10_2NSS_SH 16
+#define B_AX_TXAGC_NONLEGACY_MCS10_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS9_2NSS_SH 8
+#define B_AX_TXAGC_NONLEGACY_MCS9_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS8_2NSS_SH 0
+#define B_AX_TXAGC_NONLEGACY_MCS8_2NSS_MSK 0x7f
+
+#define R_AX_PWR_BY_RATE_TABLE10 0xD2E8
+#define R_AX_PWR_BY_RATE_TABLE10_C1 0xF2E8
+#define B_AX_TXAGC_NONLEGACY_MCS4_DCM_2NSS_SH 24
+#define B_AX_TXAGC_NONLEGACY_MCS4_DCM_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS3_DCM_2NSS_SH 16
+#define B_AX_TXAGC_NONLEGACY_MCS3_DCM_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS1_DCM_2NSS_SH 8
+#define B_AX_TXAGC_NONLEGACY_MCS1_DCM_2NSS_MSK 0x7f
+#define B_AX_TXAGC_NONLEGACY_MCS0_DCM_2NSS_SH 0
+#define B_AX_TXAGC_NONLEGACY_MCS0_DCM_2NSS_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE0 0xD2EC
+#define R_AX_PWR_LMT_TABLE0_C1 0xF2EC
+#define B_AX_TXAGC_MAX_CCK_BF_1TX_BW40M_SH 24
+#define B_AX_TXAGC_MAX_CCK_BF_1TX_BW40M_MSK 0x7f
+#define B_AX_TXAGC_MAX_CCK_1TX_BW40M_SH 16
+#define B_AX_TXAGC_MAX_CCK_1TX_BW40M_MSK 0x7f
+#define B_AX_TXAGC_MAX_CCK_BF_1TX_BW20M_SH 8
+#define B_AX_TXAGC_MAX_CCK_BF_1TX_BW20M_MSK 0x7f
+#define B_AX_TXAGC_MAX_CCK_1TX_BW20M_SH 0
+#define B_AX_TXAGC_MAX_CCK_1TX_BW20M_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE1 0xD2F0
+#define R_AX_PWR_LMT_TABLE1_C1 0xF2F0
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_0_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW20_0_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW20_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_BF_1TX_SH 8
+#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_BF_1TX_MSK 0x7f
+#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_1TX_SH 0
+#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_1TX_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE2 0xD2F4
+#define R_AX_PWR_LMT_TABLE2_C1 0xF2F4
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_2_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_2_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW20_2_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW20_2_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_1_SH 8
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_1_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW20_1_SH 0
+#define B_AX_TXAGC_MAX_1TX_BW20_1_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE3 0xD2F8
+#define R_AX_PWR_LMT_TABLE3_C1 0xF2F8
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_4_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_4_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW20_4_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW20_4_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_3_SH 8
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_3_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW20_3_SH 0
+#define B_AX_TXAGC_MAX_1TX_BW20_3_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE4 0xD2FC
+#define R_AX_PWR_LMT_TABLE4_C1 0xF2FC
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_6_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_6_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW20_6_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW20_6_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_5_SH 8
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_5_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW20_5_SH 0
+#define B_AX_TXAGC_MAX_1TX_BW20_5_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE5 0xD300
+#define R_AX_PWR_LMT_TABLE5_C1 0xF300
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_0_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW40_0_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW40_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_7_SH 8
+#define B_AX_TXAGC_MAX_1TX_BF_BW20_7_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW20_7_SH 0
+#define B_AX_TXAGC_MAX_1TX_BW20_7_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE6 0xD304
+#define R_AX_PWR_LMT_TABLE6_C1 0xF304
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_2_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_2_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW40_2_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW40_2_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_1_SH 8
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_1_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW40_1_SH 0
+#define B_AX_TXAGC_MAX_1TX_BW40_1_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE7 0xD308
+#define R_AX_PWR_LMT_TABLE7_C1 0xF308
+#define B_AX_TXAGC_MAX_1TX_BF_BW80_0_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW80_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW80_0_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW80_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_3_SH 8
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_3_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW40_3_SH 0
+#define B_AX_TXAGC_MAX_1TX_BW40_3_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE8 0xD30C
+#define R_AX_PWR_LMT_TABLE8_C1 0xF30C
+#define B_AX_TXAGC_MAX_1TX_BF_BW160_0_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW160_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW160_0_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW160_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BF_BW80_1_SH 8
+#define B_AX_TXAGC_MAX_1TX_BF_BW80_1_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW80_1_SH 0
+#define B_AX_TXAGC_MAX_1TX_BW80_1_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE9 0xD310
+#define R_AX_PWR_LMT_TABLE9_C1 0xF310
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_2P5_SH 24
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_2P5_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW40_2P5_SH 16
+#define B_AX_TXAGC_MAX_1TX_BW40_2P5_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_0P5_SH 8
+#define B_AX_TXAGC_MAX_1TX_BF_BW40_0P5_MSK 0x7f
+#define B_AX_TXAGC_MAX_1TX_BW40_0P5_SH 0
+#define B_AX_TXAGC_MAX_1TX_BW40_0P5_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE10 0xD314
+#define R_AX_PWR_LMT_TABLE10_C1 0xF314
+#define B_AX_TXAGC_MAX_CCK_BF_2TX_BW40M_SH 24
+#define B_AX_TXAGC_MAX_CCK_BF_2TX_BW40M_MSK 0x7f
+#define B_AX_TXAGC_MAX_CCK_2TX_BW40M_SH 16
+#define B_AX_TXAGC_MAX_CCK_2TX_BW40M_MSK 0x7f
+#define B_AX_TXAGC_MAX_CCK_BF_2TX_BW20M_SH 8
+#define B_AX_TXAGC_MAX_CCK_BF_2TX_BW20M_MSK 0x7f
+#define B_AX_TXAGC_MAX_CCK_2TX_BW20M_SH 0
+#define B_AX_TXAGC_MAX_CCK_2TX_BW20M_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE11 0xD318
+#define R_AX_PWR_LMT_TABLE11_C1 0xF318
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_0_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW20_0_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW20_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_BF_2TX_SH 8
+#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_BF_2TX_MSK 0x7f
+#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_2TX_SH 0
+#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_2TX_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE12 0xD31C
+#define R_AX_PWR_LMT_TABLE12_C1 0xF31C
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_2_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_2_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW20_2_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW20_2_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_1_SH 8
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_1_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW20_1_SH 0
+#define B_AX_TXAGC_MAX_2TX_BW20_1_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE13 0xD320
+#define R_AX_PWR_LMT_TABLE13_C1 0xF320
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_4_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_4_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW20_4_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW20_4_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_3_SH 8
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_3_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW20_3_SH 0
+#define B_AX_TXAGC_MAX_2TX_BW20_3_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE14 0xD324
+#define R_AX_PWR_LMT_TABLE14_C1 0xF324
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_6_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_6_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW20_6_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW20_6_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_5_SH 8
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_5_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW20_5_SH 0
+#define B_AX_TXAGC_MAX_2TX_BW20_5_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE15 0xD328
+#define R_AX_PWR_LMT_TABLE15_C1 0xF328
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_0_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW40_0_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW40_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_7_SH 8
+#define B_AX_TXAGC_MAX_2TX_BF_BW20_7_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW20_7_SH 0
+#define B_AX_TXAGC_MAX_2TX_BW20_7_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE16 0xD32C
+#define R_AX_PWR_LMT_TABLE16_C1 0xF32C
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_2_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_2_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW40_2_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW40_2_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_1_SH 8
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_1_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW40_1_SH 0
+#define B_AX_TXAGC_MAX_2TX_BW40_1_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE17 0xD330
+#define R_AX_PWR_LMT_TABLE17_C1 0xF330
+#define B_AX_TXAGC_MAX_2TX_BF_BW80_0_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW80_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW80_0_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW80_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_3_SH 8
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_3_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW40_3_SH 0
+#define B_AX_TXAGC_MAX_2TX_BW40_3_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE18 0xD334
+#define R_AX_PWR_LMT_TABLE18_C1 0xF334
+#define B_AX_TXAGC_MAX_2TX_BF_BW160_0_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW160_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW160_0_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW160_0_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BF_BW80_1_SH 8
+#define B_AX_TXAGC_MAX_2TX_BF_BW80_1_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW80_1_SH 0
+#define B_AX_TXAGC_MAX_2TX_BW80_1_MSK 0x7f
+
+#define R_AX_PWR_LMT_TABLE19 0xD338
+#define R_AX_PWR_LMT_TABLE19_C1 0xF338
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_2P5_SH 24
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_2P5_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW40_2P5_SH 16
+#define B_AX_TXAGC_MAX_2TX_BW40_2P5_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_0P5_SH 8
+#define B_AX_TXAGC_MAX_2TX_BF_BW40_0P5_MSK 0x7f
+#define B_AX_TXAGC_MAX_2TX_BW40_0P5_SH 0
+#define B_AX_TXAGC_MAX_2TX_BW40_0P5_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE0 0xD33C
+#define R_AX_PWR_RU_LMT_TABLE0_C1 0xF33C
+#define B_AX_RU_LIM_0TX_RU26_BW160_3_SH 24
+#define B_AX_RU_LIM_0TX_RU26_BW160_3_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU26_BW160_2_SH 16
+#define B_AX_RU_LIM_0TX_RU26_BW160_2_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU26_BW160_1_SH 8
+#define B_AX_RU_LIM_0TX_RU26_BW160_1_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU26_BW160_0_SH 0
+#define B_AX_RU_LIM_0TX_RU26_BW160_0_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE1 0xD340
+#define R_AX_PWR_RU_LMT_TABLE1_C1 0xF340
+#define B_AX_RU_LIM_0TX_RU26_BW160_7_SH 24
+#define B_AX_RU_LIM_0TX_RU26_BW160_7_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU26_BW160_6_SH 16
+#define B_AX_RU_LIM_0TX_RU26_BW160_6_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU26_BW160_5_SH 8
+#define B_AX_RU_LIM_0TX_RU26_BW160_5_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU26_BW160_4_SH 0
+#define B_AX_RU_LIM_0TX_RU26_BW160_4_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE2 0xD344
+#define R_AX_PWR_RU_LMT_TABLE2_C1 0xF344
+#define B_AX_RU_LIM_0TX_RU52_BW160_3_SH 24
+#define B_AX_RU_LIM_0TX_RU52_BW160_3_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU52_BW160_2_SH 16
+#define B_AX_RU_LIM_0TX_RU52_BW160_2_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU52_BW160_1_SH 8
+#define B_AX_RU_LIM_0TX_RU52_BW160_1_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU52_BW160_0_SH 0
+#define B_AX_RU_LIM_0TX_RU52_BW160_0_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE3 0xD348
+#define R_AX_PWR_RU_LMT_TABLE3_C1 0xF348
+#define B_AX_RU_LIM_0TX_RU52_BW160_7_SH 24
+#define B_AX_RU_LIM_0TX_RU52_BW160_7_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU52_BW160_6_SH 16
+#define B_AX_RU_LIM_0TX_RU52_BW160_6_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU52_BW160_5_SH 8
+#define B_AX_RU_LIM_0TX_RU52_BW160_5_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU52_BW160_4_SH 0
+#define B_AX_RU_LIM_0TX_RU52_BW160_4_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE4 0xD34C
+#define R_AX_PWR_RU_LMT_TABLE4_C1 0xF34C
+#define B_AX_RU_LIM_0TX_RU106_BW160_3_SH 24
+#define B_AX_RU_LIM_0TX_RU106_BW160_3_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU106_BW160_2_SH 16
+#define B_AX_RU_LIM_0TX_RU106_BW160_2_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU106_BW160_1_SH 8
+#define B_AX_RU_LIM_0TX_RU106_BW160_1_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU106_BW160_0_SH 0
+#define B_AX_RU_LIM_0TX_RU106_BW160_0_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE5 0xD350
+#define R_AX_PWR_RU_LMT_TABLE5_C1 0xF350
+#define B_AX_RU_LIM_0TX_RU106_BW160_7_SH 24
+#define B_AX_RU_LIM_0TX_RU106_BW160_7_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU106_BW160_6_SH 16
+#define B_AX_RU_LIM_0TX_RU106_BW160_6_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU106_BW160_5_SH 8
+#define B_AX_RU_LIM_0TX_RU106_BW160_5_MSK 0x7f
+#define B_AX_RU_LIM_0TX_RU106_BW160_4_SH 0
+#define B_AX_RU_LIM_0TX_RU106_BW160_4_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE6 0xD354
+#define R_AX_PWR_RU_LMT_TABLE6_C1 0xF354
+#define B_AX_RU_LIM_1TX_RU26_BW160_3_SH 24
+#define B_AX_RU_LIM_1TX_RU26_BW160_3_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU26_BW160_2_SH 16
+#define B_AX_RU_LIM_1TX_RU26_BW160_2_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU26_BW160_1_SH 8
+#define B_AX_RU_LIM_1TX_RU26_BW160_1_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU26_BW160_0_SH 0
+#define B_AX_RU_LIM_1TX_RU26_BW160_0_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE7 0xD358
+#define R_AX_PWR_RU_LMT_TABLE7_C1 0xF358
+#define B_AX_RU_LIM_1TX_RU26_BW160_7_SH 24
+#define B_AX_RU_LIM_1TX_RU26_BW160_7_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU26_BW160_6_SH 16
+#define B_AX_RU_LIM_1TX_RU26_BW160_6_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU26_BW160_5_SH 8
+#define B_AX_RU_LIM_1TX_RU26_BW160_5_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU26_BW160_4_SH 0
+#define B_AX_RU_LIM_1TX_RU26_BW160_4_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE8 0xD35C
+#define R_AX_PWR_RU_LMT_TABLE8_C1 0xF35C
+#define B_AX_RU_LIM_1TX_RU52_BW160_3_SH 24
+#define B_AX_RU_LIM_1TX_RU52_BW160_3_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU52_BW160_2_SH 16
+#define B_AX_RU_LIM_1TX_RU52_BW160_2_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU52_BW160_1_SH 8
+#define B_AX_RU_LIM_1TX_RU52_BW160_1_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU52_BW160_0_SH 0
+#define B_AX_RU_LIM_1TX_RU52_BW160_0_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE9 0xD360
+#define R_AX_PWR_RU_LMT_TABLE9_C1 0xF360
+#define B_AX_RU_LIM_1TX_RU52_BW160_7_SH 24
+#define B_AX_RU_LIM_1TX_RU52_BW160_7_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU52_BW160_6_SH 16
+#define B_AX_RU_LIM_1TX_RU52_BW160_6_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU52_BW160_5_SH 8
+#define B_AX_RU_LIM_1TX_RU52_BW160_5_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU52_BW160_4_SH 0
+#define B_AX_RU_LIM_1TX_RU52_BW160_4_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE10 0xD364
+#define R_AX_PWR_RU_LMT_TABLE10_C1 0xF364
+#define B_AX_RU_LIM_1TX_RU106_BW160_3_SH 24
+#define B_AX_RU_LIM_1TX_RU106_BW160_3_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU106_BW160_2_SH 16
+#define B_AX_RU_LIM_1TX_RU106_BW160_2_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU106_BW160_1_SH 8
+#define B_AX_RU_LIM_1TX_RU106_BW160_1_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU106_BW160_0_SH 0
+#define B_AX_RU_LIM_1TX_RU106_BW160_0_MSK 0x7f
+
+#define R_AX_PWR_RU_LMT_TABLE11 0xD368
+#define R_AX_PWR_RU_LMT_TABLE11_C1 0xF368
+#define B_AX_RU_LIM_1TX_RU106_BW160_7_SH 24
+#define B_AX_RU_LIM_1TX_RU106_BW160_7_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU106_BW160_6_SH 16
+#define B_AX_RU_LIM_1TX_RU106_BW160_6_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU106_BW160_5_SH 8
+#define B_AX_RU_LIM_1TX_RU106_BW160_5_MSK 0x7f
+#define B_AX_RU_LIM_1TX_RU106_BW160_4_SH 0
+#define B_AX_RU_LIM_1TX_RU106_BW160_4_MSK 0x7f
+
+#define R_AX_PWR_MACID_LMT_TABLE0 0xD36C
+#define R_AX_PWR_MACID_LMT_TABLE0_C1 0xF36C
+#define B_AX_MACID_0_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_0_TXPWR1_EN BIT(25)
+#define B_AX_MACID_0_TXPWR0_EN BIT(24)
+#define B_AX_MACID_0_CCA_PWR_TH_SH 16
+#define B_AX_MACID_0_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_0_TXPWR1_SH 8
+#define B_AX_MACID_0_TXPWR1_MSK 0xff
+#define B_AX_MACID_0_TXPWR0_SH 0
+#define B_AX_MACID_0_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE1 0xD370
+#define R_AX_PWR_MACID_LMT_TABLE1_C1 0xF370
+#define B_AX_MACID_1_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_1_TXPWR1_EN BIT(25)
+#define B_AX_MACID_1_TXPWR0_EN BIT(24)
+#define B_AX_MACID_1_CCA_PWR_TH_SH 16
+#define B_AX_MACID_1_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_1_TXPWR1_SH 8
+#define B_AX_MACID_1_TXPWR1_MSK 0xff
+#define B_AX_MACID_1_TXPWR0_SH 0
+#define B_AX_MACID_1_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE2 0xD374
+#define R_AX_PWR_MACID_LMT_TABLE2_C1 0xF374
+#define B_AX_MACID_2_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_2_TXPWR1_EN BIT(25)
+#define B_AX_MACID_2_TXPWR0_EN BIT(24)
+#define B_AX_MACID_2_CCA_PWR_TH_SH 16
+#define B_AX_MACID_2_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_2_TXPWR1_SH 8
+#define B_AX_MACID_2_TXPWR1_MSK 0xff
+#define B_AX_MACID_2_TXPWR0_SH 0
+#define B_AX_MACID_2_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE3 0xD378
+#define R_AX_PWR_MACID_LMT_TABLE3_C1 0xF378
+#define B_AX_MACID_3_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_3_TXPWR1_EN BIT(25)
+#define B_AX_MACID_3_TXPWR0_EN BIT(24)
+#define B_AX_MACID_3_CCA_PWR_TH_SH 16
+#define B_AX_MACID_3_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_3_TXPWR1_SH 8
+#define B_AX_MACID_3_TXPWR1_MSK 0xff
+#define B_AX_MACID_3_TXPWR0_SH 0
+#define B_AX_MACID_3_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE4 0xD37C
+#define R_AX_PWR_MACID_LMT_TABLE4_C1 0xF37C
+#define B_AX_MACID_4_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_4_TXPWR1_EN BIT(25)
+#define B_AX_MACID_4_TXPWR0_EN BIT(24)
+#define B_AX_MACID_4_CCA_PWR_TH_SH 16
+#define B_AX_MACID_4_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_4_TXPWR1_SH 8
+#define B_AX_MACID_4_TXPWR1_MSK 0xff
+#define B_AX_MACID_4_TXPWR0_SH 0
+#define B_AX_MACID_4_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE5 0xD380
+#define R_AX_PWR_MACID_LMT_TABLE5_C1 0xF380
+#define B_AX_MACID_5_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_5_TXPWR1_EN BIT(25)
+#define B_AX_MACID_5_TXPWR0_EN BIT(24)
+#define B_AX_MACID_5_CCA_PWR_TH_SH 16
+#define B_AX_MACID_5_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_5_TXPWR1_SH 8
+#define B_AX_MACID_5_TXPWR1_MSK 0xff
+#define B_AX_MACID_5_TXPWR0_SH 0
+#define B_AX_MACID_5_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE6 0xD384
+#define R_AX_PWR_MACID_LMT_TABLE6_C1 0xF384
+#define B_AX_MACID_6_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_6_TXPWR1_EN BIT(25)
+#define B_AX_MACID_6_TXPWR0_EN BIT(24)
+#define B_AX_MACID_6_CCA_PWR_TH_SH 16
+#define B_AX_MACID_6_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_6_TXPWR1_SH 8
+#define B_AX_MACID_6_TXPWR1_MSK 0xff
+#define B_AX_MACID_6_TXPWR0_SH 0
+#define B_AX_MACID_6_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE7 0xD388
+#define R_AX_PWR_MACID_LMT_TABLE7_C1 0xF388
+#define B_AX_MACID_7_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_7_TXPWR1_EN BIT(25)
+#define B_AX_MACID_7_TXPWR0_EN BIT(24)
+#define B_AX_MACID_7_CCA_PWR_TH_SH 16
+#define B_AX_MACID_7_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_7_TXPWR1_SH 8
+#define B_AX_MACID_7_TXPWR1_MSK 0xff
+#define B_AX_MACID_7_TXPWR0_SH 0
+#define B_AX_MACID_7_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE8 0xD38C
+#define R_AX_PWR_MACID_LMT_TABLE8_C1 0xF38C
+#define B_AX_MACID_8_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_8_TXPWR1_EN BIT(25)
+#define B_AX_MACID_8_TXPWR0_EN BIT(24)
+#define B_AX_MACID_8_CCA_PWR_TH_SH 16
+#define B_AX_MACID_8_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_8_TXPWR1_SH 8
+#define B_AX_MACID_8_TXPWR1_MSK 0xff
+#define B_AX_MACID_8_TXPWR0_SH 0
+#define B_AX_MACID_8_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE9 0xD390
+#define R_AX_PWR_MACID_LMT_TABLE9_C1 0xF390
+#define B_AX_MACID_9_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_9_TXPWR1_EN BIT(25)
+#define B_AX_MACID_9_TXPWR0_EN BIT(24)
+#define B_AX_MACID_9_CCA_PWR_TH_SH 16
+#define B_AX_MACID_9_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_9_TXPWR1_SH 8
+#define B_AX_MACID_9_TXPWR1_MSK 0xff
+#define B_AX_MACID_9_TXPWR0_SH 0
+#define B_AX_MACID_9_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE10 0xD394
+#define R_AX_PWR_MACID_LMT_TABLE10_C1 0xF394
+#define B_AX_MACID_10_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_10_TXPWR1_EN BIT(25)
+#define B_AX_MACID_10_TXPWR0_EN BIT(24)
+#define B_AX_MACID_10_CCA_PWR_TH_SH 16
+#define B_AX_MACID_10_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_10_TXPWR1_SH 8
+#define B_AX_MACID_10_TXPWR1_MSK 0xff
+#define B_AX_MACID_10_TXPWR0_SH 0
+#define B_AX_MACID_10_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE11 0xD398
+#define R_AX_PWR_MACID_LMT_TABLE11_C1 0xF398
+#define B_AX_MACID_11_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_11_TXPWR1_EN BIT(25)
+#define B_AX_MACID_11_TXPWR0_EN BIT(24)
+#define B_AX_MACID_11_CCA_PWR_TH_SH 16
+#define B_AX_MACID_11_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_11_TXPWR1_SH 8
+#define B_AX_MACID_11_TXPWR1_MSK 0xff
+#define B_AX_MACID_11_TXPWR0_SH 0
+#define B_AX_MACID_11_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE12 0xD39C
+#define R_AX_PWR_MACID_LMT_TABLE12_C1 0xF39C
+#define B_AX_MACID_12_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_12_TXPWR1_EN BIT(25)
+#define B_AX_MACID_12_TXPWR0_EN BIT(24)
+#define B_AX_MACID_12_CCA_PWR_TH_SH 16
+#define B_AX_MACID_12_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_12_TXPWR1_SH 8
+#define B_AX_MACID_12_TXPWR1_MSK 0xff
+#define B_AX_MACID_12_TXPWR0_SH 0
+#define B_AX_MACID_12_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE13 0xD3A0
+#define R_AX_PWR_MACID_LMT_TABLE13_C1 0xF3A0
+#define B_AX_MACID_13_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_13_TXPWR1_EN BIT(25)
+#define B_AX_MACID_13_TXPWR0_EN BIT(24)
+#define B_AX_MACID_13_CCA_PWR_TH_SH 16
+#define B_AX_MACID_13_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_13_TXPWR1_SH 8
+#define B_AX_MACID_13_TXPWR1_MSK 0xff
+#define B_AX_MACID_13_TXPWR0_SH 0
+#define B_AX_MACID_13_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE14 0xD3A4
+#define R_AX_PWR_MACID_LMT_TABLE14_C1 0xF3A4
+#define B_AX_MACID_14_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_14_TXPWR1_EN BIT(25)
+#define B_AX_MACID_14_TXPWR0_EN BIT(24)
+#define B_AX_MACID_14_CCA_PWR_TH_SH 16
+#define B_AX_MACID_14_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_14_TXPWR1_SH 8
+#define B_AX_MACID_14_TXPWR1_MSK 0xff
+#define B_AX_MACID_14_TXPWR0_SH 0
+#define B_AX_MACID_14_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE15 0xD3A8
+#define R_AX_PWR_MACID_LMT_TABLE15_C1 0xF3A8
+#define B_AX_MACID_15_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_15_TXPWR1_EN BIT(25)
+#define B_AX_MACID_15_TXPWR0_EN BIT(24)
+#define B_AX_MACID_15_CCA_PWR_TH_SH 16
+#define B_AX_MACID_15_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_15_TXPWR1_SH 8
+#define B_AX_MACID_15_TXPWR1_MSK 0xff
+#define B_AX_MACID_15_TXPWR0_SH 0
+#define B_AX_MACID_15_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE16 0xD3AC
+#define R_AX_PWR_MACID_LMT_TABLE16_C1 0xF3AC
+#define B_AX_MACID_16_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_16_TXPWR1_EN BIT(25)
+#define B_AX_MACID_16_TXPWR0_EN BIT(24)
+#define B_AX_MACID_16_CCA_PWR_TH_SH 16
+#define B_AX_MACID_16_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_16_TXPWR1_SH 8
+#define B_AX_MACID_16_TXPWR1_MSK 0xff
+#define B_AX_MACID_16_TXPWR0_SH 0
+#define B_AX_MACID_16_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE17 0xD3B0
+#define R_AX_PWR_MACID_LMT_TABLE17_C1 0xF3B0
+#define B_AX_MACID_17_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_17_TXPWR1_EN BIT(25)
+#define B_AX_MACID_17_TXPWR0_EN BIT(24)
+#define B_AX_MACID_17_CCA_PWR_TH_SH 16
+#define B_AX_MACID_17_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_17_TXPWR1_SH 8
+#define B_AX_MACID_17_TXPWR1_MSK 0xff
+#define B_AX_MACID_17_TXPWR0_SH 0
+#define B_AX_MACID_17_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE18 0xD3B4
+#define R_AX_PWR_MACID_LMT_TABLE18_C1 0xF3B4
+#define B_AX_MACID_18_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_18_TXPWR1_EN BIT(25)
+#define B_AX_MACID_18_TXPWR0_EN BIT(24)
+#define B_AX_MACID_18_CCA_PWR_TH_SH 16
+#define B_AX_MACID_18_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_18_TXPWR1_SH 8
+#define B_AX_MACID_18_TXPWR1_MSK 0xff
+#define B_AX_MACID_18_TXPWR0_SH 0
+#define B_AX_MACID_18_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE19 0xD3B8
+#define R_AX_PWR_MACID_LMT_TABLE19_C1 0xF3B8
+#define B_AX_MACID_19_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_19_TXPWR1_EN BIT(25)
+#define B_AX_MACID_19_TXPWR0_EN BIT(24)
+#define B_AX_MACID_19_CCA_PWR_TH_SH 16
+#define B_AX_MACID_19_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_19_TXPWR1_SH 8
+#define B_AX_MACID_19_TXPWR1_MSK 0xff
+#define B_AX_MACID_19_TXPWR0_SH 0
+#define B_AX_MACID_19_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE20 0xD3BC
+#define R_AX_PWR_MACID_LMT_TABLE20_C1 0xF3BC
+#define B_AX_MACID_20_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_20_TXPWR1_EN BIT(25)
+#define B_AX_MACID_20_TXPWR0_EN BIT(24)
+#define B_AX_MACID_20_CCA_PWR_TH_SH 16
+#define B_AX_MACID_20_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_20_TXPWR1_SH 8
+#define B_AX_MACID_20_TXPWR1_MSK 0xff
+#define B_AX_MACID_20_TXPWR0_SH 0
+#define B_AX_MACID_20_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE21 0xD3C0
+#define R_AX_PWR_MACID_LMT_TABLE21_C1 0xF3C0
+#define B_AX_MACID_21_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_21_TXPWR1_EN BIT(25)
+#define B_AX_MACID_21_TXPWR0_EN BIT(24)
+#define B_AX_MACID_21_CCA_PWR_TH_SH 16
+#define B_AX_MACID_21_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_21_TXPWR1_SH 8
+#define B_AX_MACID_21_TXPWR1_MSK 0xff
+#define B_AX_MACID_21_TXPWR0_SH 0
+#define B_AX_MACID_21_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE22 0xD3C4
+#define R_AX_PWR_MACID_LMT_TABLE22_C1 0xF3C4
+#define B_AX_MACID_22_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_22_TXPWR1_EN BIT(25)
+#define B_AX_MACID_22_TXPWR0_EN BIT(24)
+#define B_AX_MACID_22_CCA_PWR_TH_SH 16
+#define B_AX_MACID_22_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_22_TXPWR1_SH 8
+#define B_AX_MACID_22_TXPWR1_MSK 0xff
+#define B_AX_MACID_22_TXPWR0_SH 0
+#define B_AX_MACID_22_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE23 0xD3C8
+#define R_AX_PWR_MACID_LMT_TABLE23_C1 0xF3C8
+#define B_AX_MACID_23_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_23_TXPWR1_EN BIT(25)
+#define B_AX_MACID_23_TXPWR0_EN BIT(24)
+#define B_AX_MACID_23_CCA_PWR_TH_SH 16
+#define B_AX_MACID_23_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_23_TXPWR1_SH 8
+#define B_AX_MACID_23_TXPWR1_MSK 0xff
+#define B_AX_MACID_23_TXPWR0_SH 0
+#define B_AX_MACID_23_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE24 0xD3CC
+#define R_AX_PWR_MACID_LMT_TABLE24_C1 0xF3CC
+#define B_AX_MACID_24_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_24_TXPWR1_EN BIT(25)
+#define B_AX_MACID_24_TXPWR0_EN BIT(24)
+#define B_AX_MACID_24_CCA_PWR_TH_SH 16
+#define B_AX_MACID_24_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_24_TXPWR1_SH 8
+#define B_AX_MACID_24_TXPWR1_MSK 0xff
+#define B_AX_MACID_24_TXPWR0_SH 0
+#define B_AX_MACID_24_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE25 0xD3D0
+#define R_AX_PWR_MACID_LMT_TABLE25_C1 0xF3D0
+#define B_AX_MACID_25_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_25_TXPWR1_EN BIT(25)
+#define B_AX_MACID_25_TXPWR0_EN BIT(24)
+#define B_AX_MACID_25_CCA_PWR_TH_SH 16
+#define B_AX_MACID_25_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_25_TXPWR1_SH 8
+#define B_AX_MACID_25_TXPWR1_MSK 0xff
+#define B_AX_MACID_25_TXPWR0_SH 0
+#define B_AX_MACID_25_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE26 0xD3D4
+#define R_AX_PWR_MACID_LMT_TABLE26_C1 0xF3D4
+#define B_AX_MACID_26_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_26_TXPWR1_EN BIT(25)
+#define B_AX_MACID_26_TXPWR0_EN BIT(24)
+#define B_AX_MACID_26_CCA_PWR_TH_SH 16
+#define B_AX_MACID_26_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_26_TXPWR1_SH 8
+#define B_AX_MACID_26_TXPWR1_MSK 0xff
+#define B_AX_MACID_26_TXPWR0_SH 0
+#define B_AX_MACID_26_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE27 0xD3D8
+#define R_AX_PWR_MACID_LMT_TABLE27_C1 0xF3D8
+#define B_AX_MACID_27_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_27_TXPWR1_EN BIT(25)
+#define B_AX_MACID_27_TXPWR0_EN BIT(24)
+#define B_AX_MACID_27_CCA_PWR_TH_SH 16
+#define B_AX_MACID_27_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_27_TXPWR1_SH 8
+#define B_AX_MACID_27_TXPWR1_MSK 0xff
+#define B_AX_MACID_27_TXPWR0_SH 0
+#define B_AX_MACID_27_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE28 0xD3DC
+#define R_AX_PWR_MACID_LMT_TABLE28_C1 0xF3DC
+#define B_AX_MACID_28_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_28_TXPWR1_EN BIT(25)
+#define B_AX_MACID_28_TXPWR0_EN BIT(24)
+#define B_AX_MACID_28_CCA_PWR_TH_SH 16
+#define B_AX_MACID_28_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_28_TXPWR1_SH 8
+#define B_AX_MACID_28_TXPWR1_MSK 0xff
+#define B_AX_MACID_28_TXPWR0_SH 0
+#define B_AX_MACID_28_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE29 0xD3E0
+#define R_AX_PWR_MACID_LMT_TABLE29_C1 0xF3E0
+#define B_AX_MACID_29_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_29_TXPWR1_EN BIT(25)
+#define B_AX_MACID_29_TXPWR0_EN BIT(24)
+#define B_AX_MACID_29_CCA_PWR_TH_SH 16
+#define B_AX_MACID_29_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_29_TXPWR1_SH 8
+#define B_AX_MACID_29_TXPWR1_MSK 0xff
+#define B_AX_MACID_29_TXPWR0_SH 0
+#define B_AX_MACID_29_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE30 0xD3E4
+#define R_AX_PWR_MACID_LMT_TABLE30_C1 0xF3E4
+#define B_AX_MACID_30_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_30_TXPWR1_EN BIT(25)
+#define B_AX_MACID_30_TXPWR0_EN BIT(24)
+#define B_AX_MACID_30_CCA_PWR_TH_SH 16
+#define B_AX_MACID_30_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_30_TXPWR1_SH 8
+#define B_AX_MACID_30_TXPWR1_MSK 0xff
+#define B_AX_MACID_30_TXPWR0_SH 0
+#define B_AX_MACID_30_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE31 0xD3E8
+#define R_AX_PWR_MACID_LMT_TABLE31_C1 0xF3E8
+#define B_AX_MACID_31_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_31_TXPWR1_EN BIT(25)
+#define B_AX_MACID_31_TXPWR0_EN BIT(24)
+#define B_AX_MACID_31_CCA_PWR_TH_SH 16
+#define B_AX_MACID_31_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_31_TXPWR1_SH 8
+#define B_AX_MACID_31_TXPWR1_MSK 0xff
+#define B_AX_MACID_31_TXPWR0_SH 0
+#define B_AX_MACID_31_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE32 0xD3EC
+#define R_AX_PWR_MACID_LMT_TABLE32_C1 0xF3EC
+#define B_AX_MACID_32_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_32_TXPWR1_EN BIT(25)
+#define B_AX_MACID_32_TXPWR0_EN BIT(24)
+#define B_AX_MACID_32_CCA_PWR_TH_SH 16
+#define B_AX_MACID_32_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_32_TXPWR1_SH 8
+#define B_AX_MACID_32_TXPWR1_MSK 0xff
+#define B_AX_MACID_32_TXPWR0_SH 0
+#define B_AX_MACID_32_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE33 0xD3F0
+#define R_AX_PWR_MACID_LMT_TABLE33_C1 0xF3F0
+#define B_AX_MACID_33_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_33_TXPWR1_EN BIT(25)
+#define B_AX_MACID_33_TXPWR0_EN BIT(24)
+#define B_AX_MACID_33_CCA_PWR_TH_SH 16
+#define B_AX_MACID_33_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_33_TXPWR1_SH 8
+#define B_AX_MACID_33_TXPWR1_MSK 0xff
+#define B_AX_MACID_33_TXPWR0_SH 0
+#define B_AX_MACID_33_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE34 0xD3F4
+#define R_AX_PWR_MACID_LMT_TABLE34_C1 0xF3F4
+#define B_AX_MACID_34_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_34_TXPWR1_EN BIT(25)
+#define B_AX_MACID_34_TXPWR0_EN BIT(24)
+#define B_AX_MACID_34_CCA_PWR_TH_SH 16
+#define B_AX_MACID_34_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_34_TXPWR1_SH 8
+#define B_AX_MACID_34_TXPWR1_MSK 0xff
+#define B_AX_MACID_34_TXPWR0_SH 0
+#define B_AX_MACID_34_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE35 0xD3F8
+#define R_AX_PWR_MACID_LMT_TABLE35_C1 0xF3F8
+#define B_AX_MACID_35_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_35_TXPWR1_EN BIT(25)
+#define B_AX_MACID_35_TXPWR0_EN BIT(24)
+#define B_AX_MACID_35_CCA_PWR_TH_SH 16
+#define B_AX_MACID_35_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_35_TXPWR1_SH 8
+#define B_AX_MACID_35_TXPWR1_MSK 0xff
+#define B_AX_MACID_35_TXPWR0_SH 0
+#define B_AX_MACID_35_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE36 0xD3FC
+#define R_AX_PWR_MACID_LMT_TABLE36_C1 0xF3FC
+#define B_AX_MACID_36_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_36_TXPWR1_EN BIT(25)
+#define B_AX_MACID_36_TXPWR0_EN BIT(24)
+#define B_AX_MACID_36_CCA_PWR_TH_SH 16
+#define B_AX_MACID_36_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_36_TXPWR1_SH 8
+#define B_AX_MACID_36_TXPWR1_MSK 0xff
+#define B_AX_MACID_36_TXPWR0_SH 0
+#define B_AX_MACID_36_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE37 0xD400
+#define R_AX_PWR_MACID_LMT_TABLE37_C1 0xF400
+#define B_AX_MACID_37_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_37_TXPWR1_EN BIT(25)
+#define B_AX_MACID_37_TXPWR0_EN BIT(24)
+#define B_AX_MACID_37_CCA_PWR_TH_SH 16
+#define B_AX_MACID_37_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_37_TXPWR1_SH 8
+#define B_AX_MACID_37_TXPWR1_MSK 0xff
+#define B_AX_MACID_37_TXPWR0_SH 0
+#define B_AX_MACID_37_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE38 0xD404
+#define R_AX_PWR_MACID_LMT_TABLE38_C1 0xF404
+#define B_AX_MACID_38_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_38_TXPWR1_EN BIT(25)
+#define B_AX_MACID_38_TXPWR0_EN BIT(24)
+#define B_AX_MACID_38_CCA_PWR_TH_SH 16
+#define B_AX_MACID_38_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_38_TXPWR1_SH 8
+#define B_AX_MACID_38_TXPWR1_MSK 0xff
+#define B_AX_MACID_38_TXPWR0_SH 0
+#define B_AX_MACID_38_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE39 0xD408
+#define R_AX_PWR_MACID_LMT_TABLE39_C1 0xF408
+#define B_AX_MACID_39_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_39_TXPWR1_EN BIT(25)
+#define B_AX_MACID_39_TXPWR0_EN BIT(24)
+#define B_AX_MACID_39_CCA_PWR_TH_SH 16
+#define B_AX_MACID_39_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_39_TXPWR1_SH 8
+#define B_AX_MACID_39_TXPWR1_MSK 0xff
+#define B_AX_MACID_39_TXPWR0_SH 0
+#define B_AX_MACID_39_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE40 0xD40C
+#define R_AX_PWR_MACID_LMT_TABLE40_C1 0xF40C
+#define B_AX_MACID_40_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_40_TXPWR1_EN BIT(25)
+#define B_AX_MACID_40_TXPWR0_EN BIT(24)
+#define B_AX_MACID_40_CCA_PWR_TH_SH 16
+#define B_AX_MACID_40_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_40_TXPWR1_SH 8
+#define B_AX_MACID_40_TXPWR1_MSK 0xff
+#define B_AX_MACID_40_TXPWR0_SH 0
+#define B_AX_MACID_40_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE41 0xD410
+#define R_AX_PWR_MACID_LMT_TABLE41_C1 0xF410
+#define B_AX_MACID_41_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_41_TXPWR1_EN BIT(25)
+#define B_AX_MACID_41_TXPWR0_EN BIT(24)
+#define B_AX_MACID_41_CCA_PWR_TH_SH 16
+#define B_AX_MACID_41_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_41_TXPWR1_SH 8
+#define B_AX_MACID_41_TXPWR1_MSK 0xff
+#define B_AX_MACID_41_TXPWR0_SH 0
+#define B_AX_MACID_41_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE42 0xD414
+#define R_AX_PWR_MACID_LMT_TABLE42_C1 0xF414
+#define B_AX_MACID_42_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_42_TXPWR1_EN BIT(25)
+#define B_AX_MACID_42_TXPWR0_EN BIT(24)
+#define B_AX_MACID_42_CCA_PWR_TH_SH 16
+#define B_AX_MACID_42_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_42_TXPWR1_SH 8
+#define B_AX_MACID_42_TXPWR1_MSK 0xff
+#define B_AX_MACID_42_TXPWR0_SH 0
+#define B_AX_MACID_42_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE43 0xD418
+#define R_AX_PWR_MACID_LMT_TABLE43_C1 0xF418
+#define B_AX_MACID_43_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_43_TXPWR1_EN BIT(25)
+#define B_AX_MACID_43_TXPWR0_EN BIT(24)
+#define B_AX_MACID_43_CCA_PWR_TH_SH 16
+#define B_AX_MACID_43_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_43_TXPWR1_SH 8
+#define B_AX_MACID_43_TXPWR1_MSK 0xff
+#define B_AX_MACID_43_TXPWR0_SH 0
+#define B_AX_MACID_43_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE44 0xD41C
+#define R_AX_PWR_MACID_LMT_TABLE44_C1 0xF41C
+#define B_AX_MACID_44_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_44_TXPWR1_EN BIT(25)
+#define B_AX_MACID_44_TXPWR0_EN BIT(24)
+#define B_AX_MACID_44_CCA_PWR_TH_SH 16
+#define B_AX_MACID_44_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_44_TXPWR1_SH 8
+#define B_AX_MACID_44_TXPWR1_MSK 0xff
+#define B_AX_MACID_44_TXPWR0_SH 0
+#define B_AX_MACID_44_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE45 0xD420
+#define R_AX_PWR_MACID_LMT_TABLE45_C1 0xF420
+#define B_AX_MACID_45_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_45_TXPWR1_EN BIT(25)
+#define B_AX_MACID_45_TXPWR0_EN BIT(24)
+#define B_AX_MACID_45_CCA_PWR_TH_SH 16
+#define B_AX_MACID_45_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_45_TXPWR1_SH 8
+#define B_AX_MACID_45_TXPWR1_MSK 0xff
+#define B_AX_MACID_45_TXPWR0_SH 0
+#define B_AX_MACID_45_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE46 0xD424
+#define R_AX_PWR_MACID_LMT_TABLE46_C1 0xF424
+#define B_AX_MACID_46_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_46_TXPWR1_EN BIT(25)
+#define B_AX_MACID_46_TXPWR0_EN BIT(24)
+#define B_AX_MACID_46_CCA_PWR_TH_SH 16
+#define B_AX_MACID_46_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_46_TXPWR1_SH 8
+#define B_AX_MACID_46_TXPWR1_MSK 0xff
+#define B_AX_MACID_46_TXPWR0_SH 0
+#define B_AX_MACID_46_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE47 0xD428
+#define R_AX_PWR_MACID_LMT_TABLE47_C1 0xF428
+#define B_AX_MACID_47_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_47_TXPWR1_EN BIT(25)
+#define B_AX_MACID_47_TXPWR0_EN BIT(24)
+#define B_AX_MACID_47_CCA_PWR_TH_SH 16
+#define B_AX_MACID_47_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_47_TXPWR1_SH 8
+#define B_AX_MACID_47_TXPWR1_MSK 0xff
+#define B_AX_MACID_47_TXPWR0_SH 0
+#define B_AX_MACID_47_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE48 0xD42C
+#define R_AX_PWR_MACID_LMT_TABLE48_C1 0xF42C
+#define B_AX_MACID_48_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_48_TXPWR1_EN BIT(25)
+#define B_AX_MACID_48_TXPWR0_EN BIT(24)
+#define B_AX_MACID_48_CCA_PWR_TH_SH 16
+#define B_AX_MACID_48_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_48_TXPWR1_SH 8
+#define B_AX_MACID_48_TXPWR1_MSK 0xff
+#define B_AX_MACID_48_TXPWR0_SH 0
+#define B_AX_MACID_48_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE49 0xD430
+#define R_AX_PWR_MACID_LMT_TABLE49_C1 0xF430
+#define B_AX_MACID_49_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_49_TXPWR1_EN BIT(25)
+#define B_AX_MACID_49_TXPWR0_EN BIT(24)
+#define B_AX_MACID_49_CCA_PWR_TH_SH 16
+#define B_AX_MACID_49_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_49_TXPWR1_SH 8
+#define B_AX_MACID_49_TXPWR1_MSK 0xff
+#define B_AX_MACID_49_TXPWR0_SH 0
+#define B_AX_MACID_49_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE50 0xD434
+#define R_AX_PWR_MACID_LMT_TABLE50_C1 0xF434
+#define B_AX_MACID_50_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_50_TXPWR1_EN BIT(25)
+#define B_AX_MACID_50_TXPWR0_EN BIT(24)
+#define B_AX_MACID_50_CCA_PWR_TH_SH 16
+#define B_AX_MACID_50_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_50_TXPWR1_SH 8
+#define B_AX_MACID_50_TXPWR1_MSK 0xff
+#define B_AX_MACID_50_TXPWR0_SH 0
+#define B_AX_MACID_50_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE51 0xD438
+#define R_AX_PWR_MACID_LMT_TABLE51_C1 0xF438
+#define B_AX_MACID_51_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_51_TXPWR1_EN BIT(25)
+#define B_AX_MACID_51_TXPWR0_EN BIT(24)
+#define B_AX_MACID_51_CCA_PWR_TH_SH 16
+#define B_AX_MACID_51_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_51_TXPWR1_SH 8
+#define B_AX_MACID_51_TXPWR1_MSK 0xff
+#define B_AX_MACID_51_TXPWR0_SH 0
+#define B_AX_MACID_51_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE52 0xD43C
+#define R_AX_PWR_MACID_LMT_TABLE52_C1 0xF43C
+#define B_AX_MACID_52_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_52_TXPWR1_EN BIT(25)
+#define B_AX_MACID_52_TXPWR0_EN BIT(24)
+#define B_AX_MACID_52_CCA_PWR_TH_SH 16
+#define B_AX_MACID_52_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_52_TXPWR1_SH 8
+#define B_AX_MACID_52_TXPWR1_MSK 0xff
+#define B_AX_MACID_52_TXPWR0_SH 0
+#define B_AX_MACID_52_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE53 0xD440
+#define R_AX_PWR_MACID_LMT_TABLE53_C1 0xF440
+#define B_AX_MACID_53_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_53_TXPWR1_EN BIT(25)
+#define B_AX_MACID_53_TXPWR0_EN BIT(24)
+#define B_AX_MACID_53_CCA_PWR_TH_SH 16
+#define B_AX_MACID_53_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_53_TXPWR1_SH 8
+#define B_AX_MACID_53_TXPWR1_MSK 0xff
+#define B_AX_MACID_53_TXPWR0_SH 0
+#define B_AX_MACID_53_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE54 0xD444
+#define R_AX_PWR_MACID_LMT_TABLE54_C1 0xF444
+#define B_AX_MACID_54_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_54_TXPWR1_EN BIT(25)
+#define B_AX_MACID_54_TXPWR0_EN BIT(24)
+#define B_AX_MACID_54_CCA_PWR_TH_SH 16
+#define B_AX_MACID_54_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_54_TXPWR1_SH 8
+#define B_AX_MACID_54_TXPWR1_MSK 0xff
+#define B_AX_MACID_54_TXPWR0_SH 0
+#define B_AX_MACID_54_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE55 0xD448
+#define R_AX_PWR_MACID_LMT_TABLE55_C1 0xF448
+#define B_AX_MACID_55_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_55_TXPWR1_EN BIT(25)
+#define B_AX_MACID_55_TXPWR0_EN BIT(24)
+#define B_AX_MACID_55_CCA_PWR_TH_SH 16
+#define B_AX_MACID_55_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_55_TXPWR1_SH 8
+#define B_AX_MACID_55_TXPWR1_MSK 0xff
+#define B_AX_MACID_55_TXPWR0_SH 0
+#define B_AX_MACID_55_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE56 0xD44C
+#define R_AX_PWR_MACID_LMT_TABLE56_C1 0xF44C
+#define B_AX_MACID_56_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_56_TXPWR1_EN BIT(25)
+#define B_AX_MACID_56_TXPWR0_EN BIT(24)
+#define B_AX_MACID_56_CCA_PWR_TH_SH 16
+#define B_AX_MACID_56_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_56_TXPWR1_SH 8
+#define B_AX_MACID_56_TXPWR1_MSK 0xff
+#define B_AX_MACID_56_TXPWR0_SH 0
+#define B_AX_MACID_56_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE57 0xD450
+#define R_AX_PWR_MACID_LMT_TABLE57_C1 0xF450
+#define B_AX_MACID_57_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_57_TXPWR1_EN BIT(25)
+#define B_AX_MACID_57_TXPWR0_EN BIT(24)
+#define B_AX_MACID_57_CCA_PWR_TH_SH 16
+#define B_AX_MACID_57_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_57_TXPWR1_SH 8
+#define B_AX_MACID_57_TXPWR1_MSK 0xff
+#define B_AX_MACID_57_TXPWR0_SH 0
+#define B_AX_MACID_57_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE58 0xD454
+#define R_AX_PWR_MACID_LMT_TABLE58_C1 0xF454
+#define B_AX_MACID_58_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_58_TXPWR1_EN BIT(25)
+#define B_AX_MACID_58_TXPWR0_EN BIT(24)
+#define B_AX_MACID_58_CCA_PWR_TH_SH 16
+#define B_AX_MACID_58_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_58_TXPWR1_SH 8
+#define B_AX_MACID_58_TXPWR1_MSK 0xff
+#define B_AX_MACID_58_TXPWR0_SH 0
+#define B_AX_MACID_58_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE59 0xD458
+#define R_AX_PWR_MACID_LMT_TABLE59_C1 0xF458
+#define B_AX_MACID_59_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_59_TXPWR1_EN BIT(25)
+#define B_AX_MACID_59_TXPWR0_EN BIT(24)
+#define B_AX_MACID_59_CCA_PWR_TH_SH 16
+#define B_AX_MACID_59_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_59_TXPWR1_SH 8
+#define B_AX_MACID_59_TXPWR1_MSK 0xff
+#define B_AX_MACID_59_TXPWR0_SH 0
+#define B_AX_MACID_59_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE60 0xD45C
+#define R_AX_PWR_MACID_LMT_TABLE60_C1 0xF45C
+#define B_AX_MACID_60_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_60_TXPWR1_EN BIT(25)
+#define B_AX_MACID_60_TXPWR0_EN BIT(24)
+#define B_AX_MACID_60_CCA_PWR_TH_SH 16
+#define B_AX_MACID_60_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_60_TXPWR1_SH 8
+#define B_AX_MACID_60_TXPWR1_MSK 0xff
+#define B_AX_MACID_60_TXPWR0_SH 0
+#define B_AX_MACID_60_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE61 0xD460
+#define R_AX_PWR_MACID_LMT_TABLE61_C1 0xF460
+#define B_AX_MACID_61_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_61_TXPWR1_EN BIT(25)
+#define B_AX_MACID_61_TXPWR0_EN BIT(24)
+#define B_AX_MACID_61_CCA_PWR_TH_SH 16
+#define B_AX_MACID_61_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_61_TXPWR1_SH 8
+#define B_AX_MACID_61_TXPWR1_MSK 0xff
+#define B_AX_MACID_61_TXPWR0_SH 0
+#define B_AX_MACID_61_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE62 0xD464
+#define R_AX_PWR_MACID_LMT_TABLE62_C1 0xF464
+#define B_AX_MACID_62_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_62_TXPWR1_EN BIT(25)
+#define B_AX_MACID_62_TXPWR0_EN BIT(24)
+#define B_AX_MACID_62_CCA_PWR_TH_SH 16
+#define B_AX_MACID_62_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_62_TXPWR1_SH 8
+#define B_AX_MACID_62_TXPWR1_MSK 0xff
+#define B_AX_MACID_62_TXPWR0_SH 0
+#define B_AX_MACID_62_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE63 0xD468
+#define R_AX_PWR_MACID_LMT_TABLE63_C1 0xF468
+#define B_AX_MACID_63_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_63_TXPWR1_EN BIT(25)
+#define B_AX_MACID_63_TXPWR0_EN BIT(24)
+#define B_AX_MACID_63_CCA_PWR_TH_SH 16
+#define B_AX_MACID_63_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_63_TXPWR1_SH 8
+#define B_AX_MACID_63_TXPWR1_MSK 0xff
+#define B_AX_MACID_63_TXPWR0_SH 0
+#define B_AX_MACID_63_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE64 0xD46C
+#define R_AX_PWR_MACID_LMT_TABLE64_C1 0xF46C
+#define B_AX_MACID_64_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_64_TXPWR1_EN BIT(25)
+#define B_AX_MACID_64_TXPWR0_EN BIT(24)
+#define B_AX_MACID_64_CCA_PWR_TH_SH 16
+#define B_AX_MACID_64_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_64_TXPWR1_SH 8
+#define B_AX_MACID_64_TXPWR1_MSK 0xff
+#define B_AX_MACID_64_TXPWR0_SH 0
+#define B_AX_MACID_64_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE65 0xD470
+#define R_AX_PWR_MACID_LMT_TABLE65_C1 0xF470
+#define B_AX_MACID_65_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_65_TXPWR1_EN BIT(25)
+#define B_AX_MACID_65_TXPWR0_EN BIT(24)
+#define B_AX_MACID_65_CCA_PWR_TH_SH 16
+#define B_AX_MACID_65_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_65_TXPWR1_SH 8
+#define B_AX_MACID_65_TXPWR1_MSK 0xff
+#define B_AX_MACID_65_TXPWR0_SH 0
+#define B_AX_MACID_65_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE66 0xD474
+#define R_AX_PWR_MACID_LMT_TABLE66_C1 0xF474
+#define B_AX_MACID_66_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_66_TXPWR1_EN BIT(25)
+#define B_AX_MACID_66_TXPWR0_EN BIT(24)
+#define B_AX_MACID_66_CCA_PWR_TH_SH 16
+#define B_AX_MACID_66_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_66_TXPWR1_SH 8
+#define B_AX_MACID_66_TXPWR1_MSK 0xff
+#define B_AX_MACID_66_TXPWR0_SH 0
+#define B_AX_MACID_66_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE67 0xD478
+#define R_AX_PWR_MACID_LMT_TABLE67_C1 0xF478
+#define B_AX_MACID_67_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_67_TXPWR1_EN BIT(25)
+#define B_AX_MACID_67_TXPWR0_EN BIT(24)
+#define B_AX_MACID_67_CCA_PWR_TH_SH 16
+#define B_AX_MACID_67_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_67_TXPWR1_SH 8
+#define B_AX_MACID_67_TXPWR1_MSK 0xff
+#define B_AX_MACID_67_TXPWR0_SH 0
+#define B_AX_MACID_67_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE68 0xD47C
+#define R_AX_PWR_MACID_LMT_TABLE68_C1 0xF47C
+#define B_AX_MACID_68_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_68_TXPWR1_EN BIT(25)
+#define B_AX_MACID_68_TXPWR0_EN BIT(24)
+#define B_AX_MACID_68_CCA_PWR_TH_SH 16
+#define B_AX_MACID_68_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_68_TXPWR1_SH 8
+#define B_AX_MACID_68_TXPWR1_MSK 0xff
+#define B_AX_MACID_68_TXPWR0_SH 0
+#define B_AX_MACID_68_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE69 0xD480
+#define R_AX_PWR_MACID_LMT_TABLE69_C1 0xF480
+#define B_AX_MACID_69_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_69_TXPWR1_EN BIT(25)
+#define B_AX_MACID_69_TXPWR0_EN BIT(24)
+#define B_AX_MACID_69_CCA_PWR_TH_SH 16
+#define B_AX_MACID_69_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_69_TXPWR1_SH 8
+#define B_AX_MACID_69_TXPWR1_MSK 0xff
+#define B_AX_MACID_69_TXPWR0_SH 0
+#define B_AX_MACID_69_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE70 0xD484
+#define R_AX_PWR_MACID_LMT_TABLE70_C1 0xF484
+#define B_AX_MACID_70_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_70_TXPWR1_EN BIT(25)
+#define B_AX_MACID_70_TXPWR0_EN BIT(24)
+#define B_AX_MACID_70_CCA_PWR_TH_SH 16
+#define B_AX_MACID_70_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_70_TXPWR1_SH 8
+#define B_AX_MACID_70_TXPWR1_MSK 0xff
+#define B_AX_MACID_70_TXPWR0_SH 0
+#define B_AX_MACID_70_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE71 0xD488
+#define R_AX_PWR_MACID_LMT_TABLE71_C1 0xF488
+#define B_AX_MACID_71_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_71_TXPWR1_EN BIT(25)
+#define B_AX_MACID_71_TXPWR0_EN BIT(24)
+#define B_AX_MACID_71_CCA_PWR_TH_SH 16
+#define B_AX_MACID_71_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_71_TXPWR1_SH 8
+#define B_AX_MACID_71_TXPWR1_MSK 0xff
+#define B_AX_MACID_71_TXPWR0_SH 0
+#define B_AX_MACID_71_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE72 0xD48C
+#define R_AX_PWR_MACID_LMT_TABLE72_C1 0xF48C
+#define B_AX_MACID_72_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_72_TXPWR1_EN BIT(25)
+#define B_AX_MACID_72_TXPWR0_EN BIT(24)
+#define B_AX_MACID_72_CCA_PWR_TH_SH 16
+#define B_AX_MACID_72_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_72_TXPWR1_SH 8
+#define B_AX_MACID_72_TXPWR1_MSK 0xff
+#define B_AX_MACID_72_TXPWR0_SH 0
+#define B_AX_MACID_72_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE73 0xD490
+#define R_AX_PWR_MACID_LMT_TABLE73_C1 0xF490
+#define B_AX_MACID_73_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_73_TXPWR1_EN BIT(25)
+#define B_AX_MACID_73_TXPWR0_EN BIT(24)
+#define B_AX_MACID_73_CCA_PWR_TH_SH 16
+#define B_AX_MACID_73_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_73_TXPWR1_SH 8
+#define B_AX_MACID_73_TXPWR1_MSK 0xff
+#define B_AX_MACID_73_TXPWR0_SH 0
+#define B_AX_MACID_73_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE74 0xD494
+#define R_AX_PWR_MACID_LMT_TABLE74_C1 0xF494
+#define B_AX_MACID_74_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_74_TXPWR1_EN BIT(25)
+#define B_AX_MACID_74_TXPWR0_EN BIT(24)
+#define B_AX_MACID_74_CCA_PWR_TH_SH 16
+#define B_AX_MACID_74_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_74_TXPWR1_SH 8
+#define B_AX_MACID_74_TXPWR1_MSK 0xff
+#define B_AX_MACID_74_TXPWR0_SH 0
+#define B_AX_MACID_74_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE75 0xD498
+#define R_AX_PWR_MACID_LMT_TABLE75_C1 0xF498
+#define B_AX_MACID_75_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_75_TXPWR1_EN BIT(25)
+#define B_AX_MACID_75_TXPWR0_EN BIT(24)
+#define B_AX_MACID_75_CCA_PWR_TH_SH 16
+#define B_AX_MACID_75_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_75_TXPWR1_SH 8
+#define B_AX_MACID_75_TXPWR1_MSK 0xff
+#define B_AX_MACID_75_TXPWR0_SH 0
+#define B_AX_MACID_75_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE76 0xD49C
+#define R_AX_PWR_MACID_LMT_TABLE76_C1 0xF49C
+#define B_AX_MACID_76_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_76_TXPWR1_EN BIT(25)
+#define B_AX_MACID_76_TXPWR0_EN BIT(24)
+#define B_AX_MACID_76_CCA_PWR_TH_SH 16
+#define B_AX_MACID_76_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_76_TXPWR1_SH 8
+#define B_AX_MACID_76_TXPWR1_MSK 0xff
+#define B_AX_MACID_76_TXPWR0_SH 0
+#define B_AX_MACID_76_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE77 0xD4A0
+#define R_AX_PWR_MACID_LMT_TABLE77_C1 0xF4A0
+#define B_AX_MACID_77_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_77_TXPWR1_EN BIT(25)
+#define B_AX_MACID_77_TXPWR0_EN BIT(24)
+#define B_AX_MACID_77_CCA_PWR_TH_SH 16
+#define B_AX_MACID_77_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_77_TXPWR1_SH 8
+#define B_AX_MACID_77_TXPWR1_MSK 0xff
+#define B_AX_MACID_77_TXPWR0_SH 0
+#define B_AX_MACID_77_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE78 0xD4A4
+#define R_AX_PWR_MACID_LMT_TABLE78_C1 0xF4A4
+#define B_AX_MACID_78_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_78_TXPWR1_EN BIT(25)
+#define B_AX_MACID_78_TXPWR0_EN BIT(24)
+#define B_AX_MACID_78_CCA_PWR_TH_SH 16
+#define B_AX_MACID_78_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_78_TXPWR1_SH 8
+#define B_AX_MACID_78_TXPWR1_MSK 0xff
+#define B_AX_MACID_78_TXPWR0_SH 0
+#define B_AX_MACID_78_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE79 0xD4A8
+#define R_AX_PWR_MACID_LMT_TABLE79_C1 0xF4A8
+#define B_AX_MACID_79_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_79_TXPWR1_EN BIT(25)
+#define B_AX_MACID_79_TXPWR0_EN BIT(24)
+#define B_AX_MACID_79_CCA_PWR_TH_SH 16
+#define B_AX_MACID_79_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_79_TXPWR1_SH 8
+#define B_AX_MACID_79_TXPWR1_MSK 0xff
+#define B_AX_MACID_79_TXPWR0_SH 0
+#define B_AX_MACID_79_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE80 0xD4AC
+#define R_AX_PWR_MACID_LMT_TABLE80_C1 0xF4AC
+#define B_AX_MACID_80_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_80_TXPWR1_EN BIT(25)
+#define B_AX_MACID_80_TXPWR0_EN BIT(24)
+#define B_AX_MACID_80_CCA_PWR_TH_SH 16
+#define B_AX_MACID_80_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_80_TXPWR1_SH 8
+#define B_AX_MACID_80_TXPWR1_MSK 0xff
+#define B_AX_MACID_80_TXPWR0_SH 0
+#define B_AX_MACID_80_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE81 0xD4B0
+#define R_AX_PWR_MACID_LMT_TABLE81_C1 0xF4B0
+#define B_AX_MACID_81_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_81_TXPWR1_EN BIT(25)
+#define B_AX_MACID_81_TXPWR0_EN BIT(24)
+#define B_AX_MACID_81_CCA_PWR_TH_SH 16
+#define B_AX_MACID_81_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_81_TXPWR1_SH 8
+#define B_AX_MACID_81_TXPWR1_MSK 0xff
+#define B_AX_MACID_81_TXPWR0_SH 0
+#define B_AX_MACID_81_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE82 0xD4B4
+#define R_AX_PWR_MACID_LMT_TABLE82_C1 0xF4B4
+#define B_AX_MACID_82_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_82_TXPWR1_EN BIT(25)
+#define B_AX_MACID_82_TXPWR0_EN BIT(24)
+#define B_AX_MACID_82_CCA_PWR_TH_SH 16
+#define B_AX_MACID_82_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_82_TXPWR1_SH 8
+#define B_AX_MACID_82_TXPWR1_MSK 0xff
+#define B_AX_MACID_82_TXPWR0_SH 0
+#define B_AX_MACID_82_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE83 0xD4B8
+#define R_AX_PWR_MACID_LMT_TABLE83_C1 0xF4B8
+#define B_AX_MACID_83_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_83_TXPWR1_EN BIT(25)
+#define B_AX_MACID_83_TXPWR0_EN BIT(24)
+#define B_AX_MACID_83_CCA_PWR_TH_SH 16
+#define B_AX_MACID_83_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_83_TXPWR1_SH 8
+#define B_AX_MACID_83_TXPWR1_MSK 0xff
+#define B_AX_MACID_83_TXPWR0_SH 0
+#define B_AX_MACID_83_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE84 0xD4BC
+#define R_AX_PWR_MACID_LMT_TABLE84_C1 0xF4BC
+#define B_AX_MACID_84_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_84_TXPWR1_EN BIT(25)
+#define B_AX_MACID_84_TXPWR0_EN BIT(24)
+#define B_AX_MACID_84_CCA_PWR_TH_SH 16
+#define B_AX_MACID_84_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_84_TXPWR1_SH 8
+#define B_AX_MACID_84_TXPWR1_MSK 0xff
+#define B_AX_MACID_84_TXPWR0_SH 0
+#define B_AX_MACID_84_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE85 0xD4C0
+#define R_AX_PWR_MACID_LMT_TABLE85_C1 0xF4C0
+#define B_AX_MACID_85_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_85_TXPWR1_EN BIT(25)
+#define B_AX_MACID_85_TXPWR0_EN BIT(24)
+#define B_AX_MACID_85_CCA_PWR_TH_SH 16
+#define B_AX_MACID_85_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_85_TXPWR1_SH 8
+#define B_AX_MACID_85_TXPWR1_MSK 0xff
+#define B_AX_MACID_85_TXPWR0_SH 0
+#define B_AX_MACID_85_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE86 0xD4C4
+#define R_AX_PWR_MACID_LMT_TABLE86_C1 0xF4C4
+#define B_AX_MACID_86_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_86_TXPWR1_EN BIT(25)
+#define B_AX_MACID_86_TXPWR0_EN BIT(24)
+#define B_AX_MACID_86_CCA_PWR_TH_SH 16
+#define B_AX_MACID_86_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_86_TXPWR1_SH 8
+#define B_AX_MACID_86_TXPWR1_MSK 0xff
+#define B_AX_MACID_86_TXPWR0_SH 0
+#define B_AX_MACID_86_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE87 0xD4C8
+#define R_AX_PWR_MACID_LMT_TABLE87_C1 0xF4C8
+#define B_AX_MACID_87_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_87_TXPWR1_EN BIT(25)
+#define B_AX_MACID_87_TXPWR0_EN BIT(24)
+#define B_AX_MACID_87_CCA_PWR_TH_SH 16
+#define B_AX_MACID_87_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_87_TXPWR1_SH 8
+#define B_AX_MACID_87_TXPWR1_MSK 0xff
+#define B_AX_MACID_87_TXPWR0_SH 0
+#define B_AX_MACID_87_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE88 0xD4CC
+#define R_AX_PWR_MACID_LMT_TABLE88_C1 0xF4CC
+#define B_AX_MACID_88_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_88_TXPWR1_EN BIT(25)
+#define B_AX_MACID_88_TXPWR0_EN BIT(24)
+#define B_AX_MACID_88_CCA_PWR_TH_SH 16
+#define B_AX_MACID_88_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_88_TXPWR1_SH 8
+#define B_AX_MACID_88_TXPWR1_MSK 0xff
+#define B_AX_MACID_88_TXPWR0_SH 0
+#define B_AX_MACID_88_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE89 0xD4D0
+#define R_AX_PWR_MACID_LMT_TABLE89_C1 0xF4D0
+#define B_AX_MACID_89_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_89_TXPWR1_EN BIT(25)
+#define B_AX_MACID_89_TXPWR0_EN BIT(24)
+#define B_AX_MACID_89_CCA_PWR_TH_SH 16
+#define B_AX_MACID_89_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_89_TXPWR1_SH 8
+#define B_AX_MACID_89_TXPWR1_MSK 0xff
+#define B_AX_MACID_89_TXPWR0_SH 0
+#define B_AX_MACID_89_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE90 0xD4D4
+#define R_AX_PWR_MACID_LMT_TABLE90_C1 0xF4D4
+#define B_AX_MACID_90_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_90_TXPWR1_EN BIT(25)
+#define B_AX_MACID_90_TXPWR0_EN BIT(24)
+#define B_AX_MACID_90_CCA_PWR_TH_SH 16
+#define B_AX_MACID_90_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_90_TXPWR1_SH 8
+#define B_AX_MACID_90_TXPWR1_MSK 0xff
+#define B_AX_MACID_90_TXPWR0_SH 0
+#define B_AX_MACID_90_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE91 0xD4D8
+#define R_AX_PWR_MACID_LMT_TABLE91_C1 0xF4D8
+#define B_AX_MACID_91_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_91_TXPWR1_EN BIT(25)
+#define B_AX_MACID_91_TXPWR0_EN BIT(24)
+#define B_AX_MACID_91_CCA_PWR_TH_SH 16
+#define B_AX_MACID_91_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_91_TXPWR1_SH 8
+#define B_AX_MACID_91_TXPWR1_MSK 0xff
+#define B_AX_MACID_91_TXPWR0_SH 0
+#define B_AX_MACID_91_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE92 0xD4DC
+#define R_AX_PWR_MACID_LMT_TABLE92_C1 0xF4DC
+#define B_AX_MACID_92_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_92_TXPWR1_EN BIT(25)
+#define B_AX_MACID_92_TXPWR0_EN BIT(24)
+#define B_AX_MACID_92_CCA_PWR_TH_SH 16
+#define B_AX_MACID_92_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_92_TXPWR1_SH 8
+#define B_AX_MACID_92_TXPWR1_MSK 0xff
+#define B_AX_MACID_92_TXPWR0_SH 0
+#define B_AX_MACID_92_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE93 0xD4E0
+#define R_AX_PWR_MACID_LMT_TABLE93_C1 0xF4E0
+#define B_AX_MACID_93_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_93_TXPWR1_EN BIT(25)
+#define B_AX_MACID_93_TXPWR0_EN BIT(24)
+#define B_AX_MACID_93_CCA_PWR_TH_SH 16
+#define B_AX_MACID_93_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_93_TXPWR1_SH 8
+#define B_AX_MACID_93_TXPWR1_MSK 0xff
+#define B_AX_MACID_93_TXPWR0_SH 0
+#define B_AX_MACID_93_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE94 0xD4E4
+#define R_AX_PWR_MACID_LMT_TABLE94_C1 0xF4E4
+#define B_AX_MACID_94_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_94_TXPWR1_EN BIT(25)
+#define B_AX_MACID_94_TXPWR0_EN BIT(24)
+#define B_AX_MACID_94_CCA_PWR_TH_SH 16
+#define B_AX_MACID_94_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_94_TXPWR1_SH 8
+#define B_AX_MACID_94_TXPWR1_MSK 0xff
+#define B_AX_MACID_94_TXPWR0_SH 0
+#define B_AX_MACID_94_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE95 0xD4E8
+#define R_AX_PWR_MACID_LMT_TABLE95_C1 0xF4E8
+#define B_AX_MACID_95_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_95_TXPWR1_EN BIT(25)
+#define B_AX_MACID_95_TXPWR0_EN BIT(24)
+#define B_AX_MACID_95_CCA_PWR_TH_SH 16
+#define B_AX_MACID_95_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_95_TXPWR1_SH 8
+#define B_AX_MACID_95_TXPWR1_MSK 0xff
+#define B_AX_MACID_95_TXPWR0_SH 0
+#define B_AX_MACID_95_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE96 0xD4EC
+#define R_AX_PWR_MACID_LMT_TABLE96_C1 0xF4EC
+#define B_AX_MACID_96_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_96_TXPWR1_EN BIT(25)
+#define B_AX_MACID_96_TXPWR0_EN BIT(24)
+#define B_AX_MACID_96_CCA_PWR_TH_SH 16
+#define B_AX_MACID_96_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_96_TXPWR1_SH 8
+#define B_AX_MACID_96_TXPWR1_MSK 0xff
+#define B_AX_MACID_96_TXPWR0_SH 0
+#define B_AX_MACID_96_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE97 0xD4F0
+#define R_AX_PWR_MACID_LMT_TABLE97_C1 0xF4F0
+#define B_AX_MACID_97_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_97_TXPWR1_EN BIT(25)
+#define B_AX_MACID_97_TXPWR0_EN BIT(24)
+#define B_AX_MACID_97_CCA_PWR_TH_SH 16
+#define B_AX_MACID_97_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_97_TXPWR1_SH 8
+#define B_AX_MACID_97_TXPWR1_MSK 0xff
+#define B_AX_MACID_97_TXPWR0_SH 0
+#define B_AX_MACID_97_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE98 0xD4F4
+#define R_AX_PWR_MACID_LMT_TABLE98_C1 0xF4F4
+#define B_AX_MACID_98_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_98_TXPWR1_EN BIT(25)
+#define B_AX_MACID_98_TXPWR0_EN BIT(24)
+#define B_AX_MACID_98_CCA_PWR_TH_SH 16
+#define B_AX_MACID_98_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_98_TXPWR1_SH 8
+#define B_AX_MACID_98_TXPWR1_MSK 0xff
+#define B_AX_MACID_98_TXPWR0_SH 0
+#define B_AX_MACID_98_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE99 0xD4F8
+#define R_AX_PWR_MACID_LMT_TABLE99_C1 0xF4F8
+#define B_AX_MACID_99_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_99_TXPWR1_EN BIT(25)
+#define B_AX_MACID_99_TXPWR0_EN BIT(24)
+#define B_AX_MACID_99_CCA_PWR_TH_SH 16
+#define B_AX_MACID_99_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_99_TXPWR1_SH 8
+#define B_AX_MACID_99_TXPWR1_MSK 0xff
+#define B_AX_MACID_99_TXPWR0_SH 0
+#define B_AX_MACID_99_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE100 0xD4FC
+#define R_AX_PWR_MACID_LMT_TABLE100_C1 0xF4FC
+#define B_AX_MACID_100_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_100_TXPWR1_EN BIT(25)
+#define B_AX_MACID_100_TXPWR0_EN BIT(24)
+#define B_AX_MACID_100_CCA_PWR_TH_SH 16
+#define B_AX_MACID_100_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_100_TXPWR1_SH 8
+#define B_AX_MACID_100_TXPWR1_MSK 0xff
+#define B_AX_MACID_100_TXPWR0_SH 0
+#define B_AX_MACID_100_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE101 0xD500
+#define R_AX_PWR_MACID_LMT_TABLE101_C1 0xF500
+#define B_AX_MACID_101_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_101_TXPWR1_EN BIT(25)
+#define B_AX_MACID_101_TXPWR0_EN BIT(24)
+#define B_AX_MACID_101_CCA_PWR_TH_SH 16
+#define B_AX_MACID_101_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_101_TXPWR1_SH 8
+#define B_AX_MACID_101_TXPWR1_MSK 0xff
+#define B_AX_MACID_101_TXPWR0_SH 0
+#define B_AX_MACID_101_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE102 0xD504
+#define R_AX_PWR_MACID_LMT_TABLE102_C1 0xF504
+#define B_AX_MACID_102_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_102_TXPWR1_EN BIT(25)
+#define B_AX_MACID_102_TXPWR0_EN BIT(24)
+#define B_AX_MACID_102_CCA_PWR_TH_SH 16
+#define B_AX_MACID_102_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_102_TXPWR1_SH 8
+#define B_AX_MACID_102_TXPWR1_MSK 0xff
+#define B_AX_MACID_102_TXPWR0_SH 0
+#define B_AX_MACID_102_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE103 0xD508
+#define R_AX_PWR_MACID_LMT_TABLE103_C1 0xF508
+#define B_AX_MACID_103_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_103_TXPWR1_EN BIT(25)
+#define B_AX_MACID_103_TXPWR0_EN BIT(24)
+#define B_AX_MACID_103_CCA_PWR_TH_SH 16
+#define B_AX_MACID_103_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_103_TXPWR1_SH 8
+#define B_AX_MACID_103_TXPWR1_MSK 0xff
+#define B_AX_MACID_103_TXPWR0_SH 0
+#define B_AX_MACID_103_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE104 0xD50C
+#define R_AX_PWR_MACID_LMT_TABLE104_C1 0xF50C
+#define B_AX_MACID_104_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_104_TXPWR1_EN BIT(25)
+#define B_AX_MACID_104_TXPWR0_EN BIT(24)
+#define B_AX_MACID_104_CCA_PWR_TH_SH 16
+#define B_AX_MACID_104_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_104_TXPWR1_SH 8
+#define B_AX_MACID_104_TXPWR1_MSK 0xff
+#define B_AX_MACID_104_TXPWR0_SH 0
+#define B_AX_MACID_104_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE105 0xD510
+#define R_AX_PWR_MACID_LMT_TABLE105_C1 0xF510
+#define B_AX_MACID_105_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_105_TXPWR1_EN BIT(25)
+#define B_AX_MACID_105_TXPWR0_EN BIT(24)
+#define B_AX_MACID_105_CCA_PWR_TH_SH 16
+#define B_AX_MACID_105_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_105_TXPWR1_SH 8
+#define B_AX_MACID_105_TXPWR1_MSK 0xff
+#define B_AX_MACID_105_TXPWR0_SH 0
+#define B_AX_MACID_105_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE106 0xD514
+#define R_AX_PWR_MACID_LMT_TABLE106_C1 0xF514
+#define B_AX_MACID_106_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_106_TXPWR1_EN BIT(25)
+#define B_AX_MACID_106_TXPWR0_EN BIT(24)
+#define B_AX_MACID_106_CCA_PWR_TH_SH 16
+#define B_AX_MACID_106_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_106_TXPWR1_SH 8
+#define B_AX_MACID_106_TXPWR1_MSK 0xff
+#define B_AX_MACID_106_TXPWR0_SH 0
+#define B_AX_MACID_106_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE107 0xD518
+#define R_AX_PWR_MACID_LMT_TABLE107_C1 0xF518
+#define B_AX_MACID_107_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_107_TXPWR1_EN BIT(25)
+#define B_AX_MACID_107_TXPWR0_EN BIT(24)
+#define B_AX_MACID_107_CCA_PWR_TH_SH 16
+#define B_AX_MACID_107_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_107_TXPWR1_SH 8
+#define B_AX_MACID_107_TXPWR1_MSK 0xff
+#define B_AX_MACID_107_TXPWR0_SH 0
+#define B_AX_MACID_107_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE108 0xD51C
+#define R_AX_PWR_MACID_LMT_TABLE108_C1 0xF51C
+#define B_AX_MACID_108_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_108_TXPWR1_EN BIT(25)
+#define B_AX_MACID_108_TXPWR0_EN BIT(24)
+#define B_AX_MACID_108_CCA_PWR_TH_SH 16
+#define B_AX_MACID_108_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_108_TXPWR1_SH 8
+#define B_AX_MACID_108_TXPWR1_MSK 0xff
+#define B_AX_MACID_108_TXPWR0_SH 0
+#define B_AX_MACID_108_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE109 0xD520
+#define R_AX_PWR_MACID_LMT_TABLE109_C1 0xF520
+#define B_AX_MACID_109_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_109_TXPWR1_EN BIT(25)
+#define B_AX_MACID_109_TXPWR0_EN BIT(24)
+#define B_AX_MACID_109_CCA_PWR_TH_SH 16
+#define B_AX_MACID_109_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_109_TXPWR1_SH 8
+#define B_AX_MACID_109_TXPWR1_MSK 0xff
+#define B_AX_MACID_109_TXPWR0_SH 0
+#define B_AX_MACID_109_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE110 0xD524
+#define R_AX_PWR_MACID_LMT_TABLE110_C1 0xF524
+#define B_AX_MACID_110_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_110_TXPWR1_EN BIT(25)
+#define B_AX_MACID_110_TXPWR0_EN BIT(24)
+#define B_AX_MACID_110_CCA_PWR_TH_SH 16
+#define B_AX_MACID_110_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_110_TXPWR1_SH 8
+#define B_AX_MACID_110_TXPWR1_MSK 0xff
+#define B_AX_MACID_110_TXPWR0_SH 0
+#define B_AX_MACID_110_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE111 0xD528
+#define R_AX_PWR_MACID_LMT_TABLE111_C1 0xF528
+#define B_AX_MACID_111_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_111_TXPWR1_EN BIT(25)
+#define B_AX_MACID_111_TXPWR0_EN BIT(24)
+#define B_AX_MACID_111_CCA_PWR_TH_SH 16
+#define B_AX_MACID_111_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_111_TXPWR1_SH 8
+#define B_AX_MACID_111_TXPWR1_MSK 0xff
+#define B_AX_MACID_111_TXPWR0_SH 0
+#define B_AX_MACID_111_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE112 0xD52C
+#define R_AX_PWR_MACID_LMT_TABLE112_C1 0xF52C
+#define B_AX_MACID_112_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_112_TXPWR1_EN BIT(25)
+#define B_AX_MACID_112_TXPWR0_EN BIT(24)
+#define B_AX_MACID_112_CCA_PWR_TH_SH 16
+#define B_AX_MACID_112_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_112_TXPWR1_SH 8
+#define B_AX_MACID_112_TXPWR1_MSK 0xff
+#define B_AX_MACID_112_TXPWR0_SH 0
+#define B_AX_MACID_112_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE113 0xD530
+#define R_AX_PWR_MACID_LMT_TABLE113_C1 0xF530
+#define B_AX_MACID_113_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_113_TXPWR1_EN BIT(25)
+#define B_AX_MACID_113_TXPWR0_EN BIT(24)
+#define B_AX_MACID_113_CCA_PWR_TH_SH 16
+#define B_AX_MACID_113_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_113_TXPWR1_SH 8
+#define B_AX_MACID_113_TXPWR1_MSK 0xff
+#define B_AX_MACID_113_TXPWR0_SH 0
+#define B_AX_MACID_113_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE114 0xD534
+#define R_AX_PWR_MACID_LMT_TABLE114_C1 0xF534
+#define B_AX_MACID_114_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_114_TXPWR1_EN BIT(25)
+#define B_AX_MACID_114_TXPWR0_EN BIT(24)
+#define B_AX_MACID_114_CCA_PWR_TH_SH 16
+#define B_AX_MACID_114_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_114_TXPWR1_SH 8
+#define B_AX_MACID_114_TXPWR1_MSK 0xff
+#define B_AX_MACID_114_TXPWR0_SH 0
+#define B_AX_MACID_114_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE115 0xD538
+#define R_AX_PWR_MACID_LMT_TABLE115_C1 0xF538
+#define B_AX_MACID_115_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_115_TXPWR1_EN BIT(25)
+#define B_AX_MACID_115_TXPWR0_EN BIT(24)
+#define B_AX_MACID_115_CCA_PWR_TH_SH 16
+#define B_AX_MACID_115_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_115_TXPWR1_SH 8
+#define B_AX_MACID_115_TXPWR1_MSK 0xff
+#define B_AX_MACID_115_TXPWR0_SH 0
+#define B_AX_MACID_115_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE116 0xD53C
+#define R_AX_PWR_MACID_LMT_TABLE116_C1 0xF53C
+#define B_AX_MACID_116_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_116_TXPWR1_EN BIT(25)
+#define B_AX_MACID_116_TXPWR0_EN BIT(24)
+#define B_AX_MACID_116_CCA_PWR_TH_SH 16
+#define B_AX_MACID_116_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_116_TXPWR1_SH 8
+#define B_AX_MACID_116_TXPWR1_MSK 0xff
+#define B_AX_MACID_116_TXPWR0_SH 0
+#define B_AX_MACID_116_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE117 0xD540
+#define R_AX_PWR_MACID_LMT_TABLE117_C1 0xF540
+#define B_AX_MACID_117_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_117_TXPWR1_EN BIT(25)
+#define B_AX_MACID_117_TXPWR0_EN BIT(24)
+#define B_AX_MACID_117_CCA_PWR_TH_SH 16
+#define B_AX_MACID_117_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_117_TXPWR1_SH 8
+#define B_AX_MACID_117_TXPWR1_MSK 0xff
+#define B_AX_MACID_117_TXPWR0_SH 0
+#define B_AX_MACID_117_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE118 0xD544
+#define R_AX_PWR_MACID_LMT_TABLE118_C1 0xF544
+#define B_AX_MACID_118_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_118_TXPWR1_EN BIT(25)
+#define B_AX_MACID_118_TXPWR0_EN BIT(24)
+#define B_AX_MACID_118_CCA_PWR_TH_SH 16
+#define B_AX_MACID_118_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_118_TXPWR1_SH 8
+#define B_AX_MACID_118_TXPWR1_MSK 0xff
+#define B_AX_MACID_118_TXPWR0_SH 0
+#define B_AX_MACID_118_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE119 0xD548
+#define R_AX_PWR_MACID_LMT_TABLE119_C1 0xF548
+#define B_AX_MACID_119_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_119_TXPWR1_EN BIT(25)
+#define B_AX_MACID_119_TXPWR0_EN BIT(24)
+#define B_AX_MACID_119_CCA_PWR_TH_SH 16
+#define B_AX_MACID_119_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_119_TXPWR1_SH 8
+#define B_AX_MACID_119_TXPWR1_MSK 0xff
+#define B_AX_MACID_119_TXPWR0_SH 0
+#define B_AX_MACID_119_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE120 0xD54C
+#define R_AX_PWR_MACID_LMT_TABLE120_C1 0xF54C
+#define B_AX_MACID_120_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_120_TXPWR1_EN BIT(25)
+#define B_AX_MACID_120_TXPWR0_EN BIT(24)
+#define B_AX_MACID_120_CCA_PWR_TH_SH 16
+#define B_AX_MACID_120_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_120_TXPWR1_SH 8
+#define B_AX_MACID_120_TXPWR1_MSK 0xff
+#define B_AX_MACID_120_TXPWR0_SH 0
+#define B_AX_MACID_120_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE121 0xD550
+#define R_AX_PWR_MACID_LMT_TABLE121_C1 0xF550
+#define B_AX_MACID_121_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_121_TXPWR1_EN BIT(25)
+#define B_AX_MACID_121_TXPWR0_EN BIT(24)
+#define B_AX_MACID_121_CCA_PWR_TH_SH 16
+#define B_AX_MACID_121_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_121_TXPWR1_SH 8
+#define B_AX_MACID_121_TXPWR1_MSK 0xff
+#define B_AX_MACID_121_TXPWR0_SH 0
+#define B_AX_MACID_121_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE122 0xD554
+#define R_AX_PWR_MACID_LMT_TABLE122_C1 0xF554
+#define B_AX_MACID_122_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_122_TXPWR1_EN BIT(25)
+#define B_AX_MACID_122_TXPWR0_EN BIT(24)
+#define B_AX_MACID_122_CCA_PWR_TH_SH 16
+#define B_AX_MACID_122_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_122_TXPWR1_SH 8
+#define B_AX_MACID_122_TXPWR1_MSK 0xff
+#define B_AX_MACID_122_TXPWR0_SH 0
+#define B_AX_MACID_122_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE123 0xD558
+#define R_AX_PWR_MACID_LMT_TABLE123_C1 0xF558
+#define B_AX_MACID_123_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_123_TXPWR1_EN BIT(25)
+#define B_AX_MACID_123_TXPWR0_EN BIT(24)
+#define B_AX_MACID_123_CCA_PWR_TH_SH 16
+#define B_AX_MACID_123_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_123_TXPWR1_SH 8
+#define B_AX_MACID_123_TXPWR1_MSK 0xff
+#define B_AX_MACID_123_TXPWR0_SH 0
+#define B_AX_MACID_123_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE124 0xD55C
+#define R_AX_PWR_MACID_LMT_TABLE124_C1 0xF55C
+#define B_AX_MACID_124_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_124_TXPWR1_EN BIT(25)
+#define B_AX_MACID_124_TXPWR0_EN BIT(24)
+#define B_AX_MACID_124_CCA_PWR_TH_SH 16
+#define B_AX_MACID_124_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_124_TXPWR1_SH 8
+#define B_AX_MACID_124_TXPWR1_MSK 0xff
+#define B_AX_MACID_124_TXPWR0_SH 0
+#define B_AX_MACID_124_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE125 0xD560
+#define R_AX_PWR_MACID_LMT_TABLE125_C1 0xF560
+#define B_AX_MACID_125_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_125_TXPWR1_EN BIT(25)
+#define B_AX_MACID_125_TXPWR0_EN BIT(24)
+#define B_AX_MACID_125_CCA_PWR_TH_SH 16
+#define B_AX_MACID_125_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_125_TXPWR1_SH 8
+#define B_AX_MACID_125_TXPWR1_MSK 0xff
+#define B_AX_MACID_125_TXPWR0_SH 0
+#define B_AX_MACID_125_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE126 0xD564
+#define R_AX_PWR_MACID_LMT_TABLE126_C1 0xF564
+#define B_AX_MACID_126_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_126_TXPWR1_EN BIT(25)
+#define B_AX_MACID_126_TXPWR0_EN BIT(24)
+#define B_AX_MACID_126_CCA_PWR_TH_SH 16
+#define B_AX_MACID_126_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_126_TXPWR1_SH 8
+#define B_AX_MACID_126_TXPWR1_MSK 0xff
+#define B_AX_MACID_126_TXPWR0_SH 0
+#define B_AX_MACID_126_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_MACID_LMT_TABLE127 0xD568
+#define R_AX_PWR_MACID_LMT_TABLE127_C1 0xF568
+#define B_AX_MACID_127_CCA_PWR_TH_EN BIT(26)
+#define B_AX_MACID_127_TXPWR1_EN BIT(25)
+#define B_AX_MACID_127_TXPWR0_EN BIT(24)
+#define B_AX_MACID_127_CCA_PWR_TH_SH 16
+#define B_AX_MACID_127_CCA_PWR_TH_MSK 0xff
+#define B_AX_MACID_127_TXPWR1_SH 8
+#define B_AX_MACID_127_TXPWR1_MSK 0xff
+#define B_AX_MACID_127_TXPWR0_SH 0
+#define B_AX_MACID_127_TXPWR0_MSK 0xff
+
+#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE0 0xD56C
+#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE0_C1 0xF56C
+#define B_AX_MCS0_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS0_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS0_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS0_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS0_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS0_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE1 0xD570
+#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE1_C1 0xF570
+#define B_AX_MCS0_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS0_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS0_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS0_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS0_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS0_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE2 0xD574
+#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE2_C1 0xF574
+#define B_AX_MCS0_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS0_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS0_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS0_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS0_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS0_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE3 0xD578
+#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE3_C1 0xF578
+#define B_AX_MCS0_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS0_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS0_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS0_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS0_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS0_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS0_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE0 0xD57C
+#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE0_C1 0xF57C
+#define B_AX_MCS1_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS1_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS1_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS1_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS1_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS1_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE1 0xD580
+#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE1_C1 0xF580
+#define B_AX_MCS1_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS1_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS1_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS1_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS1_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS1_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE2 0xD584
+#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE2_C1 0xF584
+#define B_AX_MCS1_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS1_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS1_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS1_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS1_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS1_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE3 0xD588
+#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE3_C1 0xF588
+#define B_AX_MCS1_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS1_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS1_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS1_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS1_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS1_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS1_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE0 0xD58C
+#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE0_C1 0xF58C
+#define B_AX_MCS2_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS2_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS2_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS2_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS2_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS2_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE1 0xD590
+#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE1_C1 0xF590
+#define B_AX_MCS2_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS2_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS2_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS2_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS2_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS2_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE2 0xD594
+#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE2_C1 0xF594
+#define B_AX_MCS2_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS2_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS2_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS2_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS2_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS2_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE3 0xD598
+#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE3_C1 0xF598
+#define B_AX_MCS2_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS2_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS2_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS2_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS2_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS2_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS2_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE0 0xD59C
+#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE0_C1 0xF59C
+#define B_AX_MCS3_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS3_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS3_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS3_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS3_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS3_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE1 0xD5A0
+#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE1_C1 0xF5A0
+#define B_AX_MCS3_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS3_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS3_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS3_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS3_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS3_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE2 0xD5A4
+#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE2_C1 0xF5A4
+#define B_AX_MCS3_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS3_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS3_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS3_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS3_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS3_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE3 0xD5A8
+#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE3_C1 0xF5A8
+#define B_AX_MCS3_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS3_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS3_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS3_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS3_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS3_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS3_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE0 0xD5AC
+#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE0_C1 0xF5AC
+#define B_AX_MCS4_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS4_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS4_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS4_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS4_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS4_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE1 0xD5B0
+#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE1_C1 0xF5B0
+#define B_AX_MCS4_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS4_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS4_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS4_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS4_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS4_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE2 0xD5B4
+#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE2_C1 0xF5B4
+#define B_AX_MCS4_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS4_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS4_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS4_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS4_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS4_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE3 0xD5B8
+#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE3_C1 0xF5B8
+#define B_AX_MCS4_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS4_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS4_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS4_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS4_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS4_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS4_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE0 0xD5BC
+#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE0_C1 0xF5BC
+#define B_AX_MCS5_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS5_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS5_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS5_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS5_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS5_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE1 0xD5C0
+#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE1_C1 0xF5C0
+#define B_AX_MCS5_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS5_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS5_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS5_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS5_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS5_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE2 0xD5C4
+#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE2_C1 0xF5C4
+#define B_AX_MCS5_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS5_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS5_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS5_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS5_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS5_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE3 0xD5C8
+#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE3_C1 0xF5C8
+#define B_AX_MCS5_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS5_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS5_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS5_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS5_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS5_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS5_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE0 0xD5CC
+#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE0_C1 0xF5CC
+#define B_AX_MCS6_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS6_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS6_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS6_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS6_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS6_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE1 0xD5D0
+#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE1_C1 0xF5D0
+#define B_AX_MCS6_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS6_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS6_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS6_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS6_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS6_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE2 0xD5D4
+#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE2_C1 0xF5D4
+#define B_AX_MCS6_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS6_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS6_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS6_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS6_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS6_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE3 0xD5D8
+#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE3_C1 0xF5D8
+#define B_AX_MCS6_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS6_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS6_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS6_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS6_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS6_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS6_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE0 0xD5DC
+#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE0_C1 0xF5DC
+#define B_AX_MCS7_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS7_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS7_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS7_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS7_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS7_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE1 0xD5E0
+#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE1_C1 0xF5E0
+#define B_AX_MCS7_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS7_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS7_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS7_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS7_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS7_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE2 0xD5E4
+#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE2_C1 0xF5E4
+#define B_AX_MCS7_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS7_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS7_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS7_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS7_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS7_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE3 0xD5E8
+#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE3_C1 0xF5E8
+#define B_AX_MCS7_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS7_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS7_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS7_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS7_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS7_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS7_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE0 0xD5EC
+#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE0_C1 0xF5EC
+#define B_AX_MCS8_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS8_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS8_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS8_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS8_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS8_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE1 0xD5F0
+#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE1_C1 0xF5F0
+#define B_AX_MCS8_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS8_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS8_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS8_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS8_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS8_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE2 0xD5F4
+#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE2_C1 0xF5F4
+#define B_AX_MCS8_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS8_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS8_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS8_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS8_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS8_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE3 0xD5F8
+#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE3_C1 0xF5F8
+#define B_AX_MCS8_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS8_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS8_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS8_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS8_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS8_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS8_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE0 0xD5FC
+#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE0_C1 0xF5FC
+#define B_AX_MCS9_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS9_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS9_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS9_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS9_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS9_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE1 0xD600
+#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE1_C1 0xF600
+#define B_AX_MCS9_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS9_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS9_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS9_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS9_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS9_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE2 0xD604
+#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE2_C1 0xF604
+#define B_AX_MCS9_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS9_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS9_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS9_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS9_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS9_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE3 0xD608
+#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE3_C1 0xF608
+#define B_AX_MCS9_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS9_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS9_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS9_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS9_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS9_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS9_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE0 0xD60C
+#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE0_C1 0xF60C
+#define B_AX_MCS10_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS10_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS10_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS10_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS10_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS10_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE1 0xD610
+#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE1_C1 0xF610
+#define B_AX_MCS10_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS10_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS10_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS10_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS10_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS10_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE2 0xD614
+#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE2_C1 0xF614
+#define B_AX_MCS10_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS10_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS10_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS10_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS10_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS10_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE3 0xD618
+#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE3_C1 0xF618
+#define B_AX_MCS10_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS10_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS10_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS10_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS10_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS10_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS10_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE0 0xD61C
+#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE0_C1 0xF61C
+#define B_AX_MCS11_TXDIFF_5DB_MCS_OFFSET_SH 16
+#define B_AX_MCS11_TXDIFF_5DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_4DB_MCS_OFFSET_SH 12
+#define B_AX_MCS11_TXDIFF_4DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_3DB_MCS_OFFSET_SH 8
+#define B_AX_MCS11_TXDIFF_3DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_2DB_MCS_OFFSET_SH 4
+#define B_AX_MCS11_TXDIFF_2DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_1DB_MCS_OFFSET_SH 0
+#define B_AX_MCS11_TXDIFF_1DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE1 0xD620
+#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE1_C1 0xF620
+#define B_AX_MCS11_TXDIFF_10DB_MCS_OFFSET_SH 16
+#define B_AX_MCS11_TXDIFF_10DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_9DB_MCS_OFFSET_SH 12
+#define B_AX_MCS11_TXDIFF_9DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_8DB_MCS_OFFSET_SH 8
+#define B_AX_MCS11_TXDIFF_8DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_7DB_MCS_OFFSET_SH 4
+#define B_AX_MCS11_TXDIFF_7DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_6DB_MCS_OFFSET_SH 0
+#define B_AX_MCS11_TXDIFF_6DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE2 0xD624
+#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE2_C1 0xF624
+#define B_AX_MCS11_TXDIFF_15DB_MCS_OFFSET_SH 16
+#define B_AX_MCS11_TXDIFF_15DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_14DB_MCS_OFFSET_SH 12
+#define B_AX_MCS11_TXDIFF_14DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_13DB_MCS_OFFSET_SH 8
+#define B_AX_MCS11_TXDIFF_13DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_12DB_MCS_OFFSET_SH 4
+#define B_AX_MCS11_TXDIFF_12DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_11DB_MCS_OFFSET_SH 0
+#define B_AX_MCS11_TXDIFF_11DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE3 0xD628
+#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE3_C1 0xF628
+#define B_AX_MCS11_TXDIFF_20DB_MCS_OFFSET_SH 16
+#define B_AX_MCS11_TXDIFF_20DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_19DB_MCS_OFFSET_SH 12
+#define B_AX_MCS11_TXDIFF_19DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_18DB_MCS_OFFSET_SH 8
+#define B_AX_MCS11_TXDIFF_18DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_17DB_MCS_OFFSET_SH 4
+#define B_AX_MCS11_TXDIFF_17DB_MCS_OFFSET_MSK 0xf
+#define B_AX_MCS11_TXDIFF_16DB_MCS_OFFSET_SH 0
+#define B_AX_MCS11_TXDIFF_16DB_MCS_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK1M_TXDIFF_TABLE0 0xD62C
+#define R_AX_PWR_CCK1M_TXDIFF_TABLE0_C1 0xF62C
+#define B_AX_CCK1M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_CCK1M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_CCK1M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_CCK1M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_CCK1M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_CCK1M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK1M_TXDIFF_TABLE1 0xD630
+#define R_AX_PWR_CCK1M_TXDIFF_TABLE1_C1 0xF630
+#define B_AX_CCK1M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_CCK1M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_CCK1M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_CCK1M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_CCK1M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_CCK1M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK1M_TXDIFF_TABLE2 0xD634
+#define R_AX_PWR_CCK1M_TXDIFF_TABLE2_C1 0xF634
+#define B_AX_CCK1M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_CCK1M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_CCK1M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_CCK1M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_CCK1M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_CCK1M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK1M_TXDIFF_TABLE3 0xD638
+#define R_AX_PWR_CCK1M_TXDIFF_TABLE3_C1 0xF638
+#define B_AX_CCK1M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_CCK1M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_CCK1M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_CCK1M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_CCK1M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK1M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_CCK1M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK2M_TXDIFF_TABLE0 0xD63C
+#define R_AX_PWR_CCK2M_TXDIFF_TABLE0_C1 0xF63C
+#define B_AX_CCK2M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_CCK2M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_CCK2M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_CCK2M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_CCK2M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_CCK2M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK2M_TXDIFF_TABLE1 0xD640
+#define R_AX_PWR_CCK2M_TXDIFF_TABLE1_C1 0xF640
+#define B_AX_CCK2M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_CCK2M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_CCK2M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_CCK2M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_CCK2M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_CCK2M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK2M_TXDIFF_TABLE2 0xD644
+#define R_AX_PWR_CCK2M_TXDIFF_TABLE2_C1 0xF644
+#define B_AX_CCK2M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_CCK2M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_CCK2M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_CCK2M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_CCK2M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_CCK2M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK2M_TXDIFF_TABLE3 0xD648
+#define R_AX_PWR_CCK2M_TXDIFF_TABLE3_C1 0xF648
+#define B_AX_CCK2M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_CCK2M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_CCK2M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_CCK2M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_CCK2M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK2M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_CCK2M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK5P5M_TXDIFF_TABLE0 0xD64C
+#define R_AX_PWR_CCK5P5M_TXDIFF_TABLE0_C1 0xF64C
+#define B_AX_CCK5P5M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_CCK5P5M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_CCK5P5M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_CCK5P5M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_CCK5P5M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_CCK5P5M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK5P5M_TXDIFF_TABLE1 0xD650
+#define R_AX_PWR_CCK5P5M_TXDIFF_TABLE1_C1 0xF650
+#define B_AX_CCK5P5M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_CCK5P5M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_CCK5P5M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_CCK5P5M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_CCK5P5M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_CCK5P5M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK5P5M_TXDIFF_TABLE2 0xD654
+#define R_AX_PWR_CCK5P5M_TXDIFF_TABLE2_C1 0xF654
+#define B_AX_CCK5P5M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_CCK5P5M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_CCK5P5M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_CCK5P5M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_CCK5P5M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_CCK5P5M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK5P5M_TXDIFF_TABLE3 0xD658
+#define R_AX_PWR_CCK5P5M_TXDIFF_TABLE3_C1 0xF658
+#define B_AX_CCK5P5M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_CCK5P5M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_CCK5P5M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_CCK5P5M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_CCK5P5M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK5P5M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_CCK5P5M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK11M_TXDIFF_TABLE0 0xD65C
+#define R_AX_PWR_CCK11M_TXDIFF_TABLE0_C1 0xF65C
+#define B_AX_CCK11M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_CCK11M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_CCK11M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_CCK11M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_CCK11M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_CCK11M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK11M_TXDIFF_TABLE1 0xD660
+#define R_AX_PWR_CCK11M_TXDIFF_TABLE1_C1 0xF660
+#define B_AX_CCK11M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_CCK11M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_CCK11M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_CCK11M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_CCK11M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_CCK11M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK11M_TXDIFF_TABLE2 0xD664
+#define R_AX_PWR_CCK11M_TXDIFF_TABLE2_C1 0xF664
+#define B_AX_CCK11M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_CCK11M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_CCK11M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_CCK11M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_CCK11M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_CCK11M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_CCK11M_TXDIFF_TABLE3 0xD668
+#define R_AX_PWR_CCK11M_TXDIFF_TABLE3_C1 0xF668
+#define B_AX_CCK11M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_CCK11M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_CCK11M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_CCK11M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_CCK11M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_CCK11M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_CCK11M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY6M_TXDIFF_TABLE0 0xD66C
+#define R_AX_PWR_LEGACY6M_TXDIFF_TABLE0_C1 0xF66C
+#define B_AX_LEGACY6M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY6M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY6M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY6M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY6M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY6M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY6M_TXDIFF_TABLE1 0xD670
+#define R_AX_PWR_LEGACY6M_TXDIFF_TABLE1_C1 0xF670
+#define B_AX_LEGACY6M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY6M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY6M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY6M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY6M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY6M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY6M_TXDIFF_TABLE2 0xD674
+#define R_AX_PWR_LEGACY6M_TXDIFF_TABLE2_C1 0xF674
+#define B_AX_LEGACY6M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY6M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY6M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY6M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY6M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY6M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY6M_TXDIFF_TABLE3 0xD678
+#define R_AX_PWR_LEGACY6M_TXDIFF_TABLE3_C1 0xF678
+#define B_AX_LEGACY6M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY6M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY6M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY6M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY6M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY6M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY6M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY9M_TXDIFF_TABLE0 0xD67C
+#define R_AX_PWR_LEGACY9M_TXDIFF_TABLE0_C1 0xF67C
+#define B_AX_LEGACY9M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY9M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY9M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY9M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY9M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY9M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY9M_TXDIFF_TABLE1 0xD680
+#define R_AX_PWR_LEGACY9M_TXDIFF_TABLE1_C1 0xF680
+#define B_AX_LEGACY9M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY9M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY9M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY9M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY9M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY9M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY9M_TXDIFF_TABLE2 0xD684
+#define R_AX_PWR_LEGACY9M_TXDIFF_TABLE2_C1 0xF684
+#define B_AX_LEGACY9M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY9M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY9M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY9M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY9M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY9M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY9M_TXDIFF_TABLE3 0xD688
+#define R_AX_PWR_LEGACY9M_TXDIFF_TABLE3_C1 0xF688
+#define B_AX_LEGACY9M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY9M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY9M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY9M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY9M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY9M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY9M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY12M_TXDIFF_TABLE0 0xD68C
+#define R_AX_PWR_LEGACY12M_TXDIFF_TABLE0_C1 0xF68C
+#define B_AX_LEGACY12M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY12M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY12M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY12M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY12M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY12M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY12M_TXDIFF_TABLE1 0xD690
+#define R_AX_PWR_LEGACY12M_TXDIFF_TABLE1_C1 0xF690
+#define B_AX_LEGACY12M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY12M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY12M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY12M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY12M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY12M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY12M_TXDIFF_TABLE2 0xD694
+#define R_AX_PWR_LEGACY12M_TXDIFF_TABLE2_C1 0xF694
+#define B_AX_LEGACY12M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY12M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY12M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY12M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY12M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY12M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY12M_TXDIFF_TABLE3 0xD698
+#define R_AX_PWR_LEGACY12M_TXDIFF_TABLE3_C1 0xF698
+#define B_AX_LEGACY12M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY12M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY12M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY12M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY12M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY12M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY12M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY18M_TXDIFF_TABLE0 0xD69C
+#define R_AX_PWR_LEGACY18M_TXDIFF_TABLE0_C1 0xF69C
+#define B_AX_LEGACY18M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY18M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY18M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY18M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY18M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY18M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY18M_TXDIFF_TABLE1 0xD6A0
+#define R_AX_PWR_LEGACY18M_TXDIFF_TABLE1_C1 0xF6A0
+#define B_AX_LEGACY18M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY18M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY18M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY18M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY18M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY18M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY18M_TXDIFF_TABLE2 0xD6A4
+#define R_AX_PWR_LEGACY18M_TXDIFF_TABLE2_C1 0xF6A4
+#define B_AX_LEGACY18M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY18M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY18M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY18M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY18M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY18M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY18M_TXDIFF_TABLE3 0xD6A8
+#define R_AX_PWR_LEGACY18M_TXDIFF_TABLE3_C1 0xF6A8
+#define B_AX_LEGACY18M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY18M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY18M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY18M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY18M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY18M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY18M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY24M_TXDIFF_TABLE0 0xD6AC
+#define R_AX_PWR_LEGACY24M_TXDIFF_TABLE0_C1 0xF6AC
+#define B_AX_LEGACY24M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY24M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY24M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY24M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY24M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY24M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY24M_TXDIFF_TABLE1 0xD6B0
+#define R_AX_PWR_LEGACY24M_TXDIFF_TABLE1_C1 0xF6B0
+#define B_AX_LEGACY24M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY24M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY24M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY24M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY24M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY24M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY24M_TXDIFF_TABLE2 0xD6B4
+#define R_AX_PWR_LEGACY24M_TXDIFF_TABLE2_C1 0xF6B4
+#define B_AX_LEGACY24M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY24M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY24M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY24M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY24M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY24M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY24M_TXDIFF_TABLE3 0xD6B8
+#define R_AX_PWR_LEGACY24M_TXDIFF_TABLE3_C1 0xF6B8
+#define B_AX_LEGACY24M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY24M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY24M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY24M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY24M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY24M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY24M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY36M_TXDIFF_TABLE0 0xD6BC
+#define R_AX_PWR_LEGACY36M_TXDIFF_TABLE0_C1 0xF6BC
+#define B_AX_LEGACY36M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY36M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY36M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY36M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY36M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY36M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY36M_TXDIFF_TABLE1 0xD6C0
+#define R_AX_PWR_LEGACY36M_TXDIFF_TABLE1_C1 0xF6C0
+#define B_AX_LEGACY36M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY36M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY36M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY36M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY36M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY36M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY36M_TXDIFF_TABLE2 0xD6C4
+#define R_AX_PWR_LEGACY36M_TXDIFF_TABLE2_C1 0xF6C4
+#define B_AX_LEGACY36M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY36M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY36M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY36M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY36M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY36M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY36M_TXDIFF_TABLE3 0xD6C8
+#define R_AX_PWR_LEGACY36M_TXDIFF_TABLE3_C1 0xF6C8
+#define B_AX_LEGACY36M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY36M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY36M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY36M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY36M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY36M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY36M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY48M_TXDIFF_TABLE0 0xD6CC
+#define R_AX_PWR_LEGACY48M_TXDIFF_TABLE0_C1 0xF6CC
+#define B_AX_LEGACY48M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY48M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY48M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY48M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY48M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY48M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY48M_TXDIFF_TABLE1 0xD6D0
+#define R_AX_PWR_LEGACY48M_TXDIFF_TABLE1_C1 0xF6D0
+#define B_AX_LEGACY48M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY48M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY48M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY48M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY48M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY48M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY48M_TXDIFF_TABLE2 0xD6D4
+#define R_AX_PWR_LEGACY48M_TXDIFF_TABLE2_C1 0xF6D4
+#define B_AX_LEGACY48M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY48M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY48M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY48M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY48M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY48M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY48M_TXDIFF_TABLE3 0xD6D8
+#define R_AX_PWR_LEGACY48M_TXDIFF_TABLE3_C1 0xF6D8
+#define B_AX_LEGACY48M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY48M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY48M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY48M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY48M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY48M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY48M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY54M_TXDIFF_TABLE0 0xD6DC
+#define R_AX_PWR_LEGACY54M_TXDIFF_TABLE0_C1 0xF6DC
+#define B_AX_LEGACY54M_TXDIFF_5DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY54M_TXDIFF_5DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_4DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY54M_TXDIFF_4DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_3DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY54M_TXDIFF_3DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_2DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY54M_TXDIFF_2DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_1DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY54M_TXDIFF_1DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY54M_TXDIFF_TABLE1 0xD6E0
+#define R_AX_PWR_LEGACY54M_TXDIFF_TABLE1_C1 0xF6E0
+#define B_AX_LEGACY54M_TXDIFF_10DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY54M_TXDIFF_10DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_9DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY54M_TXDIFF_9DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_8DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY54M_TXDIFF_8DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_7DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY54M_TXDIFF_7DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_6DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY54M_TXDIFF_6DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY54M_TXDIFF_TABLE2 0xD6E4
+#define R_AX_PWR_LEGACY54M_TXDIFF_TABLE2_C1 0xF6E4
+#define B_AX_LEGACY54M_TXDIFF_15DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY54M_TXDIFF_15DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_14DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY54M_TXDIFF_14DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_13DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY54M_TXDIFF_13DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_12DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY54M_TXDIFF_12DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_11DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY54M_TXDIFF_11DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_PWR_LEGACY54M_TXDIFF_TABLE3 0xD6E8
+#define R_AX_PWR_LEGACY54M_TXDIFF_TABLE3_C1 0xF6E8
+#define B_AX_LEGACY54M_TXDIFF_20DB_RATE_OFFSET_SH 16
+#define B_AX_LEGACY54M_TXDIFF_20DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_19DB_RATE_OFFSET_SH 12
+#define B_AX_LEGACY54M_TXDIFF_19DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_18DB_RATE_OFFSET_SH 8
+#define B_AX_LEGACY54M_TXDIFF_18DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_17DB_RATE_OFFSET_SH 4
+#define B_AX_LEGACY54M_TXDIFF_17DB_RATE_OFFSET_MSK 0xf
+#define B_AX_LEGACY54M_TXDIFF_16DB_RATE_OFFSET_SH 0
+#define B_AX_LEGACY54M_TXDIFF_16DB_RATE_OFFSET_MSK 0xf
+
+#define R_AX_TXPWR_IMR 0xD9E0
+#define R_AX_TXPWR_IMR_C1 0xF9E0
+#define B_AX_TXPWR_FSM_TIMEOUT_INT_EN BIT(0)
+
+#define R_AX_TXPWR_ISR 0xD9E4
+#define R_AX_TXPWR_ISR_C1 0xF9E4
+#define B_AX_TXPWR_FSM_TIMEOUT_ISR BIT(0)
+
+#define R_AX_TXPWR_DBG_CFG 0xD9F8
+#define R_AX_TXPWR_DBG_CFG_C1 0xF9F8
+#define B_AX_TXPWR_DBG_SEL_SH 24
+#define B_AX_TXPWR_DBG_SEL_MSK 0xff
+#define B_AX_TXPWR_DBG_EN BIT(17)
+#define B_AX_TXPWR_CLK_GATING_DIS BIT(16)
+#define B_AX_TXPWR_TB_NTX BIT(8)
+
+#define R_AX_TXPWR_DBG 0xD9FC
+#define R_AX_TXPWR_DBG_C1 0xF9FC
+#define B_AX_TXPWR_CTRL_DBG_SH 0
+#define B_AX_TXPWR_CTRL_DBG_MSK 0xffffffffL
+
+//
+// BTCOEX
+//
+
+#define R_AX_BTC_CFG 0xDA00
+#define R_AX_BTC_CFG_C1 0xFA00
+#define B_AX_COEX_DLY_CLK_SH 8
+#define B_AX_COEX_DLY_CLK_MSK 0xff
+#define B_AX_BT_BLE_EN BIT(5)
+#define B_AX_BTC_DBG_SEL_SH 3
+#define B_AX_BTC_DBG_SEL_MSK 0x3
+#define B_AX_DIS_BTC_CLK_G BIT(2)
+#define B_AX_GNT_WL_RX_CTRL BIT(1)
+#define B_AX_WL_SRC BIT(0)
+
+#define R_AX_BTC_RST 0xDA04
+#define R_AX_BTC_RST_C1 0xFA04
+#define B_AX_RST_PTA BIT(0)
+
+#define R_AX_COEX_ERR_FLAG 0xDA08
+#define R_AX_COEX_ERR_FLAG_C1 0xFA08
+#define B_AX_COEX_CMD_CRC BIT(1)
+#define B_AX_COEX_CMD_INC BIT(0)
+
+#define R_AX_WL_PRI_MSK 0xDA10
+#define R_AX_WL_PRI_MSK_C1 0xFA10
+#define B_AX_PRI_MASK_RX_TIME_SH 9
+#define B_AX_PRI_MASK_RX_TIME_MSK 0x3
+#define B_AX_PTA_WL_PRI_MASK_BCNQ BIT(8)
+#define B_AX_PTA_WL_PRI_MASK_HIQ BIT(7)
+#define B_AX_PTA_WL_PRI_MASK_CPUMGQ BIT(6)
+#define B_AX_PTA_WL_PRI_MASK_PSMGQ BIT(5)
+#define B_AX_PTA_WL_PRI_MASK_MGQ BIT(4)
+#define B_AX_PTA_WL_PRI_MASK_BK BIT(3)
+#define B_AX_PTA_WL_PRI_MASK_BE BIT(2)
+#define B_AX_PTA_WL_PRI_MASK_VI BIT(1)
+#define B_AX_PTA_WL_PRI_MASK_VO BIT(0)
+
+#define R_AX_BTC_FUNC_EN 0xDA20
+#define R_AX_BTC_FUNC_EN_C1 0xFA20
+#define B_AX_PTA_WL_TX_EN BIT(1)
+#define B_AX_PTA_EDCCA_EN BIT(0)
+
+#define R_AX_COEX_TABLE_1 0xDA24
+#define R_AX_COEX_TABLE_1_C1 0xFA24
+#define B_AX_COEX_TABLE_1_SH 0
+#define B_AX_COEX_TABLE_1_MSK 0xffffffffL
+
+#define R_AX_COEX_TABLE_2 0xDA28
+#define R_AX_COEX_TABLE_2_C1 0xFA28
+#define B_AX_COEX_TABLE_2_SH 0
+#define B_AX_COEX_TABLE_2_MSK 0xffffffffL
+
+#define R_AX_BREAK_TABLE 0xDA2C
+#define R_AX_BREAK_TABLE_C1 0xFA2C
+#define B_AX_COEX_BREAK_TABLE_2_SH 16
+#define B_AX_COEX_BREAK_TABLE_2_MSK 0xffff
+#define B_AX_COEX_BREAK_TABLE_1_SH 0
+#define B_AX_COEX_BREAK_TABLE_1_MSK 0xffff
+
+#define R_AX_BT_COEX_MSK_TABLE 0xDA30
+#define R_AX_BT_COEX_MSK_TABLE_C1 0xFA30
+#define B_AX_PRI_MASK_RX_RESP_V1 BIT(30)
+#define B_AX_PRI_MASK_RXOFDM_V1 BIT(29)
+#define B_AX_PRI_MASK_RXCCK_V1 BIT(28)
+#define B_AX_PRI_MASK_TXAC_SH 21
+#define B_AX_PRI_MASK_TXAC_MSK 0x7f
+#define B_AX_PRI_MASK_NAV_SH 13
+#define B_AX_PRI_MASK_NAV_MSK 0xff
+#define B_AX_PRI_MASK_CCK_V1 BIT(12)
+#define B_AX_PRI_MASK_OFDM_V1 BIT(11)
+#define B_AX_PRI_MASK_RTY_V1 BIT(10)
+#define B_AX_PRI_MASK_NUM_SH 6
+#define B_AX_PRI_MASK_NUM_MSK 0xf
+#define B_AX_PRI_MASK_TYPE_SH 2
+#define B_AX_PRI_MASK_TYPE_MSK 0xf
+#define B_AX_OOB_V1 BIT(1)
+#define B_AX_ANT_SEL_V1 BIT(0)
+
+#define R_AX_BT_COEX_CFG_2 0xDA34
+#define R_AX_BT_COEX_CFG_2_C1 0xFA34
+#define B_AX_GNT_BT_BYPASS_PRIORITY BIT(12)
+#define B_AX_GNT_BT_POLARITY BIT(8)
+#define B_AX_TIMER_SH 0
+#define B_AX_TIMER_MSK 0xff
+
+#define R_AX_BT_COEX_CFG_3 0xDA38
+#define R_AX_BT_COEX_CFG_3_C1 0xFA38
+#define B_AX_R_BT_CNT_THREN BIT(8)
+#define B_AX_R_BT_CNT_THR_SH 0
+#define B_AX_R_BT_CNT_THR_MSK 0xff
+
+#define R_AX_BT_COEX_CFG_4 0xDA3C
+#define R_AX_BT_COEX_CFG_4_C1 0xFA3C
+#define B_AX_ANT_DIVERSITY_SEL_1 BIT(9)
+#define B_AX_ANTSEL_FOR_BT_CTRL_EN_1 BIT(8)
+#define B_AX_WLACT_LOW_GNTWL_EN_1 BIT(2)
+#define B_AX_WLACT_HIGH_GNTBT_EN_1 BIT(1)
+#define B_AX_NAV_UPPER_1_V1 BIT(0)
+
+#define R_AX_CSR_MODE 0xDA40
+#define R_AX_CSR_MODE_C1 0xFA40
+#define B_AX_BT_CNT_RST BIT(16)
+#define B_AX_BT_STAT_DELAY_SH 12
+#define B_AX_BT_STAT_DELAY_MSK 0xf
+#define B_AX_BT_TRX_INIT_DETECT_SH 8
+#define B_AX_BT_TRX_INIT_DETECT_MSK 0xf
+#define B_AX_BT_PRI_DETECT_TO_SH 4
+#define B_AX_BT_PRI_DETECT_TO_MSK 0xf
+#define B_AX_WL_ACT_MSK BIT(3)
+#define B_AX_STATIS_BT_EN BIT(2)
+#define B_AX_WL_ACT_MASK_ENABLE BIT(1)
+#define B_AX_ENHANCED_BT BIT(0)
+
+#define R_AX_BT_STAST_HIGH 0xDA44
+#define R_AX_BT_STAST_HIGH_C1 0xFA44
+#define B_AX_STATIS_BT_HI_RX_SH 16
+#define B_AX_STATIS_BT_HI_RX_MSK 0xffff
+#define B_AX_STATIS_BT_HI_TX_SH 0
+#define B_AX_STATIS_BT_HI_TX_MSK 0xffff
+
+#define R_AX_BT_STAST_LOW 0xDA48
+#define R_AX_BT_STAST_LOW_C1 0xFA48
+#define B_AX_STATIS_BT_LO_RX_1_SH 16
+#define B_AX_STATIS_BT_LO_RX_1_MSK 0xffff
+#define B_AX_STATIS_BT_LO_TX_1_SH 0
+#define B_AX_STATIS_BT_LO_TX_1_MSK 0xffff
+
+#define R_AX_TDMA_MODE 0xDA4C
+#define R_AX_TDMA_MODE_C1 0xFA4C
+#define B_AX_R_BT_CMD_RPT_SH 16
+#define B_AX_R_BT_CMD_RPT_MSK 0xffff
+#define B_AX_R_RPT_FROM_BT_SH 8
+#define B_AX_R_RPT_FROM_BT_MSK 0xff
+#define B_AX_BT_HID_ISR_SET_SH 6
+#define B_AX_BT_HID_ISR_SET_MSK 0x3
+#define B_AX_TDMA_BT_START_NOTIFY BIT(5)
+#define B_AX_ENABLE_TDMA_FW_MODE BIT(4)
+#define B_AX_ENABLE_PTA_TDMA_MODE BIT(3)
+#define B_AX_ENABLE_COEXIST_TAB_IN_TDMA BIT(2)
+#define B_AX_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA BIT(1)
+#define B_AX_RTK_BT_ENABLE BIT(0)
+
+#define R_AX_RTK_MODE_RPT 0xDA50
+#define R_AX_RTK_MODE_RPT_C1 0xFA50
+#define B_AX_BT_PROFILE_SH 24
+#define B_AX_BT_PROFILE_MSK 0xff
+#define B_AX_BT_POWER_SH 16
+#define B_AX_BT_POWER_MSK 0xff
+#define B_AX_BT_PREDECT_STATUS_SH 8
+#define B_AX_BT_PREDECT_STATUS_MSK 0xff
+#define B_AX_BT_CMD_INFO_SH 0
+#define B_AX_BT_CMD_INFO_MSK 0xff
+
+#define R_AX_RTK_MODE_CFG 0xDA54
+#define R_AX_RTK_MODE_CFG_C1 0xFA54
+#define B_AX_EN_MAC_NULL_PKT_NOTIFY BIT(31)
+#define B_AX_EN_WLAN_RPT_AND_BT_QUERY BIT(30)
+#define B_AX_EN_BT_STSTUS_RPT BIT(29)
+#define B_AX_EN_BT_POWER BIT(28)
+#define B_AX_EN_BT_CHANNEL BIT(27)
+#define B_AX_EN_BT_SLOT_CHANGE BIT(26)
+#define B_AX_EN_BT_PROFILE_OR_HID BIT(25)
+#define B_AX_WLAN_RPT_NOTIFY BIT(24)
+#define B_AX_WLAN_RPT_DATA_SH 16
+#define B_AX_WLAN_RPT_DATA_MSK 0xff
+#define B_AX_CMD_ID_SH 8
+#define B_AX_CMD_ID_MSK 0xff
+#define B_AX_BT_DATA_SH 0
+#define B_AX_BT_DATA_MSK 0xff
+
+#define R_AX_RTK_MODE_TO 0xDA58
+#define R_AX_RTK_MODE_TO_C1 0xFA58
+#define B_AX_WLAN_RPT_TO_SH 0
+#define B_AX_WLAN_RPT_TO_MSK 0xff
+
+#define R_AX_BT_COEX_ISO 0xDA5C
+#define R_AX_BT_COEX_ISO_C1 0xFA5C
+#define B_AX_ISOLATION_CHK_0_SH 1
+#define B_AX_ISOLATION_CHK_0_MSK 0x7fffff
+#define B_AX_ISOLATION_EN BIT(0)
+
+#define R_AX_BT_COEX_ISO_CHK_1 0xDA60
+#define R_AX_BT_COEX_ISO_CHK_1_C1 0xFA60
+#define B_AX_ISOLATION_CHK_1_SH 0
+#define B_AX_ISOLATION_CHK_1_MSK 0xffffffffL
+
+#define R_AX_BT_COEX_ISO_CHK_2 0xDA64
+#define R_AX_BT_COEX_ISO_CHK_2_C1 0xFA64
+#define B_AX_BT_HID_ISR BIT(31)
+#define B_AX_BT_QUERY_ISR BIT(30)
+#define B_AX_MAC_NULL_PKT_NOTIFY_ISR BIT(29)
+#define B_AX_WLAN_RPT_ISR BIT(28)
+#define B_AX_BT_POWER_ISR BIT(27)
+#define B_AX_BT_CHANNEL_ISR BIT(26)
+#define B_AX_BT_SLOT_CHANGE_ISR BIT(25)
+#define B_AX_BT_PROFILE_ISR BIT(24)
+#define B_AX_ISOLATION_CHK_2_SH 0
+#define B_AX_ISOLATION_CHK_2_MSK 0xffffff
+
+#define R_AX_BT_COEX_CFG_5 0xDA6C
+#define R_AX_BT_COEX_CFG_5_C1 0xFA6C
+#define B_AX_BT_TIME_SH 6
+#define B_AX_BT_TIME_MSK 0x3ffffff
+#define B_AX_BT_RPT_SAMPLE_RATE_SH 0
+#define B_AX_BT_RPT_SAMPLE_RATE_MSK 0x3f
+
+#define R_AX_BT_ACT_CFG 0xDA70
+#define R_AX_BT_ACT_CFG_C1 0xFA70
+#define B_AX_BT_EISR_EN_SH 16
+#define B_AX_BT_EISR_EN_MSK 0xff
+#define B_AX_BT_ACT_FALLING_ISR BIT(10)
+#define B_AX_BT_ACT_RISING_ISR BIT(9)
+#define B_AX_TDMA_TO_ISR BIT(8)
+#define B_AX_BT_CH_SH 0
+#define B_AX_BT_CH_MSK 0x7f
+
+#define R_AX_BT_TIME_CNT 0xDA74
+#define R_AX_BT_TIME_CNT_C1 0xFA74
+#define B_AX_BT_TIME_CNT_SH 0
+#define B_AX_BT_TIME_CNT_MSK 0xff
+
+#define R_AX_WLACT_MASK_CTRL 0xDA7C
+#define R_AX_WLACT_MASK_CTRL_C1 0xFA7C
+#define B_AX_RX_RTS_NAV_SH 8
+#define B_AX_RX_RTS_NAV_MSK 0xff
+#define B_AX_RESET_RTS_SH 0
+#define B_AX_RESET_RTS_MSK 0xff
+
+#define R_AX_LTE_CTRL 0xDAF0
+#define R_AX_LTE_CTRL_C1 0xFAF0
+#define B_AX_LTE_SET BIT(31)
+#define B_AX_LTE_RW BIT(30)
+#define B_AX_LTE_RDY BIT(29)
+#define B_AX_LTE_BYTE_EN_SH 16
+#define B_AX_LTE_BYTE_EN_MSK 0xf
+#define B_AX_LTE_ADDR_SH 0
+#define B_AX_LTE_ADDR_MSK 0xffff
+
+#define R_AX_LTE_WDATA 0xDAF4
+#define R_AX_LTE_WDATA_C1 0xFAF4
+#define B_AX_LTE_WDATA_SH 0
+#define B_AX_LTE_WDATA_MSK 0xffffffffL
+
+#define R_AX_LTE_RDATA 0xDAF8
+#define R_AX_LTE_RDATA_C1 0xFAF8
+#define B_AX_LTE_RDATA_SH 0
+#define B_AX_LTE_RDATA_MSK 0xffffffffL
+
+//
+// WL_AX_Reg_CMAC_0.xls
+//
+
+//
+// COMMON
+//
+#define B_AX_R_BIST_TMCK BIT(15)
+
+//
+// SCH
+//
+#define B_AX_PORT_RST_TSF_ADV BIT(1)
+#define B_AX_SCH_RESP_CTRL BIT(0)
+
+//
+// PTCL
+//
+
+//
+// CMAC_DMA
+//
+
+//
+// TMAC
+//
+#define B_AX_TXBF_EN_ERROR_FLAG_CLR BIT(28)
+
+//
+// TRXPTCL
+//
+#define B_AX_WMAC_RMAC_BUSY_ABORT_RESP_TX_SH 24
+#define B_AX_WMAC_RMAC_BUSY_ABORT_RESP_TX_MSK 0xff
+#define B_AX_WMAC_NAV_ABORT_RESP_TX_SH 16
+#define B_AX_WMAC_NAV_ABORT_RESP_TX_MSK 0xff
+#define B_AX_WMAC_SEC_CCA_ABORT_RESP_TX_SH 8
+#define B_AX_WMAC_SEC_CCA_ABORT_RESP_TX_MSK 0xff
+
+#define R_AX_BFMER_CTRL_1 0xCD7C
+#define R_AX_BFMER_CTRL_1_C1 0xED7C
+
+//
+// RMAC
+//
+
+//
+// PWR
+//
+
+//
+// BTCOEX
+//
+
+//
+// WL_AX_Reg_CMAC_0.xls
+//
+
+//
+// COMMON
+//
+
+#define R_AX_CMAC_TABLE 0xC008
+#define R_AX_CMAC_TABLE_C1 0xE008
+#define B_AX_CMAC_TABLE_IO_RST BIT(16)
+#define B_AX_CMAC_TABLE_ADDR_HOLE_SH 0
+#define B_AX_CMAC_TABLE_ADDR_HOLE_MSK 0xffff
+
+#define R_AX_CMAC_HWSSN01 0xC020
+#define R_AX_CMAC_HWSSN01_C1 0xE020
+#define B_AX_HW_CMAC_SSN1_SH 16
+#define B_AX_HW_CMAC_SSN1_MSK 0xfff
+#define B_AX_HW_CMAC_SSN0_SH 0
+#define B_AX_HW_CMAC_SSN0_MSK 0xfff
+
+#define R_AX_CMAC_HWSSN23 0xC024
+#define R_AX_CMAC_HWSSN23_C1 0xE024
+#define B_AX_HW_CMAC_SSN3_SH 16
+#define B_AX_HW_CMAC_SSN3_MSK 0xfff
+#define B_AX_HW_CMAC_SSN2_SH 0
+#define B_AX_HW_CMAC_SSN2_MSK 0xfff
+#define B_AX_R_BIST_TMCK_W BIT(15)
+
+#define R_AX_PARAM_BIST_RSTN 0xC050
+#define R_AX_PARAM_BIST_RSTN_C1 0xE050
+#define B_AX_BIST_RST_N_SH 0
+#define B_AX_BIST_RST_N_MSK 0x7ff
+
+#define R_AX_PARAM_BIST_DONE 0xC054
+#define R_AX_PARAM_BIST_DONE_C1 0xE054
+#define B_AX_BIST_DONE_SH 0
+#define B_AX_BIST_DONE_MSK 0xffffffffL
+
+#define R_AX_PARAM_BIST_FAIL 0xC058
+#define R_AX_PARAM_BIST_FAIL_C1 0xE058
+#define B_AX_BIST_FAIL_SH 0
+#define B_AX_BIST_FAIL_MSK 0xffffffffL
+
+#define R_AX_PARAM_DRF_PAUSE 0xC05C
+#define R_AX_PARAM_DRF_PAUSE_C1 0xE05C
+#define B_AX_BIST_DRF_PAUSE_CMAC_SH 0
+#define B_AX_BIST_DRF_PAUSE_CMAC_MSK 0xffffffffL
+
+#define R_AX_PARAM_BIST_RSTN_SHARE 0xC060
+#define R_AX_PARAM_BIST_RSTN_SHARE_C1 0xE060
+#define B_AX_R_BIST_RST_N_CMAC_SHARE_SH 0
+#define B_AX_R_BIST_RST_N_CMAC_SHARE_MSK 0x1f
+
+#define R_AX_PARAM_BIST_DONE_SHARE 0xC064
+#define R_AX_PARAM_BIST_DONE_SHARE_C1 0xE064
+#define B_AX_BIST_DONE_CMAC_SHARE_SH 0
+#define B_AX_BIST_DONE_CMAC_SHARE_MSK 0xffffffffL
+
+#define R_AX_PARAM_BIST_FAIL_SHARE 0xC068
+#define R_AX_PARAM_BIST_FAIL_SHARE_C1 0xE068
+#define B_AX_BIST_FAIL_CMAC_SHARE_SH 0
+#define B_AX_BIST_FAIL_CMAC_SHARE_MSK 0xffffffffL
+
+#define R_AX_RARAM_DRF_PAUSE_SHARE 0xC06C
+#define R_AX_RARAM_DRF_PAUSE_SHARE_C1 0xE06C
+#define B_AX_BIST_DRF_PAUSE_CMAC_SHARE_SH 0
+#define B_AX_BIST_DRF_PAUSE_CMAC_SHARE_MSK 0xffffffffL
+#define B_AX_GID_15_00_POSITION_SH 0
+#define B_AX_GID_15_00_POSITION_MSK 0xffffffffL
+#define B_AX_GID_31_16_POSITION_SH 0
+#define B_AX_GID_31_16_POSITION_MSK 0xffffffffL
+#define B_AX_GID_47_32_POSITION_SH 0
+#define B_AX_GID_47_32_POSITION_MSK 0xffffffffL
+#define B_AX_GID_63_48_POSITION_SH 0
+#define B_AX_GID_63_48_POSITION_MSK 0xffffffffL
+#define B_AX_GID_31_00_POSITION_EN_SH 0
+#define B_AX_GID_31_00_POSITION_EN_MSK 0xffffffffL
+#define B_AX_GID_63_32_POSITION_EN_SH 0
+#define B_AX_GID_63_32_POSITION_EN_MSK 0xffffffffL
+#define B_AX_FS_PSTIMER_6_INT_EN BIT(30)
+#define B_AX_FS_PSTIMER_6_INT BIT(30)
+#define B_AX_RDATA_158_SH 0
+#define B_AX_RDATA_158_MSK 0xffffffffL
+#define B_AX_RDATA_15C_SH 0
+#define B_AX_RDATA_15C_MSK 0xffffffffL
+#define B_AX_CMAC_FW_ERR_IDCT_EN BIT(16)
+#define B_AX_PTCL_TX_IDLETO_IDCT_EN BIT(9)
+#define B_AX_WMAC_RX_IDLETO_IDCT_EN BIT(8)
+#define B_AX_CMAC_FW_ERR_IDCT BIT(16)
+#define B_AX_PTCL_TX_IDLETO_IDCT BIT(9)
+#define B_AX_WMAC_RX_IDLETO_IDCT BIT(8)
+#define B_AX_DMAC_FW_ERR_IDCT_IMR BIT(31)
+#define B_AX_DMAC_FW_TRIG_IDCT BIT(0)
+#define B_AX_DMAC_FW_ERR_IDCT_SRC BIT(31)
+
+//
+// SCH
+//
+#define B_AX_CMAC_MGQ_MACID31_0_DROP_SH 0
+#define B_AX_CMAC_MGQ_MACID31_0_DROP_MSK 0xffffffffL
+#define B_AX_CMAC_MGQ_MACID63_32_DROP_SH 0
+#define B_AX_CMAC_MGQ_MACID63_32_DROP_MSK 0xffffffffL
+#define B_AX_CMAC_MGQ_MACID95_64_DROP_SH 0
+#define B_AX_CMAC_MGQ_MACID95_64_DROP_MSK 0xffffffffL
+#define B_AX_CMAC_MGQ_MACID127_96_DROP_SH 0
+#define B_AX_CMAC_MGQ_MACID127_96_DROP_MSK 0xffffffffL
+#define B_AX_SLOT_EXT_THD_SH 24
+#define B_AX_SLOT_EXT_THD_MSK 0xf
+#define B_AX_BURST_CNT_DOWN_TIME_SH 16
+#define B_AX_BURST_CNT_DOWN_TIME_MSK 0x7f
+#define B_AX_US_TIME_SH 8
+#define B_AX_US_TIME_MSK 0xff
+#define B_AX_SIFS_TIMEOUT_TB_AGGR_V1_SH 24
+#define B_AX_SIFS_TIMEOUT_TB_AGGR_V1_MSK 0xff
+#define B_AX_R_SIFS_AGGR_TIME_V1_SH 24
+#define B_AX_R_SIFS_AGGR_TIME_V1_MSK 0xff
+#define B_AX_TXPKTCTL_RST_EDCA_EN BIT(17)
+#define B_AX_WMAC_RST_EDCA_EN BIT(16)
+#define B_AX_EDCCA_PER20_BITMAP_SIFS_EN BIT(10)
+#define B_AX_SCH_DBG_FORCE_ABORT_CNT_SH 24
+#define B_AX_SCH_DBG_FORCE_ABORT_CNT_MSK 0xf
+#define B_AX_SCH_ABORT_BRK_TB_EN BIT(12)
+#define B_AX_SCH_ABORT_BRK_BURST_EN BIT(11)
+#define B_AX_PORT_FUNC_EN_LOW_AUTO_RST BIT(10)
+#define B_AX_SCH_CLK_GATING_DIS BIT(9)
+#define B_AX_SCH_DBG_RST_EDCA_CLR_P BIT(7)
+#define B_AX_SCH_DBG_RST_EDCA_EN BIT(6)
+#define B_AX_SCH_FORCE_ABORT_P BIT(3)
+#define B_AX_SCH_FORCE_ABORT_AUTO_EN BIT(2)
+#define B_AX_CTN_TXEN_TWT_3 BIT(17)
+#define B_AX_CTN_TXEN_TWT_2 BIT(16)
+#define B_AX_PREBKF_TIME_NONAC_SH 8
+#define B_AX_PREBKF_TIME_NONAC_MSK 0x1f
+#define B_AX_TB_CHK_EDCCA_PER20 BIT(24)
+
+#define R_AX_CTN_DRV_TXEN 0xC398
+#define R_AX_CTN_DRV_TXEN_C1 0xE398
+#define B_AX_TXFIAL_BRK_TXOP_EN BIT(9)
+#define B_AX_PSTIMER6_EN BIT(27)
+#define B_AX_PSTIMER6_SEL_SH 24
+#define B_AX_PSTIMER6_SEL_MSK 0x7
+
+#define R_AX_PSTIMER6 0xC5F4
+#define R_AX_PSTIMER6_C1 0xE5F4
+#define B_AX_PSTIMER6_VAL_SH 0
+#define B_AX_PSTIMER6_VAL_MSK 0xffffffffL
+
+//
+// PTCL
+//
+#define B_AX_DIS_PTCL_CLK_GATING BIT(5)
+#define B_AX_EN_MU2SU_CHK_PROTECT_PPDU BIT(19)
+#define B_AX_RPT_TXOP_START_PROTECT BIT(18)
+#define B_AX_RANDOM_GEN_CMD_ABORT_EN BIT(17)
+#define B_AX_PHYTXON_ENDPS_RESP_CHK BIT(16)
+#define B_AX_CTN_CHK_SEQ_REQ_EN BIT(15)
+#define B_AX_PTCL_RLS_ALLFAIL_EN BIT(14)
+#define B_AX_MAX_AGG_NUM_FIX_MODE_EN BIT(13)
+#define B_AX_DIS_MURU_SEC_Q_EMPTY_CHK BIT(12)
+#define B_AX_OFDM_LEN_TH_SH 20
+#define B_AX_OFDM_LEN_TH_MSK 0xfff
+#define B_AX_BAR_TXRATE_FOR_NULL_WD_SH 20
+#define B_AX_BAR_TXRATE_FOR_NULL_WD_MSK 0xf
+#define B_AX_OFDM_CCK_ERR_PROC BIT(6)
+#define B_AX_PKT_LAST_TX BIT(5)
+#define B_AX_ATM_PRI BIT(13)
+#define B_AX_CMAC_DMA_BLOCK_TX_THD_SH 16
+#define B_AX_CMAC_DMA_BLOCK_TX_THD_MSK 0x3f
+#define B_AX_TXOP_END_RPT_EN BIT(10)
+
+#define R_AX_PTCL_F2P_RLS 0xC664
+#define R_AX_PTCL_F2P_RLS_C1 0xE664
+#define B_AX_F2PRLS_PRTID_NEED_RPT_SH 24
+#define B_AX_F2PRLS_PRTID_NEED_RPT_MSK 0x7
+#define B_AX_F2PRLS_QUEID_NEED_RPT_SH 16
+#define B_AX_F2PRLS_QUEID_NEED_RPT_MSK 0x3f
+#define B_AX_F2PRLS_PRTID_NO_RPT_SH 8
+#define B_AX_F2PRLS_PRTID_NO_RPT_MSK 0x7
+#define B_AX_F2PRLS_QUEID_NO_RPT_SH 0
+#define B_AX_F2PRLS_QUEID_NO_RPT_MSK 0x3f
+
+#define R_AX_PTCL_PRELD_CTRL 0xC668
+#define R_AX_PTCL_PRELD_CTRL_C1 0xE668
+#define B_AX_PRELD_MGQ2_EN BIT(22)
+#define B_AX_PRELD_MGQ1_EN BIT(21)
+#define B_AX_PRELD_MGQ0_EN BIT(20)
+#define B_AX_PRELD_HIQ_P4_EN BIT(19)
+#define B_AX_PRELD_HIQ_P3_EN BIT(18)
+#define B_AX_PRELD_HIQ_P2_EN BIT(17)
+#define B_AX_PRELD_HIQ_P1_EN BIT(16)
+#define B_AX_PRELD_HIQ_P0MB15_EN BIT(15)
+#define B_AX_PRELD_HIQ_P0MB14_EN BIT(14)
+#define B_AX_PRELD_HIQ_P0MB13_EN BIT(13)
+#define B_AX_PRELD_HIQ_P0MB12_EN BIT(12)
+#define B_AX_PRELD_HIQ_P0MB11_EN BIT(11)
+#define B_AX_PRELD_HIQ_P0MB10_EN BIT(10)
+#define B_AX_PRELD_HIQ_P0MB9_EN BIT(9)
+#define B_AX_PRELD_HIQ_P0MB8_EN BIT(8)
+#define B_AX_PRELD_HIQ_P0MB7_EN BIT(7)
+#define B_AX_PRELD_HIQ_P0MB6_EN BIT(6)
+#define B_AX_PRELD_HIQ_P0MB5_EN BIT(5)
+#define B_AX_PRELD_HIQ_P0MB4_EN BIT(4)
+#define B_AX_PRELD_HIQ_P0MB3_EN BIT(3)
+#define B_AX_PRELD_HIQ_P0MB2_EN BIT(2)
+#define B_AX_PRELD_HIQ_P0MB1_EN BIT(1)
+#define B_AX_PRELD_HIQ_P0_EN BIT(0)
+#define B_AX_DISABLE_TXOP_CFE BIT(31)
+#define B_AX_DISABLE_LSIG_CFE BIT(30)
+#define B_AX_CMAC_DMA_BLOCK_TX BIT(26)
+#define B_AX_CMAC_DMA_BREAK_TXOP BIT(25)
+#define B_AX_TXOP_BK_EN_V1_SH 16
+#define B_AX_TXOP_BK_EN_V1_MSK 0x1ff
+#define B_AX_TXQ_NAV_MSK_SH 24
+#define B_AX_TXQ_NAV_MSK_MSK 0xff
+#define B_AX_LSIG_TXOP_TXCMD_NAV BIT(18)
+#define B_AX_RTS_NAV_TXOP BIT(17)
+#define B_AX_BCN_DROP_DSTQUEID_SH 8
+#define B_AX_BCN_DROP_DSTQUEID_MSK 0x3f
+#define B_AX_BCN_DROP_PRTQUEID_SH 4
+#define B_AX_BCN_DROP_PRTQUEID_MSK 0x7
+#define B_AX_BCNQ_PKTIN_EN BIT(1)
+
+#define R_AX_PTCL_IMR_2 0xC6B8
+#define R_AX_PTCL_IMR_2_C1 0xE6B8
+#define B_AX_PTCL_IMR2_SH 0
+#define B_AX_PTCL_IMR2_MSK 0xffffffffL
+
+#define R_AX_PTCL_ISR_2 0xC6BC
+#define R_AX_PTCL_ISR_2_C1 0xE6BC
+#define B_AX_PTCL_ISR2_SH 0
+#define B_AX_PTCL_ISR2_MSK 0xffffffffL
+#define B_AX_FSM1_TIMEOUT_ERR_INT_EN BIT(1)
+#define B_AX_PTCL_IMR1_SH 0
+#define B_AX_PTCL_IMR1_MSK 0xffffffffL
+#define B_AX_PTCL_ISR1_SH 0
+#define B_AX_PTCL_ISR1_MSK 0xffffffffL
+
+#define R_AX_PTCL_F2P_INFO_PRI 0xC6D0
+#define R_AX_PTCL_F2P_INFO_PRI_C1 0xE6D0
+#define B_AX_F2PCMD_PKTID_INFO_PRI_SH 0
+#define B_AX_F2PCMD_PKTID_INFO_PRI_MSK 0xffffffffL
+
+#define R_AX_PTCL_F2P_INFO_0_1 0xC6D4
+#define R_AX_PTCL_F2P_INFO_0_1_C1 0xE6D4
+#define B_AX_F2PCMD_PKTID_INFO_S1_S0_SH 0
+#define B_AX_F2PCMD_PKTID_INFO_S1_S0_MSK 0xffffffffL
+
+#define R_AX_PTCL_F2P_INFO_2_3 0xC6D8
+#define R_AX_PTCL_F2P_INFO_2_3_C1 0xE6D8
+#define B_AX_F2PCMD_PKTID_INFO_S3_S2_SH 0
+#define B_AX_F2PCMD_PKTID_INFO_S3_S2_MSK 0xffffffffL
+
+#define R_AX_PTCL_F2P_INFO_4_5 0xC6DC
+#define R_AX_PTCL_F2P_INFO_4_5_C1 0xE6DC
+#define B_AX_F2PCMD_PKTID_INFO_S5_S4_SH 0
+#define B_AX_F2PCMD_PKTID_INFO_S5_S4_MSK 0xffffffffL
+#define B_AX_FSM1_TIMEOUT_THB_AX_UNIT_SH 8
+#define B_AX_FSM1_TIMEOUT_THB_AX_UNIT_MSK 0x3
+#define B_AX_RPT_ABORT_CNT_RST BIT(4)
+#define B_AX_TX_ABORT_ALWAYS_END_CMD BIT(2)
+#define B_AX_PTCL_TXOP_STAT BIT(8)
+#define B_AX_RPT_CMAC_DBG_INFO_SEL_SH 12
+#define B_AX_RPT_CMAC_DBG_INFO_SEL_MSK 0xf
+
+#define R_AX_PTCL_ERR_FLAG 0xC6F8
+#define R_AX_PTCL_ERR_FLAG_C1 0xE6F8
+
+#define R_AX_PTCL_DBG_INFO_1 0xC6FC
+#define R_AX_PTCL_DBG_INFO_1_C1 0xE6FC
+#define B_AX_PTCL_RPT_CMAC_DBG_INFO_SH 0
+#define B_AX_PTCL_RPT_CMAC_DBG_INFO_MSK 0xffff
+#define B_AX_USER_CMD_VALID_SH 24
+#define B_AX_USER_CMD_VALID_MSK 0xff
+
+#define R_AX_USR_CMD_U4 0xC718
+#define R_AX_USR_CMD_U4_C1 0xE718
+#define B_AX_USER_CMD_U4_SH 0
+#define B_AX_USER_CMD_U4_MSK 0xffffffffL
+
+#define R_AX_USR_CMD_U5 0xC71C
+#define R_AX_USR_CMD_U5_C1 0xE71C
+#define B_AX_USER_CMD_U5_SH 0
+#define B_AX_USER_CMD_U5_MSK 0xffffffffL
+
+#define R_AX_USR_CMD_U6 0xC720
+#define R_AX_USR_CMD_U6_C1 0xE720
+#define B_AX_USER_CMD_U6_SH 0
+#define B_AX_USER_CMD_U6_MSK 0xffffffffL
+
+#define R_AX_USR_CMD_U7 0xC724
+#define R_AX_USR_CMD_U7_C1 0xE724
+#define B_AX_USER_CMD_U7_SH 0
+#define B_AX_USER_CMD_U7_MSK 0xffffffffL
+
+#define R_AX_LEN_CMD_U0_V1 0xC72C
+#define R_AX_LEN_CMD_U0_V1_C1 0xE72C
+
+#define R_AX_LEN_CMD_U1_V1 0xC730
+#define R_AX_LEN_CMD_U1_V1_C1 0xE730
+
+#define R_AX_LEN_CMD_U2_V1 0xC734
+#define R_AX_LEN_CMD_U2_V1_C1 0xE734
+
+#define R_AX_LEN_CMD_U3_V1 0xC738
+#define R_AX_LEN_CMD_U3_V1_C1 0xE738
+
+#define R_AX_LEN_CMD_U4 0xC73C
+#define R_AX_LEN_CMD_U4_C1 0xE73C
+#define B_AX_LEN_CMD_U4_SH 0
+#define B_AX_LEN_CMD_U4_MSK 0xffffffffL
+
+#define R_AX_LEN_CMD_U5 0xC740
+#define R_AX_LEN_CMD_U5_C1 0xE740
+#define B_AX_LEN_CMD_U5_SH 0
+#define B_AX_LEN_CMD_U5_MSK 0xffffffffL
+
+#define R_AX_LEN_CMD_U6 0xC744
+#define R_AX_LEN_CMD_U6_C1 0xE744
+#define B_AX_LEN_CMD_U6_SH 0
+#define B_AX_LEN_CMD_U6_MSK 0xffffffffL
+
+#define R_AX_LEN_CMD_U7 0xC748
+#define R_AX_LEN_CMD_U7_C1 0xE748
+#define B_AX_LEN_CMD_U7_SH 0
+#define B_AX_LEN_CMD_U7_MSK 0xffffffffL
+
+#define R_AX_USR_INFO_U0 0xC74C
+#define R_AX_USR_INFO_U0_C1 0xE74C
+#define B_AX_USB_AX_IFO_U0_SH 0
+#define B_AX_USB_AX_IFO_U0_MSK 0xffffffffL
+
+#define R_AX_USR_INFO_U1 0xC750
+#define R_AX_USR_INFO_U1_C1 0xE750
+#define B_AX_USB_AX_IFO_U1_SH 0
+#define B_AX_USB_AX_IFO_U1_MSK 0xffffffffL
+
+#define R_AX_USR_INFO_U2 0xC754
+#define R_AX_USR_INFO_U2_C1 0xE754
+#define B_AX_USB_AX_IFO_U2_SH 0
+#define B_AX_USB_AX_IFO_U2_MSK 0xffffffffL
+
+#define R_AX_USR_INFO_U3 0xC758
+#define R_AX_USR_INFO_U3_C1 0xE758
+#define B_AX_USB_AX_IFO_U3_SH 0
+#define B_AX_USB_AX_IFO_U3_MSK 0xffffffffL
+
+#define R_AX_USR_INFO_U4 0xC75C
+#define R_AX_USR_INFO_U4_C1 0xE75C
+#define B_AX_USB_AX_IFO_U4_SH 0
+#define B_AX_USB_AX_IFO_U4_MSK 0xffffffffL
+
+#define R_AX_USR_INFO_U5 0xC760
+#define R_AX_USR_INFO_U5_C1 0xE760
+#define B_AX_USB_AX_IFO_U5_SH 0
+#define B_AX_USB_AX_IFO_U5_MSK 0xffffffffL
+
+#define R_AX_USR_INFO_U6 0xC764
+#define R_AX_USR_INFO_U6_C1 0xE764
+#define B_AX_USB_AX_IFO_U6_SH 0
+#define B_AX_USB_AX_IFO_U6_MSK 0xffffffffL
+
+#define R_AX_USR_INFO_U7 0xC768
+#define R_AX_USR_INFO_U7_C1 0xE768
+#define B_AX_USB_AX_IFO_U7_SH 0
+#define B_AX_USB_AX_IFO_U7_MSK 0xffffffffL
+
+#define R_AX_PTCL_TX_MACID_0_V1 0xC76C
+#define R_AX_PTCL_TX_MACID_0_V1_C1 0xE76C
+
+#define R_AX_PTCL_TX_MACID_1 0xC770
+#define R_AX_PTCL_TX_MACID_1_C1 0xE770
+#define B_AX_TX_MACID_7_SH 24
+#define B_AX_TX_MACID_7_MSK 0xff
+#define B_AX_TX_MACID_6_SH 16
+#define B_AX_TX_MACID_6_MSK 0xff
+#define B_AX_TX_MACID_5_SH 8
+#define B_AX_TX_MACID_5_MSK 0xff
+#define B_AX_TX_MACID_4_SH 0
+#define B_AX_TX_MACID_4_MSK 0xff
+
+#define R_AX_PTCL_F2P_INFO_6_7 0xC774
+#define R_AX_PTCL_F2P_INFO_6_7_C1 0xE774
+#define B_AX_F2PCMD_PKTID_INFO_S7_S6_SH 0
+#define B_AX_F2PCMD_PKTID_INFO_S7_S6_MSK 0xffffffffL
+
+#define R_AX_PTCL_SIGB_PADDING_0 0xC7E0
+#define R_AX_PTCL_SIGB_PADDING_0_C1 0xE7E0
+#define B_AX_SIGB_PADDING_0_SH 0
+#define B_AX_SIGB_PADDING_0_MSK 0xffffffffL
+
+#define R_AX_PTCL_SIGB_PADDING_1 0xC7E4
+#define R_AX_PTCL_SIGB_PADDING_1_C1 0xE7E4
+#define B_AX_SIGB_PADDING_1_SH 0
+#define B_AX_SIGB_PADDING_1_MSK 0xffffffffL
+
+#define R_AX_PTCL_SIGB_PADDING_2 0xC7E8
+#define R_AX_PTCL_SIGB_PADDING_2_C1 0xE7E8
+#define B_AX_SIGB_PADDING_2_SH 0
+#define B_AX_SIGB_PADDING_2_MSK 0xffffffffL
+
+#define R_AX_PTCL_SIGB_PADDING_3 0xC7EC
+#define R_AX_PTCL_SIGB_PADDING_3_C1 0xE7EC
+#define B_AX_SIGB_PADDING_3_SH 0
+#define B_AX_SIGB_PADDING_3_MSK 0xffffffffL
+
+#define R_AX_PTCL_SIGB_HW_SETTING 0xC7F0
+#define R_AX_PTCL_SIGB_HW_SETTING_C1 0xE7F0
+#define B_AX_SIGB_HW_TIME_LMT_SH 0
+#define B_AX_SIGB_HW_TIME_LMT_MSK 0x7
+
+//
+// CMAC_DMA
+//
+
+#define R_AX_RX_ERR_FLAG 0xC800
+#define R_AX_RX_ERR_FLAG_C1 0xE800
+#define B_AX_RX_GET_NO_PAGE_ERR BIT(31)
+#define B_AX_RX_GET_NULL_PKT_ERR BIT(30)
+#define B_AX_RX_RU0_FSM_HANG_ERR BIT(29)
+#define B_AX_RX_RU1_FSM_HANG_ERR BIT(28)
+#define B_AX_RX_RU2_FSM_HANG_ERR BIT(27)
+#define B_AX_RX_RU3_FSM_HANG_ERR BIT(26)
+#define B_AX_RX_RU4_FSM_HANG_ERR BIT(25)
+#define B_AX_RX_RU5_FSM_HANG_ERR BIT(24)
+#define B_AX_RX_RU6_FSM_HANG_ERR BIT(23)
+#define B_AX_RX_RU7_FSM_HANG_ERR BIT(22)
+#define B_AX_RX_RXSTS_FSM_HANG_ERR BIT(21)
+#define B_AX_RX_CSI_FSM_HANG_ERR BIT(20)
+#define B_AX_RX_TXRPT_FSM_HANG_ERR BIT(19)
+#define B_AX_RX_F2PCMD_FSM_HANG_ERR BIT(18)
+#define B_AX_RX_RU0_ZERO_LEN_ERR BIT(17)
+#define B_AX_RX_RU1_ZERO_LEN_ERR BIT(16)
+#define B_AX_RX_RU2_ZERO_LEN_ERR BIT(15)
+#define B_AX_RX_RU3_ZERO_LEN_ERR BIT(14)
+#define B_AX_RX_RU4_ZERO_LEN_ERR BIT(13)
+#define B_AX_RX_RU5_ZERO_LEN_ERR BIT(12)
+#define B_AX_RX_RU6_ZERO_LEN_ERR BIT(11)
+#define B_AX_RX_RU7_ZERO_LEN_ERR BIT(10)
+#define B_AX_RX_RXSTS_ZERO_LEN_ERR BIT(9)
+#define B_AX_RX_CSI_ZERO_LEN_ERR BIT(8)
+#define B_AX_PLE_DATA_OPT_FSM_HANG BIT(7)
+#define B_AX_PLE_RXDATA_REQ_BUF_FSM_HANG BIT(6)
+#define B_AX_PLE_TXRPT_REQ_BUF_FSM_HANG BIT(5)
+#define B_AX_PLE_WD_OPT_FSM_HANG BIT(4)
+#define B_AX_PLE_ENQ_FSM_HANG BIT(3)
+#define B_AX_RXDATA_ENQUE_ORDER_ERR BIT(2)
+#define B_AX_RXSTS_ENQUE_ORDER_ERR BIT(1)
+#define B_AX_RX_CSI_PKT_NUM_ERR BIT(0)
+
+#define R_AX_RX_ERR_FLAG_IMR 0xC804
+#define R_AX_RX_ERR_FLAG_IMR_C1 0xE804
+#define B_AX_RX_GET_NULL_PKT_ERR_MSK BIT(30)
+#define B_AX_RX_RU0_FSM_HANG_MSK_ERR_MSK BIT(29)
+#define B_AX_RX_RU1_FSM_HANG_MSK_ERR_MSK BIT(28)
+#define B_AX_RX_RU2_FSM_HANG_MSK_ERR_MSK BIT(27)
+#define B_AX_RX_RU3_FSM_HANG_MSK_ERR_MSK BIT(26)
+#define B_AX_RX_RU4_FSM_HANG_MSK_ERR_MSK BIT(25)
+#define B_AX_RX_RU5_FSM_HANG_MSK_ERR_MSK BIT(24)
+#define B_AX_RX_RU6_FSM_HANG_MSK_ERR_MSK BIT(23)
+#define B_AX_RX_RU7_FSM_HANG_MSK_ERR_MSK BIT(22)
+#define B_AX_RX_RXSTS_FSM_HANG_MSK_ERR_MSK BIT(21)
+#define B_AX_RX_CSI_FSM_HANG_MSK_ERR_MSK BIT(20)
+#define B_AX_RX_TXRPT_FSM_HANG_MSK_ERR_MSK BIT(19)
+#define B_AX_RX_F2PCMD_FSM_HANG_MSK_ERR_MSK BIT(18)
+#define B_AX_RX_RU0_ZERO_LEN_ERR_MSK BIT(17)
+#define B_AX_RX_RU1_ZERO_LEN_ERR_MSK BIT(16)
+#define B_AX_RX_RU2_ZERO_LEN_ERR_MSK BIT(15)
+#define B_AX_RX_RU3_ZERO_LEN_ERR_MSK BIT(14)
+#define B_AX_RX_RU4_ZERO_LEN_ERR_MSK BIT(13)
+#define B_AX_RX_RU5_ZERO_LEN_ERR_MSK BIT(12)
+#define B_AX_RX_RU6_ZERO_LEN_ERR_MSK BIT(11)
+#define B_AX_RX_RU7_ZERO_LEN_ERR_MSK BIT(10)
+#define B_AX_RX_RXSTS_ZERO_LEN_ERR_MSK BIT(9)
+#define B_AX_RX_CSI_ZERO_LEN_ERR_MSK BIT(8)
+#define B_AX_PLE_DATA_OPT_FSM_HANG_MSK BIT(7)
+#define B_AX_PLE_RXDATA_REQ_BUF_FSM_HANG_MSK BIT(6)
+#define B_AX_PLE_TXRPT_REQ_BUF_FSM_HANG_MSK BIT(5)
+#define B_AX_PLE_WD_OPT_FSM_HANG_MSK BIT(4)
+#define B_AX_PLE_ENQ_FSM_HANG_MSK BIT(3)
+#define B_AX_RXDATA_ENQUE_ORDER_ERR_MSK BIT(2)
+#define B_AX_RXSTS_ENQUE_ORDER_ERR_MSK BIT(1)
+#define B_AX_RX_CSI_PKT_NUM_ERR_MSK BIT(0)
+
+#define R_AX_RX_CTRL0 0xC808
+#define R_AX_RX_CTRL0_C1 0xE808
+#define B_AX_DLE_CLOCK_FORCE_V1 BIT(31)
+#define B_AX_TXDMA_CLOCK_FORCE_V1 BIT(30)
+#define B_AX_RXDMA_CLOCK_FORCE_V1 BIT(29)
+#define B_AX_RXDMA_DEFAULT_PAGE_V1_SH 24
+#define B_AX_RXDMA_DEFAULT_PAGE_V1_MSK 0x1f
+#define B_AX_RXDMA_CSI_TGT_QUEID_SH 18
+#define B_AX_RXDMA_CSI_TGT_QUEID_MSK 0x3f
+#define B_AX_RXDMA_CSI_TGT_PRID_SH 15
+#define B_AX_RXDMA_CSI_TGT_PRID_MSK 0x7
+#define B_AX_RXDMA_DIS_CSI_RELEASE_V1 BIT(14)
+#define B_AX_CSI_PTR_FULL_MODE_V1 BIT(13)
+#define B_AX_RXDATA_PTR_FULL_MODE BIT(12)
+#define B_AX_RXSTS_PTR_FULL_MODE_V1 BIT(11)
+#define B_AX_TXRPT_FULL_RSV_DEPTH_V1_SH 8
+#define B_AX_TXRPT_FULL_RSV_DEPTH_V1_MSK 0x7
+#define B_AX_RXDATA_FULL_RSV_DEPTH_SH 5
+#define B_AX_RXDATA_FULL_RSV_DEPTH_MSK 0x7
+#define B_AX_RXSTS_FULL_RSV_DEPTH_V1_SH 2
+#define B_AX_RXSTS_FULL_RSV_DEPTH_V1_MSK 0x7
+#define B_AX_ORDER_FIFO_CNT_SH 0
+#define B_AX_ORDER_FIFO_CNT_MSK 0x3
+
+#define R_AX_RX_CTRL1 0xC80C
+#define R_AX_RX_CTRL1_C1 0xE80C
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_SW_EN BIT(31)
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_SW_V1_SH 25
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_SW_V1_MSK 0x3f
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_SW_EN BIT(24)
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_SW_V1_SH 18
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_SW_V1_MSK 0x3f
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_TGT_SW_EN BIT(17)
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_TGT_SW_1_SH 11
+#define B_AX_RXDMA_TXRPT_QUEUE_ID_TGT_SW_1_MSK 0x3f
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_EN BIT(10)
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_1_SH 4
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_1_MSK 0x3f
+#define B_AX_ORDER_FIFO_OUT BIT(3)
+#define B_AX_ORDER_FIFO_EMPTY BIT(2)
+#define B_AX_DBG_SEL_SH 0
+#define B_AX_DBG_SEL_MSK 0x3
+
+#define R_AX_RX_CTRL2 0xC810
+#define R_AX_RX_CTRL2_C1 0xE810
+#define B_AX_DLE_WDE_STATE_V1_SH 30
+#define B_AX_DLE_WDE_STATE_V1_MSK 0x3
+#define B_AX_DLE_PLE_STATE_V1_SH 28
+#define B_AX_DLE_PLE_STATE_V1_MSK 0x3
+#define B_AX_DLE_REQ_BUF_STATE_SH 26
+#define B_AX_DLE_REQ_BUF_STATE_MSK 0x3
+#define B_AX_DLE_ENQ_STATE_V1 BIT(25)
+#define B_AX_RX_DBG_SEL_SH 19
+#define B_AX_RX_DBG_SEL_MSK 0x3f
+#define B_AX_MACRX_CS_SH 14
+#define B_AX_MACRX_CS_MSK 0x1f
+#define B_AX_RXSTS_CS_SH 9
+#define B_AX_RXSTS_CS_MSK 0x1f
+#define B_AX_ERR_INDICATOR BIT(5)
+#define B_AX_TXRPT_CS_SH 0
+#define B_AX_TXRPT_CS_MSK 0x1f
+
+#define R_AX_RX_INFO_RU0RU1 0xC814
+#define R_AX_RX_INFO_RU0RU1_C1 0xE814
+#define B_AX_RU1_IS_REQ_BUF BIT(29)
+#define B_AX_RU1_IS_ENQ BIT(28)
+#define B_AX_RU0_IS_REQ_BUF BIT(13)
+#define B_AX_RU0_IS_ENQ BIT(12)
+
+#define R_AX_RX_INFO_RU2RU3 0xC818
+#define R_AX_RX_INFO_RU2RU3_C1 0xE818
+#define B_AX_RU3_IS_REQ_BUF BIT(29)
+#define B_AX_RU3_IS_ENQ BIT(28)
+#define B_AX_RU2_IS_REQ_BUF BIT(13)
+#define B_AX_RU2_IS_ENQ BIT(12)
+
+#define R_AX_RX_INFO_RU4RU5 0xC81C
+#define R_AX_RX_INFO_RU4RU5_C1 0xE81C
+#define B_AX_RU5_IS_IDLE BIT(31)
+#define B_AX_RU5_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_AX_RU5_IS_REQ_BUF BIT(29)
+#define B_AX_RU5_IS_ENQ BIT(28)
+#define B_AX_RU5_WR_PKT_ID_SH 16
+#define B_AX_RU5_WR_PKT_ID_MSK 0xfff
+#define B_AX_RU4_IS_IDLE BIT(15)
+#define B_AX_RU4_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_AX_RU4_IS_REQ_BUF BIT(13)
+#define B_AX_RU4_IS_ENQ BIT(12)
+#define B_AX_RU4_WR_PKT_ID_SH 0
+#define B_AX_RU4_WR_PKT_ID_MSK 0xfff
+
+#define R_AX_RX_INFO_RU6RU7 0xC820
+#define R_AX_RX_INFO_RU6RU7_C1 0xE820
+#define B_AX_RU7_IS_IDLE BIT(31)
+#define B_AX_RU7_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_AX_RU7_IS_REQ_BUF BIT(29)
+#define B_AX_RU7_IS_ENQ BIT(28)
+#define B_AX_RU7_WR_PKT_ID_SH 16
+#define B_AX_RU7_WR_PKT_ID_MSK 0xfff
+#define B_AX_RU6_IS_IDLE BIT(15)
+#define B_AX_RU6_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_AX_RU6_IS_REQ_BUF BIT(13)
+#define B_AX_RU6_IS_ENQ BIT(12)
+#define B_AX_RU6_WR_PKT_ID_SH 0
+#define B_AX_RU6_WR_PKT_ID_MSK 0xfff
+
+#define R_AX_RX_INFO_F2P_TXRPT 0xC824
+#define R_AX_RX_INFO_F2P_TXRPT_C1 0xE824
+#define B_AX_F2PCMD_IS_IDLE_V1 BIT(31)
+#define B_AX_F2PCMD_RXDATA_RECOVER_MANNUL_V1 BIT(30)
+#define B_AX_F2PCMD_IS_REQ_BUF BIT(29)
+#define B_AX_F2PCMD_IS_ENQ BIT(28)
+#define B_AX_F2PCMD_WR_PKT_ID_V1_SH 16
+#define B_AX_F2PCMD_WR_PKT_ID_V1_MSK 0xfff
+#define B_AX_TXRPT_IS_IDLE_V1 BIT(15)
+#define B_AX_TXRPT_RXDATA_RECOVER_MANNUL_V1 BIT(14)
+#define B_AX_TXRPT_IS_REQ_BUF BIT(13)
+#define B_AX_TXRPT_IS_ENQ BIT(12)
+#define B_AX_TXRPT_WR_PKT_ID_V1_SH 0
+#define B_AX_TXRPT_WR_PKT_ID_V1_MSK 0xfff
+
+#define R_AX_RX_INFO_RXSTS 0xC828
+#define R_AX_RX_INFO_RXSTS_C1 0xE828
+#define B_AX_ENQ_FIFO_EMPTY BIT(31)
+#define B_AX_RXSTS_IS_REQ_BUF BIT(13)
+#define B_AX_RXSTS_IS_ENQ BIT(12)
+
+#define R_AX_RX_INFO_CSI 0xC82C
+#define R_AX_RX_INFO_CSI_C1 0xE82C
+#define B_AX_CSI_PKTID_1_VALID_V1 BIT(31)
+#define B_AX_CSI_PKTID_1_V1_SH 16
+#define B_AX_CSI_PKTID_1_V1_MSK 0xfff
+#define B_AX_CSI_PKTID_0_VALID_V1 BIT(15)
+#define B_AX_CSI_PKTID_0_V1_SH 0
+#define B_AX_CSI_PKTID_0_V1_MSK 0xfff
+
+#define R_AX_RX_DEBUG_OUT 0xC830
+#define R_AX_RX_DEBUG_OUT_C1 0xE830
+#define B_AX_RXDMA_DBG_OUT_SH 0
+#define B_AX_RXDMA_DBG_OUT_MSK 0xffffffffL
+
+#define R_AX_TX_FIFO_INFO_RU0RU1 0xC834
+#define R_AX_TX_FIFO_INFO_RU0RU1_C1 0xE834
+#define B_AX_TXDMA_RU1_CNT_SH 16
+#define B_AX_TXDMA_RU1_CNT_MSK 0xffff
+#define B_AX_TXDMA_RU0_CNT_SH 0
+#define B_AX_TXDMA_RU0_CNT_MSK 0xffff
+
+#define R_AX_TX_FIFO_INFO_RU2RU3 0xC838
+#define R_AX_TX_FIFO_INFO_RU2RU3_C1 0xE838
+#define B_AX_TXDMA_RU3_CNT_SH 16
+#define B_AX_TXDMA_RU3_CNT_MSK 0xffff
+#define B_AX_TXDMA_RU2_CNT_SH 0
+#define B_AX_TXDMA_RU2_CNT_MSK 0xffff
+
+#define R_AX_TX_FIFO_INFO_RU4RU5 0xC83C
+#define R_AX_TX_FIFO_INFO_RU4RU5_C1 0xE83C
+#define B_AX_TXDMA_RU5_CNT_SH 16
+#define B_AX_TXDMA_RU5_CNT_MSK 0xffff
+#define B_AX_TXDMA_RU4_CNT_SH 0
+#define B_AX_TXDMA_RU4_CNT_MSK 0xffff
+
+#define R_AX_TX_FIFO_INFO_RU6RU7 0xC840
+#define R_AX_TX_FIFO_INFO_RU6RU7_C1 0xE840
+#define B_AX_TXDMA_RU7_CNT_SH 16
+#define B_AX_TXDMA_RU7_CNT_MSK 0xffff
+#define B_AX_TXDMA_RU6_CNT_SH 0
+#define B_AX_TXDMA_RU6_CNT_MSK 0xffff
+
+#define R_AX_TXDMA_CTRL 0xC844
+#define R_AX_TXDMA_CTRL_C1 0xE844
+#define B_AX_TX_CSI_MODE BIT(31)
+#define B_AX_TX_FINISH_REQ_V1 BIT(30)
+#define B_AX_REQ_WD_PLD_ID_CS_V1_SH 28
+#define B_AX_REQ_WD_PLD_ID_CS_V1_MSK 0x3
+#define B_AX_WD_ARB_RU_V1_SH 25
+#define B_AX_WD_ARB_RU_V1_MSK 0x7
+#define B_AX_PL_ARB_RU_V1_SH 22
+#define B_AX_PL_ARB_RU_V1_MSK 0x7
+#define B_AX_TXDMA_DBG_SEL_V1_SH 16
+#define B_AX_TXDMA_DBG_SEL_V1_MSK 0x3f
+#define B_AX_TXDMA_DEFAULT_PAGE_SH 11
+#define B_AX_TXDMA_DEFAULT_PAGE_MSK 0x1f
+
+#define R_AX_TX_INFO_RU0 0xC848
+#define R_AX_TX_INFO_RU0_C1 0xE848
+#define B_AX_RU0_VLD BIT(31)
+#define B_AX_RU0_WAIT_FINISH BIT(30)
+#define B_AX_RU0_CUR_WD_ID_V1_SH 18
+#define B_AX_RU0_CUR_WD_ID_V1_MSK 0xfff
+#define B_AX_RU0_CUR_PL_ID_V1_SH 6
+#define B_AX_RU0_CUR_PL_ID_V1_MSK 0xfff
+#define B_AX_RU0_READ_CS_V1_SH 3
+#define B_AX_RU0_READ_CS_V1_MSK 0x7
+#define B_AX_RU0_WRITE_CS_V1_SH 0
+#define B_AX_RU0_WRITE_CS_V1_MSK 0x7
+
+#define R_AX_TX_INFO_RU1 0xC84C
+#define R_AX_TX_INFO_RU1_C1 0xE84C
+#define B_AX_RU1_VLD BIT(31)
+#define B_AX_RU1_WAIT_FINISH BIT(30)
+#define B_AX_RU1_CUR_WD_ID_V1_SH 18
+#define B_AX_RU1_CUR_WD_ID_V1_MSK 0xfff
+#define B_AX_RU1_CUR_PL_ID_V1_SH 6
+#define B_AX_RU1_CUR_PL_ID_V1_MSK 0xfff
+#define B_AX_RU1_READ_CS_V1_SH 3
+#define B_AX_RU1_READ_CS_V1_MSK 0x7
+#define B_AX_RU1_WRITE_CS_V1_SH 0
+#define B_AX_RU1_WRITE_CS_V1_MSK 0x7
+
+#define R_AX_TX_INFO_RU2 0xC850
+#define R_AX_TX_INFO_RU2_C1 0xE850
+#define B_AX_RU2_VLD BIT(31)
+#define B_AX_RU2_WAIT_FINISH BIT(30)
+#define B_AX_RU2_CUR_WD_ID_V1_SH 18
+#define B_AX_RU2_CUR_WD_ID_V1_MSK 0xfff
+#define B_AX_RU2_CUR_PL_ID_V1_SH 6
+#define B_AX_RU2_CUR_PL_ID_V1_MSK 0xfff
+#define B_AX_RU2_READ_CS_V1_SH 3
+#define B_AX_RU2_READ_CS_V1_MSK 0x7
+#define B_AX_RU2_WRITE_CS_V1_SH 0
+#define B_AX_RU2_WRITE_CS_V1_MSK 0x7
+
+#define R_AX_TX_INFO_RU3 0xC854
+#define R_AX_TX_INFO_RU3_C1 0xE854
+#define B_AX_RU3_VLD BIT(31)
+#define B_AX_RU3_WAIT_FINISH BIT(30)
+#define B_AX_RU3_CUR_WD_ID_V1_SH 18
+#define B_AX_RU3_CUR_WD_ID_V1_MSK 0xfff
+#define B_AX_RU3_CUR_PL_ID_V1_SH 6
+#define B_AX_RU3_CUR_PL_ID_V1_MSK 0xfff
+#define B_AX_RU3_READ_CS_V1_SH 3
+#define B_AX_RU3_READ_CS_V1_MSK 0x7
+#define B_AX_RU3_WRITE_CS_V1_SH 0
+#define B_AX_RU3_WRITE_CS_V1_MSK 0x7
+
+#define R_AX_TX_INFO_RU4 0xC858
+#define R_AX_TX_INFO_RU4_C1 0xE858
+#define B_AX_RU4_VLD BIT(31)
+#define B_AX_RU4_WAIT_FINISH BIT(30)
+#define B_AX_RU4_CUR_WD_ID_SH 18
+#define B_AX_RU4_CUR_WD_ID_MSK 0xfff
+#define B_AX_RU4_CUR_PL_ID_SH 6
+#define B_AX_RU4_CUR_PL_ID_MSK 0xfff
+#define B_AX_RU4_READ_CS_SH 3
+#define B_AX_RU4_READ_CS_MSK 0x7
+#define B_AX_RU4_WRITE_CS_SH 0
+#define B_AX_RU4_WRITE_CS_MSK 0x7
+
+#define R_AX_TX_INFO_RU5 0xC85C
+#define R_AX_TX_INFO_RU5_C1 0xE85C
+#define B_AX_RU5_VLD BIT(31)
+#define B_AX_RU5_WAIT_FINISH BIT(30)
+#define B_AX_RU5_CUR_WD_ID_SH 18
+#define B_AX_RU5_CUR_WD_ID_MSK 0xfff
+#define B_AX_RU5_CUR_PL_ID_SH 6
+#define B_AX_RU5_CUR_PL_ID_MSK 0xfff
+#define B_AX_RU5_READ_CS_SH 3
+#define B_AX_RU5_READ_CS_MSK 0x7
+#define B_AX_RU5_WRITE_CS_SH 0
+#define B_AX_RU5_WRITE_CS_MSK 0x7
+
+#define R_AX_TX_INFO_RU6 0xC860
+#define R_AX_TX_INFO_RU6_C1 0xE860
+#define B_AX_RU6_VLD BIT(31)
+#define B_AX_RU6_WAIT_FINISH BIT(30)
+#define B_AX_RU6_CUR_WD_ID_SH 18
+#define B_AX_RU6_CUR_WD_ID_MSK 0xfff
+#define B_AX_RU6_CUR_PL_ID_SH 6
+#define B_AX_RU6_CUR_PL_ID_MSK 0xfff
+#define B_AX_RU6_READ_CS_SH 3
+#define B_AX_RU6_READ_CS_MSK 0x7
+#define B_AX_RU6_WRITE_CS_SH 0
+#define B_AX_RU6_WRITE_CS_MSK 0x7
+
+#define R_AX_TX_INFO_RU7 0xC864
+#define R_AX_TX_INFO_RU7_C1 0xE864
+#define B_AX_RU7_VLD BIT(31)
+#define B_AX_RU7_WAIT_FINISH BIT(30)
+#define B_AX_RU7_CUR_WD_ID_SH 18
+#define B_AX_RU7_CUR_WD_ID_MSK 0xfff
+#define B_AX_RU7_CUR_PL_ID_SH 6
+#define B_AX_RU7_CUR_PL_ID_MSK 0xfff
+#define B_AX_RU7_READ_CS_SH 3
+#define B_AX_RU7_READ_CS_MSK 0x7
+#define B_AX_RU7_WRITE_CS_SH 0
+#define B_AX_RU7_WRITE_CS_MSK 0x7
+
+#define R_AX_TX_INFO_CSI 0xC868
+#define R_AX_TX_INFO_CSI_C1 0xE868
+#define B_AX_CSI_VLD BIT(31)
+#define B_AX_CSI_WAIT_FINISH BIT(30)
+#define B_AX_CSI_PRE_EN BIT(29)
+#define B_AX_CSI_TX_DONE_MONITOR BIT(28)
+#define B_AX_CSI_CUR_PL_ID_SH 6
+#define B_AX_CSI_CUR_PL_ID_MSK 0xfff
+#define B_AX_CSI_READ_CS_SH 3
+#define B_AX_CSI_READ_CS_MSK 0x7
+#define B_AX_CSI_WRITE_CS_SH 0
+#define B_AX_CSI_WRITE_CS_MSK 0x7
+
+#define R_AX_TX_ERR_FLAG 0xC86C
+#define R_AX_TX_ERR_FLAG_C1 0xE86C
+#define B_AX_TX_RU0_FSM_HANG_ERR BIT(31)
+#define B_AX_TX_RU1_FSM_HANG_ERR BIT(30)
+#define B_AX_TX_RU2_FSM_HANG_ERR BIT(29)
+#define B_AX_TX_RU3_FSM_HANG_ERR BIT(28)
+#define B_AX_TX_RU4_FSM_HANG_ERR BIT(27)
+#define B_AX_TX_RU5_FSM_HANG_ERR BIT(26)
+#define B_AX_TX_RU6_FSM_HANG_ERR BIT(25)
+#define B_AX_TX_RU7_FSM_HANG_ERR BIT(24)
+#define B_AX_TX_RU8_FSM_HANG_ERR BIT(23)
+#define B_AX_TX_RU9_FSM_HANG_ERR BIT(22)
+#define B_AX_TX_RU10_FSM_HANG_ERR BIT(21)
+#define B_AX_TX_RU11_FSM_HANG_ERR BIT(20)
+#define B_AX_TX_RU12_FSM_HANG_ERR BIT(19)
+#define B_AX_TX_RU13_FSM_HANG_ERR BIT(18)
+#define B_AX_TX_RU14_FSM_HANG_ERR BIT(17)
+#define B_AX_TX_RU15_FSM_HANG_ERR BIT(16)
+#define B_AX_TX_CSI_FSM_HANG_ERR BIT(15)
+#define B_AX_TX_WD_PLD_ID_FSM_HANG_ERR BIT(14)
+
+#define R_AX_TX_ERR_FLAG_IMR 0xC870
+#define R_AX_TX_ERR_FLAG_IMR_C1 0xE870
+#define B_AX_TX_RU0_FSM_HANG_ERR_MSK BIT(31)
+#define B_AX_TX_RU1_FSM_HANG_ERR_MSK BIT(30)
+#define B_AX_TX_RU2_FSM_HANG_ERR_MSK BIT(29)
+#define B_AX_TX_RU3_FSM_HANG_ERR_MSK BIT(28)
+#define B_AX_TX_RU4_FSM_HANG_ERR_MSK BIT(27)
+#define B_AX_TX_RU5_FSM_HANG_ERR_MSK BIT(26)
+#define B_AX_TX_RU6_FSM_HANG_ERR_MSK BIT(25)
+#define B_AX_TX_RU7_FSM_HANG_ERR_MSK BIT(24)
+#define B_AX_TX_RU8_FSM_HANG_ERR_MSK BIT(23)
+#define B_AX_TX_RU9_FSM_HANG_ERR_MSK BIT(22)
+#define B_AX_TX_RU10_FSM_HANG_ERR_MSK BIT(21)
+#define B_AX_TX_RU11_FSM_HANG_ERR_MSK BIT(20)
+#define B_AX_TX_RU12_FSM_HANG_ERR_MSK BIT(19)
+#define B_AX_TX_RU13_FSM_HANG_ERR_MSK BIT(18)
+#define B_AX_TX_RU14_FSM_HANG_ERR_MSK BIT(17)
+#define B_AX_TX_RU15_FSM_HANG_ERR_MSK BIT(16)
+#define B_AX_TX_CSI_FSM_HANG_ERR_MSK BIT(15)
+#define B_AX_TX_WD_PLD_ID_FSM_HANG_ERR_MSK BIT(14)
+
+#define R_AX_TX_DBG_OUT 0xC874
+#define R_AX_TX_DBG_OUT_C1 0xE874
+#define B_AX_TXDMA_DBG_OUT_SH 0
+#define B_AX_TXDMA_DBG_OUT_MSK 0xffffffffL
+
+#define R_AX_MISC_CTRL 0xC878
+#define R_AX_MISC_CTRL_C1 0xE878
+#define B_AX_QARBIT_SEL BIT(31)
+#define B_AX_RX_FSM_1MS_TIMEOUT_SH 24
+#define B_AX_RX_FSM_1MS_TIMEOUT_MSK 0x7f
+#define B_AX_TX_FSM_1MS_TIMEOUT_SH 17
+#define B_AX_TX_FSM_1MS_TIMEOUT_MSK 0x7f
+#define B_AX_QARBIT_FORCE BIT(16)
+#define B_AX_RXDMA_TXRPRT_QUEUE_ID_TGT_SW_2_SH 10
+#define B_AX_RXDMA_TXRPRT_QUEUE_ID_TGT_SW_2_MSK 0x3f
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_2_SH 4
+#define B_AX_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_2_MSK 0x3f
+#define B_AX_QARBIT_FORCE2 BIT(3)
+#define B_AX_FSM_LOCK_SEL BIT(2)
+
+#define R_AX_RX_INFO_CSI_1 0xC87C
+#define R_AX_RX_INFO_CSI_1_C1 0xE87C
+#define B_AX_CSI_PKTID_3_VALID BIT(31)
+#define B_AX_CSI_PKTID_3_SH 16
+#define B_AX_CSI_PKTID_3_MSK 0xfff
+#define B_AX_CSI_PKTID_2_VALID BIT(15)
+#define B_AX_CSI_PKTID_2_SH 0
+#define B_AX_CSI_PKTID_2_MSK 0xfff
+
+#define R_AX_MISC_CTRL_2 0xC880
+#define R_AX_MISC_CTRL_2_C1 0xE880
+#define B_AX_RXSTS_ENQUE_THRESHOLD_SH 16
+#define B_AX_RXSTS_ENQUE_THRESHOLD_MSK 0xffff
+#define B_AX_CSI_AUTO_UNLOCK BIT(1)
+#define B_AX_SRAM_IO_PROT BIT(0)
+
+//
+// TMAC
+//
+#define B_AX_TCR_EOF_BIT_CHK_ACK_POLICY BIT(12)
+#define B_AX_HW_SIGB_GEN_ERR_RST_EN BIT(11)
+#define B_AX_TXDFIFO_ACCESS_RST_OPT BIT(10)
+#define B_AX_TCR_AMPDU_FINAL_PAD_CTRL BIT(31)
+#define B_AX_TCR_EN_BB_PADD_LEN_ERR_FLAG BIT(30)
+#define B_AX_TCR_PSDU_PADD_LEN_UNIT BIT(29)
+#define B_AX_TCR_BB_PADD_LIMIT_SH 8
+#define B_AX_TCR_BB_PADD_LIMIT_MSK 0xf
+#define B_AX_CAS_PSRT_PPDU_CTRL BIT(5)
+#define B_AX_HW_SIGB_GEN_ERR BIT(14)
+#define B_AX_DBG_USER_SEL_SH 10
+#define B_AX_DBG_USER_SEL_MSK 0xf
+#define B_AX_TXBF_EN_ERROR_FLAG_CLR_V1 BIT(9)
+#define B_AX_TXCNT_CLEAR_PER_TXPPDU BIT(8)
+#define B_AX_ZLD_FLAG_CLEAR_PER_TXPPDU BIT(7)
+#define B_AX_DBGSEL_MACTX_V1_SH 0
+#define B_AX_DBGSEL_MACTX_V1_MSK 0x7f
+
+#define R_AX_MACTX_ZLD_CNT 0xCA24
+#define R_AX_MACTX_ZLD_CNT_C1 0xEA24
+#define B_AX_MACTX_ZLD_CNT_SH 0
+#define B_AX_MACTX_ZLD_CNT_MSK 0x3ff
+
+#define R_AX_DEBUG_USER_ERR_FLAG 0xCA28
+#define R_AX_DEBUG_USER_ERR_FLAG_C1 0xEA28
+#define B_AX_TXDMA_LENGTH_STUCK_ERR_FLAG_SH 24
+#define B_AX_TXDMA_LENGTH_STUCK_ERR_FLAG_MSK 0xff
+#define B_AX_TXBF_NSTS_ERR_FLAG_SH 16
+#define B_AX_TXBF_NSTS_ERR_FLAG_MSK 0xff
+#define B_AX_ZLD_FLAG_SH 8
+#define B_AX_ZLD_FLAG_MSK 0xff
+#define B_AX_LENGTH_ERR_FLAG_SH 0
+#define B_AX_LENGTH_ERR_FLAG_MSK 0xff
+#define B_AX_CSI_SEQ_SEL_SH 0
+#define B_AX_CSI_SEQ_SEL_MSK 0x3
+#define B_AX_PRI20_BITMAP_SH 24
+#define B_AX_PRI20_BITMAP_MSK 0xff
+#define B_AX_BQR_BMP_BIT_SHIFT_SH 5
+#define B_AX_BQR_BMP_BIT_SHIFT_MSK 0x7
+
+#define R_AX_WMAC_TX_INFO_DEBUG_SEL 0xCAE4
+#define R_AX_WMAC_TX_INFO_DEBUG_SEL_C1 0xEAE4
+#define B_AX_TX_TIME_EFF_FLAG_RST BIT(7)
+#define B_AX_TX_PSDU_LEN_ERR_FLAG BIT(5)
+#define B_AX_TX_NSYM_ERR_FLAG BIT(4)
+#define B_AX_TX_INFO_DEBUG_SEL_SH 0
+#define B_AX_TX_INFO_DEBUG_SEL_MSK 0xf
+#define B_AX_TX_INFO_L4B_SH 0
+#define B_AX_TX_INFO_L4B_MSK 0xffffffffL
+#define B_AX_TX_INFO_H4B_SH 0
+#define B_AX_TX_INFO_H4B_MSK 0xffffffffL
+
+#define R_AX_WMAC_TX_PHY_UID_DEBUG 0xCAF0
+#define R_AX_WMAC_TX_PHY_UID_DEBUG_C1 0xEAF0
+#define B_AX_ERROR_DET_UID_SH 4
+#define B_AX_ERROR_DET_UID_MSK 0xff
+#define B_AX_ERROR_DET_STATE_SH 0
+#define B_AX_ERROR_DET_STATE_MSK 0xf
+
+//
+// TRXPTCL
+//
+#define B_AX_RESP_TX_ABORT_TEST_EN BIT(24)
+#define B_AX_RESP_TSSI_FAST_MODE_EN BIT(23)
+#define B_AX_RESP_CHK_TB_EDCCA_PER20_BMP BIT(22)
+#define B_AX_WMAC_MBA_DUR_FORCE BIT(16)
+#define B_AX_WMAC_RESP_SR_MODE_EN BIT(31)
+#define B_AX_TB_EDCCA_BMP_ABORT_RESP_TX_CNT_SH 24
+#define B_AX_TB_EDCCA_BMP_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_AX_DBG_FORCE_ABORT_RESP_TX_CNT_SH 24
+#define B_AX_DBG_FORCE_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_AX_CLR_ABORT_RESP_TX_CNT_V1 BIT(0)
+#define B_AX_WMAC_DIS_ALL_RESP BIT(23)
+#define B_AX_WMAC_TRIGDAT_RESP_NRLACK BIT(17)
+
+#define R_AX_WMAC_RX_WMMPS_UAPSD 0xCC70
+#define R_AX_WMAC_RX_WMMPS_UAPSD_C1 0xEC70
+
+#define R_AX_WMAC_NAV_OPTION 0xCC88
+#define R_AX_WMAC_NAV_OPTION_C1 0xEC88
+#define B_AX_WMAC_VIR_TUAL_CCA BIT(0)
+#define B_AX_SR_PD_WMAC_C_SH 25
+#define B_AX_SR_PD_WMAC_C_MSK 0x3f
+#define B_AX_SRPERIOD_WMAC_C_SH 16
+#define B_AX_SRPERIOD_WMAC_C_MSK 0x1ff
+#define B_AX_SR_PD_PTCL_C_SH 10
+#define B_AX_SR_PD_PTCL_C_MSK 0x3f
+#define B_AX_SR_PERIOD_PTCL_C_SH 0
+#define B_AX_SR_PERIOD_PTCL_C_MSK 0x3ff
+
+#define R_AX_TRXPTCL_ERROR_INDICA_MASK 0xCCBC
+#define R_AX_TRXPTCL_ERROR_INDICA_MASK_C1 0xECBC
+#define B_AX_WMAC_MODE BIT(22)
+#define B_AX_WMAC_TIMETOUT_THR_SH 16
+#define B_AX_WMAC_TIMETOUT_THR_MSK 0x3f
+#define B_AX_RMAC_FTM BIT(8)
+#define B_AX_RMAC_CSI BIT(7)
+#define B_AX_TMAC_MIMO_CTRL BIT(6)
+#define B_AX_TMAC_RXTB BIT(5)
+#define B_AX_TMAC_HWSIGB_GEN BIT(4)
+#define B_AX_TMAC_TXPLCP BIT(3)
+#define B_AX_TMAC_RESP BIT(2)
+#define B_AX_TMAC_TXCTL BIT(1)
+#define B_AX_TMAC_MACTX BIT(0)
+
+#define R_AX_TRXPTCL_ERROR_INDICA 0xCCC0
+#define R_AX_TRXPTCL_ERROR_INDICA_C1 0xECC0
+#define B_AX_FTM_ERROR_FLAG_CLR BIT(8)
+#define B_AX_CSI_ERROR_FLAG_CLR BIT(7)
+#define B_AX_MIMOCTRL_ERROR_FLAG_CLR BIT(6)
+#define B_AX_RXTB_ERROR_FLAG_CLR BIT(5)
+#define B_AX_HWSIGB_GEN_ERROR_FLAG_CLR BIT(4)
+#define B_AX_TXPLCP_ERROR_FLAG_CLR BIT(3)
+#define B_AX_RESP_ERROR_FLAG_CLR BIT(2)
+#define B_AX_TXCTL_ERROR_FLAG_CLR BIT(1)
+#define B_AX_MACTX_ERROR_FLAG_CLR BIT(0)
+
+#define R_AX_RX_TB_CTRL_INFO_CFG 0xCCD0
+#define R_AX_RX_TB_CTRL_INFO_CFG_C1 0xECD0
+#define B_AX_WMAC_RX_TB_CTRL_DBG_SEL_SH 0
+#define B_AX_WMAC_RX_TB_CTRL_DBG_SEL_MSK 0xf
+
+#define R_AX_RX_TB_CTRL_INFO_0 0xCCD4
+#define R_AX_RX_TB_CTRL_INFO_0_C1 0xECD4
+#define B_AX_RX_TB_CTRL_L4B_SH 0
+#define B_AX_RX_TB_CTRL_L4B_MSK 0xffffffffL
+
+#define R_AX_RX_TB_CTRL_INFO_1 0xCCD8
+#define R_AX_RX_TB_CTRL_INFO_1_C1 0xECD8
+#define B_AX_RX_TB_CTRL_H4B_SH 0
+#define B_AX_RX_TB_CTRL_H4B_MSK 0xffffffffL
+
+#define R_AX_WMAC_RX_STATUS_MONITOR 0xCCEC
+#define R_AX_WMAC_RX_STATUS_MONITOR_C1 0xECEC
+#define B_AX_RX_IDLE_TIMEOUT_CLR BIT(24)
+#define B_AX_RX_IDLE_TIMEOUT_MASK BIT(16)
+#define B_AX_RXSTS_FCS_TO_DIS BIT(11)
+#define B_AX_RXSTS_PLCP_TO_DIS BIT(10)
+#define B_AX_RXSTS_DATA_ON_TO_DIS BIT(9)
+#define B_AX_RXSTS_CCA_TO_DIS BIT(8)
+#define B_AX_RXSTS_TIMEOUT_THB_AX_UNIT_SH 6
+#define B_AX_RXSTS_TIMEOUT_THB_AX_UNIT_MSK 0x3
+#define B_AX_RXSTS_TIMEOUT_THR_SH 0
+#define B_AX_RXSTS_TIMEOUT_THR_MSK 0x3f
+#define B_AX_WMAC_CHNSTS_STATE_SH 16
+#define B_AX_WMAC_CHNSTS_STATE_MSK 0xf
+
+#define R_AX_PHYINFO_ERR_IMR_V1 0xCCF8
+#define R_AX_PHYINFO_ERR_IMR_V1_C1 0xECF8
+#define B_AX_PHYINTF_TIMEOUT_THR_V1_SH 16
+#define B_AX_PHYINTF_TIMEOUT_THR_V1_MSK 0x3f
+#define B_AX_CSI_ON_TIMEOUT_EN BIT(5)
+#define B_AX_STS_ON_TIMEOUT_EN BIT(4)
+#define B_AX_DATA_ON_TIMEOUT_EN BIT(3)
+#define B_AX_OFDM_CCA_TIMEOUT_EN BIT(2)
+#define B_AX_CCK_CCA_TIMEOUT_EN BIT(1)
+#define B_AX_PHY_TXON_TIMEOUT_EN BIT(0)
+
+#define R_AX_PHYINFO_ERR_ISR 0xCCFC
+#define R_AX_PHYINFO_ERR_ISR_C1 0xECFC
+#define B_AX_CSI_ON_TIMEOUT_ERR BIT(5)
+#define B_AX_STS_ON_TIMEOUT_ERR BIT(4)
+#define B_AX_DATA_ON_TIMEOUT_ERR BIT(3)
+#define B_AX_OFDM_CCA_TIMEOUT_ERR BIT(2)
+#define B_AX_CCK_CCA_TIMEOUT_ERR BIT(1)
+#define B_AX_PHY_TXON_TIMEOUT_ERR BIT(0)
+#define B_AX_MER_UPDMEE_USERID_C_SH 16
+#define B_AX_MER_UPDMEE_USERID_C_MSK 0x1f
+#define B_AX_MER_UPDMEE_CSI BIT(15)
+#define B_AX_BFMEE_NDP_RX_TIMEOUT_SH 24
+#define B_AX_BFMEE_NDP_RX_TIMEOUT_MSK 0xff
+#define B_AX_BFMEE_CSI_RELEASE_TIMER_SH 20
+#define B_AX_BFMEE_CSI_RELEASE_TIMER_MSK 0xf
+#define B_AX_CSI_RPT_CNT_V1_SH 0
+#define B_AX_CSI_RPT_CNT_V1_MSK 0x1fff
+#define B_AX_BFMEE_CSI_TXTIME_LEN_LIMIT_SH 16
+#define B_AX_BFMEE_CSI_TXTIME_LEN_LIMIT_MSK 0xff
+
+//
+// RMAC
+//
+#define B_AX_BUSY_CHKSN BIT(15)
+#define B_AX_DYN_CHEN BIT(14)
+#define B_AX_AUTO_RST BIT(13)
+#define B_AX_TIMER_SEL BIT(12)
+#define B_AX_CH_EN_V1_SH 0
+#define B_AX_CH_EN_V1_MSK 0xff
+#define B_AX_RX_DLK_RST_FSM BIT(3)
+#define B_AX_RX_DLK_RST_SKIPDMA BIT(2)
+#define B_AX_PLCP_RXFA_RESET_TYPE_SH 12
+#define B_AX_PLCP_RXFA_RESET_TYPE_MSK 0xf
+#define B_AX_PLCP_RXFA_RESET_EN BIT(11)
+#define B_AX_RXAI_RECCA_DIS BIT(2)
+
+#define R_AX_RX_FIFO_STATUS 0xCE18
+#define R_AX_RX_FIFO_STATUS_C1 0xEE18
+#define B_AX_RXS_FIFO_IORST BIT(24)
+#define B_AX_ADDR_CAM_IORST BIT(10)
+#define B_AX_DIS_ADDR_CLK_GATED BIT(9)
+#define B_AX_BACAM_SKIP_ALL_QOSNULL BIT(24)
+#define B_AX_BACAM_IORST BIT(6)
+#define B_AX_BACAM_GCK_DIS BIT(5)
+#define B_AX_PPDU_STAT_WR_BW_SH 10
+#define B_AX_PPDU_STAT_WR_BW_MSK 0x3
+#define B_AX_PPDU_STAT_DMA_MODE BIT(9)
+#define B_AX_PPDU_STAT_ERR_FLAG_SH 0
+#define B_AX_PPDU_STAT_ERR_FLAG_MSK 0xff
+
+#define R_AX_SCOPE_CTRL 0xCE60
+#define R_AX_SCOPE_CTRL_C1 0xEE60
+#define B_AX_SCOPE_LEN_SH 8
+#define B_AX_SCOPE_LEN_MSK 0xf
+#define B_AX_SCOPE_FILTER_SH 4
+#define B_AX_SCOPE_FILTER_MSK 0x3
+#define B_AX_SCOPE_APPZERO BIT(3)
+#define B_AX_SCOPE_MODE_SH 0
+#define B_AX_SCOPE_MODE_MSK 0x7
+
+#define R_AX_DRV_INFO_OPTION 0xCE70
+#define R_AX_DRV_INFO_OPTION_C1 0xEE70
+#define B_AX_DRV_INFO_PHYRPT_EN BIT(0)
+#define B_AX_BCN_IECAM_IORST BIT(14)
+
+#define R_AX_SNIFFER_MODE_CFG0 0xCEC4
+#define R_AX_SNIFFER_MODE_CFG0_C1 0xEEC4
+
+#define R_AX_SNIFFER_MODE_CFG1 0xCEC8
+#define R_AX_SNIFFER_MODE_CFG1_C1 0xEEC8
+
+#define R_AX_RPL_CFG 0xCECC
+#define R_AX_RPL_CFG_C1 0xEECC
+#define B_AX_RPLCFG_UPPEB_AX_EN BIT(31)
+#define B_AX_RPLCFG_UPPEB_AX_DBM_SH 16
+#define B_AX_RPLCFG_UPPEB_AX_DBM_MSK 0x1ff
+#define B_AX_RPLCFG_EN BIT(15)
+#define B_AX_RPLCFG_DBM_SH 0
+#define B_AX_RPLCFG_DBM_MSK 0x1ff
+
+#define R_AX_RX_TO_BRK_OPT 0xCED0
+#define R_AX_RX_TO_BRK_OPT_C1 0xEED0
+#define B_AX_RXPSR_PAUSE_FRMTYPE_SH 24
+#define B_AX_RXPSR_PAUSE_FRMTYPE_MSK 0x3f
+#define B_AX_RXPSR_PAUSE_BEACON BIT(21)
+#define B_AX_RXPSR_PAUSE_TRIGGER BIT(20)
+#define B_AX_RXPSR_PAUSE_BAR BIT(19)
+#define B_AX_RXPSR_PAUSE_BA BIT(18)
+#define B_AX_RXPSR_PAUSE_MODE_SH 16
+#define B_AX_RXPSR_PAUSE_MODE_MSK 0x3
+#define B_AX_RXBRK_TB_TIME_SH 8
+#define B_AX_RXBRK_TB_TIME_MSK 0x1f
+#define B_AX_RXBRK_TIME_SH 0
+#define B_AX_RXBRK_TIME_MSK 0xf
+
+#define R_AX_RX_CNT_RPT_CFG 0xCEE4
+#define R_AX_RX_CNT_RPT_CFG_C1 0xEEE4
+#define B_AX_PKTCNT_SET BIT(31)
+#define B_AX_UPD_PKTCNT_CFG_SH 0
+#define B_AX_UPD_PKTCNT_CFG_MSK 0x7fffffffL
+
+#define R_AX_RX_PLCP_MON 0xCEE8
+#define R_AX_RX_PLCP_MON_C1 0xEEE8
+#define B_AX_RX_PLCP_MON_SEL_SH 28
+#define B_AX_RX_PLCP_MON_SEL_MSK 0xf
+#define B_AX_RX_PLCP_CONT_SH 0
+#define B_AX_RX_PLCP_CONT_MSK 0xfffffff
+#define B_AX_STATE_EXSEL_SH 14
+#define B_AX_STATE_EXSEL_MSK 0x3
+#define B_AX_STATE_MODE_SH 5
+#define B_AX_STATE_MODE_MSK 0x3
+
+#define R_AX_RX_ERR_ISR 0xCEF4
+#define R_AX_RX_ERR_ISR_C1 0xEEF4
+#define B_AX_RX_ERR_TRIG_ACT_TO BIT(9)
+#define B_AX_RX_ERR_STS_ACT_TO BIT(8)
+#define B_AX_RX_ERR_CSI_ACT_TO BIT(7)
+#define B_AX_RX_ERR_ACT_TO BIT(6)
+#define B_AX_CSI_DATAON_ASSERT_TO BIT(5)
+#define B_AX_DATAON_ASSERT_TO BIT(4)
+#define B_AX_CCA_ASSERT_TO BIT(3)
+#define B_AX_RX_ERR_DMA_TO BIT(2)
+#define B_AX_RX_ERR_DATA_TO BIT(1)
+#define B_AX_RX_ERR_CCA_TO BIT(0)
+
+#define R_AX_RX_ERR_IMR 0xCEF8
+#define R_AX_RX_ERR_IMR_C1 0xEEF8
+#define B_AX_RX_ERR_TRIG_ACT_TO_MSK BIT(9)
+#define B_AX_RX_ERR_STS_ACT_TO_MSK BIT(8)
+#define B_AX_RX_ERR_CSI_ACT_TO_MSK BIT(7)
+#define B_AX_RX_ERR_ACT_TO_MSK BIT(6)
+#define B_AX_CSI_DATAON_ASSERT_TO_MSK BIT(5)
+#define B_AX_DATAON_ASSERT_TO_MSK BIT(4)
+#define B_AX_CCA_ASSERT_TO_MSK BIT(3)
+#define B_AX_RX_ERR_DMA_TO_MSK BIT(2)
+#define B_AX_RX_ERR_DATA_TO_MSK BIT(1)
+#define B_AX_RX_ERR_CCA_TO_MSK BIT(0)
+
+//
+// PWR
+//
+
+//
+// BTCOEX
+//
+#define B_AX_BTC_EN BIT(31)
+#define B_AX_EN_EXT_BT_PINMUX BIT(29)
+#define B_AX_BTC_RST BIT(28)
+#define B_AX_BTC_DBG_SRC_SEL BIT(27)
+#define B_AX_BTC_MODE_SH 24
+#define B_AX_BTC_MODE_MSK 0x3
+#define B_AX_INV_WL_ACT2 BIT(17)
+#define B_AX_BTG_LNA1_GAIN_SEL BIT(16)
+#define B_AX_IGN_GNT_BT2_RX BIT(7)
+#define B_AX_IGN_GNT_BT2_TX BIT(6)
+#define B_AX_IGN_GNT_BT2 BIT(5)
+
+#define R_AX_RTK_MODE_CFG_V1 0xDA04
+#define R_AX_RTK_MODE_CFG_V1_C1 0xFA04
+#define B_AX_BT_BLE_EN_V1 BIT(24)
+#define B_AX_BT_ULTRA_EN BIT(16)
+#define B_AX_BT_L_RX_ULTRA_SH 14
+#define B_AX_BT_L_RX_ULTRA_MSK 0x3
+#define B_AX_BT_L_TX_ULTRA_SH 12
+#define B_AX_BT_L_TX_ULTRA_MSK 0x3
+#define B_AX_BT_H_RX_ULTRA_SH 10
+#define B_AX_BT_H_RX_ULTRA_MSK 0x3
+#define B_AX_BT_H_TX_ULTRA_SH 8
+#define B_AX_BT_H_TX_ULTRA_MSK 0x3
+#define B_AX_SAMPLE_CLK_SH 0
+#define B_AX_SAMPLE_CLK_MSK 0xff
+
+#define R_AX_CSR_MODE_CFG 0xDA08
+#define R_AX_CSR_MODE_CFG_C1 0xFA08
+#define B_AX_BT_TIME_CNT_V1_SH 16
+#define B_AX_BT_TIME_CNT_V1_MSK 0xff
+#define B_AX_CSR_DELAY_SH 8
+#define B_AX_CSR_DELAY_MSK 0xf
+#define B_AX_CSR_TRX_SH 4
+#define B_AX_CSR_TRX_MSK 0xf
+#define B_AX_CSR_PRI_SH 0
+#define B_AX_CSR_PRI_MSK 0xf
+
+#define R_AX_BT_CNT_CFG 0xDA10
+#define R_AX_BT_CNT_CFG_C1 0xFA10
+#define B_AX_BT_CNT_RST_V1 BIT(1)
+#define B_AX_BT_CNT_EN BIT(0)
+
+#define R_AX_BT_CNT_HI 0xDA14
+#define R_AX_BT_CNT_HI_C1 0xFA14
+#define B_AX_BT_HI_RX_SH 16
+#define B_AX_BT_HI_RX_MSK 0xffff
+#define B_AX_BT_HI_TX_SH 0
+#define B_AX_BT_HI_TX_MSK 0xffff
+
+#define R_AX_BT_CNT_LOW 0xDA18
+#define R_AX_BT_CNT_LOW_C1 0xFA18
+#define B_AX_BT_LOW_RX_SH 16
+#define B_AX_BT_LOW_RX_MSK 0xffff
+#define B_AX_BT_LOW_TX_SH 0
+#define B_AX_BT_LOW_TX_MSK 0xffff
+
+#define R_AX_RTK_CMD_ERR_RPT 0xDA20
+#define R_AX_RTK_CMD_ERR_RPT_C1 0xFA20
+#define B_AX_RTK_CMD_CRC BIT(1)
+#define B_AX_RTK_CMD_INC BIT(0)
+
+#define R_AX_COEX_WL_REQ 0xDA24
+#define R_AX_COEX_WL_REQ_C1 0xFA24
+#define B_AX_TX_BCN_HI BIT(22)
+#define B_AX_TX_NDP_HI BIT(21)
+#define B_AX_TX_PROT_HI BIT(20)
+#define B_AX_TX_CF_END_HI BIT(19)
+#define B_AX_TX_BAR_HI BIT(18)
+#define B_AX_TX_TRI_HI BIT(17)
+#define B_AX_TX_VOQ_HI BIT(16)
+#define B_AX_TX_VIQ_HI BIT(15)
+#define B_AX_TX_BEQ_HI BIT(14)
+#define B_AX_TX_BKQ_HI BIT(13)
+#define B_AX_TX_MGQ_HI BIT(12)
+#define B_AX_TX_HIQ_HI BIT(11)
+#define B_AX_RSP_ACK_HI BIT(10)
+#define B_AX_RSP_CSI_HI BIT(9)
+#define B_AX_RSP_BSR_BQR_HI BIT(8)
+#define B_AX_PRI_MASK_TX_TIME_SH 3
+#define B_AX_PRI_MASK_TX_TIME_MSK 0x3
+#define B_AX_PRI_MASK_RX_TIME_V1_SH 1
+#define B_AX_PRI_MASK_RX_TIME_V1_MSK 0x3
+#define B_AX_WL_RX BIT(0)
+
+#define R_AX_BTC_COEX_SEL 0xDA30
+#define R_AX_BTC_COEX_SEL_C1 0xFA30
+#define B_AX_COEX_TBL_SEL_SH 0
+#define B_AX_COEX_TBL_SEL_MSK 0x3
+
+#define R_AX_BT_COEX_TABLE_0 0xDA34
+#define R_AX_BT_COEX_TABLE_0_C1 0xFA34
+#define B_AX_BT_COEX_TBL_0_SH 0
+#define B_AX_BT_COEX_TBL_0_MSK 0xffffffffL
+
+#define R_AX_BT_COEX_TABLE_1 0xDA38
+#define R_AX_BT_COEX_TABLE_1_C1 0xFA38
+#define B_AX_BT_COEX_TBL_1_SH 0
+#define B_AX_BT_COEX_TBL_1_MSK 0xffffffffL
+
+#define R_AX_BT_COEX_TABLE_2 0xDA3C
+#define R_AX_BT_COEX_TABLE_2_C1 0xFA3C
+#define B_AX_BT_COEX_TBL_2_SH 0
+#define B_AX_BT_COEX_TBL_2_MSK 0xffffffffL
+
+#define R_AX_BT_COEX_TABLE_3 0xDA40
+#define R_AX_BT_COEX_TABLE_3_C1 0xFA40
+#define B_AX_BT_COEX_TBL_3_SH 0
+#define B_AX_BT_COEX_TBL_3_MSK 0xffffffffL
+
+#define R_AX_BT_BREAK_TABLE 0xDA44
+#define R_AX_BT_BREAK_TABLE_C1 0xFA44
+#define B_AX_BREAK_WL_SH 16
+#define B_AX_BREAK_WL_MSK 0xffff
+#define B_AX_BREAK_BT_SH 0
+#define B_AX_BREAK_BT_MSK 0xffff
+
+#define R_AX_GNT_SW_CTRL 0xDA48
+#define R_AX_GNT_SW_CTRL_C1 0xFA48
+#define B_AX_WL_ACT2_VAL BIT(21)
+#define B_AX_WL_ACT2_SWCTRL BIT(20)
+#define B_AX_WL_ACT_VAL BIT(19)
+#define B_AX_WL_ACT_SWCTRL BIT(18)
+#define B_AX_GNT_BT_RX_VAL BIT(17)
+#define B_AX_GNT_BT_RX_SWCTRL BIT(16)
+#define B_AX_GNT_BT_TX_VAL BIT(15)
+#define B_AX_GNT_BT_TX_SWCTRL BIT(14)
+#define B_AX_GNT_WL_RX_VAL BIT(13)
+#define B_AX_GNT_WL_RX_SWCTRL BIT(12)
+#define B_AX_GNT_WL_TX_VAL BIT(11)
+#define B_AX_GNT_WL_TX_SWCTRL BIT(10)
+#define B_AX_GNT_BT_RFC_S1_VAL BIT(9)
+#define B_AX_GNT_BT_RFC_S1_SWCTRL BIT(8)
+#define B_AX_GNT_WL_RFC_S1_VAL BIT(7)
+#define B_AX_GNT_WL_RFC_S1_SWCTRL BIT(6)
+#define B_AX_GNT_BT_RFC_S0_VAL BIT(5)
+#define B_AX_GNT_BT_RFC_S0_SWCTRL BIT(4)
+#define B_AX_GNT_WL_RFC_S0_VAL BIT(3)
+#define B_AX_GNT_WL_RFC_S0_SWCTRL BIT(2)
+#define B_AX_GNT_WL_BB_VAL BIT(1)
+#define B_AX_GNT_WL_BB_SWCTRL BIT(0)
+
+#define R_AX_GNT_VAL 0xDA4C
+#define R_AX_GNT_VAL_C1 0xFA4C
+#define B_AX_WL_ACT2 BIT(10)
+#define B_AX_WL_ACT BIT(9)
+#define B_AX_GNT_BT_RX BIT(8)
+#define B_AX_GNT_BT_TX BIT(7)
+#define B_AX_GNT_WL_RX BIT(6)
+#define B_AX_GNT_WL_TX BIT(5)
+#define B_AX_GNT_BT_RFC_S1 BIT(4)
+#define B_AX_GNT_BT_RFC_S0 BIT(3)
+#define B_AX_GNT_WL_RFC_S1 BIT(2)
+#define B_AX_GNT_WL_RFC_S0 BIT(1)
+#define B_AX_GNT_WL_BB BIT(0)
+
+#define R_AX_BTC_CFG_V2 0xDB00
+#define R_AX_BTC_CFG_V2_C1 0xFB00
+
+#define R_AX_RTK_MODE_CFG2 0xDB04
+#define R_AX_RTK_MODE_CFG2_C1 0xFB04
+#define B_AX_BT2_BLE_EN_V1 BIT(24)
+#define B_AX_BT2_ULTRA_EN BIT(16)
+#define B_AX_BT2_L_RX_ULTRA_SH 14
+#define B_AX_BT2_L_RX_ULTRA_MSK 0x3
+#define B_AX_BT2_L_TX_ULTRA_SH 12
+#define B_AX_BT2_L_TX_ULTRA_MSK 0x3
+#define B_AX_BT2_H_RX_ULTRA_SH 10
+#define B_AX_BT2_H_RX_ULTRA_MSK 0x3
+#define B_AX_BT2_H_TX_ULTRA_SH 8
+#define B_AX_BT2_H_TX_ULTRA_MSK 0x3
+#define B_AX_SAMPLE_CLK_2_SH 0
+#define B_AX_SAMPLE_CLK_2_MSK 0xff
+
+#define R_AX_CSR_MODE_CFG2 0xDB08
+#define R_AX_CSR_MODE_CFG2_C1 0xFB08
+#define B_AX_BT2_TIME_CNT_SH 16
+#define B_AX_BT2_TIME_CNT_MSK 0xff
+#define B_AX_CSR_DELAY_2_SH 8
+#define B_AX_CSR_DELAY_2_MSK 0xf
+#define B_AX_CSR_TRX_2_SH 4
+#define B_AX_CSR_TRX_2_MSK 0xf
+#define B_AX_CSR_PRI_2_SH 0
+#define B_AX_CSR_PRI_2_MSK 0xf
+
+#define R_AX_BT_CNT_CFG2 0xDB10
+#define R_AX_BT_CNT_CFG2_C1 0xFB10
+#define B_AX_BT2_CNT_RST_V1 BIT(1)
+#define B_AX_BT2_CNT_EN BIT(0)
+
+#define R_AX_BT_CNT_HI2 0xDB14
+#define R_AX_BT_CNT_HI2_C1 0xFB14
+#define B_AX_BT2_HI_RX_SH 16
+#define B_AX_BT2_HI_RX_MSK 0xffff
+#define B_AX_BT2_HI_TX_SH 0
+#define B_AX_BT2_HI_TX_MSK 0xffff
+
+#define R_AX_BT_CNT_LOW2 0xDB18
+#define R_AX_BT_CNT_LOW2_C1 0xFB18
+#define B_AX_BT2_LOW_RX_SH 16
+#define B_AX_BT2_LOW_RX_MSK 0xffff
+#define B_AX_BT2_LOW_TX_SH 0
+#define B_AX_BT2_LOW_TX_MSK 0xffff
+
+#define R_AX_RTK_CMD_ERR_RPT2 0xDB20
+#define R_AX_RTK_CMD_ERR_RPT2_C1 0xFB20
+#define B_AX_RTK_CMD_CRC_2 BIT(1)
+#define B_AX_RTK_CMD_INC_2 BIT(0)
+
+#define R_AX_BTC_COEX_SEL2 0xDB30
+#define R_AX_BTC_COEX_SEL2_C1 0xFB30
+#define B_AX_COEX_TBL_SEL_2_SH 0
+#define B_AX_COEX_TBL_SEL_2_MSK 0x3
+
+#define R_AX_BT_COEX_TABLE_0_2 0xDB34
+#define R_AX_BT_COEX_TABLE_0_2_C1 0xFB34
+#define B_AX_BT_COEX_TBL_0_2_SH 0
+#define B_AX_BT_COEX_TBL_0_2_MSK 0xffffffffL
+
+#define R_AX_BT_COEX_TABLE_1_2 0xDB38
+#define R_AX_BT_COEX_TABLE_1_2_C1 0xFB38
+#define B_AX_BT_COEX_TBL_1_2_SH 0
+#define B_AX_BT_COEX_TBL_1_2_MSK 0xffffffffL
+
+#define R_AX_BT_COEX_TABLE_2_2 0xDB3C
+#define R_AX_BT_COEX_TABLE_2_2_C1 0xFB3C
+#define B_AX_BT_COEX_TBL_2_2_SH 0
+#define B_AX_BT_COEX_TBL_2_2_MSK 0xffffffffL
+
+#define R_AX_BT_COEX_TABLE_3_2 0xDB40
+#define R_AX_BT_COEX_TABLE_3_2_C1 0xFB40
+#define B_AX_BT_COEX_TBL_3_2_SH 0
+#define B_AX_BT_COEX_TBL_3_2_MSK 0xffffffffL
+
+#define R_AX_BT_BREAK_TABLE_2 0xDB44
+#define R_AX_BT_BREAK_TABLE_2_C1 0xFB44
+#define B_AX_BREAK_WL_2_SH 16
+#define B_AX_BREAK_WL_2_MSK 0xffff
+#define B_AX_BREAK_BT_2_SH 0
+#define B_AX_BREAK_BT_2_MSK 0xffff
+
+//
+// WL_AX_Reg_CMAC_0.xls
+//
+
+//
+// COMMON
+//
+
+//
+// SCH
+//
+
+//
+// PTCL
+//
+
+//
+// CMAC_DMA
+//
+
+//
+// TMAC
+//
+
+//
+// TRXPTCL
+//
+
+//
+// RMAC
+//
+
+//
+// PWR
+//
+
+//
+// BTCOEX
+//
+
+//
+// WL_AX_Reg_HAXIDMA.xls
+//
+
+//
+// PCIE
+//
+
+#define R_AX_HAXI_INIT_CFG1 0x1000
+#define B_AX_WD_ITVL_IDLE_V1_SH 28
+#define B_AX_WD_ITVL_IDLE_V1_MSK 0xf
+#define B_AX_WD_ITVL_ACT_V1_SH 24
+#define B_AX_WD_ITVL_ACT_V1_MSK 0xf
+#define B_AX_DMA_MODE_SH 18
+#define B_AX_DMA_MODE_MSK 0x3
+#define B_AX_STOP_AXI_MST BIT(17)
+#define B_AX_HAXI_RST_KEEP_REG BIT(16)
+#define B_AX_RXHCI_EN_V1 BIT(15)
+#define B_AX_RXBD_MODE_V1 BIT(14)
+#define B_AX_HAXI_MAX_RXDMA_SH 8
+#define B_AX_HAXI_MAX_RXDMA_MSK 0x3
+#define B_AX_TXHCI_EN_V1 BIT(7)
+#define B_AX_FLUSH_AXI_MST BIT(4)
+#define B_AX_RST_BDRAM BIT(3)
+#define B_AX_HAXI_MAX_TXDMA_SH 0
+#define B_AX_HAXI_MAX_TXDMA_MSK 0x3
+
+#define R_AX_HAXI_DMA_RXQ_APPLEN 0x1004
+#define B_AX_PCIE_RX_APPLEN_SH 0
+#define B_AX_PCIE_RX_APPLEN_MSK 0x3fff
+
+#define R_AX_HAXI_DMA_STOP1 0x1010
+#define B_AX_STOP_WPDMA BIT(19)
+#define B_AX_STOP_CH12 BIT(18)
+#define B_AX_STOP_CH9 BIT(17)
+#define B_AX_STOP_CH8 BIT(16)
+#define B_AX_STOP_ACH7 BIT(15)
+#define B_AX_STOP_ACH6 BIT(14)
+#define B_AX_STOP_ACH5 BIT(13)
+#define B_AX_STOP_ACH4 BIT(12)
+#define B_AX_STOP_ACH3 BIT(11)
+#define B_AX_STOP_ACH2 BIT(10)
+#define B_AX_STOP_ACH1 BIT(9)
+#define B_AX_STOP_ACH0 BIT(8)
+
+#define R_AX_TXBD_RWPTR_CLR1 0x1014
+#define B_AX_CLR_CH12_IDX BIT(10)
+#define B_AX_CLR_CH9_IDX BIT(9)
+#define B_AX_CLR_CH8_IDX BIT(8)
+#define B_AX_CLR_ACH7_IDX BIT(7)
+#define B_AX_CLR_ACH6_IDX BIT(6)
+#define B_AX_CLR_ACH5_IDX BIT(5)
+#define B_AX_CLR_ACH4_IDX BIT(4)
+#define B_AX_CLR_ACH3_IDX BIT(3)
+#define B_AX_CLR_ACH2_IDX BIT(2)
+#define B_AX_CLR_ACH1_IDX BIT(1)
+#define B_AX_CLR_ACH0_IDX BIT(0)
+
+#define R_AX_HAXI_DMA_BUSY1 0x101C
+#define B_AX_HAXIIO_BUSY BIT(20)
+#define B_AX_WPDMA_BUSY BIT(19)
+#define B_AX_CH12_BUSY BIT(18)
+#define B_AX_CH9_BUSY BIT(17)
+#define B_AX_CH8_BUSY BIT(16)
+#define B_AX_ACH7_BUSY BIT(15)
+#define B_AX_ACH6_BUSY BIT(14)
+#define B_AX_ACH5_BUSY BIT(13)
+#define B_AX_ACH4_BUSY BIT(12)
+#define B_AX_ACH3_BUSY BIT(11)
+#define B_AX_ACH2_BUSY BIT(10)
+#define B_AX_ACH1_BUSY BIT(9)
+#define B_AX_ACH0_BUSY BIT(8)
+
+#define R_AX_ACH0_TXBD_NUM 0x1024
+#define B_AX_HAXI_ACH0_FLAG BIT(14)
+#define B_AX_ACH0_DESC_NUM_SH 0
+#define B_AX_ACH0_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH1_TXBD_NUM 0x1026
+#define B_AX_HAXI_ACH1_FLAG BIT(14)
+#define B_AX_ACH1_DESC_NUM_SH 0
+#define B_AX_ACH1_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH2_TXBD_NUM 0x1028
+#define B_AX_HAXI_ACH2_FLAG BIT(14)
+#define B_AX_ACH2_DESC_NUM_SH 0
+#define B_AX_ACH2_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH3_TXBD_NUM 0x102A
+#define B_AX_HAXI_ACH3_FLAG BIT(14)
+#define B_AX_ACH3_DESC_NUM_SH 0
+#define B_AX_ACH3_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH4_TXBD_NUM 0x102C
+#define B_AX_HAXI_ACH4_FLAG BIT(14)
+#define B_AX_ACH4_DESC_NUM_SH 0
+#define B_AX_ACH4_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH5_TXBD_NUM 0x102E
+#define B_AX_HAXI_ACH5_FLAG BIT(14)
+#define B_AX_ACH5_DESC_NUM_SH 0
+#define B_AX_ACH5_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH6_TXBD_NUM 0x1030
+#define B_AX_HAXI_ACH6_FLAG BIT(14)
+#define B_AX_ACH6_DESC_NUM_SH 0
+#define B_AX_ACH6_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH7_TXBD_NUM 0x1032
+#define B_AX_HAXI_ACH7_FLAG BIT(14)
+#define B_AX_ACH7_DESC_NUM_SH 0
+#define B_AX_ACH7_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH8_TXBD_NUM 0x1034
+#define B_AX_HAXI_CH8_FLAG BIT(14)
+#define B_AX_CH8_DESC_NUM_SH 0
+#define B_AX_CH8_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH9_TXBD_NUM 0x1036
+#define B_AX_HAXI_CH9_FLAG BIT(14)
+#define B_AX_CH9_DESC_NUM_SH 0
+#define B_AX_CH9_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH12_TXBD_NUM 0x1038
+#define B_AX_HAXI_CH12_FLAG BIT(14)
+#define B_AX_CH12_DESC_NUM_SH 0
+#define B_AX_CH12_DESC_NUM_MSK 0x3ff
+
+#define R_AX_ACH0_TXBD_IDX 0x1058
+#define B_AX_ACH0_HW_IDX_SH 16
+#define B_AX_ACH0_HW_IDX_MSK 0x3ff
+#define B_AX_ACH0_HOST_IDX_SH 0
+#define B_AX_ACH0_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH1_TXBD_IDX 0x105C
+#define B_AX_ACH1_HW_IDX_SH 16
+#define B_AX_ACH1_HW_IDX_MSK 0x3ff
+#define B_AX_ACH1_HOST_IDX_SH 0
+#define B_AX_ACH1_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH2_TXBD_IDX 0x1060
+#define B_AX_ACH2_HW_IDX_SH 16
+#define B_AX_ACH2_HW_IDX_MSK 0x3ff
+#define B_AX_ACH2_HOST_IDX_SH 0
+#define B_AX_ACH2_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH3_TXBD_IDX 0x1064
+#define B_AX_ACH3_HW_IDX_SH 16
+#define B_AX_ACH3_HW_IDX_MSK 0x3ff
+#define B_AX_ACH3_HOST_IDX_SH 0
+#define B_AX_ACH3_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH4_TXBD_IDX 0x1068
+#define B_AX_ACH4_HW_IDX_SH 16
+#define B_AX_ACH4_HW_IDX_MSK 0x3ff
+#define B_AX_ACH4_HOST_IDX_SH 0
+#define B_AX_ACH4_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH5_TXBD_IDX 0x106C
+#define B_AX_ACH5_HW_IDX_SH 16
+#define B_AX_ACH5_HW_IDX_MSK 0x3ff
+#define B_AX_ACH5_HOST_IDX_SH 0
+#define B_AX_ACH5_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH6_TXBD_IDX 0x1070
+#define B_AX_ACH6_HW_IDX_SH 16
+#define B_AX_ACH6_HW_IDX_MSK 0x3ff
+#define B_AX_ACH6_HOST_IDX_SH 0
+#define B_AX_ACH6_HOST_IDX_MSK 0x3ff
+
+#define R_AX_ACH7_TXBD_IDX 0x1074
+#define B_AX_ACH7_HW_IDX_SH 16
+#define B_AX_ACH7_HW_IDX_MSK 0x3ff
+#define B_AX_ACH7_HOST_IDX_SH 0
+#define B_AX_ACH7_HOST_IDX_MSK 0x3ff
+
+#define R_AX_CH8_TXBD_IDX 0x1078
+#define B_AX_CH8_HW_IDX_SH 16
+#define B_AX_CH8_HW_IDX_MSK 0x3ff
+#define B_AX_CH8_HOST_IDX_SH 0
+#define B_AX_CH8_HOST_IDX_MSK 0x3ff
+
+#define R_AX_CH9_TXBD_IDX 0x107C
+#define B_AX_CH9_HW_IDX_SH 16
+#define B_AX_CH9_HW_IDX_MSK 0x3ff
+#define B_AX_CH9_HOST_IDX_SH 0
+#define B_AX_CH9_HOST_IDX_MSK 0x3ff
+
+#define R_AX_CH12_TXBD_IDX 0x1080
+#define B_AX_CH12_HW_IDX_SH 16
+#define B_AX_CH12_HW_IDX_MSK 0x3ff
+#define B_AX_CH12_HOST_IDX_SH 0
+#define B_AX_CH12_HOST_IDX_MSK 0x3ff
+
+#define R_AX_HAXI_HIMR00 0x10B0
+#define B_AX_RPQBD_FULL_INT_EN BIT(20)
+#define B_AX_RDU_INT_EN BIT(19)
+#define B_AX_RXDMA_STUCK_INT_EN BIT(18)
+#define B_AX_TXDMA_STUCK_INT_EN BIT(17)
+#define B_AX_TXDMA_CH12_INT_EN BIT(13)
+#define B_AX_TXDMA_CH9_INT_EN BIT(12)
+#define B_AX_TXDMA_CH8_INT_EN BIT(11)
+#define B_AX_TXDMA_ACH7_INT_EN BIT(10)
+#define B_AX_TXDMA_ACH6_INT_EN BIT(9)
+#define B_AX_TXDMA_ACH5_INT_EN BIT(8)
+#define B_AX_TXDMA_ACH4_INT_EN BIT(7)
+#define B_AX_TXDMA_ACH3_INT_EN BIT(6)
+#define B_AX_TXDMA_ACH2_INT_EN BIT(5)
+#define B_AX_TXDMA_ACH1_INT_EN BIT(4)
+#define B_AX_TXDMA_ACH0_INT_EN BIT(3)
+#define B_AX_RPQDMA_INT_EN BIT(2)
+#define B_AX_RXP1DMA_INT_EN BIT(1)
+#define B_AX_RXDMA_INT_EN BIT(0)
+
+#define R_AX_HAXI_HISR00 0x10B4
+#define B_AX_RPQBD_FULL_INT BIT(20)
+#define B_AX_RDU_INT BIT(19)
+#define B_AX_RXDMA_STUCK_INT BIT(18)
+#define B_AX_TXDMA_STUCK_INT BIT(17)
+#define B_AX_TXDMA_CH12_INT BIT(13)
+#define B_AX_TXDMA_CH9_INT BIT(12)
+#define B_AX_TXDMA_CH8_INT BIT(11)
+#define B_AX_TXDMA_ACH7_INT BIT(10)
+#define B_AX_TXDMA_ACH6_INT BIT(9)
+#define B_AX_TXDMA_ACH5_INT BIT(8)
+#define B_AX_TXDMA_ACH4_INT BIT(7)
+#define B_AX_TXDMA_ACH3_INT BIT(6)
+#define B_AX_TXDMA_ACH2_INT BIT(5)
+#define B_AX_TXDMA_ACH1_INT BIT(4)
+#define B_AX_TXDMA_ACH0_INT BIT(3)
+#define B_AX_RPQDMA_INT BIT(2)
+#define B_AX_RXP1DMA_INT BIT(1)
+#define B_AX_RXDMA_INT BIT(0)
+
+#define R_AX_HAXI_IDCT_MSK 0x10B8
+#define B_AX__TXBD_LEN0_ERR_IDCT_MSK BIT(3)
+#define B_AX__TXBD_4KBOUND_ERR_IDCT_MSK BIT(2)
+#define B_AX_RXMDA_STUCK_IDCT_MSK BIT(1)
+#define B_AX_TXMDA_STUCK_IDCT_MSK BIT(0)
+
+#define R_AX_HAXI_IDCT 0x10BC
+#define B_AX__TXBD_LEN0_ERR_IDCT BIT(3)
+#define B_AX__TXBD_4KBOUND_ERR_IDCT BIT(2)
+#define B_AX_RXMDA_STUCK_IDCT BIT(1)
+#define B_AX_TXMDA_STUCK_IDCT BIT(0)
+
+#define R_AX_HAXI_DBG_CTRL 0x1100
+#define B_AX_HAXI_DBG_SEL_SH 16
+#define B_AX_HAXI_DBG_SEL_MSK 0xff
+#define B_AX_EN_CHKDSC_NO_RX_STUCK_V1 BIT(2)
+#define B_AX_ASFF_FULL_NO_STK BIT(1)
+#define B_AX_EN_STUCK_DBG BIT(0)
+
+#define R_AX_DBG_ERR_FLAG_V1 0x1104
+#define B_AX_HAXI_RPQ_FULL BIT(6)
+#define B_AX_HAXI_RXQ_FULL BIT(5)
+#define B_AX_RX_STUCK_V1 BIT(4)
+#define B_AX_TX_STUCK_V1 BIT(3)
+#define B_AX_HAXI_RXP1_ERR0 BIT(2)
+#define B_AX_HAXI_TXBD_LEN0 BIT(1)
+#define B_AX_HAXI_TXBD_4KBOUD_LENERR BIT(0)
+
+#define R_AX_HAXI_INFO 0x1108
+#define B_AX_HAXIRX_IDLE BIT(1)
+#define B_AX_HAXITX_IDLE BIT(0)
+
+#define R_AX_HAXI_MST_WDT_TIMEOUT_SEL 0x110C
+#define B_AX_HAXI_MST_WDT_TIMEOUT_SEL_SH 0
+#define B_AX_HAXI_MST_WDT_TIMEOUT_SEL_MSK 0x3
+
+#define R_AX_INT_MIT_TX_V1 0x1180
+#define B_AX_TXMIT_CH12_SEL BIT(31)
+#define B_AX_TXMIT_CH11_SEL BIT(30)
+#define B_AX_TXMIT_CH10_SEL BIT(29)
+#define B_AX_TXMIT_CH9_SEL BIT(28)
+#define B_AX_TXMIT_CH8_SEL BIT(27)
+#define B_AX_TXMIT_ACH7_SEL BIT(26)
+#define B_AX_TXMIT_ACH6_SEL BIT(25)
+#define B_AX_TXMIT_ACH5_SEL BIT(24)
+#define B_AX_TXMIT_ACH4_SEL BIT(23)
+#define B_AX_TXMIT_ACH3_SEL BIT(22)
+#define B_AX_TXMIT_ACH2_SEL BIT(21)
+#define B_AX_TXMIT_ACH1_SEL BIT(20)
+#define B_AX_TXMIT_ACH0_SEL BIT(19)
+#define B_AX_MIT_TXTIMER_UNIT_SH 16
+#define B_AX_MIT_TXTIMER_UNIT_MSK 0x3
+#define B_AX_MIT_TXCOUNTER_MATCH_SH 8
+#define B_AX_MIT_TXCOUNTER_MATCH_MSK 0xff
+#define B_AX_MIT_TXTIMER_MATCH_SH 0
+#define B_AX_MIT_TXTIMER_MATCH_MSK 0xff
+
+#define R_AX_INT_MIT_RX_V1 0x1184
+#define B_AX_RXMIT_RXP2_SEL_V1 BIT(19)
+#define B_AX_RXMIT_RXP1_SEL_V1 BIT(18)
+#define B_AX_MIT_RXTIMER_UNIT_SH 16
+#define B_AX_MIT_RXTIMER_UNIT_MSK 0x3
+#define B_AX_MIT_RXCOUNTER_MATCH_SH 8
+#define B_AX_MIT_RXCOUNTER_MATCH_MSK 0xff
+#define B_AX_MIT_RXTIMER_MATCH_SH 0
+#define B_AX_MIT_RXTIMER_MATCH_MSK 0xff
+
+#define R_AX_HAXI_DMA_STOP2 0x11C0
+#define B_AX_STOP_CH11 BIT(1)
+#define B_AX_STOP_CH10 BIT(0)
+
+#define R_AX_TXBD_RWPTR_CLR2_V1 0x11C4
+#define B_AX_CLR_CH11_IDX BIT(1)
+#define B_AX_CLR_CH10_IDX BIT(0)
+
+#define R_AX_HAXI_DMA_BUSY2 0x11C8
+#define B_AX_CH11_BUSY BIT(1)
+#define B_AX_CH10_BUSY BIT(0)
+
+#define R_AX_CH10_TXBD_IDX_V1 0x11D0
+#define B_AX_CH10_HW_IDX_SH 16
+#define B_AX_CH10_HW_IDX_MSK 0x3ff
+#define B_AX_CH10_HOST_IDX_SH 0
+#define B_AX_CH10_HOST_IDX_MSK 0x3ff
+
+#define R_AX_CH11_TXBD_IDX_V1 0x11D4
+#define B_AX_CH11_HW_IDX_SH 16
+#define B_AX_CH11_HW_IDX_MSK 0x3ff
+#define B_AX_CH11_HOST_IDX_SH 0
+#define B_AX_CH11_HOST_IDX_MSK 0x3ff
+
+#define R_AX_HAXI_HIMR10 0x11E0
+#define B_AX_TXDMA_CH11_INT_EN_V1 BIT(1)
+#define B_AX_TXDMA_CH10_INT_EN_V1 BIT(0)
+
+#define R_AX_HAXI_HISR10 0x11E4
+#define B_AX_TXDMA_CH11_INT_V1 BIT(1)
+#define B_AX_TXDMA_CH10_INT_V1 BIT(0)
+
+#define R_AX_RXBD_RWPTR_CLR_V1 0x1200
+#define B_AX_CLR_RPQ_IDX BIT(1)
+#define B_AX_CLR_RXQ_IDX BIT(0)
+
+#define R_AX_HAXI_EXP_CTRL 0x1204
+#define B_AX_MAX_TAG_NUM_V1_SH 0
+#define B_AX_MAX_TAG_NUM_V1_MSK 0x7
+
+#define R_AX_HAXI_DMA_BUSY3 0x1208
+#define B_AX_RPQ_BUSY BIT(1)
+#define B_AX_RXQ_BUSY BIT(0)
+
+#define R_AX_RXQ_RXBD_NUM_V1 0x1210
+#define B_AX_RXQ_DESC_NUM_SH 0
+#define B_AX_RXQ_DESC_NUM_MSK 0x3ff
+
+#define R_AX_RPQ_RXBD_NUM_V1 0x1212
+#define B_AX_RPQ_DESC_NUM_SH 0
+#define B_AX_RPQ_DESC_NUM_MSK 0x3ff
+
+#define R_AX_RXQ_RXBD_IDX_V1 0x1218
+#define B_AX_RXQ_HW_IDX_SH 16
+#define B_AX_RXQ_HW_IDX_MSK 0x3ff
+#define B_AX_RXQ_HOST_IDX_SH 0
+#define B_AX_RXQ_HOST_IDX_MSK 0x3ff
+
+#define R_AX_RPQ_RXBD_IDX_V1 0x121C
+#define B_AX_RPQ_HW_IDX_SH 16
+#define B_AX_RPQ_HW_IDX_MSK 0x3ff
+#define B_AX_RPQ_HOST_IDX_SH 0
+#define B_AX_RPQ_HOST_IDX_MSK 0x3ff
+
+#define R_AX_RXQ_RXBD_DESA_L_V1 0x1220
+#define B_AX_RXQ_RXBD_DESA_L_SH 0
+#define B_AX_RXQ_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_RXQ_RXBD_DESA_H_V1 0x1224
+#define B_AX_RXQ_RXBD_DESA_H_SH 0
+#define B_AX_RXQ_RXBD_DESA_H_MSK 0xff
+
+#define R_AX_RPQ_RXBD_DESA_L_V1 0x1228
+#define B_AX_RPQ_RXBD_DESA_L_SH 0
+#define B_AX_RPQ_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_RPQ_RXBD_DESA_H_V1 0x122C
+#define B_AX_RPQ_RXBD_DESA_H_SH 0
+#define B_AX_RPQ_RXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH0_TXBD_DESA_L_V1 0x1230
+#define B_AX_ACH0_TXBD_DESA_L_SH 0
+#define B_AX_ACH0_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH0_TXBD_DESA_H_V1 0x1234
+#define B_AX_ACH0_TXBD_DESA_H_SH 0
+#define B_AX_ACH0_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH1_TXBD_DESA_L_V1 0x1238
+#define B_AX_ACH1_TXBD_DESA_L_SH 0
+#define B_AX_ACH1_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH1_TXBD_DESA_H_V1 0x123C
+#define B_AX_ACH1_TXBD_DESA_H_SH 0
+#define B_AX_ACH1_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH2_TXBD_DESA_L_V1 0x1240
+#define B_AX_ACH2_TXBD_DESA_L_SH 0
+#define B_AX_ACH2_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH2_TXBD_DESA_H_V1 0x1244
+#define B_AX_ACH2_TXBD_DESA_H_SH 0
+#define B_AX_ACH2_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH3_TXBD_DESA_L_V1 0x1248
+#define B_AX_ACH3_TXBD_DESA_L_SH 0
+#define B_AX_ACH3_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH3_TXBD_DESA_H_V1 0x124C
+#define B_AX_ACH3_TXBD_DESA_H_SH 0
+#define B_AX_ACH3_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH4_TXBD_DESA_L_V1 0x1250
+#define B_AX_ACH4_TXBD_DESA_L_SH 0
+#define B_AX_ACH4_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH4_TXBD_DESA_H_V1 0x1254
+#define B_AX_ACH4_TXBD_DESA_H_SH 0
+#define B_AX_ACH4_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH5_TXBD_DESA_L_V1 0x1258
+#define B_AX_ACH5_TXBD_DESA_L_SH 0
+#define B_AX_ACH5_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH5_TXBD_DESA_H_V1 0x125C
+#define B_AX_ACH5_TXBD_DESA_H_SH 0
+#define B_AX_ACH5_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH6_TXBD_DESA_L_V1 0x1260
+#define B_AX_ACH6_TXBD_DESA_L_SH 0
+#define B_AX_ACH6_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH6_TXBD_DESA_H_V1 0x1264
+#define B_AX_ACH6_TXBD_DESA_H_SH 0
+#define B_AX_ACH6_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_ACH7_TXBD_DESA_L_V1 0x1268
+#define B_AX_ACH7_TXBD_DESA_L_SH 0
+#define B_AX_ACH7_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_ACH7_TXBD_DESA_H_V1 0x126C
+#define B_AX_ACH7_TXBD_DESA_H_SH 0
+#define B_AX_ACH7_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH8_TXBD_DESA_L_V1 0x1270
+#define B_AX_CH8_TXBD_DESA_L_SH 0
+#define B_AX_CH8_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH8_TXBD_DESA_H_V1 0x1274
+#define B_AX_CH8_TXBD_DESA_H_SH 0
+#define B_AX_CH8_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH9_TXBD_DESA_L_V1 0x1278
+#define B_AX_CH9_TXBD_DESA_L_SH 0
+#define B_AX_CH9_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH9_TXBD_DESA_H_V1 0x127C
+#define B_AX_CH9_TXBD_DESA_H_SH 0
+#define B_AX_CH9_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH12_TXBD_DESA_L_V1 0x1280
+#define B_AX_CH12_TXBD_DESA_L_SH 0
+#define B_AX_CH12_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH12_TXBD_DESA_H_V1 0x1284
+#define B_AX_CH12_TXBD_DESA_H_SH 0
+#define B_AX_CH12_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_BD_ADDR_H_V1 0x12E0
+#define B_AX_BD_ADDR_H_SH 8
+#define B_AX_BD_ADDR_H_MSK 0xffffff
+
+#define R_AX_WD_ADDR_H_V1 0x12E4
+#define B_AX_WD_ADDR_H_SH 8
+#define B_AX_WD_ADDR_H_MSK 0xffffff
+
+#define R_AX_WP_ADDR_H_V1 0x12E8
+#define B_AX_WP_ADDR_H_SH 8
+#define B_AX_WP_ADDR_H_MSK 0xffffff
+
+#define R_AX_RXP1_ADDR_H_V1 0x12EC
+#define B_AX_RXP1_ADDR_H_SH 8
+#define B_AX_RXP1_ADDR_H_MSK 0xffffff
+
+#define R_AX_RX_ADDR_H_V1 0x12F0
+#define B_AX_RX_ADDR_H_SH 8
+#define B_AX_RX_ADDR_H_MSK 0xffffff
+
+#define R_AX_ACH0_BDRAM_CTRL_V1 0x1300
+#define B_AX_ACH0_BDRAM_MIN_SH 16
+#define B_AX_ACH0_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH0_BDRAM_MAX_SH 8
+#define B_AX_ACH0_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH0_BDRAM_SIDX_SH 0
+#define B_AX_ACH0_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH1_BDRAM_CTRL_V1 0x1304
+#define B_AX_ACH1_BDRAM_MIN_SH 16
+#define B_AX_ACH1_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH1_BDRAM_MAX_SH 8
+#define B_AX_ACH1_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH1_BDRAM_SIDX_SH 0
+#define B_AX_ACH1_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH2_BDRAM_CTRL_V1 0x1308
+#define B_AX_ACH2_BDRAM_MIN_SH 16
+#define B_AX_ACH2_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH2_BDRAM_MAX_SH 8
+#define B_AX_ACH2_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH2_BDRAM_SIDX_SH 0
+#define B_AX_ACH2_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH3_BDRAM_CTRL_V1 0x130C
+#define B_AX_ACH3_BDRAM_MIN_SH 16
+#define B_AX_ACH3_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH3_BDRAM_MAX_SH 8
+#define B_AX_ACH3_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH3_BDRAM_SIDX_SH 0
+#define B_AX_ACH3_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH4_BDRAM_CTRL_V1 0x1310
+#define B_AX_ACH4_BDRAM_MIN_SH 16
+#define B_AX_ACH4_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH4_BDRAM_MAX_SH 8
+#define B_AX_ACH4_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH4_BDRAM_SIDX_SH 0
+#define B_AX_ACH4_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH5_BDRAM_CTRL_V1 0x1314
+#define B_AX_ACH5_BDRAM_MIN_SH 16
+#define B_AX_ACH5_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH5_BDRAM_MAX_SH 8
+#define B_AX_ACH5_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH5_BDRAM_SIDX_SH 0
+#define B_AX_ACH5_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH6_BDRAM_CTRL_V1 0x1318
+#define B_AX_ACH6_BDRAM_MIN_SH 16
+#define B_AX_ACH6_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH6_BDRAM_MAX_SH 8
+#define B_AX_ACH6_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH6_BDRAM_SIDX_SH 0
+#define B_AX_ACH6_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_ACH7_BDRAM_CTRL_V1 0x131C
+#define B_AX_ACH7_BDRAM_MIN_SH 16
+#define B_AX_ACH7_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH7_BDRAM_MAX_SH 8
+#define B_AX_ACH7_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH7_BDRAM_SIDX_SH 0
+#define B_AX_ACH7_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH8_BDRAM_CTRL_V1 0x1320
+#define B_AX_CH8_BDRAM_MIN_SH 16
+#define B_AX_CH8_BDRAM_MIN_MSK 0x3f
+#define B_AX_CH8_BDRAM_MAX_SH 8
+#define B_AX_CH8_BDRAM_MAX_MSK 0x3f
+#define B_AX_CH8_BDRAM_SIDX_SH 0
+#define B_AX_CH8_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH9_BDRAM_CTRL_V1 0x1324
+#define B_AX_CH9_BDRAM_MIN_SH 16
+#define B_AX_CH9_BDRAM_MIN_MSK 0x3f
+#define B_AX_CH9_BDRAM_MAX_SH 8
+#define B_AX_CH9_BDRAM_MAX_MSK 0x3f
+#define B_AX_CH9_BDRAM_SIDX_SH 0
+#define B_AX_CH9_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH12_BDRAM_CTRL_V1 0x1328
+#define B_AX_CH12_BDRAM_MIN_SH 16
+#define B_AX_CH12_BDRAM_MIN_MSK 0x3f
+#define B_AX_CH12_BDRAM_MAX_SH 8
+#define B_AX_CH12_BDRAM_MAX_MSK 0x3f
+#define B_AX_CH12_BDRAM_SIDX_SH 0
+#define B_AX_CH12_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_SEL_BDRAM_RWPTR 0x1330
+#define B_AX_SEL_BDRAM_PTR_CH_SH 16
+#define B_AX_SEL_BDRAM_PTR_CH_MSK 0xf
+#define B_AX_SEL_BDRAM_WPTR_SH 8
+#define B_AX_SEL_BDRAM_WPTR_MSK 0x3f
+#define B_AX_SEL_BDRAM_RPTR_SH 0
+#define B_AX_SEL_BDRAM_RPTR_MSK 0x3f
+
+#define R_AX_WP_ADDR_H_SEL0_3 0x1334
+#define B_AX_WP_ADDR_SEL3_SH 24
+#define B_AX_WP_ADDR_SEL3_MSK 0xff
+#define B_AX_WP_ADDR_SEL2_SH 16
+#define B_AX_WP_ADDR_SEL2_MSK 0xff
+#define B_AX_WP_ADDR_SEL1_SH 8
+#define B_AX_WP_ADDR_SEL1_MSK 0xff
+#define B_AX_WP_ADDR_SEL0_SH 0
+#define B_AX_WP_ADDR_SEL0_MSK 0xff
+
+#define R_AX_WP_ADDR_H_SEL4_7 0x1338
+#define B_AX_WP_ADDR_SEL7_SH 24
+#define B_AX_WP_ADDR_SEL7_MSK 0xff
+#define B_AX_WP_ADDR_SEL6_SH 16
+#define B_AX_WP_ADDR_SEL6_MSK 0xff
+#define B_AX_WP_ADDR_SEL5_SH 8
+#define B_AX_WP_ADDR_SEL5_MSK 0xff
+#define B_AX_WP_ADDR_SEL4_SH 0
+#define B_AX_WP_ADDR_SEL4_MSK 0xff
+
+#define R_AX_WP_ADDR_H_SEL8_11 0x133C
+#define B_AX_WP_ADDR_SEL11_SH 24
+#define B_AX_WP_ADDR_SEL11_MSK 0xff
+#define B_AX_WP_ADDR_SEL10_SH 16
+#define B_AX_WP_ADDR_SEL10_MSK 0xff
+#define B_AX_WP_ADDR_SEL9_SH 8
+#define B_AX_WP_ADDR_SEL9_MSK 0xff
+#define B_AX_WP_ADDR_SEL8_SH 0
+#define B_AX_WP_ADDR_SEL8_MSK 0xff
+
+#define R_AX_WP_ADDR_H_SEL12_15 0x1340
+#define B_AX_WP_ADDR_SEL15_SH 24
+#define B_AX_WP_ADDR_SEL15_MSK 0xff
+#define B_AX_WP_ADDR_SEL14_SH 16
+#define B_AX_WP_ADDR_SEL14_MSK 0xff
+#define B_AX_WP_ADDR_SEL13_SH 8
+#define B_AX_WP_ADDR_SEL13_MSK 0xff
+#define B_AX_WP_ADDR_SEL12_SH 0
+#define B_AX_WP_ADDR_SEL12_MSK 0xff
+
+#define R_AX_CH10_BDRAM_CTRL_V1 0x1420
+#define B_AX_ACH10_BDRAM_MIN_SH 16
+#define B_AX_ACH10_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH10_BDRAM_MAX_SH 8
+#define B_AX_ACH10_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH10_BDRAM_SIDX_SH 0
+#define B_AX_ACH10_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH11_BDRAM_CTRL_V1 0x1424
+#define B_AX_ACH11_BDRAM_MIN_SH 16
+#define B_AX_ACH11_BDRAM_MIN_MSK 0x3f
+#define B_AX_ACH11_BDRAM_MAX_SH 8
+#define B_AX_ACH11_BDRAM_MAX_MSK 0x3f
+#define B_AX_ACH11_BDRAM_SIDX_SH 0
+#define B_AX_ACH11_BDRAM_SIDX_MSK 0x3f
+
+#define R_AX_CH10_TXBD_NUM_V1 0x1438
+#define B_AX_HAXI_CH10_FLAG BIT(14)
+#define B_AX_CH10_DESC_NUM_SH 0
+#define B_AX_CH10_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH11_TXBD_NUM_V1 0x143A
+#define B_AX_HAXI_CH11_FLAG BIT(14)
+#define B_AX_CH11_DESC_NUM_SH 0
+#define B_AX_CH11_DESC_NUM_MSK 0x3ff
+
+#define R_AX_CH10_TXBD_DESA_L_V1 0x1458
+#define B_AX_CH10_TXBD_DESA_L_SH 0
+#define B_AX_CH10_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH10_TXBD_DESA_H_V1 0x145C
+#define B_AX_CH10_TXBD_DESA_H_SH 0
+#define B_AX_CH10_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_CH11_TXBD_DESA_L_V1 0x1460
+#define B_AX_CH11_TXBD_DESA_L_SH 0
+#define B_AX_CH11_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_AX_CH11_TXBD_DESA_H_V1 0x1464
+#define B_AX_CH11_TXBD_DESA_H_SH 0
+#define B_AX_CH11_TXBD_DESA_H_MSK 0xff
+
+#define R_AX_WR_TXBD_DATA 0x1500
+#define B_AX_WRITE_TXBD_DATA_SH 0
+#define B_AX_WRITE_TXBD_DATA_MSK 0xffffffffL
+
+#define R_AX_WR_PRECOST_REQ 0x1504
+#define B_AX_REQ_CH_PG_SH 0
+#define B_AX_REQ_CH_PG_MSK 0x1fff
+
+#define R_AX_LTR_DEC_CTRL 0x1600
+#define B_AX_LTR_IDX_DRV_VLD BIT(16)
+#define B_AX_LTR_CURR_IDX_DRV_SH 14
+#define B_AX_LTR_CURR_IDX_DRV_MSK 0x3
+#define B_AX_LTR_IDX_FW_VLD BIT(13)
+#define B_AX_LTR_CURR_IDX_FW_SH 11
+#define B_AX_LTR_CURR_IDX_FW_MSK 0x3
+#define B_AX_LTR_IDX_HW_VLD BIT(10)
+#define B_AX_LTR_CURR_IDX_HW_SH 8
+#define B_AX_LTR_CURR_IDX_HW_MSK 0x3
+#define B_AX_LTR_REQ_DRV BIT(7)
+#define B_AX_LTR_IDX_DRV_SH 5
+#define B_AX_LTR_IDX_DRV_MSK 0x3
+#define B_AX_LTR_DRV_DEC_EN BIT(4)
+#define B_AX_LTR_FW_DEC_EN BIT(3)
+#define B_AX_LTR_HW_DEC_EN BIT(2)
+#define B_AX_LTR_SPACE_IDX_V1_SH 0
+#define B_AX_LTR_SPACE_IDX_V1_MSK 0x3
+
+#define R_AX_LTR_LATENCY_IDX0 0x1604
+#define B_AX_LTR_LATENCY_IDX0_SH 0
+#define B_AX_LTR_LATENCY_IDX0_MSK 0xffffffffL
+
+#define R_AX_LTR_LATENCY_IDX1 0x1608
+#define B_AX_LTR_LATENCY_IDX1_SH 0
+#define B_AX_LTR_LATENCY_IDX1_MSK 0xffffffffL
+
+#define R_AX_LTR_LATENCY_IDX2 0x160C
+#define B_AX_LTR_LATENCY_IDX2_SH 0
+#define B_AX_LTR_LATENCY_IDX2_MSK 0xffffffffL
+
+#define R_AX_LTR_LATENCY_IDX3 0x1610
+#define B_AX_LTR_LATENCY_IDX3_SH 0
+#define B_AX_LTR_LATENCY_IDX3_MSK 0xffffffffL
+
+#define R_AX_LTR_CURR_LATENCY 0x1614
+#define B_AX_LTR_CURR_LATENCY_SH 0
+#define B_AX_LTR_CURR_LATENCY_MSK 0xffffffffL
+
+#define R_AX_HCI_FC_CTRL_V1 0x1700
+
+#define R_AX_CH_PAGE_CTRL_V1 0x1704
+
+#define R_AX_ACH011_INTRPT_STAT_V1 0x1708
+
+#define R_AX_HCI_FC_ERR_FLAG_V1 0x170C
+#define B_AX_PUB_AVAL_PG_UFW_V1 BIT(3)
+#define B_AX_PUB_USE_PG_UFW_V1 BIT(2)
+#define B_AX_CH011_USE_PG_UFW_V1 BIT(1)
+#define B_AX_CH011_AVAL_PG_UFW_V1 BIT(0)
+
+#define R_AX_ACH0_PAGE_CTRL_V1 0x1710
+
+#define R_AX_ACH1_PAGE_CTRL_V1 0x1714
+
+#define R_AX_ACH2_PAGE_CTRL_V1 0x1718
+
+#define R_AX_ACH3_PAGE_CTRL_V1 0x171C
+
+#define R_AX_ACH4_PAGE_CTRL_V1 0x1720
+
+#define R_AX_ACH5_PAGE_CTRL_V1 0x1724
+
+#define R_AX_ACH6_PAGE_CTRL_V1 0x1728
+
+#define R_AX_ACH7_PAGE_CTRL_V1 0x172C
+
+#define R_AX_CH8_PAGE_CTRL_V1 0x1730
+
+#define R_AX_CH9_PAGE_CTRL_V1 0x1734
+
+#define R_AX_CH10_PAGE_CTRL_V1 0x1738
+
+#define R_AX_CH11_PAGE_CTRL_V1 0x173C
+
+#define R_AX_ACH0_PAGE_INFO_V1 0x1750
+
+#define R_AX_ACH1_PAGE_INFO_V1 0x1754
+
+#define R_AX_ACH2_PAGE_INFO_V1 0x1758
+
+#define R_AX_ACH3_PAGE_INFO_V1 0x175C
+
+#define R_AX_ACH4_PAGE_INFO_V1 0x1760
+
+#define R_AX_ACH5_PAGE_INFO_V1 0x1764
+
+#define R_AX_ACH6_PAGE_INFO_V1 0x1768
+
+#define R_AX_ACH7_PAGE_INFO_V1 0x176C
+
+#define R_AX_CH8_PAGE_INFO_V1 0x1770
+
+#define R_AX_CH9_PAGE_INFO_V1 0x1774
+
+#define R_AX_CH10_PAGE_INFO_V1 0x1778
+
+#define R_AX_CH11_PAGE_INFO_V1 0x177C
+
+#define R_AX_CH12_PAGE_INFO_V1 0x1780
+
+#define R_AX_PUB_PAGE_INFO3_V1 0x178C
+
+#define R_AX_PUB_PAGE_CTRL1_V1 0x1790
+
+#define R_AX_PUB_PAGE_CTRL2_V1 0x1794
+
+#define R_AX_PUB_PAGE_INFO1_V1 0x1798
+
+#define R_AX_PUB_PAGE_INFO2_V1 0x179C
+
+#define R_AX_WP_PAGE_CTRL1_V1 0x17A0
+
+#define R_AX_WP_PAGE_CTRL2_V1 0x17A4
+
+#define R_AX_WP_PAGE_INFO1_V1 0x17A8
+
+#define R_AX_ACH0_THR_V1 0x17B0
+
+#define R_AX_ACH1_THR_V1 0x17B4
+
+#define R_AX_ACH2_THR_V1 0x17B8
+
+#define R_AX_ACH3_THR_V1 0x17BC
+
+#define R_AX_ACH4_THR_V1 0x17C0
+
+#define R_AX_ACH5_THR_V1 0x17C4
+
+#define R_AX_ACH6_THR_V1 0x17C8
+
+#define R_AX_ACH7_THR_V1 0x17CC
+
+#define R_AX_CH8_THR_V1 0x17D0
+
+#define R_AX_CH9_THR_V1 0x17D4
+
+#define R_AX_CH10_THR_V1 0x17D8
+
+#define R_AX_CH11_THR_V1 0x17DC
+
+//
+// WL_AX_Reg_HAXIDMA.xls
+//
+
+//
+// PCIE
+//
+
+//
+// WL_AX_Reg_LTECOEX.xls
+//
+
+//
+// LTECoex
+//
+
+#define R_AX_LTE_SW_CFG_1 0x0038
+#define B_AX_GNT_BT_RFC_S1_SW_VAL BIT(31)
+#define B_AX_GNT_BT_RFC_S1_SW_CTRL BIT(30)
+#define B_AX_GNT_WL_RFC_S1_SW_VAL BIT(29)
+#define B_AX_GNT_WL_RFC_S1_SW_CTRL BIT(28)
+#define B_AX_GNT_BT_BB_S1_SW_VAL BIT(27)
+#define B_AX_GNT_BT_BB_S1_SW_CTRL BIT(26)
+#define B_AX_GNT_WL_BB_S1_SW_VAL BIT(25)
+#define B_AX_GNT_WL_BB_S1_SW_CTRL BIT(24)
+#define B_AX_BT_SW_CTRL_WL_PRIORITY BIT(19)
+#define B_AX_WL_SW_CTRL_WL_PRIORITY BIT(18)
+#define B_AX_LTE_PATTERN_2_EN BIT(17)
+#define B_AX_LTE_PATTERN_1_EN BIT(16)
+#define B_AX_GNT_BT_RFC_S0_SW_VAL BIT(15)
+#define B_AX_GNT_BT_RFC_S0_SW_CTRL BIT(14)
+#define B_AX_GNT_WL_RFC_S0_SW_VAL BIT(13)
+#define B_AX_GNT_WL_RFC_S0_SW_CTRL BIT(12)
+#define B_AX_GNT_BT_BB_S0_SW_VAL BIT(11)
+#define B_AX_GNT_BT_BB_S0_SW_CTRL BIT(10)
+#define B_AX_GNT_WL_BB_S0_SW_VAL BIT(9)
+#define B_AX_GNT_WL_BB_S0_SW_CTRL BIT(8)
+#define B_AX_LTECOEX_FUN_EN BIT(7)
+#define B_AX_LTECOEX_3WIRE_CTRL_MUX BIT(6)
+#define B_AX_LTECOEX_OP_MODE_SEL_SH 4
+#define B_AX_LTECOEX_OP_MODE_SEL_MSK 0x3
+#define B_AX_LTECOEX_UART_MUX BIT(3)
+#define B_AX_LTECOEX_UART_MODE_SEL_SH 0
+#define B_AX_LTECOEX_UART_MODE_SEL_MSK 0x7
+
+#define R_AX_LTE_SW_CFG_2 0x003C
+#define B_AX_WL_RX_CTRL BIT(8)
+#define B_AX_GNT_WL_RX_SW_VAL BIT(7)
+#define B_AX_GNT_WL_RX_SW_CTRL BIT(6)
+#define B_AX_GNT_WL_TX_SW_VAL BIT(5)
+#define B_AX_GNT_WL_TX_SW_CTRL BIT(4)
+#define B_AX_GNT_BT_RX_SW_VAL BIT(3)
+#define B_AX_GNT_BT_RX_SW_CTRL BIT(2)
+#define B_AX_GNT_BT_TX_SW_VAL BIT(1)
+#define B_AX_GNT_BT_TX_SW_CTRL BIT(0)
+
+#define R_AX_LTECOEX_STATUS 0x0054
+#define B_AX_GNT_BT_RFC_S1_STA BIT(5)
+#define B_AX_GNT_WL_RFC_S1_STA BIT(4)
+#define B_AX_GNT_BT_RFC_S0_STA BIT(3)
+#define B_AX_GNT_WL_RFC_S0_STA BIT(2)
+
+//
+// WL_AX_Reg_LTECOEX.xls
+//
+
+//
+// LTECoex
+//
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg_be.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg_be.h
new file mode 100644
index 000000000000..410660eea643
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/mac_reg_be.h
@@ -0,0 +1,12110 @@
+#ifndef __MAC_REG_BE_H__
+#define __MAC_REG_BE_H__
+
+#include "hci_reg_be.h"
+#include "plat_reg_be.h"
+
+//
+// WL_BE_REG_DMAC.xls
+//
+
+//
+// TOP_OFF
+//
+
+#define R_BE_GT0_CTRL 0x7000
+#define B_BE_GT_COUNT_EN BIT(31)
+#define B_BE_GT_MODE BIT(30)
+#define B_BE_GT_EN BIT(29)
+#define B_BE_GT_SORT_EN BIT(28)
+#define B_BE_GT_DATA_SH 0
+#define B_BE_GT_DATA_MSK 0xfffffff
+
+#define R_BE_GT0_CNT 0x7004
+#define B_BE_GT_CNT_SH 0
+#define B_BE_GT_CNT_MSK 0xfffffff
+
+#define R_BE_GT1_CTRL 0x7008
+
+#define R_BE_GT1_CNT 0x700C
+
+#define R_BE_GT2_CTRL 0x7010
+
+#define R_BE_GT2_CNT 0x7014
+
+#define R_BE_GT3_CTRL 0x7018
+
+#define R_BE_GT3_CNT 0x701C
+
+#define R_BE_TOPOFF_DBG_SEL 0x7020
+#define B_BE_TOPOFF_DBG_SEL_SH 0
+#define B_BE_TOPOFF_DBG_SEL_MSK 0xf
+
+#define R_BE_SORT_CTRL 0x7024
+#define B_BE_CMAC1_SORT_EN BIT(1)
+#define B_BE_CMAC0_SORT_EN BIT(0)
+
+#define R_BE_GT4_CTRL 0x7040
+
+#define R_BE_GT4_CNT 0x7044
+
+#define R_BE_GT5_CTRL 0x7048
+
+#define R_BE_GT5_CNT 0x704C
+
+#define R_BE_GT6_CTRL 0x7050
+
+#define R_BE_GT6_CNT 0x7054
+
+#define R_BE_GT7_CTRL 0x7058
+
+#define R_BE_GT7_CNT 0x705C
+
+#define R_BE_FWD0IMR 0x7100
+#define B_BE_FS_GT7_INT_EN BIT(15)
+#define B_BE_FS_GT6_INT_EN BIT(14)
+#define B_BE_FS_GT5_INT_EN BIT(13)
+#define B_BE_FS_GT4_INT_EN BIT(12)
+#define B_BE_FS_H2C_INT_EN BIT(8)
+#define B_BE_FS_HIOE_ERR_INT_EN BIT(7)
+#define B_BE_FS_SW_PLL_LEAVE_32K_INT_EN BIT(6)
+#define B_BE_FS_MAILBOX_OUT_EMPTY_INT_EN BIT(5)
+#define B_BE_FS_GT3_INT_EN BIT(3)
+#define B_BE_FS_GT2_INT_EN BIT(2)
+#define B_BE_FS_GT1_INT_EN BIT(1)
+#define B_BE_FS_GT0_INT_EN BIT(0)
+
+#define R_BE_FWD0ISR 0x7104
+#define B_BE_FS_GT7_INT BIT(15)
+#define B_BE_FS_GT6_INT BIT(14)
+#define B_BE_FS_GT5_INT BIT(13)
+#define B_BE_FS_GT4_INT BIT(12)
+#define B_BE_FS_H2C_INT BIT(8)
+#define B_BE_FS_HIOE_ERR_INT BIT(7)
+#define B_BE_FS_SW_PLL_LEAVE_32K_INT BIT(6)
+#define B_BE_FS_MAILBOX_OUT_EMPTY_INT BIT(5)
+#define B_BE_FS_GT3_INT BIT(3)
+#define B_BE_FS_GT2_INT BIT(2)
+#define B_BE_FS_GT1_INT BIT(1)
+#define B_BE_FS_GT0_INT BIT(0)
+
+#define R_BE_HD0IMR 0x7110
+#define B_BE_CPWM_INT_EN BIT(2)
+#define B_BE_GT3_INT_EN BIT(1)
+#define B_BE_C2H_INT_EN BIT(0)
+
+#define R_BE_HD0ISR 0x7114
+#define B_BE_CPWM_INT BIT(2)
+#define B_BE_GT3_INT BIT(1)
+#define B_BE_C2H_INT BIT(0)
+
+#define R_BE_H2CREG_DATA0 0x7140
+#define B_BE_H2CREG_D0_SH 0
+#define B_BE_H2CREG_D0_MSK 0xffffffffL
+
+#define R_BE_H2CREG_DATA1 0x7144
+#define B_BE_H2CREG_D1_SH 0
+#define B_BE_H2CREG_D1_MSK 0xffffffffL
+
+#define R_BE_H2CREG_DATA2 0x7148
+#define B_BE_H2CREG_D2_SH 0
+#define B_BE_H2CREG_D2_MSK 0xffffffffL
+
+#define R_BE_H2CREG_DATA3 0x714C
+#define B_BE_H2CREG_D3_SH 0
+#define B_BE_H2CREG_D3_MSK 0xffffffffL
+
+#define R_BE_C2HREG_DATA0 0x7150
+#define B_BE_C2HREG_D0_SH 0
+#define B_BE_C2HREG_D0_MSK 0xffffffffL
+
+#define R_BE_C2HREG_DATA1 0x7154
+#define B_BE_C2HREG_D1_SH 0
+#define B_BE_C2HREG_D1_MSK 0xffffffffL
+
+#define R_BE_C2HREG_DATA2 0x7158
+#define B_BE_C2HREG_D2_SH 0
+#define B_BE_C2HREG_D2_MSK 0xffffffffL
+
+#define R_BE_C2HREG_DATA3 0x715C
+#define B_BE_C2HREG_D3_SH 0
+#define B_BE_C2HREG_D3_MSK 0xffffffffL
+
+#define R_BE_H2CREG_CTRL 0x7160
+#define B_BE_H2CREG_TRIGGER BIT(0)
+
+#define R_BE_C2HREG_CTRL 0x7164
+#define B_BE_C2HREG_TRIGGER BIT(0)
+
+#define R_BE_CPWM 0x7170
+#define B_BE_CPWM_TOGGLE BIT(15)
+#define B_BE_CPWM_VAL_SH 0
+#define B_BE_CPWM_VAL_MSK 0x7fff
+
+#define R_BE_ANACLK_CAL_CTRL 0x7180
+#define B_BE_ANACLK_CAL_EN BIT(31)
+#define B_BE_ANACLK_SEL_SH 24
+#define B_BE_ANACLK_SEL_MSK 0x3
+#define B_BE_ANACLK_CAL_RPT_SH 0
+#define B_BE_ANACLK_CAL_RPT_MSK 0xffff
+
+#define R_BE_OTP_PARA 0x7190
+#define B_BE_OTP_PWE_H_PARA_SH 4
+#define B_BE_OTP_PWE_H_PARA_MSK 0x3
+#define B_BE_OTP_PWE_L_PARA_SH 0
+#define B_BE_OTP_PWE_L_PARA_MSK 0x3
+
+#define R_BE_PARAM_BIST_CTRL 0x7200
+#define B_BE_BIST_TMCK BIT(15)
+#define B_BE_BIST_DYN_READ_EN BIT(14)
+#define B_BE_BIST_LOOP_MODE BIT(13)
+#define B_BE_BIST_LVDRF_CLKDIS BIT(12)
+#define B_BE_BIST_BT_RPT_SEL_SH 4
+#define B_BE_BIST_BT_RPT_SEL_MSK 0xf
+#define B_BE_BIST_DRF_RESUME BIT(3)
+#define B_BE_BIST_DRF_MODE BIT(2)
+#define B_BE_BIST_MODE BIT(1)
+#define B_BE_BIST_RSTN_ALL BIT(0)
+
+#define R_BE_PARAM_MEM_RM_CTRL 0x7204
+#define B_BE_SYM_MEM_RMV_FABDBG_SH 30
+#define B_BE_SYM_MEM_RMV_FABDBG_MSK 0x3
+#define B_BE_SYM_MEM_RMV_SIGN BIT(29)
+#define B_BE_SYM_MEM_RMV_2PRF BIT(27)
+#define B_BE_SYM_MEM_RMV_1PRF BIT(26)
+#define B_BE_SYM_MEM_RMV_1PSR BIT(25)
+#define B_BE_SYM_MEM_RMV_ROM BIT(24)
+#define B_BE_SYM_MEM_RME_BT_SH 8
+#define B_BE_SYM_MEM_RME_BT_MSK 0xf
+#define B_BE_SYM_MEM_RME_HCI_SH 0
+#define B_BE_SYM_MEM_RME_HCI_MSK 0xf
+
+#define R_BE_PARAM_USB_BIST_RSTN 0x7210
+#define B_BE_BIST_RST_N_USB_SH 0
+#define B_BE_BIST_RST_N_USB_MSK 0x3fffff
+
+#define R_BE_PARAM_USB_BIST_DONE 0x7214
+#define B_BE_BIST_DONE_USB_SH 0
+#define B_BE_BIST_DONE_USB_MSK 0x3fffff
+
+#define R_BE_PARAM_USB_BIST_FAIL 0x7218
+#define B_BE_BIST_FAIL_USB_SH 0
+#define B_BE_BIST_FAIL_USB_MSK 0x3fffff
+
+#define R_BE_PARAM_USB_DRF_PAUSE 0x721C
+#define B_BE_BIST_DRF_PAUSE_USB_SH 0
+#define B_BE_BIST_DRF_PAUSE_USB_MSK 0x3fffff
+
+#define R_BE_PARAM_PCIE_BIST_RSTN 0x7220
+#define B_BE_BIST_RST_N_PCIE_SH 0
+#define B_BE_BIST_RST_N_PCIE_MSK 0x7fff
+
+#define R_BE_PARAM_PCIE_BIST_DONE 0x7224
+#define B_BE_BIST_DONE_PCIE_SH 0
+#define B_BE_BIST_DONE_PCIE_MSK 0x7fff
+
+#define R_BE_PARAM_PCIE_BIST_FAIL 0x7228
+#define B_BE_BIST_FAIL_PCIE_SH 0
+#define B_BE_BIST_FAIL_PCIE_MSK 0x7fff
+
+#define R_BE_PARAM_PCIE_DRF_PAUSE 0x722C
+#define B_BE_BIST_DRF_PAUSE_PCIE_SH 0
+#define B_BE_BIST_DRF_PAUSE_PCIE_MSK 0x7fff
+
+#define R_BE_PARAM_SDIO_BIST_RSTN 0x7240
+#define B_BE_BIST_RST_N_SDIO_SH 0
+#define B_BE_BIST_RST_N_SDIO_MSK 0x3
+
+#define R_BE_PARAM_SDIO_BIST_DONE 0x7244
+#define B_BE_BIST_DONE_SDIO_SH 0
+#define B_BE_BIST_DONE_SDIO_MSK 0x3
+
+#define R_BE_PARAM_SDIO_BIST_FAIL 0x7248
+#define B_BE_BIST_FAIL_SDIO_SH 0
+#define B_BE_BIST_FAIL_SDIO_MSK 0x3
+
+#define R_BE_PARAM_SDIO_DRF_PAUSE 0x724C
+#define B_BE_DRF_PAUSE_SDIO_SH 0
+#define B_BE_DRF_PAUSE_SDIO_MSK 0x3
+
+#define R_BE_PARAM_BT0_BIST_RSTN 0x7250
+#define B_BE_BIST_RST_N_BT0_SH 0
+#define B_BE_BIST_RST_N_BT0_MSK 0xffffffffL
+
+#define R_BE_PARAM_BT0_BIST_DONE 0x7254
+#define B_BE_BIST_DONE_BIT0_SH 0
+#define B_BE_BIST_DONE_BIT0_MSK 0xffffffffL
+
+#define R_BE_PARAM_BT0_BIST_FAIL 0x7258
+#define B_BE_BIST_FAIL_BT0_SH 0
+#define B_BE_BIST_FAIL_BT0_MSK 0xffffffffL
+
+#define R_BE_PARAM_BT0_DRF_PAUSE 0x725C
+#define B_BE_BIST_DRF_PAUSE_BT0_SH 0
+#define B_BE_BIST_DRF_PAUSE_BT0_MSK 0xffffffffL
+
+#define R_BE_PARAM_BT1_BIST_RSTN 0x7260
+#define B_BE_BIST_RST_N_BT1_SH 0
+#define B_BE_BIST_RST_N_BT1_MSK 0x1fff
+
+#define R_BE_PARAM_BT1_BIST_DONE 0x7264
+#define B_BE_BIST_DONE_BT1_SH 0
+#define B_BE_BIST_DONE_BT1_MSK 0x1fff
+
+#define R_BE_PARAM_BT1_BIST_FAIL 0x7268
+#define B_BE_BIST_FAIL_BT1_SH 0
+#define B_BE_BIST_FAIL_BT1_MSK 0x1fff
+
+#define R_BE_PARAM_BT1_DRF_PAUSE 0x726C
+#define B_BE_BIST_DRF_PAUSE_BT1_SH 0
+#define B_BE_BIST_DRF_PAUSE_BT1_MSK 0x1fff
+
+#define R_BE_PARAM_BT_BIST_RPT 0x7274
+#define B_BE_BT_BIST_RPT_SH 0
+#define B_BE_BT_BIST_RPT_MSK 0xffffffffL
+
+//
+// WL_PON
+//
+
+#define R_BE_FWD1IMR 0x7800
+#define B_BE_FS_TM_WAKE_INT_EN BIT(16)
+#define B_BE_FS_BT_MAILBOX_INT_EN BIT(1)
+#define B_BE_FS_RPWM_INT_EN BIT(0)
+
+#define R_BE_FWD1ISR 0x7804
+#define B_BE_FS_TM_WAKE_INT BIT(16)
+#define B_BE_FS_BT_MAILBOX_INT BIT(1)
+#define B_BE_FS_RPWM_INT BIT(0)
+
+#define R_BE_FSMIMR 0x7808
+#define B_BE_FSM_RP_END_EVENT_IMR BIT(6)
+#define B_BE_FSM_RX_BCN_TO_CNT_EVENT_IMR BIT(5)
+#define B_BE_FSM_RX_MATCH_EVENT_IMR BIT(4)
+#define B_BE_FSM_HIOE_ERR_EVENT_IMR BIT(3)
+#define B_BE_FSM_OTHERS_WAKE_EVENT_IMR BIT(2)
+#define B_BE_FSM_TIMER_TO_EVENT_IMR BIT(1)
+
+#define R_BE_FSMISR 0x780C
+#define B_BE_FSM_RP_END_EVENT_ISR BIT(6)
+#define B_BE_FSM_RX_BCN_TO_CNT_EVENT_ISR BIT(5)
+#define B_BE_FSM_RX_MATCH_EVENT_ISR BIT(4)
+#define B_BE_FSM_HIOE_ERR_EVENT_ISR BIT(3)
+#define B_BE_FSM_OTHERS_WAKE_EVENT_ISR BIT(2)
+#define B_BE_FSM_TIMER_TO_EVENT_ISR BIT(1)
+
+#define R_BE_TM_BKP_RES_CTRL 0x7810
+#define B_BE_SORTING_ROLE_SEL_SH 12
+#define B_BE_SORTING_ROLE_SEL_MSK 0x3
+#define B_BE_SORTING_ROLE_ST_SH 8
+#define B_BE_SORTING_ROLE_ST_MSK 0xf
+#define B_BE_TM_WAKE_IND BIT(7)
+#define B_BE_TM_BKP_EN_STS BIT(6)
+#define B_BE_SCH_RES_EN BIT(4)
+#define B_BE_PRE_CHK_DONE BIT(3)
+#define B_BE_PRE_CHK_VALID BIT(2)
+#define B_BE_TM_RES_EN BIT(1)
+#define B_BE_TM_BKP_EN_TRIGGER BIT(0)
+
+#define R_BE_PRE_CHK_CTRL 0x7814
+#define B_BE_PRE_CHK_THD_SH 16
+#define B_BE_PRE_CHK_THD_MSK 0xffff
+#define B_BE_PRE_WAKE_TIME_SH 0
+#define B_BE_PRE_WAKE_TIME_MSK 0xffff
+
+#define R_BE_LPS_WTM_SC 0x7818
+#define B_BE_LPS_WTM_SC_SH 0
+#define B_BE_LPS_WTM_SC_MSK 0xffffffffL
+
+#define R_BE_LPS_WTM_CNT 0x781C
+#define B_BE_LPS_WTM_CNT_SH 0
+#define B_BE_LPS_WTM_CNT_MSK 0xffffffffL
+
+#define R_BE_TSF_32K_SEL 0x7820
+#define B_BE_TSF_CLK_STABLE BIT(17)
+#define B_BE_CKSL_WLTSF BIT(16)
+#define B_BE_32K_SRC_SEL BIT(8)
+#define B_BE_US_TIME_VALUE_SH 0
+#define B_BE_US_TIME_VALUE_MSK 0xff
+
+#define R_BE_HIOE_END_ADDR 0x7840
+#define B_BE_HIOE_END_ADDR_SH 0
+#define B_BE_HIOE_END_ADDR_MSK 0xffffffffL
+
+#define R_BE_HIOE_STR_ADDR 0x7844
+#define B_BE_HIOE_STR_ADDR_SH 0
+#define B_BE_HIOE_STR_ADDR_MSK 0xffffffffL
+
+#define R_BE_BKP_HIOE_CTRL 0x7848
+#define B_BE_BKP_HIOE_CTRL_SH 16
+#define B_BE_BKP_HIOE_CTRL_MSK 0xffff
+
+#define R_BE_RES_HIOE_CTRL 0x784C
+#define B_BE_RES_HIOE_CTRL_SH 16
+#define B_BE_RES_HIOE_CTRL_MSK 0xffff
+
+#define R_BE_HCI_FUNC_EN 0x7880
+#define B_BE_HCI_CR_PROTECT BIT(31)
+#define B_BE_HCI_TRXBUF_EN BIT(2)
+#define B_BE_HCI_RXDMA_EN BIT(1)
+#define B_BE_HCI_TXDMA_EN BIT(0)
+
+#define R_BE_OSC_32K_CTRL 0x7894
+#define B_BE_LPOSC32K_OK BIT(31)
+#define B_BE_CAL_32K_DBG_SEL BIT(3)
+#define B_BE_CAL32K_XTAL_EN BIT(2)
+#define B_BE_CAL32K_OSC_EN BIT(1)
+#define B_BE_WL_POW_32KOSC BIT(0)
+
+#define R_BE_32K_CAL_REG0 0x7898
+#define B_BE_CAL_32K_REG_WR BIT(31)
+#define B_BE_CAL_OSC_XTAL_SEL BIT(22)
+#define B_BE_CAL_32K_REG_ADDR_SH 16
+#define B_BE_CAL_32K_REG_ADDR_MSK 0x3f
+#define B_BE_CAL_32K_REG_DATA_SH 0
+#define B_BE_CAL_32K_REG_DATA_MSK 0xffff
+
+#define R_BE_OSC32K_RCAL 0x789C
+#define B_BE_OSC32K_RCAL_SH 0
+#define B_BE_OSC32K_RCAL_MSK 0x7fff
+
+#define R_BE_BOOT_DBG 0x78F0
+#define B_BE_BOOT_STATUS_SH 16
+#define B_BE_BOOT_STATUS_MSK 0xffff
+#define B_BE_SECUREBOOT_STATUS_SH 0
+#define B_BE_SECUREBOOT_STATUS_MSK 0xffff
+
+//
+// HCI_LA
+//
+
+#define R_BE_HCI_LA_FLOW_CONTROL 0x7C00
+#define B_BE_HCI_LA_GO BIT(0)
+
+#define R_BE_HCI_LA_RECORD_SET 0x7C04
+#define B_BE_HCI_LA_REC_MODE_SH 6
+#define B_BE_HCI_LA_REC_MODE_MSK 0x3
+#define B_BE_HCI_LA_DEC_MODE_SH 4
+#define B_BE_HCI_LA_DEC_MODE_MSK 0x3
+#define B_BE_HCI_LA_ADP_MODE BIT(2)
+#define B_BE_HCI_LA_PAT_MODE_1 BIT(1)
+#define B_BE_HCI_LA_PAT_MODE_0 BIT(0)
+
+#define R_BE_HCI_LA_MEM_SET 0x7C08
+#define B_BE_HCI_LA_IND_MEM_OFFSET_SH 0
+#define B_BE_HCI_LA_IND_MEM_OFFSET_MSK 0xff
+
+#define R_BE_HCI_LA_TRIG_SET 0x7C10
+#define B_BE_HCI_TRIGGER_MASK_SH 0
+#define B_BE_HCI_TRIGGER_MASK_MSK 0xffffffffL
+
+#define R_BE_HCI_LA_TRIG_CON_SET_0 0x7C14
+#define B_BE_HCI_TRIGGER_CON_0_SH 0
+#define B_BE_HCI_TRIGGER_CON_0_MSK 0xffffffffL
+
+#define R_BE_HCI_LA_TRIG_CON_SET_1 0x7C18
+#define B_BE_HCI_TRIGGER_CON_1_SH 0
+#define B_BE_HCI_TRIGGER_CON_1_MSK 0xffffffffL
+
+#define R_BE_HCI_LA_MEM_PTR 0x7C20
+#define B_BE_HCI_RECORD_END_PTR_SH 16
+#define B_BE_HCI_RECORD_END_PTR_MSK 0xffff
+#define B_BE_HCI_RECORD_START_PTR_SH 0
+#define B_BE_HCI_RECORD_START_PTR_MSK 0xffff
+
+#define R_BE_HCI_LA_RECORD_STATUS 0x7C24
+#define B_BE_HCI_STATUS_MEM_WRAP BIT(3)
+#define B_BE_HCI_STATUS_FINISH BIT(2)
+#define B_BE_HCI_STATUS_FLAG BIT(1)
+#define B_BE_HCI_STATUS_TRI_VLD BIT(0)
+
+//
+// COMMON
+//
+
+#define R_BE_DMAC_FUNC_EN 0x8400
+#define B_BE_DMAC_CRPRT BIT(31)
+#define B_BE_MAC_EN BIT(30)
+#define B_BE_DMAC_EN BIT(29)
+#define B_BE_MPDU_EN BIT(28)
+#define B_BE_WDRLS_EN BIT(27)
+#define B_BE_WDE_DLE_EN BIT(26)
+#define B_BE_TXPKTCTL_EN BIT(25)
+#define B_BE_STA_SCH_EN BIT(24)
+#define B_BE_PLE_DEL_EN BIT(23)
+#define B_BE_PKTBUF_EN BIT(22)
+#define B_BE_DMAC_TABLE_EN BIT(21)
+#define B_BE_PKTIN_EN BIT(20)
+#define B_BE_DLE_CPUIO_EN BIT(19)
+#define B_BE_DISPATCHER_EN BIT(18)
+#define B_BE_BBRPT_EN BIT(17)
+#define B_BE_WSEC_EN BIT(16)
+#define B_BE_FORCE_DMAREG_GCKEN BIT(15)
+#define B_BE_H_AXIDMA_EN BIT(14)
+#define B_BE_DMAC_SER_PS BIT(13)
+#define B_BE_CMAC_SER_PS BIT(12)
+#define B_BE_DMAC_MLO_EN BIT(11)
+#define B_BE_PLRLS_EN BIT(10)
+
+#define R_BE_DMAC_CLK_EN 0x8404
+#define B_BE_MAC_CKEN BIT(30)
+#define B_BE_DMAC_CKEN BIT(29)
+#define B_BE_MPDU_CKEN BIT(28)
+#define B_BE_WDRLS_CKEN BIT(27)
+#define B_BE_WDE_DLE_CKEN BIT(26)
+#define B_BE_TXPKTCTL_CKEN BIT(25)
+#define B_BE_STA_SCH_CKEN BIT(24)
+#define B_BE_PLE_DEL_CKEN BIT(23)
+#define B_BE_PKTBUF_CKEN BIT(22)
+#define B_BE_DMAC_TABLE_CKEN BIT(21)
+#define B_BE_PKTIN_CKEN BIT(20)
+#define B_BE_DLE_CPUIO_CKEN BIT(19)
+#define B_BE_DISPATCHEB_BE_CKEN BIT(18)
+#define B_BE_BBRPT_CKEN BIT(17)
+#define B_BE_WSEC_CKEN BIT(16)
+#define B_BE_DMAC_MLO_CKEN BIT(11)
+#define B_BE_PLRLS_CKEN BIT(10)
+
+#define R_BE_LTR_CTRL_0 0x8410
+#define B_BE_LTR_REQ_FW BIT(18)
+#define B_BE_LTR_IDX_FW_SH 16
+#define B_BE_LTR_IDX_FW_MSK 0x3
+#define B_BE_LTR_IDLE_TIMER_IDX_SH 8
+#define B_BE_LTR_IDLE_TIMER_IDX_MSK 0x7
+#define B_BE_LTR_WD_NOEMP_CHK BIT(1)
+#define B_BE_LTR_HW_EN BIT(0)
+
+#define R_BE_LTR_CTRL_1 0x8414
+#define B_BE_LTR_RX1_TH_SH 16
+#define B_BE_LTR_RX1_TH_MSK 0xfff
+#define B_BE_LTR_RX0_TH_SH 0
+#define B_BE_LTR_RX0_TH_MSK 0xfff
+
+#define R_BE_LTR_IDLE_LATENCY 0x8418
+#define B_BE_LTR_IDX_HW_IDLE_SH 0
+#define B_BE_LTR_IDX_HW_IDLE_MSK 0x3
+
+#define R_BE_LTR_ACTIVE_LATENCY 0x841C
+#define B_BE_LRT_IDX_HW_ACTIVE_SH 0
+#define B_BE_LRT_IDX_HW_ACTIVE_MSK 0x3
+
+#define R_BE_DMAC_TALBE_CTRL 0x8420
+#define B_BE__HWAMSDU_PADDING_MODE BIT(31)
+#define B_BE_MACID_MPDU_PROCESSOR_OFFSET_SH 16
+#define B_BE_MACID_MPDU_PROCESSOR_OFFSET_MSK 0x7ff
+#define B_BE_DMAC_CTRL_INFO_SER_IO BIT(11)
+#define B_BE_DMAC_CTRL_INFO_OFFSET_SH 0
+#define B_BE_DMAC_CTRL_INFO_OFFSET_MSK 0x7ff
+
+#define R_BE_SER_DBG_INFO 0x8424
+#define B_BE_SER_DBG_INFO_SH 0
+#define B_BE_SER_DBG_INFO_MSK 0xffffffffL
+
+#define R_BE_DMAC_ASSERTION_EN 0x8428
+#define B_BE_DMAC_ASSERTION BIT(31)
+
+#define R_BE_DLE_EMPTY0 0x8430
+#define B_BE_PLE_EMPTY_QTA_DMAC_CPUIO BIT(26)
+#define B_BE_PLE_EMPTY_QTA_DMAC_MPDU_TX BIT(25)
+#define B_BE_PLE_EMPTY_QTA_DMAC_WLAN_CPU BIT(24)
+#define B_BE_PLE_EMPTY_QTA_DMAC_H2C BIT(23)
+#define B_BE_PLE_EMPTY_QTA_DMAC_B1_TXPL BIT(22)
+#define B_BE_PLE_EMPTY_QTA_DMAC_B0_TXPL BIT(21)
+#define B_BE_WDE_EMPTY_QTA_DMAC_CPUIO BIT(20)
+#define B_BE_WDE_EMPTY_QTA_DMAC_PKTIN BIT(19)
+#define B_BE_WDE_EMPTY_QTA_DMAC_DATA_CPU BIT(18)
+#define B_BE_WDE_EMPTY_QTA_DMAC_WLAN_CPU BIT(17)
+#define B_BE_WDE_EMPTY_QTA_DMAC_HIF BIT(16)
+#define B_BE_WDE_EMPTY_QUE_DMAC_PKTIN BIT(10)
+#define B_BE_PLE_EMPTY_QUE_DMAC_SEC_TX BIT(9)
+#define B_BE_PLE_EMPTY_QUE_DMAC_MPDU_TX BIT(8)
+#define B_BE_WDE_EMPTY_QUE_OTHERS BIT(7)
+#define B_BE_WDE_EMPTY_QUE_CMAC0_WMM1 BIT(4)
+#define B_BE_WDE_EMPTY_QUE_CMAC0_WMM0 BIT(3)
+#define B_BE_WDE_EMPTY_QUE_CMAC1_MBH BIT(2)
+#define B_BE_WDE_EMPTY_QUE_CMAC0_MBH BIT(1)
+#define B_BE_WDE_EMPTY_QUE_CMAC0_ALL_AC BIT(0)
+
+#define R_BE_DLE_EMPTY1 0x8434
+#define B_BE_PLE_EMPTY_QTA_CMAC_DMA_TXRPT BIT(21)
+#define B_BE_PLE_EMPTY_QTA_DMAC_WDRLS BIT(20)
+#define B_BE_PLE_EMPTY_QTA_CMAC1_DMA_BBRPT BIT(19)
+#define B_BE_PLE_EMPTY_QTA_CMAC1_DMA_RX BIT(18)
+#define B_BE_PLE_EMPTY_QTA_CMAC0_DMA_RX BIT(17)
+#define B_BE_PLE_EMPTY_QTA_DMAC_C2H BIT(16)
+#define B_BE_PLE_EMPTY_QUE_DMAC_PLRLS BIT(5)
+#define B_BE_PLE_EMPTY_QUE_DMAC_CPUIO BIT(4)
+#define B_BE_PLE_EMPTY_QUE_DMAC_SEC_RX BIT(3)
+#define B_BE_PLE_EMPTY_QUE_DMAC_MPDU_RX BIT(2)
+#define B_BE_PLE_EMPTY_QUE_DMAC_HDP BIT(1)
+#define B_BE_WDE_EMPTY_QUE_DMAC_WDRLS BIT(0)
+
+#define R_BE_FWD2IMR 0x8500
+#define B_BE_TXPKTIN_INT_EN BIT(5)
+#define B_BE_WWLAN_INT_EN BIT(4)
+#define B_BE_PLD_CPU_IO_PORT_Q1_INT_EN BIT(3)
+#define B_BE_PLD_CPU_IO_PORT_Q0_INT_EN BIT(2)
+#define B_BE_WD_CPU_IO_PORT_Q1_INT_EN BIT(1)
+#define B_BE_WD_CPU_IO_PORT_Q0_INT_EN BIT(0)
+
+#define R_BE_FWD2ISR 0x8504
+#define B_BE_TXPKTIN_INT BIT(5)
+#define B_BE_WWLAN_INT BIT(4)
+#define B_BE_PLD_CPU_IO_PORT_Q1_INT BIT(3)
+#define B_BE_PLD_CPU_IO_PORT_Q0_INT BIT(2)
+#define B_BE_WD_CPU_IO_PORT_Q1_INT BIT(1)
+#define B_BE_WD_CPU_IO_PORT_Q0_INT BIT(0)
+
+#define R_BE_FW_TRIGGER_IDCT_ISR 0x8508
+#define B_BE_DMAC_FW_ERR_IDCT_IMR BIT(31)
+#define B_BE_DMAC_FW_TRIG_IDCT BIT(0)
+
+#define R_BE_FW_TRIGGER_IDCT_SRC 0x850C
+#define B_BE_DMAC_FW_ERR_IDCT_SRC BIT(31)
+
+#define R_BE_DMAC_ERR_IMR 0x8520
+#define B_BE_H_AXIDMA_ERR_INT_EN BIT(14)
+#define B_BE_P_AXIDMA_ERR_INT_EN BIT(13)
+#define B_BE_HCI_BUF_ERR_INT_EN BIT(12)
+#define B_BE_BBRPT_ERR_INT_EN BIT(11)
+#define B_BE_DLE_CPUIO_ERR_INT_EN BIT(10)
+#define B_BE_APB_BRIDGE_ERR_INT_EN BIT(9)
+#define B_BE_DISPATCH_ERR_INT_EN BIT(8)
+#define B_BE_PKTIN_ERR_INT_EN BIT(7)
+#define B_BE_PLE_DLE_ERR_INT_EN BIT(6)
+#define B_BE_TXPKTCTRL_ERR_INT_EN BIT(5)
+#define B_BE_WDE_DLE_ERR_INT_EN BIT(4)
+#define B_BE_STA_SCHEDULER_ERR_INT_EN BIT(3)
+#define B_BE_MPDU_ERR_INT_EN BIT(2)
+#define B_BE_WSEC_ERR_INT_EN BIT(1)
+#define B_BE_WDRLS_ERR_INT_EN BIT(0)
+
+#define R_BE_DMAC_ERR_ISR 0x8524
+#define B_BE_DMAC_FW_ERR_IDCT BIT(16)
+#define B_BE_H_AXIDMA_ERR_INT BIT(14)
+#define B_BE_P_AXIDMA_ERR_INT BIT(13)
+#define B_BE_HCI_BUF_ERR_INT BIT(12)
+#define B_BE_BBRPT_ERR_INT BIT(11)
+#define B_BE_DLE_CPUIO_ERR_INT BIT(10)
+#define B_BE_APB_BRIDGE_ERR_INT BIT(9)
+#define B_BE_DISP_ERR_INT BIT(8)
+#define B_BE_PKTIN_ERR_INT BIT(7)
+#define B_BE_PLE_DLE_ERR_INT BIT(6)
+#define B_BE_TXPKTCTRL_ERR_INT BIT(5)
+#define B_BE_WDE_DLE_ERR_INT BIT(4)
+#define B_BE_STA_SCHEDULER_ERR_INT BIT(3)
+#define B_BE_MPDU_ERR_INT BIT(2)
+#define B_BE_WSEC_ERR_INT BIT(1)
+#define B_BE_WDRLS_ERR_INT BIT(0)
+
+#define R_BE_BIST_CTRL 0x8600
+#define B_BE_BIST_TMCK_W BIT(15)
+
+#define R_BE_BIST_CTRL_MEM 0x8604
+#define B_BE_SYS_MEM_RMV_FABDBG_SH 30
+#define B_BE_SYS_MEM_RMV_FABDBG_MSK 0x3
+#define B_BE_SYS_MEM_RMV_SIGN BIT(29)
+#define B_BE_SYS_MEM_RMV_2PRF BIT(27)
+#define B_BE_SYS_MEM_RMV_1PRF BIT(26)
+#define B_BE_SYS_MEM_RMV_1PSR BIT(25)
+#define B_BE_SYS_MEM_RMV_ROM BIT(24)
+#define B_BE_SYS_MEM_RME_WL_SH 4
+#define B_BE_SYS_MEM_RME_WL_MSK 0xf
+
+#define R_BE_BIST_RSTN 0x8610
+#define B_BE_BIST_RSTN_N_DMAC_SH 0
+#define B_BE_BIST_RSTN_N_DMAC_MSK 0x3fffffff
+
+#define R_BE_BIST_DONE 0x8614
+#define B_BE_BIST_DONE_DMAC_SH 0
+#define B_BE_BIST_DONE_DMAC_MSK 0x3fffffff
+
+#define R_BE_BIST_FAIL 0x8618
+#define B_BE_BIST_FAIL_DMAC_SH 0
+#define B_BE_BIST_FAIL_DMAC_MSK 0x3fffffff
+
+#define R_BE_BIST_DRF_PAUSE 0x861C
+#define B_BE_BIST_DRF_PAUSE_DMAC_SH 0
+#define B_BE_BIST_DRF_PAUSE_DMAC_MSK 0x3fffffff
+
+#define R_BE_BIST_RSTN1 0x8620
+#define B_BE_R_BIST_RSTN_N_DMAC1_SH 0
+#define B_BE_R_BIST_RSTN_N_DMAC1_MSK 0xffffffffL
+
+#define R_BE_BIST_DONE1 0x8624
+#define B_BE_BIST_DONE_DMAC1_SH 0
+#define B_BE_BIST_DONE_DMAC1_MSK 0xffffffffL
+
+#define R_BE_BIST_FAIL1 0x8628
+#define B_BE_BIST_FAIL_DMAC1_SH 0
+#define B_BE_BIST_FAIL_DMAC1_MSK 0xffffffffL
+
+#define R_BE_BIST_DRF_PAUSE1 0x862C
+#define B_BE_BIST_DRF_PAUSE_DMAC1_SH 0
+#define B_BE_BIST_DRF_PAUSE_DMAC1_MSK 0xffffffffL
+
+//
+// Dispatcher
+//
+
+#define R_BE_DISPATCHER_GLOBAL_SETTING_0 0x8800
+#define B_BE_SER_RX_TO_TH_SH 24
+#define B_BE_SER_RX_TO_TH_MSK 0xff
+#define B_BE_SER_TX_TO_TH_SH 16
+#define B_BE_SER_TX_TO_TH_MSK 0xff
+#define B_BE_SER_RX_TO_UNIT_SH 10
+#define B_BE_SER_RX_TO_UNIT_MSK 0x3
+#define B_BE_SER_TX_TO_UNIT_SH 8
+#define B_BE_SER_TX_TO_UNIT_MSK 0x3
+#define B_BE_PLE_LAST_OPT_V1 BIT(7)
+#define B_BE_WDE_LAST_OPT_V1 BIT(6)
+#define B_BE_DDR_GATTING_DISABLE BIT(5)
+#define B_BE_DDT_GATTING_DISABLE BIT(4)
+#define B_BE_CDR_GATTING_DISABLE BIT(3)
+#define B_BE_CDT_GATTING_DISABLE BIT(2)
+#define B_BE_HDR_GATTING_DISABLE BIT(1)
+#define B_BE_HDT_GATTING_DISABLE BIT(0)
+
+#define R_BE_OTHER_DISPATCHER_ERR_ISR 0x8804
+#define B_BE_REUSE_SIZE_ERR BIT(31)
+#define B_BE_REUSE_EN_ERR BIT(30)
+#define B_BE_STF_OQT_UNDERFLOW_ERR BIT(29)
+#define B_BE_STF_OQT_OVERFLOW_ERR BIT(28)
+#define B_BE_STF_WRFF_UNDERFLOW_ERR BIT(27)
+#define B_BE_STF_WRFF_OVERFLOW_ERR BIT(26)
+#define B_BE_STF_CMD_UNDERFLOW_ERR BIT(25)
+#define B_BE_STF_CMD_OVERFLOW_ERR BIT(24)
+#define B_BE_REUSE_SIZE_ZERO_ERR BIT(23)
+#define B_BE_REUSE_PKT_CNT_ERR BIT(22)
+#define B_BE_CDT_PTR_TIMEOUT_ERR BIT(21)
+#define B_BE_CDT_HCI_TIMEOUT_ERR BIT(20)
+#define B_BE_HDT_PTR_TIMEOUT_ERR BIT(19)
+#define B_BE_HDT_HCI_TIMEOUT_ERR BIT(18)
+#define B_BE_CDT_ADDR_INFO_LEN_ERR BIT(17)
+#define B_BE_HDT_ADDR_INFO_LEN_ERR BIT(16)
+#define B_BE_CDR_DMA_TIMEOUT_ERR BIT(15)
+#define B_BE_CDR_RX_TIMEOUT_ERR BIT(14)
+#define B_BE_PLE_OUTPUT_ERR BIT(12)
+#define B_BE_PLE_RESPOSE_ERR BIT(11)
+#define B_BE_PLE_BURST_NUM_ERR BIT(10)
+#define B_BE_PLE_NULL_PKT_ERR BIT(9)
+#define B_BE_PLE_FLOW_CTRL_ERR BIT(8)
+#define B_BE_HDR_DMA_TIMEOUT_ERR BIT(7)
+#define B_BE_HDR_RX_TIMEOUT_ERR BIT(6)
+#define B_BE_WDE_OUTPUT_ERR BIT(4)
+#define B_BE_WDE_RESPONSE_ERR BIT(3)
+#define B_BE_WDE_BURST_NUM_ERR BIT(2)
+#define B_BE_WDE_NULL_PKT_ERR BIT(1)
+#define B_BE_WDE_FLOW_CTRL_ERR BIT(0)
+
+#define R_BE_HOST_DISPATCHER_ERR_ISR 0x8808
+#define B_BE_HR_WRFF_UNDERFLOW_ERR BIT(31)
+#define B_BE_HR_WRFF_OVERFLOW_ERR BIT(30)
+#define B_BE_HR_CHKSUM_FSM_ERR BIT(29)
+#define B_BE_HR_SHIFT_DMA_CFG_ERR BIT(28)
+#define B_BE_HR_DMA_PROCESS_ERR BIT(27)
+#define B_BE_HR_TOTAL_LEN_UNDER_ERR BIT(26)
+#define B_BE_HR_SHIFT_EN_ERR BIT(25)
+#define B_BE_HR_AGG_CFG_ERR BIT(24)
+#define B_BE_HR_DMA_RD_CNT_DEQ_ERR BIT(23)
+#define B_BE_HR_PLD_LEN_ZERO_ERR BIT(22)
+#define B_BE_HT_ILL_CH_ERR BIT(20)
+#define B_BE_HT_ADDR_INFO_LEN_ERR BIT(18)
+#define B_BE_HT_WD_LEN_OVER_ERR BIT(17)
+#define B_BE_HT_PLD_CMD_UNDERFLOW_ERR BIT(16)
+#define B_BE_HT_PLD_CMD_OVERFLOW_ERR BIT(15)
+#define B_BE_HT_WRFF_UNDERFLOW_ERR BIT(14)
+#define B_BE_HT_WRFF_OVERFLOW_ERR BIT(13)
+#define B_BE_HT_CHKSUM_FSM_ERR BIT(12)
+#define B_BE_HT_TXPKTSIZE_ERR BIT(11)
+#define B_BE_HT_PRE_SUB_ERR BIT(10)
+#define B_BE_HT_WD_CHKSUM_ERR BIT(9)
+#define B_BE_HT_CHANNEL_DMA_ERR BIT(8)
+#define B_BE_HT_OFFSET_UNMATCH_ERR BIT(7)
+#define B_BE_HT_PAYLOAD_UNDER_ERR BIT(6)
+#define B_BE_HT_PAYLOAD_OVER_ERR BIT(5)
+#define B_BE_HT_PERMU_FF_UNDERFLOW_ERR BIT(4)
+#define B_BE_HT_PERMU_FF_OVERFLOW_ERR BIT(3)
+#define B_BE_HT_PKT_FAIL_ERR BIT(2)
+#define B_BE_HT_CH_ID_ERR BIT(1)
+#define B_BE_HT_EP_CH_DIFF_ERR BIT(0)
+
+#define R_BE_CPU_DISPATCHER_ERR_ISR 0x880C
+#define B_BE_CR_PLD_LEN_ERR BIT(30)
+#define B_BE_CR_WRFF_UNDERFLOW_ERR BIT(29)
+#define B_BE_CR_WRFF_OVERFLOW_ERR BIT(28)
+#define B_BE_CR_SHIFT_DMA_CFG_ERR BIT(27)
+#define B_BE_CR_DMA_PROCESS_ERR BIT(26)
+#define B_BE_CR_TOTAL_LEN_UNDER_ERR BIT(25)
+#define B_BE_CR_SHIFT_EN_ERR BIT(24)
+#define B_BE_REUSE_FIFO_B_UNDER_ERR BIT(22)
+#define B_BE_REUSE_FIFO_B_OVER_ERR BIT(21)
+#define B_BE_REUSE_FIFO_A_UNDER_ERR BIT(20)
+#define B_BE_REUSE_FIFO_A_OVER_ERR BIT(19)
+#define B_BE_CT_ADDR_INFO_LEN_MISS_ERR BIT(17)
+#define B_BE_CT_WD_LEN_OVER_ERR BIT(16)
+#define B_BE_CT_F2P_SEQ_ERR BIT(15)
+#define B_BE_CT_F2P_QSEL_ERR BIT(14)
+#define B_BE_CT_PLD_CMD_UNDERFLOW_ERR BIT(13)
+#define B_BE_CT_PLD_CMD_OVERFLOW_ERR BIT(12)
+#define B_BE_CT_PRE_SUB_ERR BIT(11)
+#define B_BE_CT_WD_CHKSUM_ERR BIT(10)
+#define B_BE_CT_CHANNEL_DMA_ERR BIT(9)
+#define B_BE_CT_OFFSET_UNMATCH_ERR BIT(8)
+#define B_BE_CT_PAYLOAD_CHKSUM_ERR BIT(7)
+#define B_BE_CT_PAYLOAD_UNDER_ERR BIT(6)
+#define B_BE_CT_PAYLOAD_OVER_ERR BIT(5)
+#define B_BE_CT_PERMU_FF_UNDERFLOW_ERR BIT(4)
+#define B_BE_CT_PERMU_FF_OVERFLOW_ERR BIT(3)
+#define B_BE_CT_CH_ID_ERR BIT(2)
+#define B_BE_CT_EP_CH_DIFF_ERR BIT(0)
+
+#define R_BE_TX_ADDRESS_INFO_MODE_SETTING 0x8810
+#define B_BE_CPU_ADDR_INFO_8B_SEL BIT(8)
+#define B_BE_HOST_ADDR_INFO_8B_SEL BIT(0)
+
+#define R_BE_TX_TCPIP_CHECKSUM_FUNCTION 0x8814
+#define B_BE_HDT_TCPIP_CHKSUM_EN BIT(0)
+
+#define R_BE_TXAGG_ALIGN_CFG 0x8818
+#define B_BE_TXAGG_ALIGN_SIZE_EN BIT(31)
+#define B_BE_TXAGG_ALIGN_SIZE_SH 0
+#define B_BE_TXAGG_ALIGN_SIZE_MSK 0xfff
+
+#define R_BE_TX_PASTE_TIMESTAMP_SETTING 0x881C
+#define B_BE_CDT_TIMESTAMP_EN BIT(1)
+#define B_BE_HDT_TIMESTAMP_EN BIT(0)
+
+#define R_BE_CPU_PORT_DEBUG_SETTING 0x8820
+#define B_BE_CDT_F2P_CPU_PORT_EN BIT(9)
+#define B_BE_CDT_AC_CPU_PORT_EN BIT(8)
+#define B_BE_HDT_H2C_RX_Q_SEL_SH 1
+#define B_BE_HDT_H2C_RX_Q_SEL_MSK 0x3
+#define B_BE_HDT_AC_CPU_PORT_EN BIT(0)
+
+#define R_BE_TX_CHECK_OFFSET_SETTING 0x8824
+#define B_BE_CDT_CHK_OFFSET_EN BIT(24)
+#define B_BE_CDT_CHK_OFFSET_SH 16
+#define B_BE_CDT_CHK_OFFSET_MSK 0xff
+#define B_BE_HDT_CHK_OFFSET_EN BIT(8)
+#define B_BE_HDT_CHK_OFFSET_SH 0
+#define B_BE_HDT_CHK_OFFSET_MSK 0xff
+
+#define R_BE_TX_QUEUE_CLEAR_SETTING 0x8828
+#define B_BE_HDT_TXQUE_CLR_EN BIT(0)
+
+#define R_BE_TX_ERROR_STOP_DEBUG_SETTING 0x882C
+#define B_BE_CDT_ERROR_STOP BIT(8)
+#define B_BE_HDT_ERROR_STOP BIT(0)
+
+#define R_BE_WD_CHECKSUM_FUNCTION_ENABLE 0x8830
+#define B_BE_CDT_WD_CHKSUM_EN BIT(8)
+#define B_BE_HDT_WD_CHKSUM_EN BIT(0)
+
+#define R_BE_TX_DTAT_DROP_DEBUG_SETTING 0x8834
+#define B_BE_HDT_REUSE_EN BIT(23)
+#define B_BE_HDT_REUSE_OFFSET_SH 16
+#define B_BE_HDT_REUSE_OFFSET_MSK 0xf
+#define B_BE_CDT_DATA_DROP_EN BIT(8)
+#define B_BE_HDT_DATA_DROP_EN BIT(0)
+
+#define R_BE_REQUEST_PLE_BUFFER_SETTING 0x8838
+#define B_BE_AMSDU_HDR_CNV_SPACE_SH 16
+#define B_BE_AMSDU_HDR_CNV_SPACE_MSK 0xf
+#define B_BE_AMSDU_PADDING_SPACE_SH 8
+#define B_BE_AMSDU_PADDING_SPACE_MSK 0xff
+#define B_BE_RSV_PLD_SPACE_SH 0
+#define B_BE_RSV_PLD_SPACE_MSK 0xff
+
+#define R_BE_DMAC_MACID_DROP_0 0x8840
+#define B_BE_DMAC_MACID31_0_DROP_SH 0
+#define B_BE_DMAC_MACID31_0_DROP_MSK 0xffffffffL
+
+#define R_BE_DMAC_MACID_DROP_1 0x8844
+#define B_BE_DMAC_MACID63_32_DROP_SH 0
+#define B_BE_DMAC_MACID63_32_DROP_MSK 0xffffffffL
+
+#define R_BE_DMAC_MACID_DROP_2 0x8848
+#define B_BE_DMAC_MACID95_64_DROP_SH 0
+#define B_BE_DMAC_MACID95_64_DROP_MSK 0xffffffffL
+
+#define R_BE_DMAC_MACID_DROP_3 0x884C
+#define B_BE_DMAC_MACID127_96_DROP_SH 0
+#define B_BE_DMAC_MACID127_96_DROP_MSK 0xffffffffL
+
+#define R_BE_HOST_DISPATCHER_ERR_IMR 0x8850
+#define B_BE_HR_WRFF_UNDERFLOW_ERR_INT_EN BIT(31)
+#define B_BE_HR_WRFF_OVERFLOW_ERR_INT_EN BIT(30)
+#define B_BE_HR_CHKSUM_FSM_ERR_INT_EN BIT(29)
+#define B_BE_HR_SHIFT_DMA_CFG_ERR_INT_EN BIT(28)
+#define B_BE_HR_DMA_PROCESS_ERR_INT_EN BIT(27)
+#define B_BE_HR_TOTAL_LEN_UNDER_ERR_INT_EN BIT(26)
+#define B_BE_HR_SHIFT_EN_ERR_INT_EN BIT(25)
+#define B_BE_HR_AGG_CFG_ERR_INT_EN BIT(24)
+#define B_BE_HR_DMA_RD_CNT_DEQ_ERR_INT_EN BIT(23)
+#define B_BE_HR_PLD_LEN_ZERO_ERR_INT_EN BIT(22)
+#define B_BE_HT_ILL_CH_ERR_INT_EN BIT(20)
+#define B_BE_HT_ADDR_INFO_LEN_ERR_INT_EN BIT(18)
+#define B_BE_HT_WD_LEN_OVER_ERR_INT_EN BIT(17)
+#define B_BE_HT_PLD_CMD_UNDERFLOW_ERR_INT_EN BIT(16)
+#define B_BE_HT_PLD_CMD_OVERFLOW_ERR_INT_EN BIT(15)
+#define B_BE_HT_WRFF_UNDERFLOW_ERR_INT_EN BIT(14)
+#define B_BE_HT_WRFF_OVERFLOW_ERR_INT_EN BIT(13)
+#define B_BE_HT_CHKSUM_FSM_ERR_INT_EN BIT(12)
+#define B_BE_HT_TXPKTSIZE_ERR_INT_EN BIT(11)
+#define B_BE_HT_PRE_SUB_ERR_INT_EN BIT(10)
+#define B_BE_HT_WD_CHKSUM_ERR_INT_EN BIT(9)
+#define B_BE_HT_CHANNEL_DMA_ERR_INT_EN BIT(8)
+#define B_BE_HT_OFFSET_UNMATCH_ERR_INT_EN BIT(7)
+#define B_BE_HT_PAYLOAD_UNDER_ERR_INT_EN BIT(6)
+#define B_BE_HT_PAYLOAD_OVER_ERR_INT_EN BIT(5)
+#define B_BE_HT_PERMU_FF_UNDERFLOW_ERR_INT_EN BIT(4)
+#define B_BE_HT_PERMU_FF_OVERFLOW_ERR_INT_EN BIT(3)
+#define B_BE_HT_PKT_FAIL_ERR_INT_EN BIT(2)
+#define B_BE_HT_CH_ID_ERR_INT_EN BIT(1)
+#define B_BE_HT_EP_CH_DIFF_ERR_INT_EN BIT(0)
+
+#define R_BE_CPU_DISPATCHER_ERR_IMR 0x8854
+#define B_BE_CR_PLD_LEN_ERR_INT_EN BIT(30)
+#define B_BE_CR_WRFF_UNDERFLOW_ERR_INT_EN BIT(29)
+#define B_BE_CR_WRFF_OVERFLOW_ERR_INT_EN BIT(28)
+#define B_BE_CR_SHIFT_DMA_CFG_ERR_INT_EN BIT(27)
+#define B_BE_CR_DMA_PROCESS_ERR_INT_EN BIT(26)
+#define B_BE_CR_TOTAL_LEN_UNDER_ERR_INT_EN BIT(25)
+#define B_BE_CR_SHIFT_EN_ERR_INT_EN BIT(24)
+#define B_BE_REUSE_FIFO_B_UNDER_ERR_INT_EN BIT(22)
+#define B_BE_REUSE_FIFO_B_OVER_ERR_INT_EN BIT(21)
+#define B_BE_REUSE_FIFO_A_UNDER_ERR_INT_EN BIT(20)
+#define B_BE_REUSE_FIFO_A_OVER_ERR_INT_EN BIT(19)
+#define B_BE_CT_ADDR_INFO_LEN_MISS_ERR_INT_EN BIT(17)
+#define B_BE_CT_WD_LEN_OVER_ERR_INT_EN BIT(16)
+#define B_BE_CT_F2P_SEQ_ERR_INT_EN BIT(15)
+#define B_BE_CT_F2P_QSEL_ERR_INT_EN BIT(14)
+#define B_BE_CT_PLD_CMD_UNDERFLOW_ERR_INT_EN BIT(13)
+#define B_BE_CT_PLD_CMD_OVERFLOW_ERR_INT_EN BIT(12)
+#define B_BE_CT_PRE_SUB_ERR_INT_EN BIT(11)
+#define B_BE_CT_WD_CHKSUM_ERR_INT_EN BIT(10)
+#define B_BE_CT_CHANNEL_DMA_ERR_INT_EN BIT(9)
+#define B_BE_CT_OFFSET_UNMATCH_ERR_INT_EN BIT(8)
+#define B_BE_CT_PAYLOAD_CHKSUM_ERR_INT_EN BIT(7)
+#define B_BE_CT_PAYLOAD_UNDER_ERR_INT_EN BIT(6)
+#define B_BE_CT_PAYLOAD_OVER_ERR_INT_EN BIT(5)
+#define B_BE_CT_PERMU_FF_UNDERFLOW_ERR_INT_EN BIT(4)
+#define B_BE_CT_PERMU_FF_OVERFLOW_ERR_INT_EN BIT(3)
+#define B_BE_CT_CH_ID_ERR_INT_EN BIT(2)
+#define B_BE_CT_EP_CH_DIFF_ERR_INT_EN BIT(0)
+
+#define R_BE_OTHER_DISPATCHER_ERR_IMR 0x8858
+#define B_BE_REUSE_SIZE_ERR_INT_EN BIT(31)
+#define B_BE_REUSE_EN_ERR_INT_EN BIT(30)
+#define B_BE_STF_OQT_UNDERFLOW_ERR_INT_EN BIT(29)
+#define B_BE_STF_OQT_OVERFLOW_ERR_INT_EN BIT(28)
+#define B_BE_STF_WRFF_UNDERFLOW_ERR_INT_EN BIT(27)
+#define B_BE_STF_WRFF_OVERFLOW_ERR_INT_EN BIT(26)
+#define B_BE_STF_CMD_UNDERFLOW_ERR_INT_EN BIT(25)
+#define B_BE_STF_CMD_OVERFLOW_ERR_INT_EN BIT(24)
+#define B_BE_REUSE_SIZE_ZERO_ERR_INT_EN BIT(23)
+#define B_BE_REUSE_PKT_CNT_ERR_INT_EN BIT(22)
+#define B_BE_CDT_PTR_TIMEOUT_ERR_INT_EN BIT(21)
+#define B_BE_CDT_HCI_TIMEOUT_ERR_INT_EN BIT(20)
+#define B_BE_HDT_PTR_TIMEOUT_ERR_INT_EN BIT(19)
+#define B_BE_HDT_HCI_TIMEOUT_ERR_INT_EN BIT(18)
+#define B_BE_CDT_ADDR_INFO_LEN_ERR_INT_EN BIT(17)
+#define B_BE_HDT_ADDR_INFO_LEN_ERR_INT_EN BIT(16)
+#define B_BE_CDR_DMA_TIMEOUT_ERR_INT_EN BIT(15)
+#define B_BE_CDR_RX_TIMEOUT_ERR_INT_EN BIT(14)
+#define B_BE_PLE_OUTPUT_ERR_INT_EN BIT(12)
+#define B_BE_PLE_RESPOSE_ERR_INT_EN BIT(11)
+#define B_BE_PLE_BURST_NUM_ERR_INT_EN BIT(10)
+#define B_BE_PLE_NULL_PKT_ERR_INT_EN BIT(9)
+#define B_BE_PLE_FLOW_CTRL_ERR_INT_EN BIT(8)
+#define B_BE_HDR_DMA_TIMEOUT_ERR_INT_EN BIT(7)
+#define B_BE_HDR_RX_TIMEOUT_ERR_INT_EN BIT(6)
+#define B_BE_WDE_OUTPUT_ERR_INT_EN BIT(4)
+#define B_BE_WDE_RESPONSE_ERR_INT_EN BIT(3)
+#define B_BE_WDE_BURST_NUM_ERR_INT_EN BIT(2)
+#define B_BE_WDE_NULL_PKT_ERR_INT_EN BIT(1)
+#define B_BE_WDE_FLOW_CTRL_ERR_INT_EN BIT(0)
+
+#define R_BE_DISPATCHER_DBG_PORT 0x8860
+#define B_BE_DISPATCHER_DBG_PTR_SEL1_SH 24
+#define B_BE_DISPATCHER_DBG_PTR_SEL1_MSK 0xf
+#define B_BE_DISPATCHER_DBG_SEL1_SH 16
+#define B_BE_DISPATCHER_DBG_SEL1_MSK 0xff
+#define B_BE_DISPATCHER_DBG_PTR_SEL0_SH 8
+#define B_BE_DISPATCHER_DBG_PTR_SEL0_MSK 0xf
+#define B_BE_DISPATCHER_DBG_SEL0_SH 0
+#define B_BE_DISPATCHER_DBG_SEL0_MSK 0xff
+
+#define R_BE_DISPATCHER_DISP_DBG 0x8864
+#define B_BE_DISPATCHER_DISP_DBG_SH 0
+#define B_BE_DISPATCHER_DISP_DBG_MSK 0xffffffffL
+
+#define R_BE_DELAY_MULTI_WP_SRC 0x8868
+#define B_BE_DELAY_MULTI_WP_SRC BIT(0)
+
+#define R_BE_HDP_DBG_INFO_0_V1 0x8880
+#define B_BE_PTR_CS_WP_SH 28
+#define B_BE_PTR_CS_WP_MSK 0xf
+#define B_BE_PTR_CS_10_SH 24
+#define B_BE_PTR_CS_10_MSK 0xf
+#define B_BE_PTR_CS_8_SH 20
+#define B_BE_PTR_CS_8_MSK 0xf
+#define B_BE_PTR_CS_6_SH 16
+#define B_BE_PTR_CS_6_MSK 0xf
+#define B_BE_PTR_CS_4_SH 12
+#define B_BE_PTR_CS_4_MSK 0xf
+#define B_BE_PTR_CS_2_SH 8
+#define B_BE_PTR_CS_2_MSK 0xf
+#define B_BE_PTR_CS_0_SH 4
+#define B_BE_PTR_CS_0_MSK 0xf
+#define B_BE_HCIFF_NON_EMPTY_V1 BIT(3)
+#define B_BE_DATA_CS_SH 0
+#define B_BE_DATA_CS_MSK 0x7
+
+#define R_BE_HDP_DBG_INFO_1_V1 0x8884
+#define B_BE_PTR_CS_12_HDT_SH 28
+#define B_BE_PTR_CS_12_HDT_MSK 0xf
+#define B_BE_F2P_PTR_CS_SH 24
+#define B_BE_F2P_PTR_CS_MSK 0xf
+#define B_BE_PTR_CS_WP_CDT_SH 20
+#define B_BE_PTR_CS_WP_CDT_MSK 0xf
+#define B_BE_PTR_CS_CDT_SH 16
+#define B_BE_PTR_CS_CDT_MSK 0xf
+#define B_BE_PTR_CS_C2H_CDT_SH 12
+#define B_BE_PTR_CS_C2H_CDT_MSK 0xf
+#define B_BE_AXIFF_NON_EMPTY_V1 BIT(11)
+#define B_BE_DATA_CS_CDT_SH 8
+#define B_BE_DATA_CS_CDT_MSK 0x7
+#define B_BE_ADDR_INFO_CS_V1_SH 4
+#define B_BE_ADDR_INFO_CS_V1_MSK 0xf
+#define B_BE_STF_CS_SH 0
+#define B_BE_STF_CS_MSK 0xf
+
+#define R_BE_HDP_DBG_INFO_2_V1 0x8888
+#define B_BE_WRFF_EMPTY_HDT BIT(31)
+#define B_BE_WRFF_FULL_HDT BIT(30)
+#define B_BE_WRFF_PRE_FULL_HDT BIT(29)
+#define B_BE_HCIWPFF_FULL BIT(28)
+#define B_BE_AXIWPFF_FULL BIT(27)
+#define B_BE_HCI_REQ_CH_PG_SH 13
+#define B_BE_HCI_REQ_CH_PG_MSK 0x1fff
+#define B_BE_TX_FULL_STS_SH 0
+#define B_BE_TX_FULL_STS_MSK 0x1fff
+
+#define R_BE_HDP_DBG_INFO_3_V1 0x888C
+
+#define R_BE_HDP_DBG_INFO_4_V1 0x8890
+
+#define R_BE_HDP_DBG_INFO_5_V1 0x8894
+
+#define R_BE_HDP_DBG_INFO_6_V1 0x8898
+
+#define R_BE_HDP_DBG_INFO_7_V1 0x889C
+#define B_BE_WRFF_EMPTY_HDR BIT(23)
+#define B_BE_WRFF_PRE_FULL_HDR BIT(22)
+#define B_BE_WRFF_FULL_HDR BIT(21)
+#define B_BE_DMA_ST_HDR_SH 16
+#define B_BE_DMA_ST_HDR_MSK 0xf
+#define B_BE_RX_ST_HDR_SH 12
+#define B_BE_RX_ST_HDR_MSK 0x7
+#define B_BE_LENFF_EMPTY_HDR BIT(11)
+#define B_BE_LENFF_PRE_FULL_HDR BIT(10)
+#define B_BE_LENFF_FULL_HDR BIT(9)
+#define B_BE_HR_RXPKT_PROCESS BIT(7)
+#define B_BE_HR_HCI_LAST_DMA BIT(6)
+#define B_BE_HR_HCI_REQ_SH 4
+#define B_BE_HR_HCI_REQ_MSK 0x3
+#define B_BE_HR_HCI_EMPTY BIT(3)
+#define B_BE_PCIE_BD_VLD_SH 0
+#define B_BE_PCIE_BD_VLD_MSK 0x3
+
+#define R_BE_HDP_DBG_INFO_8_V1 0x88A0
+#define B_BE_HR_HCI_LENGTH_SH 16
+#define B_BE_HR_HCI_LENGTH_MSK 0xffff
+#define B_BE_PLE_Q_EMPTY_SH 0
+#define B_BE_PLE_Q_EMPTY_MSK 0xffff
+
+#define R_BE_HDP_DBG_INFO_9_V1 0x88A4
+#define B_BE_WRFF_PRE_FULL_CDR BIT(31)
+#define B_BE_WRFF_FULL_CDR BIT(30)
+#define B_BE_WRFF_EMPTY_CDR BIT(29)
+#define B_BE_DMA_ST_CDR_SH 24
+#define B_BE_DMA_ST_CDR_MSK 0x7
+#define B_BE_RX_ST_CDR_SH 20
+#define B_BE_RX_ST_CDR_MSK 0x7
+#define B_BE_CR_HCI_NEED_RXBD_TAG BIT(19)
+#define B_BE_CR_RXPKT_PROCESS BIT(18)
+#define B_BE_CR_HCI_LAST_DMA BIT(17)
+#define B_BE_CR_HCI_EMPTY BIT(16)
+#define B_BE_CR_HCI_REQ_SH 12
+#define B_BE_CR_HCI_REQ_MSK 0x7
+#define B_BE_AXIDMA_BD_VLD_SH 8
+#define B_BE_AXIDMA_BD_VLD_MSK 0x7
+
+#define R_BE_RXDMA_SETTING 0x8908
+#define B_BE_PLE_BURST_READ BIT(24)
+#define B_BE_REQ_DEPTH_SH 16
+#define B_BE_REQ_DEPTH_MSK 0x3
+#define B_BE_BULK_TH_OPT BIT(10)
+#define B_BE_BURST_CNT_SH 8
+#define B_BE_BURST_CNT_MSK 0x3
+#define B_BE_BULK_SIZE_SH 0
+#define B_BE_BULK_SIZE_MSK 0x3
+
+#define R_BE_FWDL_CHECKSUM 0x890C
+#define B_BE_FWDL_CHKSUM_SH 16
+#define B_BE_FWDL_CHKSUM_MSK 0xffff
+#define B_BE_FWDL_CHKSUM_VALID BIT(2)
+#define B_BE_FWDL_CHKSUM_RESULT BIT(1)
+#define B_BE_FWDL_CHKSUM_EN BIT(0)
+
+#define R_BE_H2C_SETTING 0x8910
+#define B_BE_RX_CPU_PORT_SEL BIT(8)
+#define B_BE_REMOVE_H2C_RXD BIT(0)
+
+#define R_BE_RX_PPDU_STATUS_FW_MODE 0x8914
+#define B_BE_HDR_PPDU_ENQ_WLCPU_EN BIT(31)
+#define B_BE_CDR_PPDU_2_WLCPU_LEN_SH 0
+#define B_BE_CDR_PPDU_2_WLCPU_LEN_MSK 0x3fff
+
+#define R_BE_RX_TCPIP_CHECKSUM_FUNCTION 0x8918
+#define B_BE_HDR_TCPIP_CHKSUM_EN BIT(0)
+
+#define R_BE_RX_FC_BD_VALID_MASK 0x891C
+#define B_BE_CDR_BD_MASK_V1_SH 8
+#define B_BE_CDR_BD_MASK_V1_MSK 0x7
+#define B_BE_HDR_BD_MASK_SH 0
+#define B_BE_HDR_BD_MASK_MSK 0x3
+
+#define R_BE_RX_FUNCTION_STOP 0x8920
+#define B_BE_CDR_DISABLE_CH2 BIT(18)
+#define B_BE_CDR_DISABLE_CH1 BIT(17)
+#define B_BE_CDR_DISABLE_CH0 BIT(16)
+#define B_BE_HDR_DISABLE_RPQ BIT(11)
+#define B_BE_HDR_DISABLE_C2H BIT(10)
+#define B_BE_HDR_DISABLE_REPORT BIT(9)
+#define B_BE_HDR_DISABLE_NORMAL BIT(8)
+#define B_BE_CDR_RX_STOP BIT(1)
+#define B_BE_HDR_RX_STOP BIT(0)
+
+#define R_BE_TYPE_NEED_RXBD_TAG 0x8924
+#define B_BE_TUPE_ENQ_TO_CPU_SH 16
+#define B_BE_TUPE_ENQ_TO_CPU_MSK 0xffff
+#define B_BE_TYPE_NEED_RXBD_TAG_SH 0
+#define B_BE_TYPE_NEED_RXBD_TAG_MSK 0xffff
+
+//
+// WDE_DLE
+//
+
+#define R_BE_WDE_GLB_CFG 0x8C00
+#define B_BE_WDE_DIS_ACGC_FUNC BIT(0)
+
+#define R_BE_WDE_WORD004 0x8C04
+
+#define R_BE_WDE_PKTBUF_CFG 0x8C08
+#define B_BE_WDE_FREE_PAGE_NUM_SH 16
+#define B_BE_WDE_FREE_PAGE_NUM_MSK 0x1fff
+#define B_BE_WDE_START_BOUND_SH 8
+#define B_BE_WDE_START_BOUND_MSK 0x3f
+#define B_BE_WDE_PAGE_SEL_SH 0
+#define B_BE_WDE_PAGE_SEL_MSK 0x3
+
+#define R_BE_WDE_WORD00C 0x8C0C
+
+#define R_BE_WDE_WORD010 0x8C10
+
+#define R_BE_WDE_WORD014 0x8C14
+
+#define R_BE_WDE_DATCHN_CTL 0x8C18
+#define B_BE_WDE_NULLPG_WRPORT BIT(8)
+
+#define R_BE_WDE_FUNC_RSTCTL 0x8C1C
+#define B_BE_WDE_GEN_PIF07 BIT(7)
+#define B_BE_WDE_GEN_PIF06 BIT(6)
+#define B_BE_WDE_GEN_PIF05 BIT(5)
+#define B_BE_WDE_GEN_PIF04 BIT(4)
+#define B_BE_WDE_GEN_PIF03 BIT(3)
+#define B_BE_WDE_GEN_PIF02 BIT(2)
+#define B_BE_WDE_GEN_PIF01 BIT(1)
+#define B_BE_WDE_GEN_PIF00 BIT(0)
+
+#define R_BE_WDE_DBGERR_LOCKEN 0x8C20
+#define B_BE_WDE_LOCKEN_DLEPIF07 BIT(7)
+#define B_BE_WDE_LOCKEN_DLEPIF06 BIT(6)
+#define B_BE_WDE_LOCKEN_DLEPIF05 BIT(5)
+#define B_BE_WDE_LOCKEN_DLEPIF04 BIT(4)
+#define B_BE_WDE_LOCKEN_DLEPIF03 BIT(3)
+#define B_BE_WDE_LOCKEN_DLEPIF02 BIT(2)
+#define B_BE_WDE_LOCKEN_DLEPIF01 BIT(1)
+#define B_BE_WDE_LOCKEN_DLEPIF00 BIT(0)
+
+#define R_BE_WDE_DBGERR_STS 0x8C24
+#define B_BE_WDE_LOCKON_DLEPIF07 BIT(7)
+#define B_BE_WDE_LOCKON_DLEPIF06 BIT(6)
+#define B_BE_WDE_LOCKON_DLEPIF05 BIT(5)
+#define B_BE_WDE_LOCKON_DLEPIF04 BIT(4)
+#define B_BE_WDE_LOCKON_DLEPIF03 BIT(3)
+#define B_BE_WDE_LOCKON_DLEPIF02 BIT(2)
+#define B_BE_WDE_LOCKON_DLEPIF01 BIT(1)
+#define B_BE_WDE_LOCKON_DLEPIF00 BIT(0)
+
+#define R_BE_WDE_WORD028 0x8C28
+
+#define R_BE_WDE_WORD02C 0x8C2C
+
+#define R_BE_WDE_ERRFLAG_MSG 0x8C30
+#define B_BE_WDE_ERR_FLAG_MSG_SH 0
+#define B_BE_WDE_ERR_FLAG_MSG_MSK 0xffffffffL
+
+#define R_BE_WDE_ERR_FLAG_CFG_NUM1 0x8C34
+#define B_BE_WDE_ERR_FLAG_NUM1_VLD BIT(31)
+#define B_BE_WDE_ERR_FLAG_NUM1_MSTIDX_SH 24
+#define B_BE_WDE_ERR_FLAG_NUM1_MSTIDX_MSK 0xf
+#define B_BE_WDE_ERR_FLAG_NUM1_ISRIDX_SH 16
+#define B_BE_WDE_ERR_FLAG_NUM1_ISRIDX_MSK 0x1f
+#define B_BE_WDE_DATCHN_FRZTMR_MODE BIT(2)
+#define B_BE_WDE_QUEMGN_FRZTMR_MODE BIT(1)
+#define B_BE_WDE_BUFMGN_FRZTMR_MODE BIT(0)
+
+#define R_BE_WDE_ERR_IMR 0x8C38
+#define B_BE_WDE_DATCHN_CAMREQ_ERR_INT_EN BIT(29)
+#define B_BE_WDE_DATCHN_ADRERR_ERR_INT_EN BIT(28)
+#define B_BE_WDE_DATCHN_RRDY_ERR_INT_EN BIT(27)
+#define B_BE_WDE_DATCHN_FRZTO_ERR_INT_EN BIT(26)
+#define B_BE_WDE_DATCHN_NULLPG_ERR_INT_EN BIT(25)
+#define B_BE_WDE_DATCHN_ARBT_ERR_INT_EN BIT(24)
+#define B_BE_WDE_QUEMGN_FRZTO_ERR_INT_EN BIT(19)
+#define B_BE_WDE_NXTPKTLL_AD_ERR_INT_EN BIT(18)
+#define B_BE_WDE_PREPKTLLT_AD_ERR_INT_EN BIT(17)
+#define B_BE_WDE_ENQ_PKTCNT_NVAL_ERR_INT_EN BIT(16)
+#define B_BE_WDE_ENQ_PKTCNT_OVRF_ERR_INT_EN BIT(15)
+#define B_BE_WDE_QUE_SRCQUEID_ERR_INT_EN BIT(14)
+#define B_BE_WDE_QUE_DSTQUEID_ERR_INT_EN BIT(13)
+#define B_BE_WDE_QUE_CMDTYPE_ERR_INT_EN BIT(12)
+#define B_BE_WDE_BUFMGN_FRZTO_ERR_INT_EN BIT(9)
+#define B_BE_WDE_GETNPG_PGOFST_ERR_INT_EN BIT(8)
+#define B_BE_WDE_GETNPG_STRPG_ERR_INT_EN BIT(7)
+#define B_BE_WDE_BUFREQ_SRCHTAILPG_ERR_INT_EN BIT(6)
+#define B_BE_WDE_BUFRTN_SIZE_ERR_INT_EN_V1 BIT(5)
+#define B_BE_WDE_BUFRTN_INVLD_PKTID_ERR_INT_EN BIT(4)
+#define B_BE_WDE_BUFREQ_UNAVAL_ERR_INT_EN BIT(3)
+#define B_BE_WDE_BUFREQ_SIZELMT_INT_EN BIT(2)
+#define B_BE_WDE_BUFREQ_SIZE0_INT_EN BIT(1)
+#define B_BE_WDE_BUFREQ_QTAID_ERR_INT_EN BIT(0)
+
+#define R_BE_WDE_ERR_ISR 0x8C3C
+#define B_BE_WDE_DATCHN_EVT7_ERR BIT(31)
+#define B_BE_WDE_DATCHN_EVT6_ERR BIT(30)
+#define B_BE_WDE_DATCHN_CAMREQ_ERR BIT(29)
+#define B_BE_WDE_DATCHN_ADRERR_ERR BIT(28)
+#define B_BE_WDE_DATCHN_RRDY_ERR BIT(27)
+#define B_BE_WDE_DATCHN_FRZTO_ERR BIT(26)
+#define B_BE_WDE_DATCHN_NULLPG_ERR BIT(25)
+#define B_BE_WDE_DATCHN_ARBT_ERR BIT(24)
+#define B_BE_WDE_QUEMGN_FRZTO_ERR BIT(19)
+#define B_BE_WDE_NXTPKTLL_AD_ERR BIT(18)
+#define B_BE_WDE_PREPKTLLT_AD_ERR BIT(17)
+#define B_BE_WDE_ENQ_PKTCNT_NVAL_ERR BIT(16)
+#define B_BE_WDE_ENQ_PKTCNT_OVRF_ERR BIT(15)
+#define B_BE_WDE_QUE_SRCQUEID_ERR BIT(14)
+#define B_BE_WDE_QUE_DSTQUEID_ERR BIT(13)
+#define B_BE_WDE_QUE_CMDTYPE_ERR BIT(12)
+#define B_BE_WDE_DATCHN_EVT11_ERR BIT(11)
+#define B_BE_WDE_DATCHN_EVT10_ERR BIT(10)
+#define B_BE_WDE_BUFMGN_FRZTO_ERR BIT(9)
+#define B_BE_WDE_GETNPG_PGOFST_ERR BIT(8)
+#define B_BE_WDE_GETNPG_STRPG_ERR BIT(7)
+#define B_BE_WDE_BUFREQ_SRCHTAILPG_ERR BIT(6)
+#define B_BE_WDE_BUFRTN_SIZE_ERR BIT(5)
+#define B_BE_WDE_BUFRTN_INVLD_PKTID_ERR BIT(4)
+#define B_BE_WDE_BUFREQ_UNAVAL_ERR BIT(3)
+#define B_BE_WDE_BUFREQ_SIZELMT_ERR BIT(2)
+#define B_BE_WDE_BUFREQ_SIZE0_ERR BIT(1)
+#define B_BE_WDE_BUFREQ_QTAID_ERR BIT(0)
+
+#define R_BE_WDE_QTA0_CFG 0x8C40
+#define B_BE_WDE_Q0_MAX_SIZE_SH 16
+#define B_BE_WDE_Q0_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q0_MIN_SIZE_SH 0
+#define B_BE_WDE_Q0_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA1_CFG 0x8C44
+#define B_BE_WDE_Q1_MAX_SIZE_SH 16
+#define B_BE_WDE_Q1_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q1_MIN_SIZE_SH 0
+#define B_BE_WDE_Q1_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA2_CFG 0x8C48
+#define B_BE_WDE_Q2_MAX_SIZE_SH 16
+#define B_BE_WDE_Q2_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q2_MIN_SIZE_SH 0
+#define B_BE_WDE_Q2_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA3_CFG 0x8C4C
+#define B_BE_WDE_Q3_MAX_SIZE_SH 16
+#define B_BE_WDE_Q3_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q3_MIN_SIZE_SH 0
+#define B_BE_WDE_Q3_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA4_CFG 0x8C50
+#define B_BE_WDE_Q4_MAX_SIZE_SH 16
+#define B_BE_WDE_Q4_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q4_MIN_SIZE_SH 0
+#define B_BE_WDE_Q4_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA5_CFG 0x8C54
+#define B_BE_WDE_Q5_MAX_SIZE_SH 16
+#define B_BE_WDE_Q5_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q5_MIN_SIZE_SH 0
+#define B_BE_WDE_Q5_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA6_CFG 0x8C58
+#define B_BE_WDE_Q6_MAX_SIZE_SH 16
+#define B_BE_WDE_Q6_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q6_MIN_SIZE_SH 0
+#define B_BE_WDE_Q6_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA7_CFG 0x8C5C
+#define B_BE_WDE_Q7_MAX_SIZE_SH 16
+#define B_BE_WDE_Q7_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q7_MIN_SIZE_SH 0
+#define B_BE_WDE_Q7_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA8_CFG 0x8C60
+#define B_BE_WDE_Q8_MAX_SIZE_SH 16
+#define B_BE_WDE_Q8_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q8_MIN_SIZE_SH 0
+#define B_BE_WDE_Q8_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA9_CFG 0x8C64
+#define B_BE_WDE_Q9_MAX_SIZE_SH 16
+#define B_BE_WDE_Q9_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q9_MIN_SIZE_SH 0
+#define B_BE_WDE_Q9_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA10_CFG 0x8C68
+#define B_BE_WDE_Q10_MAX_SIZE_SH 16
+#define B_BE_WDE_Q10_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q10_MIN_SIZE_SH 0
+#define B_BE_WDE_Q10_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA11_CFG 0x8C6C
+#define B_BE_WDE_Q11_MAX_SIZE_SH 16
+#define B_BE_WDE_Q11_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q11_MIN_SIZE_SH 0
+#define B_BE_WDE_Q11_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA12_CFG 0x8C70
+#define B_BE_WDE_Q12_MAX_SIZE_SH 16
+#define B_BE_WDE_Q12_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q12_MIN_SIZE_SH 0
+#define B_BE_WDE_Q12_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA13_CFG 0x8C74
+#define B_BE_WDE_Q13_MAX_SIZE_SH 16
+#define B_BE_WDE_Q13_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q13_MIN_SIZE_SH 0
+#define B_BE_WDE_Q13_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA14_CFG 0x8C78
+#define B_BE_WDE_Q14_MAX_SIZE_SH 16
+#define B_BE_WDE_Q14_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q14_MIN_SIZE_SH 0
+#define B_BE_WDE_Q14_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_QTA15_CFG 0x8C7C
+#define B_BE_WDE_Q15_MAX_SIZE_SH 16
+#define B_BE_WDE_Q15_MAX_SIZE_MSK 0xfff
+#define B_BE_WDE_Q15_MIN_SIZE_SH 0
+#define B_BE_WDE_Q15_MIN_SIZE_MSK 0xfff
+
+#define R_BE_WDE_WORD0F0 0x8CF0
+
+#define R_BE_WDE_WORD0F4 0x8CF4
+
+#define R_BE_WDE_WORD0F8 0x8CF8
+
+#define R_BE_WDE_WORD0FC 0x8CFC
+
+#define R_BE_WDE_INI_STATUS 0x8D00
+#define B_BE_WDE_Q_MGN_INI_RDY BIT(1)
+#define B_BE_WDE_BUF_MGN_INI_RDY BIT(0)
+
+#define R_BE_WDE_WORD104 0x8D04
+
+#define R_BE_WDE_WORD108 0x8D08
+
+#define R_BE_WDE_WORD10C 0x8D0C
+
+#define R_BE_WDE_DBG_FUN_INTF_CTL 0x8D10
+#define B_BE_WDE_DFI_ACTIVE BIT(31)
+#define B_BE_WDE_DFI_TRGSEL_SH 16
+#define B_BE_WDE_DFI_TRGSEL_MSK 0xf
+#define B_BE_WDE_DFI_ADDR_SH 0
+#define B_BE_WDE_DFI_ADDR_MSK 0xffff
+
+#define R_BE_WDE_DBG_FUN_INTF_DATA 0x8D14
+#define B_BE_WDE_DFI_DATA_SH 0
+#define B_BE_WDE_DFI_DATA_MSK 0xffffffffL
+
+#define R_BE_WDE_DBG_CTL 0x8D18
+#define B_BE_WDE_DBG1_SEL_SH 8
+#define B_BE_WDE_DBG1_SEL_MSK 0xff
+#define B_BE_WDE_DBG0_SEL_SH 0
+#define B_BE_WDE_DBG0_SEL_MSK 0xff
+
+#define R_BE_DBG_OUT 0x8D1C
+#define B_BE_WDE_DBG1_OUT_SH 16
+#define B_BE_WDE_DBG1_OUT_MSK 0xffff
+#define B_BE_WDE_DBG0_OUT_SH 0
+#define B_BE_WDE_DBG0_OUT_MSK 0xffff
+
+#define R_BE_WDE_Q_STATUS_CFG 0x8D80
+#define B_BE_WDE_Q_STATUS_SEL_SH 0
+#define B_BE_WDE_Q_STATUS_SEL_MSK 0x7
+
+#define R_BE_WDE_Q_STATUS_VAL 0x8D84
+#define B_BE_WDE_Q_STATUS_VAL_SH 0
+#define B_BE_WDE_Q_STATUS_VAL_MSK 0xffffffffL
+
+//
+// PLE_DLE
+//
+
+#define R_BE_PLE_GLB_CFG 0x9000
+#define B_BE_PLE_DIS_ACGC_FUNC BIT(0)
+
+#define R_BE_PLE_WORD004 0x9004
+
+#define R_BE_PLE_PKTBUF_CFG 0x9008
+#define B_BE_PLE_FREE_PAGE_NUM_SH 16
+#define B_BE_PLE_FREE_PAGE_NUM_MSK 0x1fff
+#define B_BE_PLE_START_BOUND_SH 8
+#define B_BE_PLE_START_BOUND_MSK 0x3f
+#define B_BE_PLE_PAGE_SEL_SH 0
+#define B_BE_PLE_PAGE_SEL_MSK 0x3
+
+#define R_BE_PLE_WORD00C 0x900C
+
+#define R_BE_PLE_WORD010 0x9010
+
+#define R_BE_PLE_WORD014 0x9014
+
+#define R_BE_PLE_DATCHN_CTL 0x9018
+#define B_BE_PLE_NULLPG_WRPORT BIT(8)
+
+#define R_BE_PLE_FUNC_RSTCTL 0x901C
+#define B_BE_PLE_GEN_PIF07 BIT(7)
+#define B_BE_PLE_GEN_PIF06 BIT(6)
+#define B_BE_PLE_GEN_PIF05 BIT(5)
+#define B_BE_PLE_GEN_PIF04 BIT(4)
+#define B_BE_PLE_GEN_PIF03 BIT(3)
+#define B_BE_PLE_GEN_PIF02 BIT(2)
+#define B_BE_PLE_GEN_PIF01 BIT(1)
+#define B_BE_PLE_GEN_PIF00 BIT(0)
+
+#define R_BE_PLE_DBGERR_LOCKEN 0x9020
+#define B_BE_PLE_LOCKEN_DLEPIF07 BIT(7)
+#define B_BE_PLE_LOCKEN_DLEPIF06 BIT(6)
+#define B_BE_PLE_LOCKEN_DLEPIF05 BIT(5)
+#define B_BE_PLE_LOCKEN_DLEPIF04 BIT(4)
+#define B_BE_PLE_LOCKEN_DLEPIF03 BIT(3)
+#define B_BE_PLE_LOCKEN_DLEPIF02 BIT(2)
+#define B_BE_PLE_LOCKEN_DLEPIF01 BIT(1)
+#define B_BE_PLE_LOCKEN_DLEPIF00 BIT(0)
+
+#define R_BE_PLE_DBGERR_STS 0x9024
+#define B_BE_PLE_LOCKON_DLEPIF07 BIT(7)
+#define B_BE_PLE_LOCKON_DLEPIF06 BIT(6)
+#define B_BE_PLE_LOCKON_DLEPIF05 BIT(5)
+#define B_BE_PLE_LOCKON_DLEPIF04 BIT(4)
+#define B_BE_PLE_LOCKON_DLEPIF03 BIT(3)
+#define B_BE_PLE_LOCKON_DLEPIF02 BIT(2)
+#define B_BE_PLE_LOCKON_DLEPIF01 BIT(1)
+#define B_BE_PLE_LOCKON_DLEPIF00 BIT(0)
+
+#define R_BE_PLE_WORD028 0x9028
+
+#define R_BE_PLE_WORD02C 0x902C
+
+#define R_BE_PLE_ERRFLAG_MSG 0x9030
+#define B_BE_PLE_ERR_FLAG_MSG_SH 0
+#define B_BE_PLE_ERR_FLAG_MSG_MSK 0xffffffffL
+
+#define R_BE_PLE_ERR_FLAG_CFG_NUM1 0x9034
+#define B_BE_PLE_ERR_FLAG_NUM1_VLD BIT(31)
+#define B_BE_PLE_ERR_FLAG_NUM1_MSTIDX_SH 24
+#define B_BE_PLE_ERR_FLAG_NUM1_MSTIDX_MSK 0xf
+#define B_BE_PLE_ERR_FLAG_NUM1_ISRIDX_SH 16
+#define B_BE_PLE_ERR_FLAG_NUM1_ISRIDX_MSK 0x1f
+#define B_BE_PLE_DATCHN_FRZTMR_MODE BIT(2)
+#define B_BE_PLE_QUEMGN_FRZTMR_MODE BIT(1)
+#define B_BE_PLE_BUFMGN_FRZTMR_MODE BIT(0)
+
+#define R_BE_PLE_ERR_IMR 0x9038
+#define B_BE_PLE_DATCHN_CAMREQ_ERR_INT_EN BIT(29)
+#define B_BE_PLE_DATCHN_ADRERR_ERR_INT_EN BIT(28)
+#define B_BE_PLE_DATCHN_RRDY_ERR_INT_EN BIT(27)
+#define B_BE_PLE_DATCHN_FRZTO_ERR_INT_EN BIT(26)
+#define B_BE_PLE_DATCHN_NULLPG_ERR_INT_EN BIT(25)
+#define B_BE_PLE_DATCHN_ARBT_ERR_INT_EN BIT(24)
+#define B_BE_PLE_QUEMGN_FRZTO_ERR_INT_EN BIT(19)
+#define B_BE_PLE_NXTPKTLL_AD_ERR_INT_EN BIT(18)
+#define B_BE_PLE_PREPKTLLT_AD_ERR_INT_EN BIT(17)
+#define B_BE_PLE_ENQ_PKTCNT_NVAL_ERR_INT_EN BIT(16)
+#define B_BE_PLE_ENQ_PKTCNT_OVRF_ERR_INT_EN BIT(15)
+#define B_BE_PLE_QUE_SRCQUEID_ERR_INT_EN BIT(14)
+#define B_BE_PLE_QUE_DSTQUEID_ERR_INT_EN BIT(13)
+#define B_BE_PLE_QUE_CMDTYPE_ERR_INT_EN BIT(12)
+#define B_BE_PLE_BUFMGN_FRZTO_ERR_INT_EN BIT(9)
+#define B_BE_PLE_GETNPG_PGOFST_ERR_INT_EN BIT(8)
+#define B_BE_PLE_GETNPG_STRPG_ERR_INT_EN BIT(7)
+#define B_BE_PLE_BUFREQ_SRCHTAILPG_ERR_INT_EN BIT(6)
+#define B_BE_PLE_BUFRTN_SIZE_ERR_INT_EN BIT(5)
+#define B_BE_PLE_BUFRTN_INVLD_PKTID_ERR_INT_EN BIT(4)
+#define B_BE_PLE_BUFREQ_UNAVAL_ERR_INT_EN BIT(3)
+#define B_BE_PLE_BUFREQ_SIZELMT_INT_EN BIT(2)
+#define B_BE_PLE_BUFREQ_SIZE0_INT_EN BIT(1)
+#define B_BE_PLE_BUFREQ_QTAID_ERR_INT_EN BIT(0)
+
+#define R_BE_PLE_ERR_FLAG_ISR 0x903C
+#define B_BE_PLE_DATCHN_EVT7_ERR BIT(31)
+#define B_BE_PLE_DATCHN_EVT6_ERR BIT(30)
+#define B_BE_PLE_DATCHN_CAMREQ_ERR BIT(29)
+#define B_BE_PLE_DATCHN_ADRERR_ERR BIT(28)
+#define B_BE_PLE_DATCHN_RRDY_ERR BIT(27)
+#define B_BE_PLE_DATCHN_FRZTO_ERR BIT(26)
+#define B_BE_PLE_DATCHN_NULLPG_ERR BIT(25)
+#define B_BE_PLE_DATCHN_ARBT_ERR BIT(24)
+#define B_BE_PLE_QUEMGN_FRZTO_ERR BIT(19)
+#define B_BE_PLE_NXTPKTLL_AD_ERR BIT(18)
+#define B_BE_PLE_PREPKTLLT_AD_ERR BIT(17)
+#define B_BE_PLE_ENQ_PKTCNT_NVAL_ERR BIT(16)
+#define B_BE_PLE_ENQ_PKTCNT_OVRF_ERR BIT(15)
+#define B_BE_PLE_QUE_SRCQUEID_ERR BIT(14)
+#define B_BE_PLE_QUE_DSTQUEID_ERR BIT(13)
+#define B_BE_PLE_QUE_CMDTYPE_ERR BIT(12)
+#define B_BE_PLE_DATCHN_EVT11_ERR BIT(11)
+#define B_BE_PLE_DATCHN_EVT10_ERR BIT(10)
+#define B_BE_PLE_BUFMGN_FRZTO_ERR BIT(9)
+#define B_BE_PLE_GETNPG_PGOFST_ERR BIT(8)
+#define B_BE_PLE_GETNPG_STRPG_ERR BIT(7)
+#define B_BE_PLE_BUFREQ_SRCHTAILPG_ERR BIT(6)
+#define B_BE_PLE_BUFRTN_SIZE_ERR BIT(5)
+#define B_BE_PLE_BUFRTN_INVLD_PKTID_ERR BIT(4)
+#define B_BE_PLE_BUFREQ_UNAVAL_ERR BIT(3)
+#define B_BE_PLE_BUFREQ_SIZELMT_ERR BIT(2)
+#define B_BE_PLE_BUFREQ_SIZE0_ERR BIT(1)
+#define B_BE_PLE_BUFREQ_QTAID_ERR BIT(0)
+
+#define R_BE_PLE_QTA0_CFG 0x9040
+#define B_BE_PLE_Q0_MAX_SIZE_SH 16
+#define B_BE_PLE_Q0_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q0_MIN_SIZE_SH 0
+#define B_BE_PLE_Q0_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA1_CFG 0x9044
+#define B_BE_PLE_Q1_MAX_SIZE_SH 16
+#define B_BE_PLE_Q1_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q1_MIN_SIZE_SH 0
+#define B_BE_PLE_Q1_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA2_CFG 0x9048
+#define B_BE_PLE_Q2_MAX_SIZE_SH 16
+#define B_BE_PLE_Q2_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q2_MIN_SIZE_SH 0
+#define B_BE_PLE_Q2_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA3_CFG 0x904C
+#define B_BE_PLE_Q3_MAX_SIZE_SH 16
+#define B_BE_PLE_Q3_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q3_MIN_SIZE_SH 0
+#define B_BE_PLE_Q3_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA4_CFG 0x9050
+#define B_BE_PLE_Q4_MAX_SIZE_SH 16
+#define B_BE_PLE_Q4_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q4_MIN_SIZE_SH 0
+#define B_BE_PLE_Q4_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA5_CFG 0x9054
+#define B_BE_PLE_Q5_MAX_SIZE_SH 16
+#define B_BE_PLE_Q5_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q5_MIN_SIZE_SH 0
+#define B_BE_PLE_Q5_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA6_CFG 0x9058
+#define B_BE_PLE_Q6_MAX_SIZE_SH 16
+#define B_BE_PLE_Q6_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q6_MIN_SIZE_SH 0
+#define B_BE_PLE_Q6_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA7_CFG 0x905C
+#define B_BE_PLE_Q7_MAX_SIZE_SH 16
+#define B_BE_PLE_Q7_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q7_MIN_SIZE_SH 0
+#define B_BE_PLE_Q7_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA8_CFG 0x9060
+#define B_BE_PLE_Q8_MAX_SIZE_SH 16
+#define B_BE_PLE_Q8_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q8_MIN_SIZE_SH 0
+#define B_BE_PLE_Q8_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA9_CFG 0x9064
+#define B_BE_PLE_Q9_MAX_SIZE_SH 16
+#define B_BE_PLE_Q9_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q9_MIN_SIZE_SH 0
+#define B_BE_PLE_Q9_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA10_CFG 0x9068
+#define B_BE_PLE_Q10_MAX_SIZE_SH 16
+#define B_BE_PLE_Q10_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q10_MIN_SIZE_SH 0
+#define B_BE_PLE_Q10_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA11_CFG 0x906C
+#define B_BE_PLE_Q11_MAX_SIZE_SH 16
+#define B_BE_PLE_Q11_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q11_MIN_SIZE_SH 0
+#define B_BE_PLE_Q11_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA12_CFG 0x9070
+#define B_BE_PLE_Q12_MAX_SIZE_SH 16
+#define B_BE_PLE_Q12_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q12_MIN_SIZE_SH 0
+#define B_BE_PLE_Q12_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA13_CFG 0x9074
+#define B_BE_PLE_Q13_MAX_SIZE_SH 16
+#define B_BE_PLE_Q13_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q13_MIN_SIZE_SH 0
+#define B_BE_PLE_Q13_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA14_CFG 0x9078
+#define B_BE_PLE_Q14_MAX_SIZE_SH 16
+#define B_BE_PLE_Q14_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q14_MIN_SIZE_SH 0
+#define B_BE_PLE_Q14_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_QTA15_CFG 0x907C
+#define B_BE_PLE_Q15_MAX_SIZE_SH 16
+#define B_BE_PLE_Q15_MAX_SIZE_MSK 0xfff
+#define B_BE_PLE_Q15_MIN_SIZE_SH 0
+#define B_BE_PLE_Q15_MIN_SIZE_MSK 0xfff
+
+#define R_BE_PLE_WORD084 0x9084
+
+#define R_BE_PLE_WORD088 0x9088
+
+#define R_BE_PLE_WORD08C 0x908C
+
+#define R_BE_PLE_WORD090 0x9090
+
+#define R_BE_PLE_WORD094 0x9094
+
+#define R_BE_PLE_WORD098 0x9098
+
+#define R_BE_PLE_WORD09C 0x909C
+
+#define R_BE_PLE_WORD0A0 0x90A0
+
+#define R_BE_PLE_WORD0A4 0x90A4
+
+#define R_BE_PLE_WORD0A8 0x90A8
+
+#define R_BE_PLE_WORD0AC 0x90AC
+
+#define R_BE_PLE_WORD0B0 0x90B0
+
+#define R_BE_PLE_WORD0B4 0x90B4
+
+#define R_BE_PLE_WORD0B8 0x90B8
+
+#define R_BE_PLE_WORD0BC 0x90BC
+
+#define R_BE_PLE_WORD0C0 0x90C0
+
+#define R_BE_PLE_WORD0C4 0x90C4
+
+#define R_BE_PLE_WORD0C8 0x90C8
+
+#define R_BE_PLE_WORD0CC 0x90CC
+
+#define R_BE_PLE_WORD0D0 0x90D0
+
+#define R_BE_PLE_WORD0D4 0x90D4
+
+#define R_BE_PLE_WORD0D8 0x90D8
+
+#define R_BE_PLE_WORD0DC 0x90DC
+
+#define R_BE_PLE_WORD0E0 0x90E0
+
+#define R_BE_PLE_WORD0E4 0x90E4
+
+#define R_BE_PLE_WORD0E8 0x90E8
+
+#define R_BE_PLE_WORD0EC 0x90EC
+
+#define R_BE_PLE_WORD0F0 0x90F0
+
+#define R_BE_PLE_WORD0F4 0x90F4
+
+#define R_BE_PLE_WORD0F8 0x90F8
+
+#define R_BE_PLE_WORD0FC 0x90FC
+
+#define R_BE_PLE_INI_STATUS 0x9100
+#define B_BE_PLE_Q_MGN_INI_RDY BIT(1)
+#define B_BE_PLE_BUF_MGN_INI_RDY BIT(0)
+
+#define R_BE_PLE_WORD104 0x9104
+
+#define R_BE_PLE_WORD108 0x9108
+
+#define R_BE_PLE_WORD10C 0x910C
+
+#define R_BE_PLE_DBG_FUN_INTF_CTL 0x9110
+#define B_BE_PLE_DFI_ACTIVE BIT(31)
+#define B_BE_PLE_DFI_TRGSEL_SH 16
+#define B_BE_PLE_DFI_TRGSEL_MSK 0xf
+#define B_BE_PLE_DFI_ADDR_SH 0
+#define B_BE_PLE_DFI_ADDR_MSK 0xffff
+
+#define R_BE_PLE_DBG_FUN_INTF_DATA 0x9114
+#define B_BE_PLE_DFI_DATA_SH 0
+#define B_BE_PLE_DFI_DATA_MSK 0xffffffffL
+
+#define R_BE_PLE_DBG_CTL 0x9118
+#define B_BE_PLE_DBG1_SEL_SH 8
+#define B_BE_PLE_DBG1_SEL_MSK 0xff
+#define B_BE_PLE_DBG0_SEL_SH 0
+#define B_BE_PLE_DBG0_SEL_MSK 0xff
+
+#define R_BE_PLE_DBG_OUT 0x911C
+#define B_BE_PLE_DBG1_OUT_SH 16
+#define B_BE_PLE_DBG1_OUT_MSK 0xffff
+#define B_BE_PLE_DBG0_OUT_SH 0
+#define B_BE_PLE_DBG0_OUT_MSK 0xffff
+
+#define R_BE_PLE_WORD120 0x9120
+
+#define R_BE_PLE_WORD124 0x9124
+
+#define R_BE_PLE_WORD128 0x9128
+
+#define R_BE_PLE_WORD12C 0x912C
+
+#define R_BE_PLE_WORD130 0x9130
+
+#define R_BE_PLE_WORD134 0x9134
+
+#define R_BE_PLE_WORD138 0x9138
+
+#define R_BE_PLE_WORD13C 0x913C
+
+#define R_BE_PLE_WORD140 0x9140
+
+#define R_BE_PLE_WORD144 0x9144
+
+#define R_BE_PLE_WORD148 0x9148
+
+#define R_BE_PLE_WORD14C 0x914C
+
+#define R_BE_PLE_WORD150 0x9150
+
+#define R_BE_PLE_WORD154 0x9154
+
+#define R_BE_PLE_WORD158 0x9158
+
+#define R_BE_PLE_WORD15C 0x915C
+
+#define R_BE_PLE_WORD160 0x9160
+
+#define R_BE_PLE_WORD164 0x9164
+
+#define R_BE_PLE_WORD168 0x9168
+
+#define R_BE_PLE_WORD16C 0x916C
+
+#define R_BE_PLE_WORD170 0x9170
+
+#define R_BE_PLE_WORD174 0x9174
+
+#define R_BE_PLE_WORD178 0x9178
+
+#define R_BE_PLE_WORD17C 0x917C
+
+#define R_BE_PLE_WORD180 0x9180
+
+#define R_BE_PLE_WORD184 0x9184
+
+#define R_BE_PLE_WORD188 0x9188
+
+#define R_BE_PLE_WORD18C 0x918C
+
+#define R_BE_PLE_WORD190 0x9190
+
+#define R_BE_PLE_WORD194 0x9194
+
+#define R_BE_PLE_WORD198 0x9198
+
+#define R_BE_PLE_WORD19C 0x919C
+
+#define R_BE_PLE_WORD1A0 0x91A0
+
+#define R_BE_PLE_WORD1A4 0x91A4
+
+#define R_BE_PLE_WORD1A8 0x91A8
+
+#define R_BE_PLE_WORD1AC 0x91AC
+
+#define R_BE_PLE_WORD1B0 0x91B0
+
+#define R_BE_PLE_WORD1B4 0x91B4
+
+#define R_BE_PLE_WORD1B8 0x91B8
+
+#define R_BE_PLE_WORD1BC 0x91BC
+
+#define R_BE_PLE_WORD1C0 0x91C0
+
+#define R_BE_PLE_WORD1C4 0x91C4
+
+#define R_BE_PLE_WORD1C8 0x91C8
+
+#define R_BE_PLE_WORD1CC 0x91CC
+
+#define R_BE_PLE_WORD1D0 0x91D0
+
+#define R_BE_PLE_WORD1D4 0x91D4
+
+#define R_BE_PLE_WORD1D8 0x91D8
+
+#define R_BE_PLE_WORD1DC 0x91DC
+
+#define R_BE_PLE_WORD1E0 0x91E0
+
+#define R_BE_PLE_WORD1E4 0x91E4
+
+#define R_BE_PLE_WORD1E8 0x91E8
+
+#define R_BE_PLE_WORD1EC 0x91EC
+
+#define R_BE_PLE_WORD1F0 0x91F0
+
+#define R_BE_PLE_WORD1F4 0x91F4
+
+#define R_BE_PLE_WORD1F8 0x91F8
+
+#define R_BE_PLE_WORD1FC 0x91FC
+
+//
+// WDRLS
+//
+
+#define R_BE_WDRLS_WORD000 0x9400
+
+#define R_BE_WDRLS_WORD004 0x9404
+
+#define R_BE_WDRLS_CFG 0x9408
+#define B_BE_RLSRPT_BUFREQ_TO_SH 8
+#define B_BE_RLSRPT_BUFREQ_TO_MSK 0xff
+#define B_BE_RLSRPT_BUFREQ_TO_SEL_SH 6
+#define B_BE_RLSRPT_BUFREQ_TO_SEL_MSK 0x3
+#define B_BE_WDRLS_MODE_SH 0
+#define B_BE_WDRLS_MODE_MSK 0x3
+
+#define R_BE_WDRLS_WORD00C 0x940C
+
+#define R_BE_RLSRPT0_CFG0 0x9410
+#define B_BE_RLSRPT0_FLTR_MAP_SH 24
+#define B_BE_RLSRPT0_FLTR_MAP_MSK 0xf
+#define B_BE_RLSRPT0_PKTTYPE_SH 16
+#define B_BE_RLSRPT0_PKTTYPE_MSK 0xf
+#define B_BE_RLSRPT0_PID_SH 8
+#define B_BE_RLSRPT0_PID_MSK 0x7
+#define B_BE_RLSRPT0_QID_SH 0
+#define B_BE_RLSRPT0_QID_MSK 0x3f
+
+#define R_BE_RLSRPT0_CFG1 0x9414
+#define B_BE_RLSRPT0_TO_SH 16
+#define B_BE_RLSRPT0_TO_MSK 0xff
+#define B_BE_RLSRPT0_AGGNUM_SH 0
+#define B_BE_RLSRPT0_AGGNUM_MSK 0xff
+
+#define R_BE_WDRLS_WORD018 0x9418
+
+#define R_BE_WDRLS_WORD01C 0x941C
+
+#define R_BE_RLSRPT1_CFG0 0x9420
+#define B_BE_RLSRPT1_FLTR_MAP_SH 24
+#define B_BE_RLSRPT1_FLTR_MAP_MSK 0xf
+#define B_BE_RLSRPT1_PKTTYPE_SH 16
+#define B_BE_RLSRPT1_PKTTYPE_MSK 0xf
+#define B_BE_RLSRPT1_PID_SH 8
+#define B_BE_RLSRPT1_PID_MSK 0x7
+#define B_BE_RLSRPT1_QID_SH 0
+#define B_BE_RLSRPT1_QID_MSK 0x3f
+
+#define R_BE_RLSRPT1_CFG1 0x9424
+#define B_BE_RLSRPT1_TO_SH 16
+#define B_BE_RLSRPT1_TO_MSK 0xff
+#define B_BE_RLSRPT1_AGGNUM_SH 0
+#define B_BE_RLSRPT1_AGGNUM_MSK 0xff
+
+#define R_BE_WDRLS_WORD028 0x9428
+
+#define R_BE_WDRLS_WORD02C 0x942C
+
+#define R_BE_WDRLS_ERR_IMR 0x9430
+#define B_BE_WDRLS_RPT1_FRZTO_ERR_INT_EN BIT(13)
+#define B_BE_WDRLS_RPT1_AGGNUM0_ERR_INT_EN BIT(12)
+#define B_BE_WDRLS_RPT0_FRZTO_ERR_INT_EN BIT(9)
+#define B_BE_WDRLS_RPT0_AGGNUM0_ERR_INT_EN BIT(8)
+#define B_BE_WDRLS_PLEBREQ_PKTID_ISNULL_ERR_INT_EN BIT(5)
+#define B_BE_WDRLS_PLEBREQ_TO_ERR_INT_EN BIT(4)
+#define B_BE_WDRLS_CTL_FRZTO_ERR_INT_EN BIT(2)
+#define B_BE_WDRLS_CTL_PLPKTID_ISNULL_ERR_INT_EN BIT(1)
+#define B_BE_WDRLS_CTL_WDPKTID_ISNULL_ERR_INT_EN BIT(0)
+
+#define R_BE_WDRLS_ERR_ISR 0x9434
+#define B_BE_WDRLS_RPT1_FRZTO_ERR BIT(13)
+#define B_BE_WDRLS_RPT1_AGGNUM_ERR BIT(12)
+#define B_BE_WDRLS_RPT0_FRZTO_ERR BIT(9)
+#define B_BE_WDRLS_RPT0_AGGNUM0_ERR BIT(8)
+#define B_BE_WDRLS_PLEBREQ_PKTID_ISNULL_ERR BIT(5)
+#define B_BE_WDRLS_PLEBREQ_TO_ERR BIT(4)
+#define B_BE_WDRLS_CTL_FRZTO_ERR BIT(2)
+#define B_BE_WDRLS_CTL_PLPKTID_ISNULL_ERR BIT(1)
+#define B_BE_WDRLS_CTL_WDPKTID_ISNULL_ERR BIT(0)
+
+#define R_BE_DBG_CTL_WDRLS 0x9438
+#define B_BE_DBG1_SEL_SH 8
+#define B_BE_DBG1_SEL_MSK 0xff
+#define B_BE_DBG0_SEL_SH 0
+#define B_BE_DBG0_SEL_MSK 0xff
+
+#define R_BE_DBG_OUT_WDRLS 0x943C
+#define B_BE_DBG1_OUT_SH 16
+#define B_BE_DBG1_OUT_MSK 0xffff
+#define B_BE_DBG0_OUT_SH 0
+#define B_BE_DBG0_OUT_MSK 0xffff
+
+#define R_BE_WDRLS_WORD040 0x9440
+
+#define R_BE_WDRLS_WORD044 0x9444
+
+#define R_BE_WDRLS_WORD048 0x9448
+
+#define R_BE_WDRLS_WORD04C 0x944C
+
+#define R_BE_WDRLS_WORD050 0x9450
+
+#define R_BE_WDRLS_WORD054 0x9454
+
+#define R_BE_WDRLS_WORD058 0x9458
+
+#define R_BE_WDRLS_WORD05C 0x945C
+
+#define R_BE_WDRLS_WORD060 0x9460
+
+#define R_BE_WDRLS_WORD064 0x9464
+
+#define R_BE_WDRLS_WORD068 0x9468
+
+#define R_BE_WDRLS_WORD06C 0x946C
+
+#define R_BE_WDRLS_WORD070 0x9470
+
+#define R_BE_WDRLS_WORD074 0x9474
+
+#define R_BE_WDRLS_WORD078 0x9478
+
+#define R_BE_WDRLS_WORD07C 0x947C
+
+//
+// BBRPT
+//
+
+#define R_BE_COM_CFG 0x9600
+#define B_BE_1US_CYCNUM_SEL_SH 16
+#define B_BE_1US_CYCNUM_SEL_MSK 0x3
+#define B_BE_DIS_ACGC_DMA_PHYIF_V1 BIT(1)
+#define B_BE_DIS_ACGC_DMA_RPTGEN_V1 BIT(0)
+
+#define R_BE_BBRPT_COEX_CFG 0x9604
+#define B_BE_DFS_THR_SH 8
+#define B_BE_DFS_THR_MSK 0xf
+#define B_BE_BBRPT_COEX_EN BIT(0)
+
+#define R_BE_BBRPT_COM_ERR_IMR 0x9608
+#define B_BE_BBRPT_COM_HANG_EN BIT(1)
+#define B_BE_BBRPT_COM_NULL_PLPKTID_ERR_INT_EN BIT(0)
+
+#define R_BE_BBRPT_COM_ERR_ISR 0x960C
+#define B_BE_BBRPT_COM_NULL_PLPKTID_ERR_INT_V1 BIT(0)
+
+#define R_BE_BBRPT_WORD010 0x9610
+
+#define R_BE_BBRPT_WORD014 0x9614
+
+#define R_BE_BBRPT_WORD018 0x9618
+
+#define R_BE_BBRPT_WORD01C 0x961C
+
+#define R_BE_CH_INFO 0x9620
+#define B_BE_CH_INFO_QID_SH 24
+#define B_BE_CH_INFO_QID_MSK 0x3f
+#define B_BE_CH_INFO_PRTID_SH 20
+#define B_BE_CH_INFO_PRTID_MSK 0x7
+#define B_BE_CH_INFO_REQ_SH 18
+#define B_BE_CH_INFO_REQ_MSK 0x3
+#define B_BE_CH_INFO_SEG_SH 16
+#define B_BE_CH_INFO_SEG_MSK 0x3
+#define B_BE_CH_INFO_INTVL_SH 12
+#define B_BE_CH_INFO_INTVL_MSK 0xf
+#define B_BE_GET_CH_INFO_TO_SH 9
+#define B_BE_GET_CH_INFO_TO_MSK 0x7
+#define B_BE_CH_INFO_PHY BIT(8)
+#define B_BE_CH_INFO_BUF_SH 6
+#define B_BE_CH_INFO_BUF_MSK 0x3
+#define B_BE_CH_INFO_STOP BIT(5)
+#define B_BE_CH_INFO_STOP_REQ BIT(4)
+#define B_BE_CH_INFO_ON BIT(3)
+#define B_BE_CH_INFO_EN BIT(0)
+
+#define R_BE_BBRPT_WORD024 0x9624
+
+#define R_BE_BBRPT_CHINFO_ERR_IMR 0x9628
+#define B_BE_BBPRT_CHIF_TO_ERR_INT_EN BIT(7)
+#define B_BE_BBPRT_CHIF_NULL_ERR_INT_EN BIT(6)
+#define B_BE_BBPRT_CHIF_LEFT2_ERR_INT_EN BIT(5)
+#define B_BE_BBPRT_CHIF_LEFT1_ERR_INT_EN BIT(4)
+#define B_BE_BBPRT_CHIF_HDRL_ERR_INT_EN BIT(3)
+#define B_BE_BBPRT_CHIF_BOVF_ERR_INT_EN BIT(2)
+#define B_BE_BBPRT_CHIF_OVF_ERR_INT_EN BIT(1)
+#define B_BE_BBPRT_CHIF_BB_TO_ERR_INT_EN BIT(0)
+
+#define R_BE_BBRPT_CHINFO_ERR_ISR 0x962C
+#define B_BE_BBPRT_CHIF_TO_ERR_V1 BIT(7)
+#define B_BE_BBPRT_CHIF_NULL_ERR_V1 BIT(6)
+#define B_BE_BBPRT_CHIF_LEFT2_ERR_V1 BIT(5)
+#define B_BE_BBPRT_CHIF_LEFT1_ERR_V1 BIT(4)
+#define B_BE_BBPRT_CHIF_HDRL_ERR_V1 BIT(3)
+#define B_BE_BBPRT_CHIF_BOVF_ERR_V1 BIT(2)
+#define B_BE_BBPRT_CHIF_OVF_ERR_V1 BIT(1)
+#define B_BE_BBPRT_CHIF_BB_TO_ERR_V1 BIT(0)
+
+#define R_BE_DFS_CFG0 0x9630
+#define B_BE_DFS_QID_SH 24
+#define B_BE_DFS_QID_MSK 0x3f
+#define B_BE_DFS_PRTID_SH 20
+#define B_BE_DFS_PRTID_MSK 0x7
+#define B_BE_DFS_TIME_TH_SH 10
+#define B_BE_DFS_TIME_TH_MSK 0x3
+#define B_BE_DFS_NUM_TH_SH 8
+#define B_BE_DFS_NUM_TH_MSK 0x3
+#define B_BE_DFS_BUF_SH 6
+#define B_BE_DFS_BUF_MSK 0x3
+#define B_BE_DFS_IN_STOP BIT(5)
+#define B_BE_STOP_DFS BIT(4)
+#define B_BE_DFS_RPT_EN BIT(0)
+
+#define R_BE_BBRPT_WORD034 0x9634
+
+#define R_BE_BBRPT_DFS_ERR_IMR 0x9638
+#define B_BE_BBRPT_DFS_TO_ERR_INT_EN BIT(0)
+
+#define R_BE_BBRPT_DFS_ERR_ISR 0x963C
+#define B_BE_BBRPT_DFS_TO_ERR_V1 BIT(0)
+
+#define R_BE_BBRPT_WORD040 0x9640
+
+#define R_BE_BBRPT_WORD044 0x9644
+
+#define R_BE_BBRPT_WORD048 0x9648
+
+#define R_BE_BBRPT_WORD04C 0x964C
+
+#define R_BE_BBRPT_WORD050 0x9650
+
+#define R_BE_BBRPT_WORD054 0x9654
+
+#define R_BE_BBRPT_WORD058 0x9658
+
+#define R_BE_BBRPT_WORD05C 0x965C
+
+#define R_BE_LA_CFG 0x9660
+#define B_BE_LA_TRIG_TIME_VAL_SH 24
+#define B_BE_LA_TRIG_TIME_VAL_MSK 0x7f
+#define B_BE_LA_TRIG_TU_SEL_SH 20
+#define B_BE_LA_TRIG_TU_SEL_MSK 0xf
+#define B_BE_LA_BUF_SEL_SH 16
+#define B_BE_LA_BUF_SEL_MSK 0xf
+#define B_BE_LA_BUF_BNDY_SH 8
+#define B_BE_LA_BUF_BNDY_MSK 0x3f
+#define B_BE_LA_TO_VAL_SH 6
+#define B_BE_LA_TO_VAL_MSK 0x3
+#define B_BE_LA_TO_EN BIT(5)
+#define B_BE_LA_RESTART_EN BIT(4)
+#define B_BE_LA_TRIG_START BIT(3)
+#define B_BE_LA_FEN BIT(0)
+
+#define R_BE_LA_STATUS 0x9664
+#define B_BE__LA_SW_FSMST_SH 17
+#define B_BE__LA_SW_FSMST_MSK 0x7
+#define B_BE__LA_BUF_RNDUP BIT(16)
+#define B_BE__LA_BUF_WPTR_SH 0
+#define B_BE__LA_BUF_WPTR_MSK 0xffff
+
+#define R_BE_LA_ERRFLAG_IMR 0x9668
+#define B_BE_LA_IMR_DATA_LOSS BIT(0)
+
+#define R_BE_LA_ERRFLAG_ISR 0x966C
+#define B_BE_LA_ISR_DATA_LOSS_V1 BIT(0)
+
+#define R_BE_BBRPT_WORD070 0x9670
+
+#define R_BE_BBRPT_WORD074 0x9674
+
+#define R_BE_BBRPT_WORD078 0x9678
+
+#define R_BE_BBRPT_WORD07C 0x967C
+
+#define R_BE_DBG_CTL_BBRPT 0x9680
+
+#define R_BE_DBG_OUT_BBRPT 0x9684
+
+#define R_BE_BBRPT_WORD088 0x9688
+
+#define R_BE_BBRPT_WORD08C 0x968C
+
+#define R_BE_BBRPT_WORD090 0x9690
+
+#define R_BE_BBRPT_WORD094 0x9694
+
+#define R_BE_BBRPT_WORD098 0x9698
+
+#define R_BE_BBRPT_WORD09C 0x969C
+
+#define R_BE_BBRPT_WORD0A0 0x96A0
+
+#define R_BE_BBRPT_WORD0A4 0x96A4
+
+#define R_BE_BBRPT_WORD0A8 0x96A8
+
+#define R_BE_BBRPT_WORD0AC 0x96AC
+
+#define R_BE_BBRPT_WORD0B0 0x96B0
+
+#define R_BE_BBRPT_WORD0B4 0x96B4
+
+#define R_BE_BBRPT_WORD0B8 0x96B8
+
+#define R_BE_BBRPT_WORD0BC 0x96BC
+
+#define R_BE_BBRPT_WORD0C0 0x96C0
+
+#define R_BE_BBRPT_WORD0C4 0x96C4
+
+#define R_BE_BBRPT_WORD0C8 0x96C8
+
+#define R_BE_BBRPT_WORD0CC 0x96CC
+
+#define R_BE_BBRPT_WORD0D0 0x96D0
+
+#define R_BE_BBRPT_WORD0D4 0x96D4
+
+#define R_BE_BBRPT_WORD0D8 0x96D8
+
+#define R_BE_BBRPT_WORD0DC 0x96DC
+
+#define R_BE_BBRPT_WORD0E0 0x96E0
+
+#define R_BE_BBRPT_WORD0E4 0x96E4
+
+#define R_BE_BBRPT_WORD0E8 0x96E8
+
+#define R_BE_BBRPT_WORD0EC 0x96EC
+
+#define R_BE_BBRPT_WORD0F0 0x96F0
+
+#define R_BE_BBRPT_WORD0F4 0x96F4
+
+#define R_BE_BBRPT_WORD0F8 0x96F8
+
+#define R_BE_BBRPT_WORD0FC 0x96FC
+
+//
+// CPUIO
+//
+
+#define R_BE_WD_BUF_REQ 0x9800
+#define B_BE_WD_BUF_REQ_EXEC BIT(31)
+#define B_BE_WD_BUF_REQ_QUOTA_ID_SH 16
+#define B_BE_WD_BUF_REQ_QUOTA_ID_MSK 0xff
+#define B_BE_WD_BUF_REQ_LEN_SH 0
+#define B_BE_WD_BUF_REQ_LEN_MSK 0xffff
+
+#define R_BE_WD_BUF_STATUS 0x9804
+#define B_BE_WD_BUF_STAT_DONE BIT(31)
+#define B_BE_WD_BUF_STAT_PKTID_SH 0
+#define B_BE_WD_BUF_STAT_PKTID_MSK 0xfff
+
+#define R_BE_WD_QUOTA_STATUS 0x9808
+
+#define R_BE_CPUIO_WORD00C 0x980C
+
+#define R_BE_WD_CPUQ_OP_0 0x9810
+#define B_BE_WD_CPUQ_OP_EXEC BIT(31)
+#define B_BE_WD_CPUQ_OP_CMD_TYPE_SH 24
+#define B_BE_WD_CPUQ_OP_CMD_TYPE_MSK 0xf
+#define B_BE_WD_CPUQ_OP_MACID_SH 16
+#define B_BE_WD_CPUQ_OP_MACID_MSK 0xff
+#define B_BE_WD_CPUQ_OP_PKTNUM_SH 0
+#define B_BE_WD_CPUQ_OP_PKTNUM_MSK 0xff
+
+#define R_BE_WD_CPUQ_OP_1 0x9814
+#define B_BE_WD_CPUQ_OP_SRC_PID_SH 22
+#define B_BE_WD_CPUQ_OP_SRC_PID_MSK 0x7
+#define B_BE_WD_CPUQ_OP_SRC_QID_SH 16
+#define B_BE_WD_CPUQ_OP_SRC_QID_MSK 0x3f
+#define B_BE_WD_CPUQ_OP_DST_PID_SH 6
+#define B_BE_WD_CPUQ_OP_DST_PID_MSK 0x7
+#define B_BE_WD_CPUQ_OP_DST_QID_SH 0
+#define B_BE_WD_CPUQ_OP_DST_QID_MSK 0x3f
+
+#define R_BE_WD_CPUQ_OP_2 0x9818
+#define B_BE_WD_CPUQ_OP_STRT_PKTID_SH 16
+#define B_BE_WD_CPUQ_OP_STRT_PKTID_MSK 0xfff
+#define B_BE_WD_CPUQ_OP_END_PKTID_SH 0
+#define B_BE_WD_CPUQ_OP_END_PKTID_MSK 0xfff
+
+#define R_BE_WD_CPUQ_OP_STATUS 0x981C
+#define B_BE_WD_CPUQ_OP_STAT_DONE BIT(31)
+#define B_BE_WD_CPUQ_OP_PKTID_SH 0
+#define B_BE_WD_CPUQ_OP_PKTID_MSK 0xfff
+
+#define R_BE_PL_BUF_REQ 0x9820
+#define B_BE_PL_BUF_REQ_EXEC BIT(31)
+#define B_BE_PL_BUF_REQ_QUOTA_ID_SH 16
+#define B_BE_PL_BUF_REQ_QUOTA_ID_MSK 0xf
+#define B_BE_PL_BUF_REQ_LEN_SH 0
+#define B_BE_PL_BUF_REQ_LEN_MSK 0xffff
+
+#define R_BE_PL_BUF_STATUS 0x9824
+#define B_BE_PL_BUF_STAT_DONE BIT(31)
+#define B_BE_PL_BUF_STAT_PKTID_SH 0
+#define B_BE_PL_BUF_STAT_PKTID_MSK 0xfff
+
+#define R_BE_PL_QUOTA_STATUS 0x9828
+
+#define R_BE_CPUIO_WORD02C 0x982C
+
+#define R_BE_PL_CPUQ_OP_0 0x9830
+#define B_BE_PL_CPUQ_OP_EXEC BIT(31)
+#define B_BE_PL_CPUQ_OP_CMD_TYPE_SH 24
+#define B_BE_PL_CPUQ_OP_CMD_TYPE_MSK 0xf
+#define B_BE_PL_CPUQ_OP_MACID_SH 16
+#define B_BE_PL_CPUQ_OP_MACID_MSK 0xff
+#define B_BE_PL_CPUQ_OP_PKTNUM_SH 0
+#define B_BE_PL_CPUQ_OP_PKTNUM_MSK 0xff
+
+#define R_BE_PL_CPUQ_OP_1 0x9834
+#define B_BE_PL_CPUQ_OP_SRC_PID_SH 22
+#define B_BE_PL_CPUQ_OP_SRC_PID_MSK 0x7
+#define B_BE_PL_CPUQ_OP_SRC_QID_SH 16
+#define B_BE_PL_CPUQ_OP_SRC_QID_MSK 0x3f
+#define B_BE_PL_CPUQ_OP_DST_PID_SH 6
+#define B_BE_PL_CPUQ_OP_DST_PID_MSK 0x7
+#define B_BE_PL_CPUQ_OP_DST_QID_SH 0
+#define B_BE_PL_CPUQ_OP_DST_QID_MSK 0x3f
+
+#define R_BE_PL_CPUQ_OP_2 0x9838
+#define B_BE_PL_CPUQ_OP_STRT_PKTID_SH 16
+#define B_BE_PL_CPUQ_OP_STRT_PKTID_MSK 0xfff
+#define B_BE_PL_CPUQ_OP_END_PKTID_SH 0
+#define B_BE_PL_CPUQ_OP_END_PKTID_MSK 0xfff
+
+#define R_BE_PL_CPUQ_OP_STATUS 0x983C
+#define B_BE_PL_CPUQ_OP_STAT_DONE BIT(31)
+#define B_BE_PL_CPUQ_OP_PKTID_SH 0
+#define B_BE_PL_CPUQ_OP_PKTID_MSK 0xfff
+
+#define R_BE_CPUIO_ERR_IMR 0x9840
+#define B_BE_PLEQUE_OP_ERR_INT_EN BIT(12)
+#define B_BE_PLEBUF_OP_ERR_INT_EN BIT(8)
+#define B_BE_WDEQUE_OP_ERR_INT_EN BIT(4)
+#define B_BE_WDEBUF_OP_ERR_INT_EN BIT(0)
+
+#define R_BE_CPUIO_ERR_ISR 0x9844
+#define B_BE_PLEQUE_OP_ERR BIT(12)
+#define B_BE_PLEBUF_OP_ERR BIT(8)
+#define B_BE_ERR_WDEQUE_OP_ERR BIT(4)
+#define B_BE_ERR_WDEBUF_OP_ERR BIT(0)
+
+#define R_BE_CPUIO_WORD048 0x9848
+
+#define R_BE_CPUIO_WORD04C 0x984C
+
+#define R_BE_CPUIO_WORD050 0x9850
+
+#define R_BE_CPUIO_WORD054 0x9854
+
+#define R_BE_CPUIO_WORD058 0x9858
+
+#define R_BE_CPUIO_WORD05C 0x985C
+
+#define R_BE_CPUIO_WORD060 0x9860
+
+#define R_BE_CPUIO_WORD064 0x9864
+
+#define R_BE_CPUIO_WORD068 0x9868
+
+#define R_BE_CPUIO_WORD06C 0x986C
+
+#define R_BE_CPUIO_WORD070 0x9870
+
+#define R_BE_CPUIO_WORD074 0x9874
+
+#define R_BE_CPUIO_WORD078 0x9878
+
+#define R_BE_CPUIO_WORD07C 0x987C
+
+//
+// PKTIN
+//
+
+#define R_BE_PKTIN_SETTING 0x9A00
+#define B_BE_AMSDU_MAX_FS_NUM_SH 2
+#define B_BE_AMSDU_MAX_FS_NUM_MSK 0x7
+#define B_BE_WD_ADDR_INFO_LENGTH BIT(1)
+#define B_BE_PKTIN_CLK_GATING_DIS BIT(0)
+
+#define R_BE_HWAMSDU_CTRL 0x9A04
+#define B_BE_MAX_AMSDU_NUM_SH 3
+#define B_BE_MAX_AMSDU_NUM_MSK 0x7
+#define B_BE_SINGLE_AMSDU BIT(2)
+#define B_BE_AMSDU_FS_ENABLE BIT(1)
+#define B_BE_HWAMSDU_EN BIT(0)
+
+#define R_BE_HWAMSDU_STATUS 0x9A08
+#define B_BE_AMSDU_PKT_SIZE_ERR BIT(31)
+#define B_BE_AMSDU_EN_ERR BIT(30)
+#define B_BE_AMSDU_ADDR_INFO_ERR BIT(29)
+#define B_BE_AMSDU_RD_SEL_Q_ERR BIT(28)
+
+#define R_BE_TXPKTIN_CTRL 0x9A14
+#define B_BE_TXPKTIN_CTRL_25 BIT(25)
+#define B_BE_TXPKTIN_CTRL_24 BIT(24)
+#define B_BE_TXPKTIN_CTRL_23 BIT(23)
+#define B_BE_TXPKTIN_CTRL_22 BIT(22)
+#define B_BE_TXPKTIN_CTRL_21 BIT(21)
+#define B_BE_TXPKTIN_CTRL_20 BIT(20)
+#define B_BE_TXPKTIN_CTRL_19 BIT(19)
+#define B_BE_TXPKTIN_CTRL_18 BIT(18)
+#define B_BE_TXPKTIN_CTRL_17 BIT(17)
+#define B_BE_TXPKTIN_CTRL_16 BIT(16)
+#define B_BE_TXPKTIN_CTRL_EN BIT(15)
+#define B_BE_TXPKTIN_CTRL_SH 0
+#define B_BE_TXPKTIN_CTRL_MSK 0x3ff
+
+#define R_BE_TXPKTIN_DBG_SEL 0x9A18
+#define B_BE_TXPKTIN_DBG_SEL_SH 0
+#define B_BE_TXPKTIN_DBG_SEL_MSK 0xf
+
+#define R_BE_DBG_DATA 0x9A1C
+#define B_BE_PRE_DBG_DMAC_PKTIN_SH 0
+#define B_BE_PRE_DBG_DMAC_PKTIN_MSK 0xffffffffL
+
+#define R_BE_PKTIN_ERR_IMR 0x9A20
+#define B_BE_PKTIN_GETPKTID_ERR_INT_EN_SH 0
+#define B_BE_PKTIN_GETPKTID_ERR_INT_EN_MSK 0xff
+
+#define R_BE_PKTIN_ERR_ISR 0x9A24
+#define B_BE_PKTIN_GETPKTID_ERR_INT BIT(0)
+
+#define R_BE_AMSDU_COUNTER_EN_MACID 0x9A28
+#define B_BE_AMSDU_COUNTER2_EN BIT(29)
+#define B_BE_AMSDU_COUNTER2_MACID_SH 20
+#define B_BE_AMSDU_COUNTER2_MACID_MSK 0x1ff
+#define B_BE_AMSDU_COUNTER1_EN BIT(19)
+#define B_BE_AMSDU_COUNTER1_MACID_SH 10
+#define B_BE_AMSDU_COUNTER1_MACID_MSK 0x1ff
+#define B_BE_AMSDU_COUNTER0_EN BIT(9)
+#define B_BE_AMSDU_COUNTER0_MACID_SH 0
+#define B_BE_AMSDU_COUNTER0_MACID_MSK 0x1ff
+
+#define R_BE_AMSDU_COUNTER_4 0x9A2C
+#define B_BE_AMSDU6_COUNTER2_SH 0
+#define B_BE_AMSDU6_COUNTER2_MSK 0xffff
+
+#define R_BE_AMSDU_COUNTER_3 0x9A30
+#define B_BE_AMSDU45_COUNTER2_SH 16
+#define B_BE_AMSDU45_COUNTER2_MSK 0xffff
+#define B_BE_AMSDU23_COUNTER2_SH 0
+#define B_BE_AMSDU23_COUNTER2_MSK 0xffff
+
+#define R_BE_AMSDU_COUNTER_2 0x9A34
+#define B_BE_AMSDU6_COUNTER1_SH 16
+#define B_BE_AMSDU6_COUNTER1_MSK 0xffff
+#define B_BE_AMSDU45_COUNTER1_SH 0
+#define B_BE_AMSDU45_COUNTER1_MSK 0xffff
+
+#define R_BE_AMSDU_COUNTER_1 0x9A38
+#define B_BE_AMSDU23_COUNTER1_SH 16
+#define B_BE_AMSDU23_COUNTER1_MSK 0xffff
+#define B_BE_AMSDU6_COUNTER0_SH 0
+#define B_BE_AMSDU6_COUNTER0_MSK 0xffff
+
+#define R_BE_AMSDU_COUNTER_0 0x9A3C
+#define B_BE_AMSDU45_COUNTER0_SH 16
+#define B_BE_AMSDU45_COUNTER0_MSK 0xffff
+#define B_BE_AMSDU23_COUNTER0_SH 0
+#define B_BE_AMSDU23_COUNTER0_MSK 0xffff
+
+//
+// MPDU_Processor_1
+//
+
+#define R_BE_HDR_SHCUT_SETTING 0x9B00
+#define B_BE_TX_ADDR_MLD_TO_LIK BIT(4)
+#define B_BE_TX_HW_SEC_HDR_EN BIT(3)
+#define B_BE_TX_MAC_MPDU_PROC_EN BIT(2)
+#define B_BE_TX_HW_ACK_POLICY_EN BIT(1)
+#define B_BE_TX_HW_SEQ_EN BIT(0)
+
+#define R_BE_SHCUT_LLC_ETH_TYPE0 0x9B04
+#define B_BE_SHUT_ETH_TYPE1_SH 16
+#define B_BE_SHUT_ETH_TYPE1_MSK 0xffff
+#define B_BE_SHUT_ETH_TYPE0_SH 0
+#define B_BE_SHUT_ETH_TYPE0_MSK 0xffff
+
+#define R_BE_SHCUT_LLC_ETH_TYPE1 0x9B08
+#define B_BE_SHUT_ETH_TYPE2_SH 0
+#define B_BE_SHUT_ETH_TYPE2_MSK 0xffff
+
+#define R_BE_SHCUT_LLC_OUI0 0x9B0C
+#define B_BE_SHUT_ENABLE_OUI0 BIT(24)
+#define B_BE_SHUT_ETH_OUI0_SH 0
+#define B_BE_SHUT_ETH_OUI0_MSK 0xffffff
+
+#define R_BE_SHCUT_LLC_OUI1 0x9B10
+#define B_BE_SHUT_ENABLE_OUI1 BIT(24)
+#define B_BE_SHUT_ETH_OUI1_SH 0
+#define B_BE_SHUT_ETH_OUI1_MSK 0xffffff
+
+#define R_BE_SHCUT_LLC_OUI2 0x9B14
+#define B_BE_SHUT_ENABLE_OUI2 BIT(24)
+#define B_BE_SHUT_ETH_OUI2_SH 0
+#define B_BE_SHUT_ETH_OUI2_MSK 0xffffff
+
+#define R_BE_SHCUT_LLC_OUI3 0x9B18
+#define B_BE_SHUT_ENABLE_OUI3 BIT(24)
+#define B_BE_SHUT_ETH_OUI3_SH 0
+#define B_BE_SHUT_ETH_OUI3_MSK 0xffffff
+
+#define R_BE_TX_PTK_CNT 0x9BEC
+#define B_BE_TX_PTKOUT_CNT_SH 16
+#define B_BE_TX_PTKOUT_CNT_MSK 0xffff
+#define B_BE_TX_PKTIN_CNT_SH 0
+#define B_BE_TX_PKTIN_CNT_MSK 0xffff
+
+#define R_BE_MPDU_TX_ERR_ISR 0x9BF0
+#define B_BE_TX_KSRCH_ERR BIT(9)
+#define B_BE_TX_NW_TYPE_ERR BIT(8)
+#define B_BE_TX_LLC_PRE_ERR BIT(7)
+#define B_BE_TX_ETH_TYPE_ERR BIT(6)
+#define B_BE_TX_HDR3_SIZE_ERR BIT(5)
+#define B_BE_TX_OFFSET_ERR BIT(4)
+#define B_BE_TX_MPDU_SIZE_ZERO_ERR BIT(3)
+#define B_BE_TX_NXT_ERRPKTID_ERR BIT(2)
+#define B_BE_TX_GET_ERRPKTID_ERR BIT(1)
+#define B_BE_TX_TIMEOUT_ERR BIT(0)
+
+#define R_BE_MPDU_TX_ERR_IMR 0x9BF4
+#define B_BE_TX_KSRCH_ERR_EN BIT(9)
+#define B_BE_TX_NW_TYPE_ERR_EN BIT(8)
+#define B_BE_TX_LLC_PRE_ERR_EN BIT(7)
+#define B_BE_TX_ETH_TYPE_ERR_EN BIT(6)
+#define B_BE_TX_HDR3_SIZE_ERR_INT_EN BIT(5)
+#define B_BE_TX_OFFSET_ERR_INT_EN BIT(4)
+#define B_BE_TX_MPDU_SIZE_ZERO_INT_EN BIT(3)
+#define B_BE_TX_NXT_ERRPKTID_INT_EN BIT(2)
+#define B_BE_TX_GET_ERRPKTID_INT_EN BIT(1)
+#define B_BE_TX_TIMEOUT_ERR_EN BIT(0)
+
+#define R_BE_MPDU_TX_DBG_V1 0x9BF8
+#define B_BE_MPDU_TX_DBGEN_V1 BIT(8)
+#define B_BE_MPDU_TX_CKEN_DIS BIT(1)
+#define B_BE_MPDU_TX_DLAST_V1 BIT(0)
+
+//
+// MPDU_Processor_2
+//
+
+#define R_BE_MPDU_PROC 0x9C00
+#define B_BE_WPKT_PORT_SEL BIT(29)
+#define B_BE_WPKT_WLANCPU_QSEL_SH 27
+#define B_BE_WPKT_WLANCPU_QSEL_MSK 0x3
+#define B_BE_WPKT_DATACPU_QSEL_SH 25
+#define B_BE_WPKT_DATACPU_QSEL_MSK 0x3
+#define B_BE_WPKT_FW_ELS BIT(24)
+#define B_BE_FWD_RPKT_SH 16
+#define B_BE_FWD_RPKT_MSK 0xff
+#define B_BE_FWD_WPKT_SH 8
+#define B_BE_FWD_WPKT_MSK 0xff
+#define B_BE_RXFWD_PRIO_SH 4
+#define B_BE_RXFWD_PRIO_MSK 0x3
+#define B_BE_RXFWD_EN BIT(3)
+#define B_BE_DROP_NONDMA_PPDU BIT(2)
+#define B_BE_APPEND_FCS BIT(0)
+
+#define R_BE_FWD_TRIG0 0x9C04
+#define B_BE_FWD_DELTS_SH 24
+#define B_BE_FWD_DELTS_MSK 0xff
+#define B_BE_FWD_ADDTS_RES_SH 16
+#define B_BE_FWD_ADDTS_RES_MSK 0xff
+#define B_BE_FWD_ADDTS_REQ_SH 8
+#define B_BE_FWD_ADDTS_REQ_MSK 0xff
+#define B_BE_FWD_CSA_SH 0
+#define B_BE_FWD_CSA_MSK 0xff
+
+#define R_BE_FWD_TRIG1 0x9C08
+#define B_BE_FWD_NCW_SH 24
+#define B_BE_FWD_NCW_MSK 0xff
+#define B_BE_FWD_DELBA_SH 16
+#define B_BE_FWD_DELBA_MSK 0xff
+#define B_BE_FWD_ADDBA_RES_SH 8
+#define B_BE_FWD_ADDBA_RES_MSK 0xff
+#define B_BE_FWD_ADDBA_REQ_SH 0
+#define B_BE_FWD_ADDBA_REQ_MSK 0xff
+
+#define R_BE_FWD_TRIG2 0x9C0C
+#define B_BE_FWD_HT_CBFM_SH 24
+#define B_BE_FWD_HT_CBFM_MSK 0xff
+#define B_BE_FWD_CSI_SH 16
+#define B_BE_FWD_CSI_MSK 0xff
+#define B_BE_FWD_OP_MODE_SH 8
+#define B_BE_FWD_OP_MODE_MSK 0xff
+#define B_BE_FWD_GID_MGNT_SH 0
+#define B_BE_FWD_GID_MGNT_MSK 0xff
+
+#define R_BE_ACTION_FWD_CTRL2 0x9C10
+#define B_BE_FWD_CRC32_SH 24
+#define B_BE_FWD_CRC32_MSK 0xff
+#define B_BE_FWD_ICVERR_SH 16
+#define B_BE_FWD_ICVERR_MSK 0xff
+#define B_BE_FWD_SW_DEC_SH 8
+#define B_BE_FWD_SW_DEC_MSK 0xff
+#define B_BE_FWD_VHT_CBFM_SH 0
+#define B_BE_FWD_VHT_CBFM_MSK 0xff
+
+#define R_BE_FWD_ACTN0 0x9C14
+#define B_BE_FWD_ACTN_CTRL3_SH 24
+#define B_BE_FWD_ACTN_CTRL3_MSK 0xff
+#define B_BE_FWD_ACTN_CTRL2_SH 16
+#define B_BE_FWD_ACTN_CTRL2_MSK 0xff
+#define B_BE_FWD_ACTN_CTRL1_SH 8
+#define B_BE_FWD_ACTN_CTRL1_MSK 0xff
+#define B_BE_FWD_ACTN_CTRL0_SH 0
+#define B_BE_FWD_ACTN_CTRL0_MSK 0xff
+
+#define R_BE_FWD_ACTN1 0x9C18
+#define B_BE_FWD_ACTN_ACTN1_SH 24
+#define B_BE_FWD_ACTN_ACTN1_MSK 0xff
+#define B_BE_FWD_ACTN_CAT1_SH 16
+#define B_BE_FWD_ACTN_CAT1_MSK 0xff
+#define B_BE_FWD_ACTN_ACTN0_SH 8
+#define B_BE_FWD_ACTN_ACTN0_MSK 0xff
+#define B_BE_FWD_ACTN_CAT0_SH 0
+#define B_BE_FWD_ACTN_CAT0_MSK 0xff
+
+#define R_BE_FWD_ACTN2 0x9C1C
+#define B_BE_FWD_ACTN_ACTN3_SH 24
+#define B_BE_FWD_ACTN_ACTN3_MSK 0xff
+#define B_BE_FWD_ACTN_CAT3_SH 16
+#define B_BE_FWD_ACTN_CAT3_MSK 0xff
+#define B_BE_FWD_ACTN_ACTN2_SH 8
+#define B_BE_FWD_ACTN_ACTN2_MSK 0xff
+#define B_BE_FWD_ACTN_CAT2_SH 0
+#define B_BE_FWD_ACTN_CAT2_MSK 0xff
+
+#define R_BE_FWD_TF0 0x9C20
+#define B_BE_FWD_TF3_SH 24
+#define B_BE_FWD_TF3_MSK 0xff
+#define B_BE_FWD_TF2_SH 16
+#define B_BE_FWD_TF2_MSK 0xff
+#define B_BE_FWD_TF1_SH 8
+#define B_BE_FWD_TF1_MSK 0xff
+#define B_BE_FWD_TF0_SH 0
+#define B_BE_FWD_TF0_MSK 0xff
+
+#define R_BE_FWD_TF1 0x9C24
+#define B_BE_FWD_TF7_SH 24
+#define B_BE_FWD_TF7_MSK 0xff
+#define B_BE_FWD_TF6_SH 16
+#define B_BE_FWD_TF6_MSK 0xff
+#define B_BE_FWD_TF5_SH 8
+#define B_BE_FWD_TF5_MSK 0xff
+#define B_BE_FWD_TF4_SH 0
+#define B_BE_FWD_TF4_MSK 0xff
+
+#define R_BE_FWD_TF2 0x9C28
+#define B_BE_FWD_TF11_SH 24
+#define B_BE_FWD_TF11_MSK 0xff
+#define B_BE_FWD_TF10_SH 16
+#define B_BE_FWD_TF10_MSK 0xff
+#define B_BE_FWD_TF9_SH 8
+#define B_BE_FWD_TF9_MSK 0xff
+#define B_BE_FWD_TF8_SH 0
+#define B_BE_FWD_TF8_MSK 0xff
+
+#define R_BE_FWD_TF3 0x9C2C
+#define B_BE_FWD_TF15_SH 24
+#define B_BE_FWD_TF15_MSK 0xff
+#define B_BE_FWD_TF14_SH 16
+#define B_BE_FWD_TF14_MSK 0xff
+#define B_BE_FWD_TF13_SH 8
+#define B_BE_FWD_TF13_MSK 0xff
+#define B_BE_FWD_TF12_SH 0
+#define B_BE_FWD_TF12_MSK 0xff
+
+#define R_BE_FWD_RPKT 0x9C30
+#define B_BE_FWD_RPKTTYPE_SH 26
+#define B_BE_FWD_RPKTTYPE_MSK 0x3f
+#define B_BE_FWD_PPDU_PRTID_SH 23
+#define B_BE_FWD_PPDU_PRTID_MSK 0x7
+#define B_BE_FWD_PPDU_FW_RLS BIT(22)
+#define B_BE_FWD_PPDU_QUEID_SH 16
+#define B_BE_FWD_PPDU_QUEID_MSK 0x3f
+#define B_BE_FWD_OTHER_RPKT_SH 8
+#define B_BE_FWD_OTHER_RPKT_MSK 0xff
+#define B_BE_FWD_PPDU_STAT_SH 0
+#define B_BE_FWD_PPDU_STAT_MSK 0xff
+
+#define R_BE_FWD_IE 0x9C34
+#define B_BE_FWD_IE_HIT_SH 8
+#define B_BE_FWD_IE_HIT_MSK 0xff
+#define B_BE_FWD_IO_NO_HIT_SH 0
+#define B_BE_FWD_IO_NO_HIT_MSK 0xff
+
+#define R_BE_FWD_MGNT0 0x9C38
+#define B_BE_FWD_MGNT3_SH 24
+#define B_BE_FWD_MGNT3_MSK 0xff
+#define B_BE_FWD_MGNT2_SH 16
+#define B_BE_FWD_MGNT2_MSK 0xff
+#define B_BE_FWD_MGNT1_SH 8
+#define B_BE_FWD_MGNT1_MSK 0xff
+#define B_BE_FWD_MGNT0_SH 0
+#define B_BE_FWD_MGNT0_MSK 0xff
+
+#define R_BE_FWD_MGNT1 0x9C3C
+#define B_BE_FWD_MGNT7_SH 24
+#define B_BE_FWD_MGNT7_MSK 0xff
+#define B_BE_FWD_MGNT6_SH 16
+#define B_BE_FWD_MGNT6_MSK 0xff
+#define B_BE_FWD_MGNT5_SH 8
+#define B_BE_FWD_MGNT5_MSK 0xff
+#define B_BE_FWD_MGNT4_SH 0
+#define B_BE_FWD_MGNT4_MSK 0xff
+
+#define R_BE_FWD_MGNT2 0x9C40
+#define B_BE_FWD_MGNT11_SH 24
+#define B_BE_FWD_MGNT11_MSK 0xff
+#define B_BE_FWD_MGNT10_SH 16
+#define B_BE_FWD_MGNT10_MSK 0xff
+#define B_BE_FWD_MGNT9_SH 8
+#define B_BE_FWD_MGNT9_MSK 0xff
+#define B_BE_FWD_MGNT8_SH 0
+#define B_BE_FWD_MGNT8_MSK 0xff
+
+#define R_BE_FWD_MGNT3 0x9C44
+#define B_BE_FWD_MGNT15_SH 24
+#define B_BE_FWD_MGNT15_MSK 0xff
+#define B_BE_FWD_MGNT14_SH 16
+#define B_BE_FWD_MGNT14_MSK 0xff
+#define B_BE_FWD_MGNT13_SH 8
+#define B_BE_FWD_MGNT13_MSK 0xff
+#define B_BE_FWD_MGNT12_SH 0
+#define B_BE_FWD_MGNT12_MSK 0xff
+
+#define R_BE_FWD_CTRL0 0x9C48
+#define B_BE_FWD_CTRL3_SH 24
+#define B_BE_FWD_CTRL3_MSK 0xff
+#define B_BE_FWD_CTRL2_SH 16
+#define B_BE_FWD_CTRL2_MSK 0xff
+#define B_BE_FWD_CTRL1_SH 8
+#define B_BE_FWD_CTRL1_MSK 0xff
+#define B_BE_FWD_CTRL0_SH 0
+#define B_BE_FWD_CTRL0_MSK 0xff
+
+#define R_BE_FWD_CTRL1 0x9C4C
+#define B_BE_FWD_CTRL7_SH 24
+#define B_BE_FWD_CTRL7_MSK 0xff
+#define B_BE_FWD_CTRL6_SH 16
+#define B_BE_FWD_CTRL6_MSK 0xff
+#define B_BE_FWD_CTRL5_SH 8
+#define B_BE_FWD_CTRL5_MSK 0xff
+#define B_BE_FWD_CTRL4_SH 0
+#define B_BE_FWD_CTRL4_MSK 0xff
+
+#define R_BE_FWD_CTRL2 0x9C50
+#define B_BE_FWD_CTRL11_SH 24
+#define B_BE_FWD_CTRL11_MSK 0xff
+#define B_BE_FWD_CTRL10_SH 16
+#define B_BE_FWD_CTRL10_MSK 0xff
+#define B_BE_FWD_CTRL9_SH 8
+#define B_BE_FWD_CTRL9_MSK 0xff
+#define B_BE_FWD_CTRL8_SH 0
+#define B_BE_FWD_CTRL8_MSK 0xff
+
+#define R_BE_FWD_CTRL3 0x9C54
+#define B_BE_FWD_CTRL15_SH 24
+#define B_BE_FWD_CTRL15_MSK 0xff
+#define B_BE_FWD_CTRL14_SH 16
+#define B_BE_FWD_CTRL14_MSK 0xff
+#define B_BE_FWD_CTRL13_SH 8
+#define B_BE_FWD_CTRL13_MSK 0xff
+#define B_BE_FWD_CTRL12_SH 0
+#define B_BE_FWD_CTRL12_MSK 0xff
+
+#define R_BE_FWD_DATA0 0x9C58
+#define B_BE_FWD_DATA3_SH 24
+#define B_BE_FWD_DATA3_MSK 0xff
+#define B_BE_FWD_DATA2_SH 16
+#define B_BE_FWD_DATA2_MSK 0xff
+#define B_BE_FWD_DATA1_SH 8
+#define B_BE_FWD_DATA1_MSK 0xff
+#define B_BE_FWD_DATA0_SH 0
+#define B_BE_FWD_DATA0_MSK 0xff
+
+#define R_BE_FWD_DATA1 0x9C5C
+#define B_BE_FWD_DATA7_SH 24
+#define B_BE_FWD_DATA7_MSK 0xff
+#define B_BE_FWD_DATA6_SH 16
+#define B_BE_FWD_DATA6_MSK 0xff
+#define B_BE_FWD_DATA5_SH 8
+#define B_BE_FWD_DATA5_MSK 0xff
+#define B_BE_FWD_DATA4_SH 0
+#define B_BE_FWD_DATA4_MSK 0xff
+
+#define R_BE_FWD_DATA2 0x9C60
+#define B_BE_FWD_DATA11_SH 24
+#define B_BE_FWD_DATA11_MSK 0xff
+#define B_BE_FWD_DATA10_SH 16
+#define B_BE_FWD_DATA10_MSK 0xff
+#define B_BE_FWD_DATA9_SH 8
+#define B_BE_FWD_DATA9_MSK 0xff
+#define B_BE_FWD_DATA8_SH 0
+#define B_BE_FWD_DATA8_MSK 0xff
+
+#define R_BE_FWD_DATA3 0x9C64
+#define B_BE_FWD_DATA15_SH 24
+#define B_BE_FWD_DATA15_MSK 0xff
+#define B_BE_FWD_DATA14_SH 16
+#define B_BE_FWD_DATA14_MSK 0xff
+#define B_BE_FWD_DATA13_SH 8
+#define B_BE_FWD_DATA13_MSK 0xff
+#define B_BE_FWD_DATA12_SH 0
+#define B_BE_FWD_DATA12_MSK 0xff
+
+#define R_BE_CUT_AMSDU_CTRL 0x9C80
+#define B_BE_EN_CUT_AMSDU BIT(31)
+#define B_BE_CUT_AMSDU_CHKLEN_EN BIT(30)
+#define B_BE_CA_CHK_ADDRCAM_EN BIT(29)
+#define B_BE_CUT_AMSDU_CHKLEN_L_TH_SH 16
+#define B_BE_CUT_AMSDU_CHKLEN_L_TH_MSK 0xff
+#define B_BE_CUT_AMSDU_CHKLEN_H_TH_SH 0
+#define B_BE_CUT_AMSDU_CHKLEN_H_TH_MSK 0xffff
+
+#define R_BE_ALIGN_N_CA_LOG 0x9C84
+#define B_BE_MSDU_DROP_SEQ_NMBR_SH 20
+#define B_BE_MSDU_DROP_SEQ_NMBR_MSK 0xfff
+#define B_BE_MSDU_DROP BIT(19)
+#define B_BE_ALIGN_MODE_SH 17
+#define B_BE_ALIGN_MODE_MSK 0x3
+
+#define R_BE_CA_LOG 0x9C88
+#define B_BE_AMSDU_LEN_ERR BIT(2)
+#define B_BE_LEN_CHK_SMALL BIT(1)
+#define B_BE_LEN_CHK_LARGE BIT(0)
+
+#define R_BE_RX_NAT2P5_CTRL0 0x9C90
+#define B_BE_NAT2P5_RX_CP_LEN_3_SH 27
+#define B_BE_NAT2P5_RX_CP_LEN_3_MSK 0x1f
+#define B_BE_NAT2P5_RX_CP_OFFSET_3_SH 17
+#define B_BE_NAT2P5_RX_CP_OFFSET_3_MSK 0x3ff
+#define B_BE_NAT2P5_RX_CP_VALID_3 BIT(16)
+#define B_BE_NAT2P5_RX_CP_LEN_2_SH 11
+#define B_BE_NAT2P5_RX_CP_LEN_2_MSK 0x1f
+#define B_BE_NAT2P5_RX_CP_OFFSET_2_SH 1
+#define B_BE_NAT2P5_RX_CP_OFFSET_2_MSK 0x3ff
+#define B_BE_NAT2P5_RX_CP_VALID_2 BIT(0)
+
+#define R_BE_RX_NAT2P5_CTRL1 0x9C94
+#define B_BE_NAT2P5_RX_CP_LEN_1_SH 27
+#define B_BE_NAT2P5_RX_CP_LEN_1_MSK 0x1f
+#define B_BE_NAT2P5_RX_CP_OFFSET_1_SH 17
+#define B_BE_NAT2P5_RX_CP_OFFSET_1_MSK 0x3ff
+#define B_BE_NAT2P5_RX_CP_VALID_1 BIT(16)
+#define B_BE_NAT2P5_RX_CP_LEN_0_SH 11
+#define B_BE_NAT2P5_RX_CP_LEN_0_MSK 0x1f
+#define B_BE_NAT2P5_RX_CP_OFFSET_0_SH 1
+#define B_BE_NAT2P5_RX_CP_OFFSET_0_MSK 0x3ff
+#define B_BE_NAT2P5_RX_CP_VALID_0 BIT(0)
+
+#define R_BE_WOW_CTRL 0x9CB0
+#define B_BE_WOW_HCI BIT(5)
+#define B_BE_WOW_DROP BIT(2)
+#define B_BE_WOW_WOWEN BIT(1)
+#define B_BE_WOW_FORCE_WAKEUP BIT(0)
+
+#define R_BE_HDR_CNV_CTRL 0x9CC0
+#define B_BE_HDR_INFO_SH 4
+#define B_BE_HDR_INFO_MSK 0x3
+#define B_BE_HC_ADDR_HIT_EN BIT(3)
+#define B_BE_RX_ADDR_LINK_TO_MLO BIT(2)
+#define B_BE_HDR_CNV BIT(1)
+#define B_BE_RX_HDR_CNV_EN BIT(0)
+
+#define R_BE_HDR_CNV_VLAN_0_1 0x9CC4
+#define B_BE_VLAN_TAG_1_SH 16
+#define B_BE_VLAN_TAG_1_MSK 0xffff
+#define B_BE_VLAN_TAG_0_SH 0
+#define B_BE_VLAN_TAG_0_MSK 0xffff
+
+#define R_BE_HDR_CNV_VLAN_2_3 0x9CC8
+#define B_BE_VLAN_TAG_3_SH 16
+#define B_BE_VLAN_TAG_3_MSK 0xffff
+#define B_BE_VLAN_TAG_2_SH 0
+#define B_BE_VLAN_TAG_2_MSK 0xffff
+
+#define R_BE_HDR_CNV_VLAN_5_4 0x9CCC
+#define B_BE_VLAN_TAG_5_SH 16
+#define B_BE_VLAN_TAG_5_MSK 0xffff
+#define B_BE_VLAN_TAG_4_SH 0
+#define B_BE_VLAN_TAG_4_MSK 0xffff
+
+#define R_BE_HDR_CNV_VLAN_7_6 0x9CD0
+#define B_BE_VLAN_TAG_7_SH 16
+#define B_BE_VLAN_TAG_7_MSK 0xffff
+#define B_BE_VLAN_TAG_6_SH 0
+#define B_BE_VLAN_TAG_6_MSK 0xffff
+
+#define R_BE_MGCPKT 0x9CE0
+#define B_BE_MGCPKT_IOT_EN BIT(7)
+#define B_BE_MGCPKT_RPET_NBR_SH 0
+#define B_BE_MGCPKT_RPET_NBR_MSK 0x1f
+
+#define R_BE_DESIGN_VERSION 0x9CE0
+#define B_BE_MPDU_DESIGN_VERSION_SH 0
+#define B_BE_MPDU_DESIGN_VERSION_MSK 0xffffffffL
+
+#define R_BE_STATISTIC0 0x9CE8
+#define B_BERX_PKTOUT_CNT_SH 16
+#define B_BERX_PKTOUT_CNT_MSK 0xffff
+#define B_BE_RX_PKTIN_CNT_SH 0
+#define B_BE_RX_PKTIN_CNT_MSK 0xffff
+
+#define R_BE_STATISTIC1 0x9CE8
+#define B_BE_RX_PKTDROP_CNT_SH 0
+#define B_BE_RX_PKTDROP_CNT_MSK 0xffff
+
+#define R_BE_MPDU_RX_ERR_ISR 0x9CF0
+#define B_BE_TIMEOUT_ERR_ISR BIT(1)
+#define B_BE_GETPKTID_ERR_ISR BIT(0)
+
+#define R_BE_MPDU_RX_ERR_IMR 0x9CF4
+#define B_BE_RPT_ERR_INT_EN BIT(3)
+#define B_BE_TIMEOUT_ERR_INT_EN BIT(1)
+#define B_BE_GETPKTID_ERR_INT_EN BIT(0)
+
+#define R_BE_MPDU_RX_DBG 0x9CF8
+#define B_BE_CAM_RST_CTRL BIT(24)
+#define B_BE_MPDU_RX_2_CKEN_DIS BIT(18)
+#define B_BE_MPDU_RX_1_CKEN_DIS BIT(17)
+#define B_BE_MPDU_RX_0_CKEN_DIS BIT(16)
+#define B_BE_MPDU_RX_DBG_EN BIT(8)
+#define B_BE_MPDU_RX_2_D_LAST_EN BIT(2)
+#define B_BE_MPDU_RX_1_D_LAST_EN BIT(1)
+#define B_BE_MPDU_RX_0_D_LAST_EN BIT(0)
+
+//
+// SEC_ENG
+//
+
+#define R_BE_SEC_ENG_CTRL 0x0000
+#define B_BE_SEC_ENG_EN BIT(31)
+#define B_BE_CCMP_SPP_MIC BIT(30)
+#define B_BE_CCMP_SPP_CTR BIT(29)
+#define B_BE_SEC_CAM_ACC BIT(28)
+#define B_BE_WMAC_SEC_PN_SEL_SH 26
+#define B_BE_WMAC_SEC_PN_SEL_MSK 0x3
+#define B_BE_WMAC_SEC_MASKIV BIT(25)
+#define B_BE_WAPI_SPEC BIT(24)
+#define B_BE_SEC_DBG_SEL_SH 16
+#define B_BE_SEC_DBG_SEL_MSK 0xf
+#define B_BE_CAM_FORCE_CLK BIT(15)
+#define B_BE_SEC_FORCE_CLK BIT(14)
+#define B_BE_SEC_RX_SHORT_ADD_ICVERR BIT(13)
+#define B_BE_SRAM_IO_PROT BIT(12)
+#define B_BE_SEC_PRE_ENQUE_TX BIT(11)
+#define B_BE_CLK_EN_CGCMP BIT(10)
+#define B_BE_CLK_EN_WAPI BIT(9)
+#define B_BE_CLK_EN_WEP_TKIP BIT(8)
+#define B_BE_BMC_MGNT_DEC BIT(5)
+#define B_BE_UC_MGNT_DEC BIT(4)
+#define B_BE_MC_DEC BIT(3)
+#define B_BE_BC_DEC BIT(2)
+#define B_BE_SEC_RX_DEC BIT(1)
+#define B_BE_SEC_TX_ENC BIT(0)
+
+#define R_BE_SEC_MPDU_PROC 0x0004
+#define B_BE_QUEUE_FOWARD_SEL BIT(5)
+#define B_BE_RESP1_PROTECT BIT(4)
+#define B_BE_RESP0_PROTECT BIT(3)
+#define B_BE_TX_ACTIVE_PROTECT BIT(2)
+#define B_BE_APPEND_ICV BIT(1)
+#define B_BE_APPEND_MIC BIT(0)
+
+#define R_BE_SEC_CAM_ACCESS 0x0010
+#define B_BE_SEC_TIME_OUT_SH 16
+#define B_BE_SEC_TIME_OUT_MSK 0xffff
+#define B_BE_SEC_CAM_POLL BIT(15)
+#define B_BE_SEC_CAM_RW BIT(14)
+#define B_BE_SEC_CAM_ACC_FAIL BIT(13)
+#define B_BE_SEC_CAM_OFFSET_SH 0
+#define B_BE_SEC_CAM_OFFSET_MSK 0x3ff
+
+#define R_BE_SEC_CAM_RDATA 0x0014
+#define B_BE_SEC_CAM_RDATA_SH 0
+#define B_BE_SEC_CAM_RDATA_MSK 0xffffffffL
+
+#define R_BE_SEC_CAM_WDATA 0x0018
+#define B_BE_SEC_CAM_WDATA_SH 0
+#define B_BE_SEC_CAM_WDATA_MSK 0xffffffffL
+
+#define R_BE_SEC0_DEBUG1 0x001C
+#define B_BE_TX_TIMEOUT_SEL_SH 30
+#define B_BE_TX_TIMEOUT_SEL_MSK 0x3
+#define B_BE_RX_TIMEOUT_SEL_SH 28
+#define B_BE_RX_TIMEOUT_SEL_MSK 0x3
+#define B_BE_TX_LAST_PKTID_SH 16
+#define B_BE_TX_LAST_PKTID_MSK 0xfff
+#define B_BE_RX_LAST_PKTID_SH 4
+#define B_BE_RX_LAST_PKTID_MSK 0xfff
+#define B_BE_SEC_ERROB_BE_BYPASS BIT(0)
+
+#define R_BE_SEC0_TX_DEBUG 0x0020
+#define B_BE_TX_READ_PARSEB_BE_FSM_SH 20
+#define B_BE_TX_READ_PARSEB_BE_FSM_MSK 0xfff
+#define B_BE_TX_WRITE_PARSEB_BE_FSM_SH 12
+#define B_BE_TX_WRITE_PARSEB_BE_FSM_MSK 0xff
+#define B_BE_TX_SEC_TYPE_SH 2
+#define B_BE_TX_SEC_TYPE_MSK 0xf
+#define B_BE_TX_EXKEY_ERROR BIT(1)
+#define B_BE_TX_ENCRYPT BIT(0)
+
+#define R_BE_SEC0_RX_DEBUG 0x0024
+#define B_BE_RX_READ_PARSEB_BE_FSM_SH 21
+#define B_BE_RX_READ_PARSEB_BE_FSM_MSK 0x7ff
+#define B_BE_RX_WRITE_PARSEB_BE_FSM_SH 13
+#define B_BE_RX_WRITE_PARSEB_BE_FSM_MSK 0xff
+#define B_BE_RX_SEC_TYPE_SH 9
+#define B_BE_RX_SEC_TYPE_MSK 0xf
+#define B_BE_RX_MIC_ERROR BIT(8)
+#define B_BE_RX_EXKEY_INDEX_SH 1
+#define B_BE_RX_EXKEY_INDEX_MSK 0x7f
+#define B_BE_RX_ENCRYPT BIT(0)
+
+#define R_BE_SEC_DEBUG2 0x0028
+#define B_BE_DBG_READ_SH 0
+#define B_BE_DBG_READ_MSK 0xffffffffL
+
+#define R_BE_SEC_ERROR_IMR 0x002C
+#define B_BE_SEC1_RX_HANG_IMR BIT(3)
+#define B_BE_SEC1_TX_HANG_IMR BIT(2)
+#define B_BE_RX_HANG_IMR BIT(1)
+#define B_BE_TX_HANG_IMR BIT(0)
+
+#define R_BE_SEC_ERROR_FLAG 0x0030
+#define B_BE_SEC1_RX_HANG_ERROR BIT(3)
+#define B_BE_SEC1_TX_HANG_ERROR BIT(2)
+#define B_BE_RX_HANG_ERROR BIT(1)
+#define B_BE_TX_HANG_ERROR BIT(0)
+
+#define R_BE_SEC1_DEBUG1 0x0034
+#define B_BE_SEC1_TX_TIMEOUT_SEL_SH 30
+#define B_BE_SEC1_TX_TIMEOUT_SEL_MSK 0x3
+#define B_BE_SEC1_RX_TIMEOUT_SEL_SH 28
+#define B_BE_SEC1_RX_TIMEOUT_SEL_MSK 0x3
+#define B_BE_SEC1_TX_LAST_PKTID_SH 16
+#define B_BE_SEC1_TX_LAST_PKTID_MSK 0xfff
+#define B_BE_SEC1_RX_LAST_PKTID_SH 4
+#define B_BE_SEC1_RX_LAST_PKTID_MSK 0xfff
+#define B_BE_SEC1_SEC_ERROB_BE_BYPASS BIT(0)
+
+#define R_BE_SEC1_TX_DEBUG 0x0038
+#define B_BE_SEC1_TX_READ_PARSEB_BE_FSM_SH 20
+#define B_BE_SEC1_TX_READ_PARSEB_BE_FSM_MSK 0xfff
+#define B_BE_SEC1_TX_WRITE_PARSEB_BE_FSM_SH 12
+#define B_BE_SEC1_TX_WRITE_PARSEB_BE_FSM_MSK 0xff
+#define B_BE_SEC1_TX_SEC_TYPE_SH 2
+#define B_BE_SEC1_TX_SEC_TYPE_MSK 0xf
+#define B_BE_SEC1_TX_EXKEY_ERROR BIT(1)
+#define B_BE_SEC1_TX_ENCRYPT BIT(0)
+
+#define R_BE_SEC1_RX_DEBUG 0x003C
+#define B_BE_SEC1_RX_READ_PARSEB_BE_FSM_SH 21
+#define B_BE_SEC1_RX_READ_PARSEB_BE_FSM_MSK 0x7ff
+#define B_BE_SEC1_RX_WRITE_PARSEB_BE_FSM_SH 13
+#define B_BE_SEC1_RX_WRITE_PARSEB_BE_FSM_MSK 0xff
+#define B_BE_SEC1_RX_SEC_TYPE_SH 9
+#define B_BE_SEC1_RX_SEC_TYPE_MSK 0xf
+#define B_BE_SEC1_RX_MIC_ERROR BIT(8)
+#define B_BE_SEC1_RX_EXKEY_INDEX_SH 1
+#define B_BE_SEC1_RX_EXKEY_INDEX_MSK 0x7f
+#define B_BE_SEC1_RX_ENCRYPT BIT(0)
+
+#define R_BE_SEC1_DEBUG2 0x0040
+#define B_BE_SEC1_DBG_READ_SH 0
+#define B_BE_SEC1_DBG_READ_MSK 0xffffffffL
+
+//
+// STA scheduler
+//
+
+//
+// Tx Packet Controller
+//
+
+#define R_BE_TXPKTCTL_COM_CFG 0x9F00
+#define B_BE_WDRLS_REASON4_DSTSEL_SH 16
+#define B_BE_WDRLS_REASON4_DSTSEL_MSK 0x3
+#define B_BE_WDRLS_REASON3_DSTSEL_SH 14
+#define B_BE_WDRLS_REASON3_DSTSEL_MSK 0x3
+#define B_BE_WDRLS_REASON2_DSTSEL_SH 12
+#define B_BE_WDRLS_REASON2_DSTSEL_MSK 0x3
+#define B_BE_WDRLS_REASON1_DSTSEL_SH 10
+#define B_BE_WDRLS_REASON1_DSTSEL_MSK 0x3
+#define B_BE_WDRLS_REASON0_DSTSEL_SH 8
+#define B_BE_WDRLS_REASON0_DSTSEL_MSK 0x3
+#define B_BE_COM_FSM_FRZTMR_TUSEL_SH 2
+#define B_BE_COM_FSM_FRZTMR_TUSEL_MSK 0x3
+#define B_BE_COM_CLKFREQ_SEL_SH 0
+#define B_BE_COM_CLKFREQ_SEL_MSK 0x3
+
+#define R_BE_TXPKTCTL_COM_ERRCHK_CFG 0x9F04
+#define B_BE_COM_EM_1STCMD_IS_END BIT(0)
+
+#define R_BE_TXPKTCTL_WORD008 0x9F08
+
+#define R_BE_TXPKTCTL_WORD00C 0x9F0C
+
+#define R_BE_DBG_FUN_INTF_CTL 0x9F30
+#define B_BE_DFI_ACTIVE BIT(31)
+#define B_BE_DFI_TRGSEL_SH 16
+#define B_BE_DFI_TRGSEL_MSK 0xf
+#define B_BE_DFI_ADDR_SH 0
+#define B_BE_DFI_ADDR_MSK 0xffff
+
+#define R_BE_DBG_FUN_INTF_DATA 0x9F34
+#define B_BE_DFI_DATA_SH 0
+#define B_BE_DFI_DATA_MSK 0xffffffffL
+
+#define R_BE_DBG_CTL_TXPKT 0x9F38
+#define B_BE_TPC_DBG1_SEL_SH 16
+#define B_BE_TPC_DBG1_SEL_MSK 0xffff
+#define B_BE_TPC_DBG0_SEL_SH 0
+#define B_BE_TPC_DBG0_SEL_MSK 0xffff
+
+#define R_BE_TPC_DBG_OUT 0x9F3C
+#define B_BE_TPC_DBG1_OUT_SH 16
+#define B_BE_TPC_DBG1_OUT_MSK 0xffff
+#define B_BE_TPC_DBG0_OUT_SH 0
+#define B_BE_TPC_DBG0_OUT_MSK 0xffff
+
+#define R_BE_TXPKTCTL_B0_CFG 0x9F40
+#define B_BE_B0_PATC_OPT_BRKOFF BIT(24)
+#define B_BE_B0_ATCPAR_REFTU_VAL_SH 8
+#define B_BE_B0_ATCPAR_REFTU_VAL_MSK 0xff
+#define B_BE_B0_DIS_ACGC BIT(0)
+
+#define R_BE_TXPKTCTL_B0_CTL 0x9F44
+#define B_BE_B0_CTLST_IDLE BIT(1)
+#define B_BE_B0_STOP_REQ BIT(0)
+
+#define R_BE_TXPKTCTL_B0_PRELD_CFG0 0x9F48
+#define B_BE_B0_PRELD_FEN BIT(31)
+#define B_BE_B0_PRELD_USEMAXSZ_SH 16
+#define B_BE_B0_PRELD_USEMAXSZ_MSK 0x3ff
+#define B_BE_B0_PRELD_CAM_G1ENTNUM_SH 8
+#define B_BE_B0_PRELD_CAM_G1ENTNUM_MSK 0x1f
+#define B_BE_B0_PRELD_CAM_G0ENTNUM_SH 0
+#define B_BE_B0_PRELD_CAM_G0ENTNUM_MSK 0x1f
+
+#define R_BE_TXPKTCTL_B0_PRELD_CFG1 0x9F4C
+#define B_BE_B0_PRELD_NXT_TXENDWIN_SH 8
+#define B_BE_B0_PRELD_NXT_TXENDWIN_MSK 0xf
+#define B_BE_B0_PRELD_NXT_RSVMINSZ_SH 0
+#define B_BE_B0_PRELD_NXT_RSVMINSZ_MSK 0xff
+
+#define R_BE_TXPKTCTL_B0_ERRINFO_DBGCTL 0x9F74
+#define B_BE_B0_ERR_FLAG_NUM1_VLD BIT(31)
+#define B_BE_B0_ERR_FLAG_NUM1_MSTIDX_SH 24
+#define B_BE_B0_ERR_FLAG_NUM1_MSTIDX_MSK 0xf
+#define B_BE_B0_ERR_FLAG_NUM1_ISRIDX_SH 16
+#define B_BE_B0_ERR_FLAG_NUM1_ISRIDX_MSK 0x1f
+#define B_BE_B0_DBGERR_POP_PKTCMD BIT(3)
+#define B_BE_B0_DBGERR_LOCKSTS BIT(1)
+#define B_BE_B0_DBGERR_LOCKEN BIT(0)
+
+#define R_BE_TXPKTCTL_B0_ERRFLAG_IMR 0x9F78
+#define B_BE_B0_IMR_ERR_PRELD_ENTNUMCFG BIT(21)
+#define B_BE_B0_IMR_ERR_PRELD_RLSPKTSZERR BIT(20)
+#define B_BE_B0_IMR_ERR_MPDUIF_DATAERR BIT(18)
+#define B_BE_B0_IMR_ERR_MPDUINFO_RECFG BIT(16)
+#define B_BE_B0_IMR_ERR_CMDPSR_TBLSZ BIT(11)
+#define B_BE_B0_IMR_ERR_CMDPSR_FRZTO BIT(10)
+#define B_BE_B0_IMR_ERR_CMDPSR_CMDTYPE BIT(9)
+#define B_BE_B0_IMR_ERR_CMDPSR_1STCMDERR BIT(8)
+#define B_BE_B0_IMR_ERR_USRCTL_RLSBMPLEN BIT(3)
+#define B_BE_B0_IMR_ERR_USRCTL_RDNRLSCMD BIT(2)
+#define B_BE_B0_IMR_ERR_USRCTL_NOINIT BIT(1)
+#define B_BE_B0_IMR_ERR_USRCTL_REINIT BIT(0)
+
+#define R_BE_TXPKTCTL_B0_ERRFLAG_ISR 0x9F7C
+#define B_BE_B0_ISR_ERR_PRELD_EVT3 BIT(23)
+#define B_BE_B0_ISR_ERR_PRELD_EVT2 BIT(22)
+#define B_BE_B0_ISR_ERR_PRELD_ENTNUMCFG BIT(21)
+#define B_BE_B0_ISR_ERR_PRELD_RLSPKTSZERR BIT(20)
+#define B_BE_B0_ISR_ERR_MPDUIF_ERR1 BIT(19)
+#define B_BE_B0_ISR_ERR_MPDUIF_DATAERR BIT(18)
+#define B_BE_B0_ISR_ERR_MPDUINFO_ERR1 BIT(17)
+#define B_BE_B0_ISR_ERR_MPDUINFO_RECFG BIT(16)
+#define B_BE_B0_ISR_ERR_CMDPSR_TBLSZ BIT(11)
+#define B_BE_B0_ISR_ERR_CMDPSR_FRZTO BIT(10)
+#define B_BE_B0_ISR_ERR_CMDPSR_CMDTYPE BIT(9)
+#define B_BE_B0_ISR_ERR_CMDPSR_1STCMDERR BIT(8)
+#define B_BE_B0_ISR_ERR_USRCTL_EVT7 BIT(7)
+#define B_BE_B0_ISR_ERR_USRCTL_EVT6 BIT(6)
+#define B_BE_B0_ISR_ERR_USRCTL_EVT5 BIT(5)
+#define B_BE_B0_ISR_ERR_USRCTL_EVT4 BIT(4)
+#define B_BE_B0_ISR_ERR_USRCTL_RLSBMPLEN BIT(3)
+#define B_BE_B0_ISR_ERR_USRCTL_RDNRLSCMD BIT(2)
+#define B_BE_B0_ISR_ERR_USRCTL_NOINIT BIT(1)
+#define B_BE_B0_ISR_ERR_USRCTL_REINIT BIT(0)
+
+#define R_BE_TXPKTCTL_B1_CFG 0x9F80
+#define B_BE_B1_PATC_OPT_BRKOFF BIT(24)
+#define B_BE_B1_ATCPAR_REFTU_VAL_SH 8
+#define B_BE_B1_ATCPAR_REFTU_VAL_MSK 0xff
+#define B_BE_B1_DIS_ACGC BIT(0)
+
+#define R_BE_TXPKTCTL_B1_CTL 0x9F84
+#define B_BE_B1_CTLST_IDLE BIT(1)
+#define B_BE_B1_STOP_REQ BIT(0)
+
+#define R_BE_TXPKTCTL_B1_PRELD_CFG0 0x9F88
+#define B_BE_B1_PRELD_FEN BIT(31)
+#define B_BE_B1_PRELD_USEMAXSZ_SH 16
+#define B_BE_B1_PRELD_USEMAXSZ_MSK 0x3ff
+#define B_BE_B1_PRELD_CAM_G1ENTNUM_SH 8
+#define B_BE_B1_PRELD_CAM_G1ENTNUM_MSK 0x1f
+#define B_BE_B1_PRELD_CAM_G0ENTNUM_SH 0
+#define B_BE_B1_PRELD_CAM_G0ENTNUM_MSK 0x1f
+
+#define R_BE_TXPKTCTL_B1_PRELD_CFG1 0x9F8C
+#define B_BE_B1_PRELD_NXT_TXENDWIN_SH 8
+#define B_BE_B1_PRELD_NXT_TXENDWIN_MSK 0xf
+#define B_BE_B1_PRELD_NXT_RSVMINSZ_SH 0
+#define B_BE_B1_PRELD_NXT_RSVMINSZ_MSK 0xff
+
+#define R_BE_TXPKTCTL_B1_ERRINFO_DBGCTL 0x9FB4
+#define B_BE_B1_ERR_FLAG_NUM1_VLD BIT(31)
+#define B_BE_B1_ERR_FLAG_NUM1_MSTIDX_SH 24
+#define B_BE_B1_ERR_FLAG_NUM1_MSTIDX_MSK 0xf
+#define B_BE_B1_ERR_FLAG_NUM1_ISRIDX_SH 16
+#define B_BE_B1_ERR_FLAG_NUM1_ISRIDX_MSK 0x1f
+#define B_BE_B1_DBGERR_POP_PKTCMD BIT(3)
+#define B_BE_B1_DBGERR_LOCKSTS BIT(1)
+#define B_BE_B1_DBGERR_LOCKEN BIT(0)
+
+#define R_BE_TXPKTCTL_B1_ERRFLAG_IMR 0x9FB8
+#define B_BE_B1_IMR_ERR_PRELD_ENTNUMCFG BIT(21)
+#define B_BE_B1_IMR_ERR_PRELD_RLSPKTSZERR BIT(20)
+#define B_BE_B1_IMR_ERR_MPDUIF_DATAERR BIT(18)
+#define B_BE_B1_IMR_ERR_MPDUINFO_RECFG BIT(16)
+#define B_BE_B1_IMR_ERR_CMDPSR_TBLSZ BIT(11)
+#define B_BE_B1_IMR_ERR_CMDPSR_FRZTO BIT(10)
+#define B_BE_B1_IMR_ERR_CMDPSR_CMDTYPE BIT(9)
+#define B_BE_B1_IMR_ERR_CMDPSR_1STCMDERR BIT(8)
+#define B_BE_B1_IMR_ERR_USRCTL_RLSBMPLEN BIT(3)
+#define B_BE_B1_IMR_ERR_USRCTL_RDNRLSCMD BIT(2)
+#define B_BE_B1_IMR_ERR_USRCTL_NOINIT BIT(1)
+#define B_BE_B1_IMR_ERR_USRCTL_REINIT BIT(0)
+
+#define R_BE_TXPKTCTL_B1_ERRFLAG_ISR 0x9FBC
+#define B_BE_B1_ISR_ERR_PRELD_EVT3 BIT(23)
+#define B_BE_B1_ISR_ERR_PRELD_EVT2 BIT(22)
+#define B_BE_B1_ISR_ERR_PRELD_ENTNUMCFG BIT(21)
+#define B_BE_B1_ISR_ERR_PRELD_RLSPKTSZERR BIT(20)
+#define B_BE_B1_ISR_ERR_MPDUIF_ERR1 BIT(19)
+#define B_BE_B1_ISR_ERR_MPDUIF_DATAERR BIT(18)
+#define B_BE_B1_ISR_ERR_MPDUINFO_ERR1 BIT(17)
+#define B_BE_B1_ISR_ERR_MPDUINFO_RECFG BIT(16)
+#define B_BE_B1_ISR_ERR_CMDPSR_TBLSZ BIT(11)
+#define B_BE_B1_ISR_ERR_CMDPSR_FRZTO BIT(10)
+#define B_BE_B1_ISR_ERR_CMDPSR_CMDTYPE BIT(9)
+#define B_BE_B1_ISR_ERR_CMDPSR_1STCMDERR BIT(8)
+#define B_BE_B1_ISR_ERR_USRCTL_EVT7 BIT(7)
+#define B_BE_B1_ISR_ERR_USRCTL_EVT6 BIT(6)
+#define B_BE_B1_ISR_ERR_USRCTL_EVT5 BIT(5)
+#define B_BE_B1_ISR_ERR_USRCTL_EVT4 BIT(4)
+#define B_BE_B1_ISR_ERR_USRCTL_RLSBMPLEN BIT(3)
+#define B_BE_B1_ISR_ERR_USRCTL_RDNRLSCMD BIT(2)
+#define B_BE_B1_ISR_ERR_USRCTL_NOINIT BIT(1)
+#define B_BE_B1_ISR_ERR_USRCTL_REINIT BIT(0)
+
+//
+// MLO
+//
+
+#define R_BE_MLO_STATUS_0 0xA100
+#define B_BE_MLO_STATUS_0_SH 0
+#define B_BE_MLO_STATUS_0_MSK 0xffffffffL
+
+#define R_BE_MLO_STATUS_1 0xA104
+#define B_BE_MLO_STATUS_1_SH 0
+#define B_BE_MLO_STATUS_1_MSK 0xffffffffL
+
+#define R_BE_MLO_STATUS_2 0xA108
+#define B_BE_MLO_STATUS_2_SH 0
+#define B_BE_MLO_STATUS_2_MSK 0xffffffffL
+
+#define R_BE_MLO_STATUS_3 0xA10C
+#define B_BE_MLO_STATUS_3_SH 0
+#define B_BE_MLO_STATUS_3_MSK 0xffffffffL
+
+#define R_BE_MLO_RSTCK_CTL 0xA110
+#define B_BE_MLO_FUNC_RSTN BIT(31)
+#define B_BE_MLO_REG_RSTN BIT(30)
+#define B_BE_MLO_CLK_FREE BIT(29)
+#define B_BE_MLO_FUNC_CLK_EN BIT(28)
+#define B_BE_MLO_REG_CLK_EN BIT(27)
+#define B_BE_MLO_TABLE_RSTN BIT(23)
+
+#define R_BE_MLO_INIT_CTL 0xA114
+#define B_BE_MLO_TABLE_INIT_DONE BIT(31)
+#define B_BE_MLO_TABLE_CLR_DONE BIT(30)
+#define B_BE_MLO_TABLE_REINIT BIT(23)
+#define B_BE_MLO_TABLE_HW_FLAG_CLR BIT(22)
+
+#define R_BE_MLO_OVERALL_CTL 0xA118
+#define B_BE_MLO_BYPASS_MODE BIT(31)
+#define B_BE_MLO_NO_BALIMIT BIT(30)
+#define B_BE_MLO_NO_MAX_NUM_LIMIT BIT(29)
+#define B_BE_MLO_BAND_ASSIGN_PRI BIT(24)
+
+#define R_BE_MLO_IMR 0xA120
+#define B_BE_MLO_IMR_SH 0
+#define B_BE_MLO_IMR_MSK 0xffffffffL
+
+#define R_BE_MLO_ISR 0xA124
+#define B_BE_MLO_ISR_0 BIT(31)
+#define B_BE_MLO_ISR_1 BIT(30)
+#define B_BE_MLO_ISR_2 BIT(29)
+#define B_BE_MLO_ISR_3 BIT(28)
+
+#define R_BE_MLO_ERR_IDCT_IMR 0xA128
+#define B_BE_MLO_ERR_IDCT_IMR_SH 0
+#define B_BE_MLO_ERR_IDCT_IMR_MSK 0xffffffffL
+
+#define R_BE_MLO_ERR_IDCT_ISR 0xA12C
+#define B_BE_MLO_ISR_IDCT_0 BIT(31)
+#define B_BE_MLO_ISR_IDCT_1 BIT(30)
+#define B_BE_MLO_ISR_IDCT_2 BIT(29)
+#define B_BE_MLO_ISR_IDCT_3 BIT(28)
+
+#define R_BE_MLO_TABLE_CTL 0xA140
+#define B_BE_MLO_TABLE_CMD_OWN BIT(31)
+#define B_BE_MLO_TABLE_CMD_WR BIT(30)
+#define B_BE_MLO_TABLE_DATA_OFFSET_SH 16
+#define B_BE_MLO_TABLE_DATA_OFFSET_MSK 0xff
+#define B_BE_MLO_TABLE_ADR_SH 0
+#define B_BE_MLO_TABLE_ADR_MSK 0xff
+
+#define R_BE_MLO_TABLE_DATA_MASK 0xA144
+#define B_BE_MLO_TABLE_DATA_MASK_SH 0
+#define B_BE_MLO_TABLE_DATA_MASK_MSK 0xffffffffL
+
+#define R_BE_TABLE_DATA_WRITE 0xA148
+#define B_BE_MLO_TABLE_WRITE_DATA_SH 0
+#define B_BE_MLO_TABLE_WRITE_DATA_MSK 0xffffffffL
+
+#define R_BE_MLO_TABLE_DATA_READ 0xA14C
+#define B_BE_MLO_TABLE_READ_DATA_SH 0
+#define B_BE_MLO_TABLE_READ_DATA_MSK 0xffffffffL
+
+#define R_BE_IS_MLD_0 0xA160
+#define B_BE_IS_MLD_0_SH 0
+#define B_BE_IS_MLD_0_MSK 0xffffffffL
+
+#define R_BE_IS_MLD_1 0xA164
+#define B_BE_IS_MLD_1_SH 0
+#define B_BE_IS_MLD_1_MSK 0xffffffffL
+
+#define R_BE_IS_MLD_2 0xA168
+#define B_BE_IS_MLD_2_SH 0
+#define B_BE_IS_MLD_2_MSK 0xffffffffL
+
+#define R_BE_IS_MLD_3 0xA16C
+#define B_BE_IS_MLD_3_SH 0
+#define B_BE_IS_MLD_3_MSK 0xffffffffL
+
+#define R_BE_MLO_STOP_MACID_CTL 0xA180
+#define B_BE_MLO_STOP_REQ BIT(15)
+#define B_BE_MLO_STOP_ACK BIT(14)
+#define B_BE_MLO_STOP_EN BIT(13)
+#define B_BE_MLO_STOP_MACID_SH 0
+#define B_BE_MLO_STOP_MACID_MSK 0xff
+
+#define R_BE_MLO_FW_PORT_CTL 0xA190
+#define B_BE_MLO_FW_ENQ_MODE BIT(31)
+#define B_BE_MLO_FW_QSEL_MODE BIT(30)
+#define B_BE_MLO_FW_DIS_WDINFO_MODE BIT(29)
+#define B_BE_MLO_FW_Q_DST_PRTID_SH 8
+#define B_BE_MLO_FW_Q_DST_PRTID_MSK 0x7
+#define B_BE_MLO_FW_Q_DST_QUEID_SH 0
+#define B_BE_MLO_FW_Q_DST_QUEID_MSK 0x3f
+
+#define R_BE_MLO_HW_PORT_CTL 0xA194
+#define B_BE_MLO_HW_ENQ_MODE BIT(31)
+#define B_BE_MLO_HW_QSEL_MODE BIT(30)
+#define B_BE_MLO_HW_DIS_WDINFO_MODE BIT(29)
+#define B_BE_MLO_HW_Q_DST_PRTID_SH 8
+#define B_BE_MLO_HW_Q_DST_PRTID_MSK 0x7
+#define B_BE_MLO_HW_Q_DST_QUEID_SH 0
+#define B_BE_MLO_HW_Q_DST_QUEID_MSK 0x3f
+
+#define R_BE_MLO_WD_FUNC 0xA1A0
+#define B_BE_MLO_INIT_WD_EN BIT(31)
+
+#define R_BE_MLO_GRP_FUNC 0xA1B0
+#define B_BE_MLO_GRP_CHANGE_MODE_SH 30
+#define B_BE_MLO_GRP_CHANGE_MODE_MSK 0x3
+
+#define R_BE_MLO_DBG_CTL 0xA1C0
+#define B_BE_MLO_DBG_EN BIT(31)
+#define B_BEL_MLO_DBG_SEL_SH 24
+#define B_BEL_MLO_DBG_SEL_MSK 0xf
+
+#define R_BE_MLO_DBG_DATA 0xA1C4
+#define B_BE_MLO_DBG_DATA_SH 0
+#define B_BE_MLO_DBG_DATA_MSK 0xffffffffL
+
+#define R_BE_MLO_DBG_INIT_GRP 0xA1C8
+#define B_BE_MLO_DBG_GRP_IDX_SEL_SH 24
+#define B_BE_MLO_DBG_GRP_IDX_SEL_MSK 0xff
+
+#define R_BE_MLO_DBG_INIT_DATA 0xA1CC
+#define B_BE_MLO_DBG_QSTATUS_INT_SH 0
+#define B_BE_MLO_DBG_QSTATUS_INT_MSK 0xffffffffL
+
+#define R_BE_MLO_DBG_MACID_NUM_0 0xA1D0
+#define B_BE_MLO_BA_LMT_CNT_CLR BIT(31)
+#define B_BE_MLO_BA_LMT_CNT_NUM_0_SH 16
+#define B_BE_MLO_BA_LMT_CNT_NUM_0_MSK 0xfff
+#define B_BE_MLO_MONITOR_MACID_NUM_0_SH 0
+#define B_BE_MLO_MONITOR_MACID_NUM_0_MSK 0xffff
+
+#define R_BE_MLO_DBG_MACID_NUM_1 0xA1D4
+#define B_BE_MLO_BA_LMT_CNT_NUM_1_SH 16
+#define B_BE_MLO_BA_LMT_CNT_NUM_1_MSK 0xfff
+#define B_BE_MLO_MONITOR_MACID_NUM_1_SH 0
+#define B_BE_MLO_MONITOR_MACID_NUM_1_MSK 0xffff
+
+#define R_BE_MLO_DBG_MACID_NUM_2 0xA1D8
+#define B_BE_MLO_BA_LMT_CNT_NUM_2_SH 16
+#define B_BE_MLO_BA_LMT_CNT_NUM_2_MSK 0xfff
+#define B_BE_MLO_MONITOR_MACID_NUM_2_SH 0
+#define B_BE_MLO_MONITOR_MACID_NUM_2_MSK 0xffff
+
+#define R_BE_MLO_DBG_MACID_NUM_3 0xA1DC
+#define B_BE_MLO_BA_LMT_CNT_NUM_3_SH 16
+#define B_BE_MLO_BA_LMT_CNT_NUM_3_MSK 0xfff
+#define B_BE_MLO_MONITOR_MACID_NUM_3_SH 0
+#define B_BE_MLO_MONITOR_MACID_NUM_3_MSK 0xffff
+
+//
+// HCI common
+//
+
+#define R_BE_RXAGG_0_V1 0x0000
+#define B_BE_RXAGG_EN BIT(31)
+#define B_BE_RXAGG_DMA_STORE BIT(30)
+#define B_BE_RXAGG_SW_EN BIT(29)
+#define B_BE_RXAGG_SW_TRIG BIT(28)
+#define B_BE_RXAGG_PKTNUM_TH_SH 16
+#define B_BE_RXAGG_PKTNUM_TH_MSK 0xff
+#define B_BE_RXAGG_TIMEOUT_TH_SH 8
+#define B_BE_RXAGG_TIMEOUT_TH_MSK 0xff
+#define B_BE_RXAGG_LEN_TH_SH 0
+#define B_BE_RXAGG_LEN_TH_MSK 0xff
+
+#define R_BE_RXAGG_1_V1 0x0004
+#define B_BE_RXAGG_LEN_TH_HIGH_V1_SH 16
+#define B_BE_RXAGG_LEN_TH_HIGH_V1_MSK 0x3
+#define B_BE_RXAGG_SML_PKT_SIZE_V1_SH 5
+#define B_BE_RXAGG_SML_PKT_SIZE_V1_MSK 0x7
+#define B_BE_RXAGG_SML_PKTNUM_TH_SH 0
+#define B_BE_RXAGG_SML_PKTNUM_TH_MSK 0x1f
+
+#define R_BE_APB_BB 0x0010
+#define B_BE_APB_CLR BIT(31)
+#define B_BE_AXI_CLR BIT(30)
+#define B_BE_RX_LEN_RCLR BIT(6)
+#define B_BE_RX_LEN_WCLR BIT(5)
+#define B_BE_RX_DATA_FIFO_RST BIT(4)
+#define B_BE_PG_256_MODE BIT(2)
+#define B_BE_AXI_B2B_MODE BIT(1)
+#define B_BE_APB_BB_MODE BIT(0)
+
+#define R_BE_TXBD_APB 0x0014
+#define B_BE_AVLPG_FIFO_OVERFLOW BIT(31)
+#define B_BE_AVLPG_FIFO_UNDERFLOW BIT(30)
+#define B_BE_AXI_RCMD_ERR BIT(9)
+#define B_BE_AXI_R_TIMEOUT BIT(8)
+#define B_BE_USB_BULK_PG_ERR BIT(1)
+#define B_BE_TXBD_APB_TIMEOUT BIT(0)
+
+#define R_BE_HCI_BUF_IMR 0x0018
+#define B_BE_HCI_BUF_IMR_SH 0
+#define B_BE_HCI_BUF_IMR_MSK 0xffffffffL
+
+#define R_BE_TX_APB 0x001C
+#define B_BE_AVLPG_INIT_SW_RST BIT(20)
+#define B_BE_AVLPG_FIFO_PTR_CLR BIT(19)
+#define B_BE_AXI_RCMD_CLR BIT(16)
+#define B_BE_TX_ARB_CLR BIT(12)
+#define B_BE_TX_FIFO_PTR_CLR BIT(8)
+#define B_BE_TX_APB_TIMEOUT_TH_SH 0
+#define B_BE_TX_APB_TIMEOUT_TH_MSK 0xff
+
+#define R_BE_AXI_ARID 0x0024
+#define B_BE_AXI_ARID_ERR_EN BIT(31)
+#define B_BE_AXI_ARADDR_ERR_EN BIT(30)
+#define B_BE_AXI_ARLEN_ERR_RN BIT(29)
+
+#define R_BE_AXI_R_TIMEOUT 0x002C
+#define B_BE_AXI_R_TIMEOUT_TH_SH 24
+#define B_BE_AXI_R_TIMEOUT_TH_MSK 0xff
+
+#define R_BE_AXI_RTRANS 0x0030
+#define B_BE_AXI_RCMD_CNT_SH 16
+#define B_BE_AXI_RCMD_CNT_MSK 0xffff
+#define B_BE_AXI_RTRANS_CNT_SH 0
+#define B_BE_AXI_RTRANS_CNT_MSK 0xffff
+
+#define R_BE_APB 0x0034
+#define B_BE_APB_BULK_PG_CNT_SEL_SH 29
+#define B_BE_APB_BULK_PG_CNT_SEL_MSK 0x7
+#define B_BE_APB_PKT_PG_CNT_SEL_SH 13
+#define B_BE_APB_PKT_PG_CNT_SEL_MSK 0x7
+
+#define R_BE_USB_ERR_IND 0x0038
+#define B_BE_ERR_USB_BULK_PG_CNT_SEL_SH 20
+#define B_BE_ERR_USB_BULK_PG_CNT_SEL_MSK 0x7
+#define B_BE_USB_CH6_BULK_PG_ERR BIT(6)
+#define B_BE_USB_CH5_BULK_PG_ERR BIT(5)
+#define B_BE_USB_CH4_BULK_PG_ERR BIT(4)
+#define B_BE_USB_CH3_BULK_PG_ERR BIT(3)
+#define B_BE_USB_CH2_BULK_PG_ERR BIT(2)
+#define B_BE_USB_CH1_BULK_PG_ERR BIT(1)
+#define B_BE_USB_CH0_BULK_PG_ERR BIT(0)
+
+#define R_BE_HCI_BUF 0x0040
+#define B_BE_HCI_BUF_DBESEL1_SH 8
+#define B_BE_HCI_BUF_DBESEL1_MSK 0x1f
+#define B_BE_HCI_BUF_DBESEL0_SH 0
+#define B_BE_HCI_BUF_DBESEL0_MSK 0x1f
+
+#define R_BE_AVLPG 0x0050
+#define B_BE_AVLPG_TOTAL_DEC1_SH 0
+#define B_BE_AVLPG_TOTAL_DEC1_MSK 0xf
+
+//
+// WL_BE_Reg_AON.xls
+//
+
+//
+// AON
+//
+
+#define R_BE_SYS_ISO_CTRL 0x0000
+#define B_BE_PWC_EV2EF_B BIT(15)
+#define B_BE_PWC_EV2EF_S BIT(14)
+#define B_BE_PA33V_EN BIT(13)
+#define B_BE_PA12V_EN BIT(12)
+#define B_BE_UA33V_EN BIT(11)
+#define B_BE_UA12V_EN BIT(10)
+#define B_BE_ISO_RFDIO BIT(9)
+#define B_BE_ISO_EB2CORE BIT(8)
+#define B_BE_ISO_DIOE BIT(7)
+#define B_BE_ISO_WLPON2PP BIT(6)
+#define B_BE_ISO_IP2MAC_WA2PP BIT(5)
+#define B_BE_ISO_PD2CORE BIT(4)
+#define B_BE_ISO_PA2PCIE BIT(3)
+#define B_BE_ISO_UD2CORE BIT(2)
+#define B_BE_ISO_UA2USB BIT(1)
+#define B_BE_ISO_WD2PP BIT(0)
+
+#define R_BE_SYS_FUNC_EN 0x0002
+#define B_BE_FEN_MREGEN BIT(15)
+#define B_BE_FEN_HWPDN BIT(14)
+#define B_BE_FEN_ELDR BIT(12)
+#define B_BE_FEN_DCORE BIT(11)
+#define B_BE_FEN_DIOE BIT(9)
+#define B_BE_FEN_PCIED BIT(8)
+#define B_BE_FEN_PPLL BIT(7)
+#define B_BE_FEN_PCIEA BIT(6)
+#define B_BE_FEN_USBD BIT(4)
+#define B_BE_FEN_UPLL BIT(3)
+#define B_BE_FEN_USBA BIT(2)
+#define B_BE_FEN_BB_GLB_RSTN BIT(1)
+#define B_BE_FEN_BBRSTB BIT(0)
+
+#define R_BE_SYS_PW_CTRL 0x0004
+#define B_BE_SOP_ASWRM BIT(31)
+#define B_BE_SOP_EASWR BIT(30)
+#define B_BE_SOP_PWMM_DSWR BIT(29)
+#define B_BE_SOP_EDSWR BIT(28)
+#define B_BE_SOP_ACKF BIT(27)
+#define B_BE_SOP_ERCK BIT(26)
+#define B_BE_SOP_ANA_CLK_DIVISION_2 BIT(25)
+#define B_BE_SOP_EXTL BIT(24)
+#define B_BE_SOP_OFF_CAPC_EN BIT(23)
+#define B_BE_XTAL_OFF_A_DIE BIT(22)
+#define B_BE_ROP_SWPR BIT(21)
+#define B_BE_DIS_HW_LPLDM BIT(20)
+#define B_BE_DIS_HW_LPURLDO BIT(19)
+#define B_BE_DIS_WLBT_PDNSUSEN_SOPC BIT(18)
+#define B_BE_RDY_SYSPWR BIT(17)
+#define B_BE_EN_WLON BIT(16)
+#define B_BE_APDM_HPDN BIT(15)
+#define B_BE_PSUS_OFF_CAPC_EN BIT(14)
+#define B_BE_AFSM_PCIE_SUS_EN BIT(12)
+#define B_BE_AFSM_WLSUS_EN BIT(11)
+#define B_BE_APFM_SWLPS BIT(10)
+#define B_BE_APFM_OFFMAC BIT(9)
+#define B_BE_APFN_ONMAC BIT(8)
+#define B_BE_CHIP_PDN_EN BIT(7)
+#define B_BE_RDY_MACDIS BIT(6)
+#define B_BE_SW_AFE_MODE BIT(4)
+#define B_BE_PFM_WOWL BIT(3)
+#define B_BE_WL_HCI_ALD BIT(1)
+#define B_BE_EFUSE_LDALL BIT(0)
+
+#define R_BE_SYS_CLK_CTRL 0x0008
+#define B_BE_CPU_IDMEM_CLK_EN BIT(15)
+#define B_BE_CPU_CLK_EN BIT(14)
+#define B_BE_SYMR_BE_CLK_EN BIT(13)
+#define B_BE_MAC_CLK_EN BIT(11)
+#define B_BE_EXT_32K_EN BIT(8)
+#define B_BE_WL_CLK_TEST BIT(7)
+#define B_BE_LOADER_CLK_EN BIT(5)
+#define B_BE_ANA_CLK_DIVISION_2 BIT(1)
+#define B_BE_CNTD16V_EN BIT(0)
+
+#define R_BE_SYS_WL_EFUSE_CTRL 0x000A
+#define B_BE_OTP_B_PWC_RPT BIT(15)
+#define B_BE_OTP_S_PWC_RPT BIT(14)
+#define B_BE_OTP_ISO_RPT BIT(13)
+#define B_BE_OTP_BURST_RPT BIT(12)
+#define B_BE_OTP_AUTOLOAD_RPT BIT(11)
+#define B_BE_AUTOLOAD_DIS_A_DIE BIT(6)
+#define B_BE_AUTOLOAD_SUS BIT(5)
+#define B_BE_AUTOLOAD_DIS BIT(4)
+
+#define R_BE_SYS_PAGE_CLK_GATED 0x000C
+#define B_BE_DIS_CLK_REGF_GATE BIT(15)
+#define B_BE_DIS_CLK_REGE_GATE BIT(14)
+#define B_BE_DIS_CLK_REGD_GATE BIT(13)
+#define B_BE_DIS_CLK_REGC_GATE BIT(12)
+#define B_BE_DIS_CLK_REGB_GATE BIT(11)
+#define B_BE_DIS_CLK_REGA_GATE BIT(10)
+#define B_BE_DIS_CLK_REG9_GATE BIT(9)
+#define B_BE_DIS_CLK_REG8_GATE BIT(8)
+#define B_BE_DIS_CLK_REG7_GATE BIT(7)
+#define B_BE_DIS_CLK_REG6_GATE BIT(6)
+#define B_BE_DIS_CLK_REG5_GATE BIT(5)
+#define B_BE_DIS_CLK_REG4_GATE BIT(4)
+#define B_BE_DIS_CLK_REG3_GATE BIT(3)
+#define B_BE_DIS_CLK_REG2_GATE BIT(2)
+#define B_BE_DIS_CLK_REG1_GATE BIT(1)
+#define B_BE_DIS_CLK_REG0_GATE BIT(0)
+
+#define R_BE_SYS_SWR_CTRL1 0x0010
+#define B_BE_SYM_CTRL_SPSANA_PWMFREQ BIT(11)
+#define B_BE_SYM_CTRL_SPS_PWMFREQ BIT(10)
+#define B_BE_HW_AUTO_CTRL_EXT_SWR BIT(9)
+#define B_BE_USE_INTERNAL_SWR_AND_LDO BIT(8)
+#define B_BE_MAC_ID_EN BIT(7)
+#define B_BE_OPTION_DIS_XTAL_BG BIT(2)
+
+#define R_BE_ANAPARSW_POW_MAC 0x0014
+#define B_BE_POW_LDO15 BIT(2)
+#define B_BE_POW_SW_SPSANA BIT(1)
+#define B_BE_POW_LDO14_SPSANA BIT(0)
+
+#define R_BE_ANAPARLDO_POW_MAC 0x0015
+#define B_BE_PWC_EV2EF_B_V1 BIT(7)
+#define B_BE_PWC_EV2EF_S_V1 BIT(6)
+#define B_BE_R_PD12_N_LDO BIT(5)
+#define B_BE_POW_SW_SPSDIG BIT(1)
+#define B_BE_POW_LDO14_SPSDIG BIT(0)
+
+#define R_BE_ANAPAR_POW_MAC 0x0016
+#define B_BE_POW_PC_LDO_PORT1 BIT(3)
+#define B_BE_POW_PC_LDO_PORT0 BIT(2)
+#define B_BE_POW_PLL_V1 BIT(1)
+#define B_BE_POW_POWER_CUT_POW_LDO BIT(0)
+
+#define R_BE_ANAPAR_POW_XTAL 0x0017
+#define B_BE_POW_XTAL BIT(1)
+#define B_BE_POW_BG BIT(0)
+
+#define R_BE_SYS_ADIE_PAD_PWR_CTRL 0x0018
+#define B_BE_SYM_PADPDN_WL_PTA_1P3 BIT(6)
+#define B_BE_SYM_PADPDN_WL_RFC_1P3 BIT(5)
+
+#define R_BE_AFE_LDO_VPULSE_CTRL 0x001A
+#define B_BE_SYM_VPULSE_LDO_XBUF BIT(9)
+#define B_BE_SYM_VPULSE_LDO_S1_ADDA BIT(3)
+#define B_BE_SYM_VPULSE_LDO_S0_ADDA BIT(2)
+#define B_BE_SYM_VPULSE_LDO_PLL BIT(0)
+
+#define R_BE_RSV_CTRL 0x001C
+#define B_BE_HR_BE_DBG_SH 12
+#define B_BE_HR_BE_DBG_MSK 0xfff
+#define B_BE_R_SYM_DIS_PCIE_FLR BIT(9)
+#define B_BE_R_EN_HRST_PWRON BIT(8)
+#define B_BE_LOCK_ALL_EN BIT(7)
+#define B_BE_R_DIS_PRST BIT(6)
+#define B_BE_WLOCK_1C_BIT6 BIT(5)
+#define B_BE_WLOCK_40 BIT(4)
+#define B_BE_WLOCK_08 BIT(3)
+#define B_BE_WLOCK_04 BIT(2)
+#define B_BE_WLOCK_00 BIT(1)
+#define B_BE_WLOCK_ALL BIT(0)
+
+#define R_BE_RF_CTRL 0x001F
+
+#define R_BE_AFE_LDO_CTRL 0x0020
+#define B_BE_R_SYM_WLPOFF_P4_PC_EN BIT(28)
+#define B_BE_R_SYM_WLPOFF_P3_PC_EN BIT(27)
+#define B_BE_R_SYM_WLPOFF_P2_PC_EN BIT(26)
+#define B_BE_R_SYM_WLPOFF_P1_PC_EN BIT(25)
+#define B_BE_R_SYM_WLPOFF_PC_EN BIT(24)
+#define B_BE_AON_OFF_PC_EN BIT(23)
+#define B_BE_R_SYM_WLPON_P3_PC_EN BIT(21)
+#define B_BE_R_SYM_WLPON_P2_PC_EN BIT(20)
+#define B_BE_R_SYM_WLPON_P1_PC_EN BIT(19)
+#define B_BE_R_SYM_WLPON_PC_EN BIT(18)
+#define B_BE_R_SYM_DIS_WPHYBBOFF_PC BIT(10)
+#define B_BE_R_SYM_WLBBOFF1_P4_PC_EN BIT(9)
+#define B_BE_R_SYM_WLBBOFF1_P3_PC_EN BIT(8)
+#define B_BE_R_SYM_WLBBOFF1_P2_PC_EN BIT(7)
+#define B_BE_R_SYM_WLBBOFF1_P1_PC_EN BIT(6)
+#define B_BE_R_SYM_WLBBOFF_P4_PC_EN BIT(4)
+#define B_BE_R_SYM_WLBBOFF_P3_PC_EN BIT(3)
+#define B_BE_R_SYM_WLBBOFF_P2_PC_EN BIT(2)
+#define B_BE_R_SYM_WLBBOFF_P1_PC_EN BIT(1)
+#define B_BE_R_SYM_WLBBOFF_PC_EN BIT(0)
+
+#define R_BE_AFE_CTRL1 0x0024
+#define B_BE_WLCPU_CLK_SEL_SH 25
+#define B_BE_WLCPU_CLK_SEL_MSK 0x3
+#define B_BE_CMAC_CLK_SEL BIT(24)
+#define B_BE_DMAC_CLK_SEL_SH 22
+#define B_BE_DMAC_CLK_SEL_MSK 0x3
+#define B_BE_DCPU_CLK_SEL_SH 20
+#define B_BE_DCPU_CLK_SEL_MSK 0x3
+#define B_BE_DMEM6_PC_EN BIT(18)
+#define B_BE_DMEM5_PC_EN BIT(17)
+#define B_BE_DMEM4_PC_EN BIT(16)
+#define B_BE_DMEM3_PC_EN BIT(15)
+#define B_BE_DMEM2_PC_EN BIT(14)
+#define B_BE_DMEM1_PC_EN BIT(13)
+#define B_BE_IMEM4_PC_EN BIT(12)
+#define B_BE_IMEM3_PC_EN BIT(11)
+#define B_BE_IMEM2_PC_EN BIT(10)
+#define B_BE_IMEM1_PC_EN BIT(9)
+#define B_BE_IMEM0_PC_EN BIT(8)
+#define B_BE_R_SYM_WLCMAC1_P4_PC_EN BIT(4)
+#define B_BE_R_SYM_WLCMAC1_P3_PC_EN BIT(3)
+#define B_BE_R_SYM_WLCMAC1_P2_PC_EN BIT(2)
+#define B_BE_R_SYM_WLCMAC1_P1_PC_EN BIT(1)
+#define B_BE_R_SYM_WLCMAC1_PC_EN BIT(0)
+
+#define R_BE_SYS_OCP_CTRL 0x0028
+#define B_BE_SPS_OCP_DIS BIT(31)
+#define B_BE_SPS_OCP_TH_SH 16
+#define B_BE_SPS_OCP_TH_MSK 0x7fff
+#define B_BE_OCP_WINDOW_SH 0
+#define B_BE_OCP_WINDOW_MSK 0xffff
+
+#define R_BE_SYSANA_OCP_CTRL 0x002C
+#define B_BE_SPSANA_OCP_DIS BIT(31)
+#define B_BE_SPSANA_OCP_TH_SH 16
+#define B_BE_SPSANA_OCP_TH_MSK 0x7fff
+#define B_BE_OCPANA_WINDOW_SH 0
+#define B_BE_OCPANA_WINDOW_MSK 0xffff
+
+#define R_BE_EFUSE_CTRL 0x0030
+#define B_BE_EF_MODE_SEL_SH 30
+#define B_BE_EF_MODE_SEL_MSK 0x3
+#define B_BE_EF_RDY BIT(29)
+#define B_BE_EF_COMP_RESULT BIT(28)
+#define B_BE_EF_ADDR_SH 0
+#define B_BE_EF_ADDR_MSK 0xffff
+
+#define R_BE_EFUSE_CTRL_1_V1 0x0034
+#define B_BE_EF_DATA_SH 0
+#define B_BE_EF_DATA_MSK 0xffffffffL
+
+#define R_BE_EFUSE_TEST_V1 0x0038
+#define B_BE_EF_SCAN_SADR_SH 16
+#define B_BE_EF_SCAN_SADR_MSK 0xffff
+#define B_BE_EF_SCAN_EADR_SH 0
+#define B_BE_EF_SCAN_EADR_MSK 0xffff
+
+#define R_BE_EFUSE_TEST_1_V1 0x003C
+#define B_BE_EF_CRES_SEL BIT(31)
+#define B_BE_EF_SCAN_TRPT BIT(7)
+#define B_BE_EF_SCAN_FTHR_SH 0
+#define B_BE_EF_SCAN_FTHR_MSK 0x7f
+
+#define R_BE_GPIO_MUXCFG 0x0040
+#define B_BE_WCPU_JTAG_EN BIT(24)
+#define B_BE_WCPU_DBG_EN BIT(23)
+#define B_BE_DCPU_JTAG_EN BIT(22)
+#define B_BE_DCPU_DBG_EN BIT(21)
+#define B_BE_JTAG_CHAIN_EN BIT(20)
+#define B_BE_BOOT_MODE BIT(19)
+#define B_BE_WL_EECS_EXT_32K_SEL BIT(18)
+#define B_BE_WL_SEC_BONDING_OPT_STS BIT(17)
+#define B_BE_SECSIC_SEL BIT(16)
+#define B_BE_ENHTP BIT(14)
+#define B_BE_ENSIC BIT(12)
+#define B_BE_SIC_SWRST BIT(11)
+#define B_BE_PINMUX_PTA_EN BIT(10)
+#define B_BE_WL_BT_PTA_SEC BIT(9)
+#define B_BE_ENUARTTX BIT(8)
+#define B_BE_BTMODE_SH 6
+#define B_BE_BTMODE_MSK 0x3
+#define B_BE_ENBT BIT(5)
+#define B_BE_ENUARTRX BIT(2)
+
+#define R_BE_GPIO_PIN_CTRL 0x0044
+#define B_BE_GPIO_MOD_7_TO_0_SH 24
+#define B_BE_GPIO_MOD_7_TO_0_MSK 0xff
+#define B_BE_GPIO_IO_SEL_7_TO_0_SH 16
+#define B_BE_GPIO_IO_SEL_7_TO_0_MSK 0xff
+#define B_BE_GPIO_OUT_7_TO_0_SH 8
+#define B_BE_GPIO_OUT_7_TO_0_MSK 0xff
+#define B_BE_GPIO_IN_7_TO_0_SH 0
+#define B_BE_GPIO_IN_7_TO_0_MSK 0xff
+
+#define R_BE_GPIO_INTM 0x0048
+#define B_BE_EXTWOL_EN BIT(16)
+#define B_BE_GPIOF_INT_MD BIT(15)
+#define B_BE_GPIOE_INT_MD BIT(14)
+#define B_BE_GPIOD_INT_MD BIT(13)
+#define B_BE_GPIOC_INT_MD BIT(12)
+#define B_BE_GPIOB_INT_MD BIT(11)
+#define B_BE_GPIOA_INT_MD BIT(10)
+#define B_BE_GPIO9_INT_MD BIT(9)
+#define B_BE_GPIO8_INT_MD BIT(8)
+#define B_BE_GPIO7_INT_MD BIT(7)
+#define B_BE_GPIO6_INT_MD BIT(6)
+#define B_BE_GPIO5_INT_MD BIT(5)
+#define B_BE_GPIO4_INT_MD BIT(4)
+#define B_BE_GPIO3_INT_MD BIT(3)
+#define B_BE_GPIO2_INT_MD BIT(2)
+#define B_BE_GPIO1_INT_MD BIT(1)
+#define B_BE_GPIO0_INT_MD BIT(0)
+
+#define R_BE_LED_CFG 0x004C
+#define B_BE_MAILBOX_3WIRE_GPIO_CFG BIT(28)
+#define B_BE_LED2_EN BIT(22)
+#define B_BE_LED2DIS BIT(21)
+#define B_BE_LED2PL BIT(20)
+#define B_BE_LED2SV BIT(19)
+#define B_BE_LED2CM_SH 16
+#define B_BE_LED2CM_MSK 0x7
+#define B_BE_LED0LED1_RD_ONLY_SH 13
+#define B_BE_LED0LED1_RD_ONLY_MSK 0x3
+
+#define R_BE_PWR_OPTION_CTRL 0x0050
+#define B_BE_DIS_LPS_WT_PDNSUS BIT(24)
+#define B_BE_SYSON_DBG_PAD_E2 BIT(11)
+#define B_BE_SYSON_PCI_PAD_E2 BIT(8)
+#define B_BE_SYSON_WLPC_IDX_SH 6
+#define B_BE_SYSON_WLPC_IDX_MSK 0x3
+#define B_BE_SYSON_SPS0WWV_WT_SH 4
+#define B_BE_SYSON_SPS0WWV_WT_MSK 0x3
+#define B_BE_SYSON_SPS0LDO_WT_SH 2
+#define B_BE_SYSON_SPS0LDO_WT_MSK 0x3
+#define B_BE_SYSON_RCLK_SCALE_SH 0
+#define B_BE_SYSON_RCLK_SCALE_MSK 0x3
+
+#define R_BE_CAL_TIMER 0x0054
+#define B_BE_CAL_SCAL_SH 0
+#define B_BE_CAL_SCAL_MSK 0xffff
+
+#define R_BE_DBG_CTRL 0x0058
+#define B_BE_DBG_SEL1_4BIT_SH 30
+#define B_BE_DBG_SEL1_4BIT_MSK 0x3
+#define B_BE_DBG_SEL1_16BIT BIT(27)
+#define B_BE_DBG_SEL1_SH 16
+#define B_BE_DBG_SEL1_MSK 0xff
+#define B_BE_DBG_SEL0_4BIT_SH 14
+#define B_BE_DBG_SEL0_4BIT_MSK 0x3
+#define B_BE_DBG_SEL0_16BIT BIT(11)
+#define B_BE_DBG_SEL0_SH 0
+#define B_BE_DBG_SEL0_MSK 0xff
+
+#define R_BE_PWR_CUT_CTRL 0x005C
+#define B_BE_WLBBPC1_WT_SH 24
+#define B_BE_WLBBPC1_WT_MSK 0xff
+#define B_BE_WLBBPC0_WT_SH 16
+#define B_BE_WLBBPC0_WT_MSK 0xff
+#define B_BE_WLMACPC1_WT_SH 12
+#define B_BE_WLMACPC1_WT_MSK 0xf
+#define B_BE_WLMACPC0_WT_SH 8
+#define B_BE_WLMACPC0_WT_MSK 0xf
+#define B_BE_WLPONPC1_WT_SH 4
+#define B_BE_WLPONPC1_WT_MSK 0xf
+#define B_BE_WLPONPC0_WT_SH 0
+#define B_BE_WLPONPC0_WT_MSK 0xf
+
+#define R_BE_GPIO_EXT_CTRL 0x0060
+#define B_BE_GPIO_MOD_15_TO_8_SH 24
+#define B_BE_GPIO_MOD_15_TO_8_MSK 0xff
+#define B_BE_GPIO_IO_SEL_15_TO_8_SH 16
+#define B_BE_GPIO_IO_SEL_15_TO_8_MSK 0xff
+#define B_BE_GPIO_OUT_15_TO_8_SH 8
+#define B_BE_GPIO_OUT_15_TO_8_MSK 0xff
+#define B_BE_GPIO_IN_15_TO_8_SH 0
+#define B_BE_GPIO_IN_15_TO_8_MSK 0xff
+
+#define R_BE_PAD_CTRL1 0x0064
+#define B_BE_BT_OTP_PWC_DIS BIT(28)
+#define B_BE_BTGP_UART0_SEL BIT(27)
+#define B_BE_BTGP_JTAG_EN BIT(24)
+#define B_BE_XTAL_CLK_EXTARNAL_EN BIT(23)
+#define B_BE_BTGP_UART0_EN BIT(22)
+#define B_BE_BTGP_SPI_EN BIT(20)
+#define B_BE_BTGP_GPIO_E2 BIT(19)
+#define B_BE_BTGPDBG_EN BIT(17)
+#define B_BE_BTGP_I2C_EN BIT(16)
+#define B_BE_WL_JTAG_EN BIT(15)
+#define B_BE_PAD_SDIO_SR BIT(14)
+
+#define R_BE_WL_BT_PWR_CTRL 0x0068
+#define B_BE_ISO_BD2PP BIT(31)
+#define B_BE_LDOV12B_EN BIT(30)
+#define B_BE_CKEN_BT BIT(29)
+#define B_BE_FEN_BT BIT(28)
+#define B_BE_BTCPU_BOOTSEL BIT(27)
+#define B_BE_SPI_SPEEDUP BIT(26)
+#define B_BE_BT_LDO_MODE BIT(25)
+#define B_BE_CLKREQ_PAD_TYPE_SEL BIT(23)
+#define B_BE_ISO_BTPON2PP BIT(22)
+#define B_BE_BT_HWROF_EN BIT(19)
+#define B_BE_BT_FUNC_EN BIT(18)
+#define B_BE_BT_HWPDN_SL BIT(17)
+#define B_BE_BT_DISN_EN BIT(16)
+#define B_BE_EXTERNAL_REQUEST_PL BIT(13)
+#define B_BE_SDM_SRC_SEL BIT(12)
+#define B_BE_ISO_BA2PP BIT(11)
+#define B_BE_BT_AFE_LDO_EN BIT(10)
+#define B_BE_BT_AFE_PLL_EN BIT(9)
+#define B_BE_WLAN_32K_SEL BIT(6)
+#define B_BE_WL_DRV_EXIST_IDX BIT(5)
+#define B_BE_DOP_EHPAD BIT(4)
+#define B_BE_WL_HWROF_EN BIT(3)
+#define B_BE_WL_FUNC_EN BIT(2)
+#define B_BE_WL_HWPDN_SL BIT(1)
+#define B_BE_WL_HWPDN_EN BIT(0)
+
+#define R_BE_SDM_DEBUG 0x006C
+#define B_BE_GPIO_IE_V18 BIT(10)
+#define B_BE_PCIE_IE_V18 BIT(9)
+#define B_BE_UART_IE_V18 BIT(8)
+
+#define R_BE_SYS_SDIO_CTRL 0x0070
+#define B_BE_MCM_FLASH_EN BIT(28)
+#define B_BE_LTE_MUX_CTRL_PATH BIT(26)
+#define B_BE_SDIO_CMD_SW_RST BIT(20)
+#define B_BE_SDIO_INT_POLARITY BIT(19)
+#define B_BE_SDIO_OFF_EN BIT(17)
+#define B_BE_SDIO_ON_EN BIT(16)
+#define B_BE_PCIE_DIS_L2__CTRL_LDO_HCI BIT(15)
+#define B_BE_PCIE_DIS_WLSUS_AFT_PDN BIT(14)
+#define B_BE_PCIE_FORCE_PWR_NGAT BIT(13)
+#define B_BE_PCIE_FORCE_IBX_EN_V1 BIT(12)
+#define B_BE_PCIE_AUXCLK_GATE BIT(11)
+#define B_BE_PCIE_WAIT_TIMEOUT_EVENT BIT(10)
+#define B_BE_PCIE_WAIT_TIME BIT(9)
+#define B_BE_L1OFF_TO_L0_RESUME_EVT BIT(8)
+#define B_BE_USBA_FORCE_PWR_NGAT BIT(7)
+#define B_BE_USBD_FORCE_PWR_NGAT BIT(6)
+#define B_BE_BT_CTRL_USB_PWR BIT(5)
+#define B_BE_USB_D_STATE_HOLD BIT(4)
+#define B_BE_R_BE_FORCE_DP BIT(3)
+#define B_BE_R_BE_DP_MODE BIT(2)
+#define B_BE_RES_USB_MASS_STORAGE_DESC BIT(1)
+#define B_BE_USB_WAIT_TIME BIT(0)
+
+#define R_BE_HCI_OPT_CTRL 0x0074
+#define B_BE_USBMAC_ANACLK_SW BIT(21)
+#define B_BE_PCIE_CPHY_CCK_XTAL_SEL BIT(20)
+#define B_BE_SDIO_DATA_PAD_SMT BIT(19)
+#define B_BE_SDIO_PAD_E5 BIT(18)
+#define B_BE_HCI_LA_ADDR_MAP BIT(16)
+#define B_BE_HCI_LA_GLO_RST BIT(15)
+#define B_BE_USB3_SUS_DIS BIT(14)
+#define B_BE_NOPWR_CTRL_SEL BIT(13)
+#define B_BE_USB_HOST_PWR_OFF_EN BIT(12)
+#define B_BE_SYM_LPS_BLOCK_EN BIT(11)
+#define B_BE_USB_LPM_ACT_EN BIT(10)
+#define B_BE_USB_LPM_NY BIT(9)
+#define B_BE_USB2_SUS_DIS BIT(8)
+#define B_BE_SDIO_PAD_E_SH 5
+#define B_BE_SDIO_PAD_E_MSK 0x7
+#define B_BE_USB_LPPLL_EN BIT(4)
+#define B_BE_USB1_1_USB2_0_DECISION BIT(3)
+#define B_BE_ROP_SW15 BIT(2)
+#define B_BE_PCI_CKRDY_OPT BIT(1)
+#define B_BE_PCI_VAUX_EN BIT(0)
+
+#define R_BE_HCI_BG_CTRL 0x0078
+#define B_BE_IBX_EN_VALUE BIT(15)
+#define B_BE_IB_EN_VALUE BIT(14)
+#define B_BE_FORCED_IB_EN BIT(4)
+#define B_BE_EN_REGBG BIT(3)
+#define B_BE_R_BE_BG_LPF BIT(2)
+#define B_BE_R_BE_BG_SH 0
+#define B_BE_R_BE_BG_MSK 0x3
+
+#define R_BE_HCI_LDO_CTRL 0x007A
+#define B_BE_EN_LW_PWR BIT(6)
+#define B_BE_EN_REGU BIT(5)
+#define B_BE_EN_PC BIT(4)
+#define B_BE_R_BE_VADJ_SH 0
+#define B_BE_R_BE_VADJ_MSK 0xf
+
+#define R_BE_LDO_SWR_CTRL 0x007C
+#define B_BE_DIG_ZCD_HW_AUTO_EN BIT(27)
+#define B_BE_DIG_ZCD_REGSEL BIT(26)
+#define B_BE_DIG_AUTO_ZCD_IN_CODE_SH 21
+#define B_BE_DIG_AUTO_ZCD_IN_CODE_MSK 0x1f
+#define B_BE_DIG_ZCD_CODE_IN_L_SH 16
+#define B_BE_DIG_ZCD_CODE_IN_L_MSK 0x1f
+#define B_BE_ANA_ZCD_HW_AUTO_EN BIT(11)
+#define B_BE_ANA_ZCD_REGSEL BIT(10)
+#define B_BE_ANA_AUTO_ZCD_IN_CODE_SH 5
+#define B_BE_ANA_AUTO_ZCD_IN_CODE_MSK 0x1f
+#define B_BE_ANA_ZCD_CODE_IN_L_SH 0
+#define B_BE_ANA_ZCD_CODE_IN_L_MSK 0x1f
+
+#define R_BE_SYS_ISO_CTRL_EXTEND 0x0080
+#define B_BE_R_SYM_FEN_WLMACOFF BIT(31)
+#define B_BE_CMAC1_FEN BIT(30)
+#define B_BE_R_SYM_ISO_DMEM62PP BIT(29)
+#define B_BE_R_SYM_ISO_DMEM52PP BIT(28)
+#define B_BE_R_SYM_ISO_DMEM42PP BIT(27)
+#define B_BE_R_SYM_ISO_DMEM32PP BIT(26)
+#define B_BE_R_SYM_ISO_DMEM22PP BIT(25)
+#define B_BE_R_SYM_ISO_DMEM12PP BIT(24)
+#define B_BE_R_SYM_ISO_IMEM42PP BIT(22)
+#define B_BE_R_SYM_ISO_IMEM32PP BIT(21)
+#define B_BE_R_SYM_ISO_IMEM22PP BIT(20)
+#define B_BE_R_SYM_ISO_IMEM12PP BIT(19)
+#define B_BE_R_SYM_ISO_IMEM02PP BIT(18)
+#define B_BE_R_SYM_FEN_WLBBGLB_1 BIT(17)
+#define B_BE_R_SYM_FEN_WLBBFUN_1 BIT(16)
+#define B_BE_R_SYM_ISO_AON_OFF2PP BIT(15)
+#define B_BE_R_SYM_PWC_HCILA BIT(13)
+#define B_BE_R_SYM_PWC_PD12V BIT(12)
+#define B_BE_R_SYM_PWC_UD12V BIT(11)
+#define B_BE_R_SYM_PWC_BTBRG BIT(10)
+#define B_BE_R_SYM_LDOBTSDIO_EN BIT(9)
+#define B_BE_R_SYM_LDOSPDIO_EN BIT(8)
+#define B_BE_R_SYM_ISO_BB2PP BIT(7)
+#define B_BE_R_SYM_ISO_CMAC12PP BIT(5)
+#define B_BE_R_SYM_ISO_HCILA BIT(4)
+#define B_BE_R_SYM_ISO_BTBRG2PP BIT(2)
+#define B_BE_R_SYM_ISO_BTSDIO2PP BIT(1)
+#define B_BE_R_SYM_ISO_SPDIO2PP BIT(0)
+
+#define R_BE_PLATFORM_ENABLE 0x0088
+#define B_BE_SYM_WLPLT_MEM_MUX_EN BIT(10)
+#define B_BE_WCPU_WARM_EN BIT(9)
+#define B_BE_SPIC_EN BIT(8)
+#define B_BE_UART_EN BIT(7)
+#define B_BE_IDDMA_EN BIT(6)
+#define B_BE_IPSEC_EN BIT(5)
+#define B_BE_HIOE_EN BIT(4)
+#define B_BE_APB_WRAP_EN BIT(2)
+#define B_BE_WCPU_EN BIT(1)
+#define B_BE_PLATFORM_EN BIT(0)
+
+#define R_BE_WLLPS_CTRL 0x0090
+#define B_BE_LPSOP_BBOFF BIT(29)
+#define B_BE_LPSOP_MACOFF BIT(28)
+#define B_BE_LPSOP_OFF_CAPC_EN BIT(27)
+#define B_BE_LPSOP_MEM_DS BIT(26)
+#define B_BE_LPSOP_XTALM_LPS BIT(23)
+#define B_BE_LPSOP_XTAL BIT(22)
+#define B_BE_LPSOP_ACLK_DIV_2 BIT(21)
+#define B_BE_LPSOP_ACLK_SEL BIT(20)
+#define B_BE_LPSOP_ASWRM BIT(17)
+#define B_BE_LPSOP_ASWR BIT(16)
+#define B_BE_LPSOP_DSWR_ADJ_SH 12
+#define B_BE_LPSOP_DSWR_ADJ_MSK 0xf
+#define B_BE_LPSOP_DSWRSD BIT(10)
+#define B_BE_LPSOP_DSWRM BIT(9)
+#define B_BE_LPSOP_DSWR BIT(8)
+#define B_BE_LPSOP_OLD_ADJ_SH 4
+#define B_BE_LPSOP_OLD_ADJ_MSK 0xf
+#define B_BE_FORCE_LEAVE_LPS BIT(3)
+#define B_BE_LPSOP_OLDSD BIT(2)
+#define B_BE_DIS_WLBT_LPSEN_LOPC BIT(1)
+#define B_BE_WL_LPS_EN BIT(0)
+
+#define R_BE_WLRESUME_CTRL 0x0094
+#define B_BE_LPSROP_CMAC1 BIT(20)
+#define B_BE_LPSROP_XTALM BIT(19)
+#define B_BE_LPSROP_AFEM BIT(18)
+#define B_BE_LPSROP_HIOE BIT(17)
+#define B_BE_LPSROP_CPU BIT(16)
+#define B_BE_LPSROP_DSWRSD_SEL_SH 4
+#define B_BE_LPSROP_DSWRSD_SEL_MSK 0x3
+
+#define R_BE_GPIO_DEBOUNCE_CTRL 0x0098
+#define B_BE_WLGP_DBC1EN BIT(15)
+#define B_BE_WLGP_DBC1_SH 8
+#define B_BE_WLGP_DBC1_MSK 0xf
+#define B_BE_WLGP_DBC0EN BIT(7)
+#define B_BE_WLGP_DBC0_SH 0
+#define B_BE_WLGP_DBC0_MSK 0xf
+
+#define R_BE_SYSON_FSM_MON 0x00A0
+#define B_BE_FSM_MON_SEL_SH 24
+#define B_BE_FSM_MON_SEL_MSK 0x7
+#define B_BE_DOP_ELDO BIT(23)
+#define B_BE_FSM_MON_UPD BIT(15)
+#define B_BE_FSM_PAR_SH 0
+#define B_BE_FSM_PAR_MSK 0x7fff
+
+#define R_BE_EFUSE_CTRL_2_V1 0x00A4
+#define B_BE_EF_ENT BIT(31)
+#define B_BE_EF_RDT BIT(27)
+#define B_BE_EF_PGTS_SH 20
+#define B_BE_EF_PGTS_MSK 0xf
+#define B_BE_EF_BURST BIT(19)
+#define B_BE_EF_TEST_SEL_SH 16
+#define B_BE_EF_TEST_SEL_MSK 0x7
+#define B_BE_EF_TROW_EN BIT(15)
+#define B_BE_EF_ERR_FLAG BIT(14)
+#define B_BE_EF_FBURST_DIS BIT(13)
+#define B_BE_EF_DSB_EN BIT(11)
+#define B_BE_EF_DLY_SEL_SH 0
+#define B_BE_EF_DLY_SEL_MSK 0xf
+
+#define R_BE_PMC_DBG_CTRL1 0x00A8
+#define B_BE_PMC_WR_OVF BIT(8)
+#define B_BE_WLPMC_ERRINT_SH 0
+#define B_BE_WLPMC_ERRINT_MSK 0xff
+
+#define R_BE_SCOREBOARD  0x00AC
+#define B_BE_TOGGLE BIT(31)
+#define B_BE_DATA_LINE_SH 0
+#define B_BE_DATA_LINE_MSK 0x7fffffffL
+
+#define R_BE_DBG_PORT_SEL 0x00C0
+#define B_BE_DEBUG_ST_SH 0
+#define B_BE_DEBUG_ST_MSK 0xffffffffL
+
+#define R_BE_PAD_CTRL2 0x00C4
+#define B_BE_FORCE_CLK_U2 BIT(25)
+#define B_BE_FORCE_U2_CK BIT(24)
+#define B_BE_FORCE_U3_CK BIT(23)
+#define B_BE_USB2_FORCE BIT(22)
+#define B_BE_USB3_FORCE BIT(21)
+#define B_BE_USB3_USB2_TRANSITION BIT(20)
+#define B_BE_USB23_SW_MODE_V1_SH 18
+#define B_BE_USB23_SW_MODE_V1_MSK 0x3
+#define B_BE_NO_PDN_CHIPOFF_V1 BIT(17)
+#define B_BE_RSM_EN_V1 BIT(16)
+#define B_BE_MATCH_CNT_SH 8
+#define B_BE_MATCH_CNT_MSK 0xff
+#define B_BE_LD_B12V_EN BIT(7)
+#define B_BE_EECS_IOSEL_V1 BIT(6)
+#define B_BE_EECS_DATA_O_V1 BIT(5)
+#define B_BE_EECS_DATA_I_V1 BIT(4)
+#define B_BE_EESK_IOSEL_V1 BIT(2)
+#define B_BE_EESK_DATA_O_V1 BIT(1)
+#define B_BE_EESK_DATA_I_V1 BIT(0)
+
+#define R_BE_PMC_DBG_CTRL2 0x00CC
+#define B_BE_EFUSE_BURN_GNT_SH 24
+#define B_BE_EFUSE_BURN_GNT_MSK 0xff
+#define B_BE_DIS_IOWRAP_TIMEOUT BIT(16)
+#define B_BE_STOP_WL_PMC BIT(9)
+#define B_BE_STOP_SYM_PMC BIT(8)
+#define B_BE_BT_ACCESS_WL_PAGE0 BIT(6)
+#define B_BE_R_BE_RST_WLPMC BIT(5)
+#define B_BE_R_BE_RST_PD12N BIT(4)
+#define B_BE_SYSON_DIS_WLR_BE_WRMSK BIT(3)
+#define B_BE_SYSON_DIS_PMCR_BE_WRMSK BIT(2)
+#define B_BE_SYSON_R_BE_ARB_SH 0
+#define B_BE_SYSON_R_BE_ARB_MSK 0x3
+
+#define R_BE_MEM_PWR_CTRL 0x00D0
+#define B_BE_MEM_BB_SD BIT(17)
+#define B_BE_MEM_BB_DS BIT(16)
+#define B_BE_MEM_BT_DS BIT(10)
+#define B_BE_MEM_SDIO_LS BIT(9)
+#define B_BE_MEM_SDIO_DS BIT(8)
+#define B_BE_MEM_USB_LS BIT(7)
+#define B_BE_MEM_USB_DS BIT(6)
+#define B_BE_MEM_PCI_LS BIT(5)
+#define B_BE_MEM_PCI_DS BIT(4)
+#define B_BE_MEM_WLMAC_LS BIT(3)
+#define B_BE_MEM_WLMAC_DS BIT(2)
+#define B_BE_MEM_WLMCU_LS BIT(1)
+#define B_BE_MEM_WLMCU_DS BIT(0)
+
+#define R_BE_INDIR_ADR_SDIO 0x00D4
+#define B_BE_INDIR_READY_SDIO BIT(17)
+#define B_BE_INDIR_R_SDIO BIT(16)
+#define B_BE_INDIR_ADR_SDIO_SH 0
+#define B_BE_INDIR_ADR_SDIO_MSK 0xffff
+
+#define R_BE_INDIR_DATA_SDIO 0x00D8
+#define B_BE_INDIR_DATA_SDIO_SH 0
+#define B_BE_INDIR_DATA_SDIO_MSK 0xffffffffL
+
+#define R_BE_USB_SIE_INTF 0x00E0
+#define B_BE_USB_REG_SEL BIT(31)
+#define B_BE_USB_WRITE_EN BIT(30)
+#define B_BE_USB_REG_EN BIT(29)
+#define B_BE_USB_SIE_SEL BIT(28)
+#define B_BE_USB_REG_STATUS BIT(27)
+#define B_BE_USB_PHY_BYTE_SEL BIT(26)
+#define B_BE_USB_SIE_INTF_ADDR_SH 16
+#define B_BE_USB_SIE_INTF_ADDR_MSK 0x3ff
+#define B_BE_USB_SIE_INTF_RD_SH 8
+#define B_BE_USB_SIE_INTF_RD_MSK 0xff
+#define B_BE_USB_SIE_INTF_WD_SH 0
+#define B_BE_USB_SIE_INTF_WD_MSK 0xff
+
+#define R_BE_PCIE_MIO_INTF 0x00E4
+#define B_BE_PCIE_MIO_ADDR_PAGE_V1_SH 16
+#define B_BE_PCIE_MIO_ADDR_PAGE_V1_MSK 0x1f
+#define B_BE_PCIE_MIO_BYIOREG BIT(13)
+#define B_BE_PCIE_MIO_RE BIT(12)
+#define B_BE_PCIE_MIO_WE_SH 8
+#define B_BE_PCIE_MIO_WE_MSK 0xf
+#define B_BE_PCIE_MIO_ADDR_SH 0
+#define B_BE_PCIE_MIO_ADDR_MSK 0xff
+
+#define R_BE_PCIE_MIO_INTD 0x00E8
+#define B_BE_PCIE_MIO_DATA_SH 0
+#define B_BE_PCIE_MIO_DATA_MSK 0xffffffffL
+
+#define R_BE_SYS_CFG1 0x00F0
+#define B_BE_TRP_ICFG_SH 28
+#define B_BE_TRP_ICFG_MSK 0xf
+#define B_BE_RF_TYPE_ID BIT(27)
+#define B_BE_BD_PKG_SEL BIT(25)
+#define B_BE_RTL_ID BIT(23)
+#define B_BE_PAD_HWPD_IDN BIT(22)
+#define B_BE_TESTMODE BIT(20)
+#define B_BE_VENDOR_ID_SH 16
+#define B_BE_VENDOR_ID_MSK 0xf
+#define B_BE_CHIP_VER_SH 12
+#define B_BE_CHIP_VER_MSK 0xf
+#define B_BE_BD_MAC3 BIT(11)
+#define B_BE_BD_MAC1 BIT(10)
+#define B_BE_BD_MAC2 BIT(9)
+#define B_BE_SIC_IDLE BIT(8)
+#define B_BE_ANA_SPS_OCP_SHUTDN BIT(7)
+#define B_BE_DIG_SPS_OCP_SHUTDN BIT(6)
+#define B_BE_V15_VLD BIT(5)
+#define B_BE_PCIRSTB BIT(4)
+#define B_BE_PCLK_VLD BIT(3)
+#define B_BE_UCLK_VLD BIT(2)
+#define B_BE_ACLK_VLD BIT(1)
+#define B_BE_XCLK_VLD BIT(0)
+
+#define R_BE_SYS_STATUS1 0x00F4
+#define B_BE_RF_RL_ID_SH 28
+#define B_BE_RF_RL_ID_MSK 0xf
+#define B_BE_BT_LPS_EN BIT(27)
+#define B_BE_WLAN_LPS_EN BIT(26)
+#define B_BE_HPHY_ICFG BIT(19)
+#define B_BE_SEL_0XC0_SH 16
+#define B_BE_SEL_0XC0_MSK 0x3
+#define B_BE_HCI_SEL_V4_SH 13
+#define B_BE_HCI_SEL_V4_MSK 0x7
+#define B_BE_USB_OPERATION_MODE BIT(12)
+#define B_BE_BT_PDN BIT(11)
+#define B_BE_AUTO_WLPON BIT(10)
+#define B_BE_WL_MODE_SH 8
+#define B_BE_WL_MODE_MSK 0x3
+#define B_BE_PKG_SEL_HCI BIT(6)
+#define B_BE_PAD_HCI_SEL_V2_SH 3
+#define B_BE_PAD_HCI_SEL_V2_MSK 0x7
+#define B_BE_EFS_HCI_SEL_V1_SH 0
+#define B_BE_EFS_HCI_SEL_V1_MSK 0x7
+
+#define R_BE_SYS_STATUS2 0x00F8
+#define B_BE_SIC_ON_TIMEOUT BIT(22)
+#define B_BE_CPU_ON_TIMEOUT BIT(21)
+#define B_BE_HCI_ON_TIMEOUT BIT(20)
+#define B_BE_SIO_ALDN BIT(19)
+#define B_BE_USB_ALDN BIT(18)
+#define B_BE_PCI_ALDN BIT(17)
+#define B_BE_SYS_ALDN BIT(16)
+#define B_BE_EPVID1_SH 8
+#define B_BE_EPVID1_MSK 0xff
+#define B_BE_EPVID0_SH 0
+#define B_BE_EPVID0_MSK 0xff
+
+#define R_BE_SYS_CHIPINFO 0x00FC
+#define B_BE_USB2_SEL BIT(31)
+#define B_BE_U3PHY_RST_V1 BIT(30)
+#define B_BE_U3_TERM_DETECT BIT(29)
+#define B_BE_HW_ID_SH 0
+#define B_BE_HW_ID_MSK 0xff
+
+#define R_BE_USER_DEFINED_0 0x0100
+#define B_BE_USER_DEFINED_0_SH 0
+#define B_BE_USER_DEFINED_0_MSK 0xffffffffL
+
+#define R_BE_USER_DEFINED_1 0x0104
+#define B_BE_USER_DEFINED_1_SH 0
+#define B_BE_USER_DEFINED_1_MSK 0xffffffffL
+
+#define R_BE_USER_DEFINED_2 0x0108
+#define B_BE_USER_DEFINED_2_SH 0
+#define B_BE_USER_DEFINED_2_MSK 0xffffffffL
+
+#define R_BE_USER_DEFINED_3 0x010C
+#define B_BE_USER_DEFINED_3_SH 0
+#define B_BE_USER_DEFINED_3_MSK 0xffffffffL
+
+#define R_BE_GPIO16_27_EXT_INTM 0x0148
+#define B_BE_GPIO27_INT_MD BIT(11)
+#define B_BE_GPIO26_INT_MD BIT(10)
+#define B_BE_GPIO25_INT_MD BIT(9)
+#define B_BE_GPIO24_INT_MD BIT(8)
+#define B_BE_GPIO23_INT_MD BIT(7)
+#define B_BE_GPIO22_INT_MD BIT(6)
+#define B_BE_GPIO21_INT_MD BIT(5)
+#define B_BE_GPIO20_INT_MD BIT(4)
+#define B_BE_GPIO19_INT_MD BIT(3)
+#define B_BE_GPIO18_INT_MD BIT(2)
+#define B_BE_GPIO17_INT_MD BIT(1)
+#define B_BE_GPIO16_INT_MD BIT(0)
+
+#define R_BE_GPIO_16_TO_23_EXT_CTRL 0x0150
+#define B_BE_GPIO_MOD_23_TO_16_SH 24
+#define B_BE_GPIO_MOD_23_TO_16_MSK 0xff
+#define B_BE_GPIO_IO_SEL_23_TO_16_SH 16
+#define B_BE_GPIO_IO_SEL_23_TO_16_MSK 0xff
+#define B_BE_GPIO_OUT_23_TO_16_SH 8
+#define B_BE_GPIO_OUT_23_TO_16_MSK 0xff
+#define B_BE_GPIO_IN_23_TO_16_SH 0
+#define B_BE_GPIO_IN_23_TO_16_MSK 0xff
+
+#define R_BE_GPIO_24_TO_27_EXT_CTRL 0x0154
+#define B_BE_GPIO_MOD_27_TO_24_SH 24
+#define B_BE_GPIO_MOD_27_TO_24_MSK 0xf
+#define B_BE_GPIO_IO_SEL_27_TO_24_SH 16
+#define B_BE_GPIO_IO_SEL_27_TO_24_MSK 0xf
+#define B_BE_GPIO_OUT_27_TO_24_SH 8
+#define B_BE_GPIO_OUT_27_TO_24_MSK 0xf
+#define B_BE_GPIO_IN_27_TO_24_SH 0
+#define B_BE_GPIO_IN_27_TO_24_MSK 0xf
+
+#define R_BE_HALT_H2C_CTRL 0x0160
+#define B_BE_HALT_H2C_TRIGGER BIT(0)
+
+#define R_BE_HALT_C2H_CTRL 0x0164
+#define B_BE_HALT_C2H_TRIGGER BIT(0)
+
+#define R_BE_HALT_H2C 0x0168
+#define B_BE_HALT_H2C_SH 0
+#define B_BE_HALT_H2C_MSK 0xffffffffL
+
+#define R_BE_HALT_C2H 0x016C
+#define B_BE_HALT_C2H_ERROR_SENARIO_SH 28
+#define B_BE_HALT_C2H_ERROR_SENARIO_MSK 0xf
+#define B_BE_ERROR_CODE_SH 0
+#define B_BE_ERROR_CODE_MSK 0xffff
+
+#define R_BE_SYS_CFG5 0x0170
+#define B_BE_WDT_DATACPU_WAKE_PCIE_EN BIT(12)
+#define B_BE_WDT_DATACPU_WAKE_USB_EN BIT(11)
+#define B_BE_WDT_WAKE_PCIE_EN BIT(10)
+#define B_BE_WDT_WAKE_USB_EN BIT(9)
+#define B_BE_SYM_DIS_HC_ACCESS_MAC BIT(8)
+#define B_BE_LPS_STATUS BIT(3)
+#define B_BE_HCI_TXDMA_BUSY BIT(2)
+#define B_BE_HCI_TXDMA_ALLOW BIT(1)
+#define B_BE_FW_CTRL_HCI_TXDMA_EN BIT(0)
+
+#define R_BE_FW_DEBUG_USE_ONLY_0 0x0180
+#define B_BE_FW_DEBUG_USE_ONLY_0_SH 0
+#define B_BE_FW_DEBUG_USE_ONLY_0_MSK 0xffffffffL
+
+#define R_BE_FW_DEBUG_USE_ONLY_1 0x0184
+#define B_BE_FW_DEBUG_USE_ONLY_1_SH 0
+#define B_BE_FW_DEBUG_USE_ONLY_1_MSK 0xffffffffL
+
+#define R_BE_FW_DEBUG_USE_ONLY_2 0x0188
+#define B_BE_FW_DEBUG_USE_ONLY_2_SH 0
+#define B_BE_FW_DEBUG_USE_ONLY_2_MSK 0xffffffffL
+
+#define R_BE_FW_DEBUG_USE_ONLY_3 0x018C
+#define B_BE_FW_DEBUG_USE_ONLY_3_SH 0
+#define B_BE_FW_DEBUG_USE_ONLY_3_MSK 0xffffffffL
+
+#define R_BE_FWS0IMR 0x0190
+#define B_BE_FS_HALT_H2C_INT_EN BIT(31)
+#define B_BE_FS_FSM_HIOE_TO_EVENT_INT_EN BIT(30)
+#define B_BE_FS_HCI_SUS_INT_EN BIT(29)
+#define B_BE_FS_HCI_RES_INT_EN BIT(28)
+#define B_BE_FS_HCI_RESET_INT_EN BIT(27)
+#define B_BE_FS_USB_SCSI_CMD_INT_EN BIT(26)
+#define B_BE_FS_ACT2RECOVERY_INT_EN BIT(25)
+#define B_BE_FS_GEN1GEN2_SWITCH_INT_EN BIT(24)
+#define B_BE_FS_USB_LPMRSM_INT_EN BIT(22)
+#define B_BE_FS_USB_LPMINT_INT_EN BIT(21)
+#define B_BE_FS_PWMERR_INT_EN BIT(20)
+#define B_BE_FS_PDNINT_EN BIT(19)
+#define B_BE_FS_SPSA_OCP_INT_EN BIT(18)
+#define B_BE_FS_SPSD_OCP_INT_EN BIT(17)
+#define B_BE_FS_BT_SB_INT_EN BIT(16)
+#define B_BE_FS_GPIOF_INT_EN BIT(15)
+#define B_BE_FS_GPIOE_INT_EN BIT(14)
+#define B_BE_FS_GPIOD_INT_EN BIT(13)
+#define B_BE_FS_GPIOC_INT_EN BIT(12)
+#define B_BE_FS_GPIOB_INT_EN BIT(11)
+#define B_BE_FS_GPIOA_INT_EN BIT(10)
+#define B_BE_FS_GPIO9_INT_EN BIT(9)
+#define B_BE_FS_GPIO8_INT_EN BIT(8)
+#define B_BE_FS_GPIO7_INT_EN BIT(7)
+#define B_BE_FS_GPIO6_INT_EN BIT(6)
+#define B_BE_FS_GPIO5_INT_EN BIT(5)
+#define B_BE_FS_GPIO4_INT_EN BIT(4)
+#define B_BE_FS_GPIO3_INT_EN BIT(3)
+#define B_BE_FS_GPIO2_INT_EN BIT(2)
+#define B_BE_FS_GPIO1_INT_EN BIT(1)
+#define B_BE_FS_GPIO0_INT_EN BIT(0)
+
+#define R_BE_FWS0ISR 0x0194
+#define B_BE_FS_HALT_H2C_INT BIT(31)
+#define B_BE_FS_FSM_HIOE_TO_EVENT_INT BIT(30)
+#define B_BE_FS_HCI_SUS_INT BIT(29)
+#define B_BE_FS_HCI_RES_INT BIT(28)
+#define B_BE_FS_HCI_RESET_INT BIT(27)
+#define B_BE_FS_USB_SCSI_CMD_INT BIT(26)
+#define B_BE_FS_ACT2RECOVERY_INT BIT(25)
+#define B_BE_FS_GEN1GEN2_SWITCH_INT BIT(24)
+#define B_BE_FS_USB_LPMRSM_INT BIT(22)
+#define B_BE_FS_USB_LPMINT_INT BIT(21)
+#define B_BE_FS_PWMERR_INT BIT(20)
+#define B_BE_FS_PDNINT BIT(19)
+#define B_BE_FS_SPSA_OCP_INT BIT(18)
+#define B_BE_FS_SPSD_OCP_INT BIT(17)
+#define B_BE_FS_BT_SB_INT BIT(16)
+#define B_BE_FS_GPIOF_INT BIT(15)
+#define B_BE_FS_GPIOE_INT BIT(14)
+#define B_BE_FS_GPIOD_INT BIT(13)
+#define B_BE_FS_GPIOC_INT BIT(12)
+#define B_BE_FS_GPIOB_INT BIT(11)
+#define B_BE_FS_GPIOA_INT BIT(10)
+#define B_BE_FS_GPIO9_INT BIT(9)
+#define B_BE_FS_GPIO8_INT BIT(8)
+#define B_BE_FS_GPIO7_INT BIT(7)
+#define B_BE_FS_GPIO6_INT BIT(6)
+#define B_BE_FS_GPIO5_INT BIT(5)
+#define B_BE_FS_GPIO4_INT BIT(4)
+#define B_BE_FS_GPIO3_INT BIT(3)
+#define B_BE_FS_GPIO2_INT BIT(2)
+#define B_BE_FS_GPIO1_INT BIT(1)
+#define B_BE_FS_GPIO0_INT BIT(0)
+
+#define R_BE_FWS1IMR 0x0198
+#define B_BE_AON_PCIE_FLR_INT_EN BIT(19)
+#define B_BE_PCIE_ERR_INDIC_INT_EN BIT(18)
+#define B_BE_SDIO_ERR_INDIC_INT_EN BIT(17)
+#define B_BE_USB_ERR_INDIC_INT_EN BIT(16)
+#define B_BE_FS_GPIO27_INT_EN BIT(11)
+#define B_BE_FS_GPIO26_INT_EN BIT(10)
+#define B_BE_FS_GPIO25_INT_EN BIT(9)
+#define B_BE_FS_GPIO24_INT_EN BIT(8)
+#define B_BE_FS_GPIO23_INT_EN BIT(7)
+#define B_BE_FS_GPIO22_INT_EN BIT(6)
+#define B_BE_FS_GPIO21_INT_EN BIT(5)
+#define B_BE_FS_GPIO20_INT_EN BIT(4)
+#define B_BE_FS_GPIO19_INT_EN BIT(3)
+#define B_BE_FS_GPIO18_INT_EN BIT(2)
+#define B_BE_FS_GPIO17_INT_EN BIT(1)
+#define B_BE_FS_GPIO16_INT_EN BIT(0)
+
+#define R_BE_FWS1ISR 0x019C
+#define B_BE_AON_PCIE_FLR_INT BIT(19)
+#define B_BE_PCIE_ERR_INDIC BIT(18)
+#define B_BE_SDIO_ERR_INDIC BIT(17)
+#define B_BE_USB_ERR_INDIC BIT(16)
+#define B_BE_FS_GPIO27_INT BIT(11)
+#define B_BE_FS_GPIO26_INT BIT(10)
+#define B_BE_FS_GPIO25_INT BIT(9)
+#define B_BE_FS_GPIO24_INT BIT(8)
+#define B_BE_FS_GPIO23_INT BIT(7)
+#define B_BE_FS_GPIO22_INT BIT(6)
+#define B_BE_FS_GPIO21_INT BIT(5)
+#define B_BE_FS_GPIO20_INT BIT(4)
+#define B_BE_FS_GPIO19_INT BIT(3)
+#define B_BE_FS_GPIO18_INT BIT(2)
+#define B_BE_FS_GPIO17_INT BIT(1)
+#define B_BE_FS_GPIO16_INT BIT(0)
+
+#define R_BE_HIMR0 0x01A0
+#define B_BE_WDT_DATACPU_TIMEOUT_INT_EN BIT(25)
+#define B_BE_HALT_D2H_INT_EN BIT(24)
+#define B_BE_WDT_TIMEOUT_INT_EN BIT(22)
+#define B_BE_HALT_C2H_INT_EN BIT(21)
+#define B_BE_RON_INT_EN BIT(20)
+#define B_BE_PDNINT_EN BIT(19)
+#define B_BE_SPSANA_OCP_INT_EN BIT(18)
+#define B_BE_SPS_OCP_INT_EN BIT(17)
+#define B_BE_BTON_STS_UPDATE_INT_EN BIT(16)
+#define B_BE_GPIOF_INT_EN BIT(15)
+#define B_BE_GPIOE_INT_EN BIT(14)
+#define B_BE_GPIOD_INT_EN BIT(13)
+#define B_BE_GPIOC_INT_EN BIT(12)
+#define B_BE_GPIOB_INT_EN BIT(11)
+#define B_BE_GPIOA_INT_EN BIT(10)
+#define B_BE_GPIO9_INT_EN BIT(9)
+#define B_BE_GPIO8_INT_EN BIT(8)
+#define B_BE_GPIO7_INT_EN BIT(7)
+#define B_BE_GPIO6_INT_EN BIT(6)
+#define B_BE_GPIO5_INT_EN BIT(5)
+#define B_BE_GPIO4_INT_EN BIT(4)
+#define B_BE_GPIO3_INT_EN BIT(3)
+#define B_BE_GPIO2_INT_EN BIT(2)
+#define B_BE_GPIO1_INT_EN BIT(1)
+#define B_BE_GPIO0_INT_EN BIT(0)
+
+#define R_BE_HISR0 0x01A4
+#define B_BE_WDT_DATACPU_TIMEOUT_INT BIT(25)
+#define B_BE_HALT_D2H_INT BIT(24)
+#define B_BE_WDT_TIMEOUT_INT BIT(22)
+#define B_BE_HALT_C2H_INT BIT(21)
+#define B_BE_RON_INT BIT(20)
+#define B_BE_PDNINT BIT(19)
+#define B_BE_SPSANA_OCP_INT BIT(18)
+#define B_BE_SPS_OCP_INT BIT(17)
+#define B_BE_BTON_STS_UPDATE_INT BIT(16)
+#define B_BE_GPIOF_INT BIT(15)
+#define B_BE_GPIOE_INT BIT(14)
+#define B_BE_GPIOD_INT BIT(13)
+#define B_BE_GPIOC_INT BIT(12)
+#define B_BE_GPIOB_INT BIT(11)
+#define B_BE_GPIOA_INT BIT(10)
+#define B_BE_GPIO9_INT BIT(9)
+#define B_BE_GPIO8_INT BIT(8)
+#define B_BE_GPIO7_INT BIT(7)
+#define B_BE_GPIO6_INT BIT(6)
+#define B_BE_GPIO5_INT BIT(5)
+#define B_BE_GPIO4_INT BIT(4)
+#define B_BE_GPIO3_INT BIT(3)
+#define B_BE_GPIO2_INT BIT(2)
+#define B_BE_GPIO1_INT BIT(1)
+#define B_BE_GPIO0_INT BIT(0)
+
+#define R_BE_HIMR1 0x01A8
+#define B_BE_GPIO27_INT_EN BIT(11)
+#define B_BE_GPIO26_INT_EN BIT(10)
+#define B_BE_GPIO25_INT_EN BIT(9)
+#define B_BE_GPIO24_INT_EN BIT(8)
+#define B_BE_GPIO23_INT_EN BIT(7)
+#define B_BE_GPIO22_INT_EN BIT(6)
+#define B_BE_GPIO21_INT_EN BIT(5)
+#define B_BE_GPIO20_INT_EN BIT(4)
+#define B_BE_GPIO19_INT_EN BIT(3)
+#define B_BE_GPIO18_INT_EN BIT(2)
+#define B_BE_GPIO17_INT_EN BIT(1)
+#define B_BE_GPIO16_INT_EN BIT(0)
+
+#define R_BE_HISR1 0x01AC
+#define B_BE_GPIO27_INT BIT(11)
+#define B_BE_GPIO26_INT BIT(10)
+#define B_BE_GPIO25_INT BIT(9)
+#define B_BE_GPIO24_INT BIT(8)
+#define B_BE_GPIO23_INT BIT(7)
+#define B_BE_GPIO22_INT BIT(6)
+#define B_BE_GPIO21_INT BIT(5)
+#define B_BE_GPIO20_INT BIT(4)
+#define B_BE_GPIO19_INT BIT(3)
+#define B_BE_GPIO18_INT BIT(2)
+#define B_BE_GPIO17_INT BIT(1)
+#define B_BE_GPIO16_INT BIT(0)
+
+#define R_BE_DRV_FW_HSK_0 0x01B0
+#define B_BE_DRV_FW_HSK_0_SH 0
+#define B_BE_DRV_FW_HSK_0_MSK 0xffffffffL
+
+#define R_BE_DRV_FW_HSK_1 0x01B4
+#define B_BE_DRV_FW_HSK_1_SH 0
+#define B_BE_DRV_FW_HSK_1_MSK 0xffffffffL
+
+#define R_BE_DRV_FW_HSK_2 0x01B8
+#define B_BE_DRV_FW_HSK_2_SH 0
+#define B_BE_DRV_FW_HSK_2_MSK 0xffffffffL
+
+#define R_BE_DRV_FW_HSK_3 0x01BC
+#define B_BE_DRV_FW_HSK_3_SH 0
+#define B_BE_DRV_FW_HSK_3_MSK 0xffffffffL
+
+#define R_BE_DRV_FW_HSK_4 0x01C0
+#define B_BE_DRV_FW_HSK_4_SH 0
+#define B_BE_DRV_FW_HSK_4_MSK 0xffffffffL
+
+#define R_BE_DRV_FW_HSK_5 0x01C4
+#define B_BE_DRV_FW_HSK_5_SH 0
+#define B_BE_DRV_FW_HSK_5_MSK 0xffffffffL
+
+#define R_BE_DRV_FW_HSK_6 0x01C8
+#define B_BE_DRV_FW_HSK_6_SH 0
+#define B_BE_DRV_FW_HSK_6_MSK 0xffffffffL
+
+#define R_BE_DRV_FW_HSK_7 0x01CC
+#define B_BE_DRV_FW_HSK_7_SH 0
+#define B_BE_DRV_FW_HSK_7_MSK 0xffffffffL
+
+#define R_BE_IO_HANG_CTRL  0x01D0
+#define B_BE_AHB_AUTO_FIX_HANG_EN BIT(23)
+#define B_BE_AHB_AUTO_FIX_HANG_THD_SH 16
+#define B_BE_AHB_AUTO_FIX_HANG_THD_MSK 0x7f
+#define B_BE_APB_AUTO_FIX_HANG_EN BIT(15)
+#define B_BE_APB_AUTO_FIX_HANG_THD_SH 0
+#define B_BE_APB_AUTO_FIX_HANG_THD_MSK 0x7fff
+
+#define R_BE_WCPU_FW_CTRL 0x01E0
+#define B_BE_WCPU_ROM_CUT_REQ BIT(30)
+#define B_BE_FW_ENV_SH 28
+#define B_BE_FW_ENV_MSK 0x3
+#define B_BE_WCPU_ROM_CUT_SH 8
+#define B_BE_WCPU_ROM_CUT_MSK 0xff
+#define B_BE_WCPU_FWDL_STS_SH 5
+#define B_BE_WCPU_FWDL_STS_MSK 0x7
+#define B_BE_FW_RAM_RUN_IND BIT(4)
+#define B_BE_FWDL_PATH_RDY BIT(2)
+#define B_BE_H2C_PATH_RDY BIT(1)
+#define B_BE_WCPU_FWDL_EN BIT(0)
+
+#define R_BE_BOOT_REASON 0x01E6
+#define B_BE_BOOT_REASON_SH 0
+#define B_BE_BOOT_REASON_MSK 0x7
+
+#define R_BE_RPWM 0x01E4
+#define B_BE_RPWM_TOGGLE BIT(15)
+#define B_BE_RPWM_VAL_SH 0
+#define B_BE_RPWM_VAL_MSK 0x7fff
+
+#define R_BE_LDM 0x01E8
+#define B_BE_EN_32K BIT(31)
+#define B_BE_LDM_SH 0
+#define B_BE_LDM_MSK 0x7fffffffL
+
+#define R_BE_UDM0 0x01F0
+#define B_BE_UDM0_SEND2RA_CNT_SH 28
+#define B_BE_UDM0_SEND2RA_CNT_MSK 0xf
+#define B_BE_UDM0_TX_RPT_CNT_SH 24
+#define B_BE_UDM0_TX_RPT_CNT_MSK 0xf
+#define B_BE_UDM0_FS_CODE_SH 8
+#define B_BE_UDM0_FS_CODE_MSK 0xffff
+#define B_BE_NULL_POINTER_INDC BIT(7)
+#define B_BE_ROM_ASSERT_INDC BIT(6)
+#define B_BE_RAM_ASSERT_INDC BIT(5)
+#define B_BE_FW_IMAGE_TYPE BIT(4)
+#define B_BE_UDM0_TRAP_LOOP_CTRL BIT(2)
+#define B_BE_UDM0_SEND_HALTC2H_CTRL BIT(1)
+#define B_BE_UDM0_DBG_MODE_CTRL BIT(0)
+
+#define R_BE_UDM1 0x01F4
+#define B_BE_UDM1_ERROR_ADDR_SH 0
+#define B_BE_UDM1_ERROR_ADDR_MSK 0xffffffffL
+
+#define R_BE_UDM2 0x01F8
+#define B_BE_UDM2_EPC_RA_SH 0
+#define B_BE_UDM2_EPC_RA_MSK 0xffffffffL
+
+#define R_BE_UDM3 0x01FC
+#define B_BE_UDM3_SH 0
+#define B_BE_UDM3_MSK 0xffffffffL
+
+#define R_BE_WLAN_XTAL_SI_CTRL 0x0270
+#define B_BE_WL_XTAL_SI_CMD_POLL BIT(31)
+#define B_BE_WL_XTAL_SI_CHIPID_SH 26
+#define B_BE_WL_XTAL_SI_CHIPID_MSK 0x7
+#define B_BE_WL_XTAL_SI_MODE_SH 24
+#define B_BE_WL_XTAL_SI_MODE_MSK 0x3
+#define B_BE_WL_XTAL_SI_BITMASK_SH 16
+#define B_BE_WL_XTAL_SI_BITMASK_MSK 0xff
+#define B_BE_WL_XTAL_SI_DATA_SH 8
+#define B_BE_WL_XTAL_SI_DATA_MSK 0xff
+#define B_BE_WL_XTAL_SI_ADDR_SH 0
+#define B_BE_WL_XTAL_SI_ADDR_MSK 0xff
+
+#define R_BE_WLAN_XTAL_SI_CONFIG 0x0274
+#define B_BE_XTAL_SI_RST BIT(31)
+#define B_BE_BT_XTAL_SI_ERR_FLAG BIT(10)
+#define B_BE_WL_XTAL_GNT BIT(9)
+#define B_BE_BT_XTAL_GNT BIT(8)
+#define B_BE_XTAL_SI_CLK_DIV2 BIT(1)
+#define B_BE_XTAL_SI_ADDR_NOT_CHK BIT(0)
+
+#define R_BE_GPIO0_7_FUNC_SEL 0x02D0
+#define B_BE_PINMUX_GPIO7_FUNC_SEL_SH 28
+#define B_BE_PINMUX_GPIO7_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO6_FUNC_SEL_SH 24
+#define B_BE_PINMUX_GPIO6_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO5_FUNC_SEL_SH 20
+#define B_BE_PINMUX_GPIO5_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO4_FUNC_SEL_SH 16
+#define B_BE_PINMUX_GPIO4_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO3_FUNC_SEL_SH 12
+#define B_BE_PINMUX_GPIO3_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO2_FUNC_SEL_SH 8
+#define B_BE_PINMUX_GPIO2_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO1_FUNC_SEL_SH 4
+#define B_BE_PINMUX_GPIO1_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO0_FUNC_SEL_SH 0
+#define B_BE_PINMUX_GPIO0_FUNC_SEL_MSK 0xf
+
+#define R_BE_GPIO8_15_FUNC_SEL 0x02D4
+#define B_BE_PINMUX_GPIO15_FUNC_SEL_SH 28
+#define B_BE_PINMUX_GPIO15_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO14_FUNC_SEL_SH 24
+#define B_BE_PINMUX_GPIO14_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO13_FUNC_SEL_SH 20
+#define B_BE_PINMUX_GPIO13_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO12_FUNC_SEL_SH 16
+#define B_BE_PINMUX_GPIO12_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO11_FUNC_SEL_SH 12
+#define B_BE_PINMUX_GPIO11_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO10_FUNC_SEL_SH 8
+#define B_BE_PINMUX_GPIO10_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO9_FUNC_SEL_SH 4
+#define B_BE_PINMUX_GPIO9_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO8_FUNC_SEL_SH 0
+#define B_BE_PINMUX_GPIO8_FUNC_SEL_MSK 0xf
+
+#define R_BE_GPIO16_23_FUNC_SEL 0x02D8
+#define B_BE_PINMUX_GPIO23_FUNC_SEL_SH 28
+#define B_BE_PINMUX_GPIO23_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO22_FUNC_SEL_SH 24
+#define B_BE_PINMUX_GPIO22_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO21_FUNC_SEL_SH 20
+#define B_BE_PINMUX_GPIO21_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO20_FUNC_SEL_SH 16
+#define B_BE_PINMUX_GPIO20_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO19_FUNC_SEL_SH 12
+#define B_BE_PINMUX_GPIO19_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO18_FUNC_SEL_SH 8
+#define B_BE_PINMUX_GPIO18_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO17_FUNC_SEL_SH 4
+#define B_BE_PINMUX_GPIO17_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO16_FUNC_SEL_SH 0
+#define B_BE_PINMUX_GPIO16_FUNC_SEL_MSK 0xf
+
+#define R_BE_GPIO24_27_FUNC_SEL 0x02DC
+#define B_BE_PINMUX_GPIO27_FUNC_SEL_SH 12
+#define B_BE_PINMUX_GPIO27_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO26_FUNC_SEL_SH 8
+#define B_BE_PINMUX_GPIO26_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO25_FUNC_SEL_SH 4
+#define B_BE_PINMUX_GPIO25_FUNC_SEL_MSK 0xf
+#define B_BE_PINMUX_GPIO24_FUNC_SEL_SH 0
+#define B_BE_PINMUX_GPIO24_FUNC_SEL_MSK 0xf
+
+#define R_BE_GPIO0_27_PULL_HIGH_EN 0x02E0
+#define B_BE_GPIO27_PULL_HIGH_EN BIT(27)
+#define B_BE_GPIO26_PULL_HIGH_EN BIT(26)
+#define B_BE_GPIO25_PULL_HIGH_EN BIT(25)
+#define B_BE_GPIO24_PULL_HIGH_EN BIT(24)
+#define B_BE_GPIO23_PULL_HIGH_EN BIT(23)
+#define B_BE_GPIO22_PULL_HIGH_EN BIT(22)
+#define B_BE_GPIO21_PULL_HIGH_EN BIT(21)
+#define B_BE_GPIO20_PULL_HIGH_EN BIT(20)
+#define B_BE_GPIO19_PULL_HIGH_EN BIT(19)
+#define B_BE_GPIO18_PULL_HIGH_EN BIT(18)
+#define B_BE_GPIO17_PULL_HIGH_EN BIT(17)
+#define B_BE_GPIO16_PULL_HIGH_EN BIT(16)
+#define B_BE_GPIO15_PULL_HIGH_EN BIT(15)
+#define B_BE_GPIO14_PULL_HIGH_EN BIT(14)
+#define B_BE_GPIO13_PULL_HIGH_EN BIT(13)
+#define B_BE_GPIO12_PULL_HIGH_EN BIT(12)
+#define B_BE_GPIO11_PULL_HIGH_EN BIT(11)
+#define B_BE_GPIO10_PULL_HIGH_EN BIT(10)
+#define B_BE_GPIO9_PULL_HIGH_EN BIT(9)
+#define B_BE_GPIO8_PULL_HIGH_EN BIT(8)
+#define B_BE_GPIO7_PULL_HIGH_EN BIT(7)
+#define B_BE_GPIO6_PULL_HIGH_EN BIT(6)
+#define B_BE_GPIO5_PULL_HIGH_EN BIT(5)
+#define B_BE_GPIO4_PULL_HIGH_EN BIT(4)
+#define B_BE_GPIO3_PULL_HIGH_EN BIT(3)
+#define B_BE_GPIO2_PULL_HIGH_EN BIT(2)
+#define B_BE_GPIO1_PULL_HIGH_EN BIT(1)
+#define B_BE_GPIO0_PULL_HIGH_EN BIT(0)
+
+#define R_BE_GPIO0_27_PULL_LOW_EN 0x02E4
+#define B_BE_GPIO27_PULL_LOW_EN BIT(27)
+#define B_BE_GPIO26_PULL_LOW_EN BIT(26)
+#define B_BE_GPIO25_PULL_LOW_EN BIT(25)
+#define B_BE_GPIO24_PULL_LOW_EN BIT(24)
+#define B_BE_GPIO23_PULL_LOW_EN BIT(23)
+#define B_BE_GPIO22_PULL_LOW_EN BIT(22)
+#define B_BE_GPIO21_PULL_LOW_EN BIT(21)
+#define B_BE_GPIO20_PULL_LOW_EN BIT(20)
+#define B_BE_GPIO19_PULL_LOW_EN BIT(19)
+#define B_BE_GPIO18_PULL_LOW_EN BIT(18)
+#define B_BE_GPIO17_PULL_LOW_EN BIT(17)
+#define B_BE_GPIO16_PULL_LOW_EN BIT(16)
+#define B_BE_GPIO15_PULL_LOW_EN BIT(15)
+#define B_BE_GPIO14_PULL_LOW_EN BIT(14)
+#define B_BE_GPIO13_PULL_LOW_EN BIT(13)
+#define B_BE_GPIO12_PULL_LOW_EN BIT(12)
+#define B_BE_GPIO11_PULL_LOW_EN BIT(11)
+#define B_BE_GPIO10_PULL_LOW_EN BIT(10)
+#define B_BE_GPIO9_PULL_LOW_EN BIT(9)
+#define B_BE_GPIO8_PULL_LOW_EN BIT(8)
+#define B_BE_GPIO7_PULL_LOW_EN BIT(7)
+#define B_BE_GPIO6_PULL_LOW_EN BIT(6)
+#define B_BE_GPIO5_PULL_LOW_EN BIT(5)
+#define B_BE_GPIO4_PULL_LOW_EN BIT(4)
+#define B_BE_GPIO3_PULL_LOW_EN BIT(3)
+#define B_BE_GPIO2_PULL_LOW_EN BIT(2)
+#define B_BE_GPIO1_PULL_LOW_EN BIT(1)
+#define B_BE_GPIO0_PULL_LOW_EN BIT(0)
+
+#define R_BE_GPIO0_27_E2_EN 0x02E8
+#define B_BE_SYSON_GPIO27_PAD_E2 BIT(27)
+#define B_BE_SYSON_GPIO26_PAD_E2 BIT(26)
+#define B_BE_SYSON_GPIO25_PAD_E2 BIT(25)
+#define B_BE_SYSON_GPIO24_PAD_E2 BIT(24)
+#define B_BE_SYSON_GPIO23_PAD_E2 BIT(23)
+#define B_BE_SYSON_GPIO22_PAD_E2 BIT(22)
+#define B_BE_SYSON_GPIO21_PAD_E2 BIT(21)
+#define B_BE_SYSON_GPIO20_PAD_E2 BIT(20)
+#define B_BE_SYSON_GPIO19_PAD_E2 BIT(19)
+#define B_BE_SYSON_GPIO18_PAD_E2 BIT(18)
+#define B_BE_SYSON_GPIO17_PAD_E2 BIT(17)
+#define B_BE_SYSON_GPIO16_PAD_E2 BIT(16)
+#define B_BE_SYSON_GPIO15_PAD_E2 BIT(15)
+#define B_BE_SYSON_GPIO14_PAD_E2 BIT(14)
+#define B_BE_SYSON_GPIO13_PAD_E2 BIT(13)
+#define B_BE_SYSON_GPIO12_PAD_E2 BIT(12)
+#define B_BE_SYSON_GPIO11_PAD_E2 BIT(11)
+#define B_BE_SYSON_GPIO10_PAD_E2 BIT(10)
+#define B_BE_SYSON_GPIO9_PAD_E2 BIT(9)
+#define B_BE_SYSON_GPIO8_PAD_E2 BIT(8)
+#define B_BE_SYSON_GPIO7_PAD_E2 BIT(7)
+#define B_BE_SYSON_GPIO6_PAD_E2 BIT(6)
+#define B_BE_SYSON_GPIO5_PAD_E2 BIT(5)
+#define B_BE_SYSON_GPIO4_PAD_E2 BIT(4)
+#define B_BE_SYSON_GPIO3_PAD_E2 BIT(3)
+#define B_BE_SYSON_GPIO2_PAD_E2 BIT(2)
+#define B_BE_SYSON_GPIO1_PAD_E2 BIT(1)
+#define B_BE_SYSON_GPIO0_PAD_E2 BIT(0)
+
+#define R_BE_GPIO0_27_SMT_EN 0x02EC
+#define B_BE_GPIO27_PAD_SMT_CTRL BIT(27)
+#define B_BE_GPIO26_PAD_SMT_CTRL BIT(26)
+#define B_BE_GPIO25_PAD_SMT_CTRL BIT(25)
+#define B_BE_GPIO24_PAD_SMT_CTRL BIT(24)
+#define B_BE_GPIO23_PAD_SMT_CTRL BIT(23)
+#define B_BE_GPIO22_PAD_SMT_CTRL BIT(22)
+#define B_BE_GPIO21_PAD_SMT_CTRL BIT(21)
+#define B_BE_GPIO20_PAD_SMT_CTRL BIT(20)
+#define B_BE_GPIO19_PAD_SMT_CTRL BIT(19)
+#define B_BE_GPIO18_PAD_SMT_CTRL BIT(18)
+#define B_BE_GPIO17_PAD_SMT_CTRL BIT(17)
+#define B_BE_GPIO16_PAD_SMT_CTRL BIT(16)
+#define B_BE_GPIO15_PAD_SMT_CTRL BIT(15)
+#define B_BE_GPIO14_PAD_SMT_CTRL BIT(14)
+#define B_BE_GPIO13_PAD_SMT_CTRL BIT(13)
+#define B_BE_GPIO12_PAD_SMT_CTRL BIT(12)
+#define B_BE_GPIO11_PAD_SMT_CTRL BIT(11)
+#define B_BE_GPIO10_PAD_SMT_CTRL BIT(10)
+#define B_BE_GPIO9_PAD_SMT_CTRL BIT(9)
+#define B_BE_GPIO8_PAD_SMT_CTRL BIT(8)
+#define B_BE_GPIO7_PAD_SMT_CTRL BIT(7)
+#define B_BE_GPIO6_PAD_SMT_CTRL BIT(6)
+#define B_BE_GPIO5_PAD_SMT_CTRL BIT(5)
+#define B_BE_GPIO4_PAD_SMT_CTRL BIT(4)
+#define B_BE_GPIO3_PAD_SMT_CTRL BIT(3)
+#define B_BE_GPIO2_PAD_SMT_CTRL BIT(2)
+#define B_BE_GPIO1_PAD_SMT_CTRL BIT(1)
+#define B_BE_GPIO0_PAD_SMT_CTRL BIT(0)
+
+#define R_BE_WLRF_CTRL 0x02F0
+#define B_BE_AFC_BUS BIT(23)
+#define B_BE_AFC_REG_SETTING BIT(21)
+#define B_BE_AFC_DBG BIT(20)
+#define B_BE_AFC_AFEDIG BIT(17)
+#define B_BE_WLRF1_CTRL_SH 8
+#define B_BE_WLRF1_CTRL_MSK 0xff
+#define B_BE_WLRF_CTRL_SH 0
+#define B_BE_WLRF_CTRL_MSK 0xff
+
+#define R_BE_SYM_OSC32K_CTRL 0x0390
+#define B_BE_OSC32K_CAL_SEL BIT(11)
+#define B_BE_SYM_OSC32K_SEL BIT(10)
+#define B_BE_SYM_OSC32K_OUTSEL BIT(9)
+#define B_BE_SYM_OSC32K_SELLDOVREF BIT(8)
+#define B_BE_GATED_STUP_OK BIT(6)
+#define B_BE_SYM_OSC32K_RCAL_SH 0
+#define B_BE_SYM_OSC32K_RCAL_MSK 0x3f
+
+#define R_BE_SEC_SIGNAL 0x0394
+#define B_BE_SEC_BT_SEC1_DIS BIT(15)
+#define B_BE_SEC_BT_SEC0_DIS BIT(14)
+#define B_BE_BTGP_BTSPIEN_ALL BIT(6)
+#define B_BE_BTGP_GJTAGEN_ALL BIT(5)
+#define B_BE_WLGP_UART_RXEN_ALL BIT(4)
+#define B_BE_WLGP_UART_TXEN_ALL BIT(3)
+#define B_BE_WLGP_GJTAGEN_ALL BIT(2)
+#define B_BE_SIC_EN_ALL BIT(1)
+#define B_BE_SEC_SEC_DIS BIT(0)
+
+#define R_BE_IC_PWR_STATE 0x03F0
+#define B_BE_WHOLE_SYS_PWR_STE_SH 16
+#define B_BE_WHOLE_SYS_PWR_STE_MSK 0x3ff
+#define B_BE_WLMAC_PWR_STE_SH 8
+#define B_BE_WLMAC_PWR_STE_MSK 0x3
+#define B_BE_UART_HCISYS_PWR_STE_SH 6
+#define B_BE_UART_HCISYS_PWR_STE_MSK 0x3
+#define B_BE_SDIO_HCISYS_PWR_STE_SH 4
+#define B_BE_SDIO_HCISYS_PWR_STE_MSK 0x3
+#define B_BE_USB_HCISYS_PWR_STE_SH 2
+#define B_BE_USB_HCISYS_PWR_STE_MSK 0x3
+#define B_BE_PCIE_HCISYS_PWR_STE_SH 0
+#define B_BE_PCIE_HCISYS_PWR_STE_MSK 0x3
+
+#define R_BE_DBG_GNT_WL_BT_INFO 0x03F4
+#define B_BE_DBG_WLAN_ACT_0_SEL BIT(5)
+#define B_BE_DBG_GNT_BB_SEL BIT(4)
+#define B_BE_DBG_GNT_WL_S1 BIT(3)
+#define B_BE_DBG_GNT_BT_S1 BIT(2)
+#define B_BE_DBG_GNT_WL_S0 BIT(1)
+#define B_BE_DBG_GNT_BT_S0 BIT(0)
+
+#define R_BE_WLCPU_PORT_PC_SET 0x03F8
+#define B_BE_WLCPU_PORT_PC_SET BIT(0)
+
+#define R_BE_WLCPU_PORT_PC 0x03FC
+#define B_BE_WLCPU_PORT_PC_SH 0
+#define B_BE_WLCPU_PORT_PC_MSK 0xffffffffL
+
+#define R_BE_DCPU_PORT_PC_SET 0x0800
+#define B_BE_DCPU_PORT_PC_SET BIT(0)
+
+#define R_BE_DCPU_PORT_PC 0x0804
+#define B_BE_DCPU_PORT_PC_SH 0
+#define B_BE_DCPU_PORT_PC_MSK 0xffffffffL
+
+#define R_BE_DCPU_SYS_CLK_CTRL 0x0808
+#define B_BE_DCPU_IDMEM_CLK_EN BIT(15)
+#define B_BE_DCPU_CLK_EN BIT(14)
+
+#define R_BE_DCPU_SRAM_CTRL 0x0820
+#define B_BE_R_SYM_DCPUPON_P3_PC_EN BIT(21)
+#define B_BE_R_SYM_DCPUPON_P2_PC_EN BIT(20)
+#define B_BE_R_SYM_DCPUPON_P1_PC_EN BIT(19)
+#define B_BE_R_SYM_DCPUPON_PC_EN BIT(18)
+#define B_BE_DCPU_PON_ISO_CTRL BIT(0)
+
+#define R_BE_HALT_H2D_CTRL 0x0860
+#define B_BE_HALT_H2D_TRIGGER BIT(0)
+
+#define R_BE_HALT_D2H_CTRL 0x0864
+#define B_BE_HALT_D2H_TRIGGER BIT(0)
+
+#define R_BE_HALT_H2D 0x0868
+#define B_BE_HALT_H2D_SH 0
+#define B_BE_HALT_H2D_MSK 0xffffffffL
+
+#define R_BE_HALT_D2H 0x086C
+#define B_BE_HALT_D2H_ERROR_SENARIO_SH 28
+#define B_BE_HALT_D2H_ERROR_SENARIO_MSK 0xf
+#define B_BE_HALT_D2H_ERROR_CODE_SH 0
+#define B_BE_HALT_D2H_ERROR_CODE_MSK 0xffff
+
+#define R_BE_DCPU_PLATFORM_ENABLE 0x0888
+#define B_BE_DCPU_SYM_DPLT_MEM_MUX_EN BIT(10)
+#define B_BE_DCPU_WARM_EN BIT(9)
+#define B_BE_DCPU_UART_EN BIT(7)
+#define B_BE_DCPU_IDDMA_EN BIT(6)
+#define B_BE_DCPU_AXIDMA_EN BIT(3)
+#define B_BE_DCPU_APB_WRAP_EN BIT(2)
+#define B_BE_DCPU_EN BIT(1)
+#define B_BE_DCPU_PLATFORM_EN BIT(0)
+
+#define R_BE_DCPU_FWS0IMR 0x0890
+#define B_BE_FS_HALT_H2D_INT_EN BIT(31)
+
+#define R_BE_DCPU_FWS0ISR 0x0894
+#define B_BE_FS_HALT_H2D_INT BIT(31)
+
+#define R_BE_DATA_CPU_APB_AUTO_FIX_HANG 0x08C0
+#define B_BE_DATA_CPU_APB_AUTO_FIX_HANG_EN BIT(15)
+#define B_BE_DATA_CPU_APB_AUTO_FIX_HANG_THD_SH 0
+#define B_BE_DATA_CPU_APB_AUTO_FIX_HANG_THD_MSK 0x7fff
+
+#define R_BE_DCPU_UDM0 0x08D0
+#define B_BE_DCPU_FS_CODE_SH 8
+#define B_BE_DCPU_FS_CODE_MSK 0xffff
+#define B_BE_DCPU_NULL_POINTER_INDC BIT(7)
+#define B_BE_DCPU_ASSERTCALLED_INDC BIT(6)
+#define B_BE_DCPU_ASSERT_INDC BIT(5)
+#define B_BE_DCPU_FW_IMAGE_TYPE BIT(4)
+#define B_BE_DCPU_TRAP_LOOP_CTRL BIT(2)
+#define B_BE_DCPU_SEND_HALTD2H_CTRL BIT(1)
+#define B_BE_DCPU_DBG_MODE_CTRL BIT(0)
+
+#define R_BE_DCPU_UDM1 0x08D4
+#define B_BE_DCPU_ERROR_ADDR_SH 0
+#define B_BE_DCPU_ERROR_ADDR_MSK 0xffffffffL
+
+#define R_BE_DCPU_UDM2 0x08D8
+#define B_BE_DCPU_EPC_RA_SH 0
+#define B_BE_DCPU_EPC_RA_MSK 0xffffffffL
+
+#define R_BE_DCPU_UDM3 0x08DC
+#define B_BE_DCPU_UDM3_SH 0
+#define B_BE_DCPU_UDM3_MSK 0xffffffffL
+
+#define R_BE_DCPU_UDM4 0x08E0
+#define B_BE_DCPU_UDM4_SH 0
+#define B_BE_DCPU_UDM4_MSK 0xffffffffL
+
+#define R_BE_DCPU_UDM5 0x08E4
+#define B_BE_DCPU_UDM5_SH 0
+#define B_BE_DCPU_UDM5_MSK 0xffffffffL
+
+#define R_BE_DCPU_UDM6 0x08E8
+#define B_BE_DCPU_UDM6_SH 0
+#define B_BE_DCPU_UDM6_MSK 0xffffffffL
+
+#define R_BE_DCPU_UDM7 0x08EC
+#define B_BE_DCPU_UDM7_SH 0
+#define B_BE_DCPU_UDM7_MSK 0xffffffffL
+
+#define R_BE_DCPU_FW_CTRL 0x08F0
+#define B_BE_DCPU_ROM_CUT_REQ BIT(30)
+#define B_BE_DCPU_FW_ENV_SH 28
+#define B_BE_DCPU_FW_ENV_MSK 0x3
+#define B_BE_DCPU_ROM_CUT_SH 8
+#define B_BE_DCPU_ROM_CUT_MSK 0xff
+#define B_BE_DCPU_FWDL_STS_SH 5
+#define B_BE_DCPU_FWDL_STS_MSK 0x7
+#define B_BE_DCPU_FW_RAM_RUN_IND BIT(4)
+#define B_BE_DCPU_FWDL_PATH_RDY BIT(2)
+#define B_BE_DCPU_H2C_PATH_RDY BIT(1)
+#define B_BE_DCPU_FWDL_EN BIT(0)
+
+#define R_BE_DCPU_BOOT_REASON 0x08F4
+#define B_BE_DCPU_BOOT_REASON_SH 0
+#define B_BE_DCPU_BOOT_REASON_MSK 0x7
+
+#define R_BE_DCPU_DBG_SYS_CFG 0x08F8
+#define B_BE_DCPU_DBG_SYS_CFG_SH 0
+#define B_BE_DCPU_DBG_SYS_CFG_MSK 0xffffffffL
+
+#define R_BE_DCPU_BOOT_DBG 0x08FC
+#define B_BE_DCPU_BOOT_STATUS_SH 16
+#define B_BE_DCPU_BOOT_STATUS_MSK 0xffff
+#define B_BE_DCPU_SECUREBOOT_STATUS_SH 0
+#define B_BE_DCPU_SECUREBOOT_STATUS_MSK 0xffff
+
+//
+// AON_C
+//
+
+#define R_BE_SEC_CTRL 0x0C00
+#define B_BE_SEC_FWDL_TIME BIT(23)
+#define B_BE_SEC_AUTH_DONE BIT(22)
+#define B_BE_SEC_DCPU_IDMEM_SIZE_CONFIG_SH 19
+#define B_BE_SEC_DCPU_IDMEM_SIZE_CONFIG_MSK 0x7
+#define B_BE_SEC_WCPU_IDMEM_SIZE_CONFIG_SH 16
+#define B_BE_SEC_WCPU_IDMEM_SIZE_CONFIG_MSK 0x7
+#define B_BE_SEC_UART_RX_EN BIT(4)
+#define B_BE_SEC_UART_TX_EN BIT(3)
+#define B_BE_SEC_JTAG_EN BIT(2)
+#define B_BE_SEC_SIC_EN BIT(1)
+
+#define R_BE_FILTER_MODEL_ADDR 0x0C04
+#define B_BE_SEC_FILTER_MODEL_ADDR_SH 0
+#define B_BE_SEC_FILTER_MODEL_ADDR_MSK 0xffffffffL
+
+#define R_BE_EFUSE_CTRL_S 0x0C30
+#define B_BE_EF_MODE_SEL_S_SH 30
+#define B_BE_EF_MODE_SEL_S_MSK 0x3
+#define B_BE_EF_RDY_S BIT(29)
+#define B_BE_EF_ADDR_S_SH 0
+#define B_BE_EF_ADDR_S_MSK 0xffff
+
+#define R_BE_EFUSE_CTRL_1_V1_S 0x0C34
+#define B_BE_EF_DATA_S_SH 0
+#define B_BE_EF_DATA_S_MSK 0xffffffffL
+
+#define R_BE_EFUSE_TEST_V1_S 0x0C38
+#define B_BE_EF_SCAN_SADR_S_SH 16
+#define B_BE_EF_SCAN_SADR_S_MSK 0xffff
+#define B_BE_EF_SCAN_EADR_S_SH 0
+#define B_BE_EF_SCAN_EADR_S_MSK 0xffff
+
+#define R_BE_EFUSE_TEST_1_V1_S 0x0C3C
+#define B_BE_EF_CRES_SEL_S BIT(31)
+#define B_BE_EF_SCAN_TRPT_S BIT(7)
+#define B_BE_EF_SCAN_FTHR_S_SH 0
+#define B_BE_EF_SCAN_FTHR_S_MSK 0x7f
+
+//
+// WL_BE_Reg_CMAC_0.xls
+//
+
+//
+// COMMON
+//
+
+#define R_BE_CMAC_FUNC_EN 0xC000
+#define R_BE_CMAC_FUNC_EN_C1 0xE000
+#define B_BE_CMAC_CRPRT BIT(31)
+#define B_BE_CMAC_EN BIT(30)
+#define B_BE_CMAC_TXEN BIT(29)
+#define B_BE_CMAC_RXEN BIT(28)
+#define B_BE_FORCE_CMACREG_GCKEN BIT(15)
+#define B_BE_PHYINTF_EN BIT(5)
+#define B_BE_CMAC_DMA_EN BIT(4)
+#define B_BE_PTCLTOP_EN BIT(3)
+#define B_BE_SCHEDULER_EN BIT(2)
+#define B_BE_TMAC_EN BIT(1)
+#define B_BE_RMAC_EN BIT(0)
+
+#define R_BE_CK_EN 0xC004
+#define R_BE_CK_EN_C1 0xE004
+#define B_BE_CMAC_CKEN BIT(30)
+#define B_BE_PHYINTF_CKEN BIT(5)
+#define B_BE_CMAC_DMA_CKEN BIT(4)
+#define B_BE_PTCLTOP_CKEN BIT(3)
+#define B_BE_SCHEDULEB_BE_CKEN BIT(2)
+#define B_BE_TMAC_CKEN BIT(1)
+#define B_BE_RMAC_CKEN BIT(0)
+
+#define R_BE_CMAC_TABLE 0xC008
+#define R_BE_CMAC_TABLE_C1 0xE008
+#define B_BE_CMAC_TABLE_IO_RST BIT(16)
+#define B_BE_CMAC_TABLE_ADDR_HOLE_SH 0
+#define B_BE_CMAC_TABLE_ADDR_HOLE_MSK 0xffff
+
+#define R_BE_WMAC_RFMOD 0xC010
+#define R_BE_WMAC_RFMOD_C1 0xE010
+#define B_BE_CMAC_ASSERTION BIT(31)
+#define B_BE_WMAC_RFMOD_SH 0
+#define B_BE_WMAC_RFMOD_MSK 0x7
+
+#define R_BE_CMAC_HWSSN01 0xC020
+#define R_BE_CMAC_HWSSN01_C1 0xE020
+#define B_BE_HW_CMAC_SSN1_SH 16
+#define B_BE_HW_CMAC_SSN1_MSK 0xfff
+#define B_BE_HW_CMAC_SSN0_SH 0
+#define B_BE_HW_CMAC_SSN0_MSK 0xfff
+
+#define R_BE_CMAC_HWSSN23 0xC024
+#define R_BE_CMAC_HWSSN23_C1 0xE024
+#define B_BE_HW_CMAC_SSN3_SH 16
+#define B_BE_HW_CMAC_SSN3_MSK 0xfff
+#define B_BE_HW_CMAC_SSN2_SH 0
+#define B_BE_HW_CMAC_SSN2_MSK 0xfff
+
+#define R_BE_CMAC_HWSSN45 0xC028
+#define R_BE_CMAC_HWSSN45_C1 0xE028
+#define B_BE_HW_CMAC_SSN5_SH 16
+#define B_BE_HW_CMAC_SSN5_MSK 0xfff
+#define B_BE_HW_CMAC_SSN4_SH 0
+#define B_BE_HW_CMAC_SSN4_MSK 0xfff
+
+#define R_BE_CMAC_HWSSN67 0xC02C
+#define R_BE_CMAC_HWSSN67_C1 0xE02C
+#define B_BE_HW_CMAC_SSN7_SH 16
+#define B_BE_HW_CMAC_SSN7_MSK 0xfff
+#define B_BE_HW_CMAC_SSN6_SH 0
+#define B_BE_HW_CMAC_SSN6_MSK 0xfff
+
+#define R_BE_R_BIST_CTRL 0xC040
+#define R_BE_R_BIST_CTRL_C1 0xE040
+#define B_BE_R_BIST_TMCK_W BIT(15)
+#define B_BE_R_BIST_DYN_READ_EN BIT(14)
+#define B_BE_R_BIST_LOOP_MODE BIT(13)
+#define B_BE_R_BIST_LVDRF_CLKDIS BIT(12)
+#define B_BE_R_BIST_DRF_RESUME BIT(3)
+#define B_BE_R_BIST_DRF_MODE BIT(2)
+#define B_BE_R_BIST_MODE BIT(1)
+#define B_BE_R_BIST_RSTN_ALL BIT(0)
+
+#define R_BE_SYM_MEM_RM_CTRL 0xC044
+#define R_BE_SYM_MEM_RM_CTRL_C1 0xE044
+#define B_BE_R_SYM_MEM_RMV_FABDBG_SH 30
+#define B_BE_R_SYM_MEM_RMV_FABDBG_MSK 0x3
+#define B_BE_R_SYM_MEM_RMV_SIGN BIT(29)
+#define B_BE_R_SYM_MEM_RMV_2PRF BIT(27)
+#define B_BE_R_SYM_MEM_RMV_1PRF BIT(26)
+#define B_BE_R_SYM_MEM_RMV_1PSR BIT(25)
+#define B_BE_R_SYM_MEM_RMV_ROM BIT(24)
+#define B_BE_R_SYM_MEM_RME_WL_SH 4
+#define B_BE_R_SYM_MEM_RME_WL_MSK 0xf
+
+#define R_BE_PARAM_BIST_RSTN 0xC050
+#define R_BE_PARAM_BIST_RSTN_C1 0xE050
+#define B_BE_BIST_RST_N_SH 0
+#define B_BE_BIST_RST_N_MSK 0x7ff
+
+#define R_BE_PARAM_BIST_DONE 0xC054
+#define R_BE_PARAM_BIST_DONE_C1 0xE054
+#define B_BE_BIST_DONE_SH 0
+#define B_BE_BIST_DONE_MSK 0xffffffffL
+
+#define R_BE_PARAM_BIST_FAIL 0xC058
+#define R_BE_PARAM_BIST_FAIL_C1 0xE058
+#define B_BE_BIST_FAIL_SH 0
+#define B_BE_BIST_FAIL_MSK 0xffffffffL
+
+#define R_BE_PARAM_DRF_PAUSE 0xC05C
+#define R_BE_PARAM_DRF_PAUSE_C1 0xE05C
+#define B_BE_BIST_DRF_PAUSE_CMAC_SH 0
+#define B_BE_BIST_DRF_PAUSE_CMAC_MSK 0xffffffffL
+
+#define R_BE_PARAM_BIST_RSTN_SHARE 0xC060
+#define R_BE_PARAM_BIST_RSTN_SHARE_C1 0xE060
+#define B_BE_R_BIST_RST_N_CMAC_SHARE_SH 0
+#define B_BE_R_BIST_RST_N_CMAC_SHARE_MSK 0x1f
+
+#define R_BE_PARAM_BIST_DONE_SHARE 0xC064
+#define R_BE_PARAM_BIST_DONE_SHARE_C1 0xE064
+#define B_BE_BIST_DONE_CMAC_SHARE_SH 0
+#define B_BE_BIST_DONE_CMAC_SHARE_MSK 0xffffffffL
+
+#define R_BE_PARAM_BIST_FAIL_SHARE 0xC068
+#define R_BE_PARAM_BIST_FAIL_SHARE_C1 0xE068
+#define B_BE_BIST_FAIL_CMAC_SHARE_SH 0
+#define B_BE_BIST_FAIL_CMAC_SHARE_MSK 0xffffffffL
+
+#define R_BE_RARAM_DRF_PAUSE_SHARE 0xC06C
+#define R_BE_RARAM_DRF_PAUSE_SHARE_C1 0xE06C
+#define B_BE_BIST_DRF_PAUSE_CMAC_SHARE_SH 0
+#define B_BE_BIST_DRF_PAUSE_CMAC_SHARE_MSK 0xffffffffL
+
+#define R_BE_GID_POSITION0 0xC070
+#define R_BE_GID_POSITION0_C1 0xE070
+#define B_BE_GID_15_00_POSITION_SH 0
+#define B_BE_GID_15_00_POSITION_MSK 0xffffffffL
+
+#define R_BE_GID_POSITION1 0xC074
+#define R_BE_GID_POSITION1_C1 0xE074
+#define B_BE_GID_31_16_POSITION_SH 0
+#define B_BE_GID_31_16_POSITION_MSK 0xffffffffL
+
+#define R_BE_GID_POSITION2 0xC078
+#define R_BE_GID_POSITION2_C1 0xE078
+#define B_BE_GID_47_32_POSITION_SH 0
+#define B_BE_GID_47_32_POSITION_MSK 0xffffffffL
+
+#define R_BE_GID_POSITION3 0xC07C
+#define R_BE_GID_POSITION3_C1 0xE07C
+#define B_BE_GID_63_48_POSITION_SH 0
+#define B_BE_GID_63_48_POSITION_MSK 0xffffffffL
+
+#define R_BE_GID_POSITION_EN0 0xC080
+#define R_BE_GID_POSITION_EN0_C1 0xE080
+#define B_BE_GID_31_00_POSITION_EN_SH 0
+#define B_BE_GID_31_00_POSITION_EN_MSK 0xffffffffL
+
+#define R_BE_GID_POSITION_EN1 0xC084
+#define R_BE_GID_POSITION_EN1_C1 0xE084
+#define B_BE_GID_63_32_POSITION_EN_SH 0
+#define B_BE_GID_63_32_POSITION_EN_MSK 0xffffffffL
+
+#define R_BE_TX_SUB_BAND_VALUE 0xC088
+#define R_BE_TX_SUB_BAND_VALUE_C1 0xE088
+#define B_BE_TXSB_160M_SH 12
+#define B_BE_TXSB_160M_MSK 0xf
+#define B_BE_TXSB_80M_SH 8
+#define B_BE_TXSB_80M_MSK 0xf
+#define B_BE_TXSB_40M_SH 4
+#define B_BE_TXSB_40M_MSK 0xf
+#define B_BE_TXSB_20M_SH 0
+#define B_BE_TXSB_20M_MSK 0xf
+
+#define R_BE_PTCL_RRSR0 0xC08C
+#define R_BE_PTCL_RRSR0_C1 0xE08C
+#define B_BE_RRSR_HE_SH 24
+#define B_BE_RRSR_HE_MSK 0xff
+#define B_BE_RRSR_VHT_SH 16
+#define B_BE_RRSR_VHT_MSK 0xff
+#define B_BE_RRSR_HT_SH 8
+#define B_BE_RRSR_HT_MSK 0xff
+#define B_BE_RRSR_OFDM_SH 0
+#define B_BE_RRSR_OFDM_MSK 0xff
+
+#define R_BE_PTCL_RRSR1 0xC090
+#define R_BE_PTCL_RRSR1_C1 0xE090
+#define B_BE_RRSR_EHT_SH 16
+#define B_BE_RRSR_EHT_MSK 0xff
+#define B_BE_RRSR_RATE_EN_SH 8
+#define B_BE_RRSR_RATE_EN_MSK 0x1f
+#define B_BE_RSC_SH 6
+#define B_BE_RSC_MSK 0x3
+#define B_BE_RRSR_CCK_SH 0
+#define B_BE_RRSR_CCK_MSK 0xf
+
+#define R_BE_C0_EHT_SIG_MCS 0xC098
+#define R_BE_C0_EHT_SIG_MCS_C1 0xE098
+#define B_BE_EHT_SIG_MCS_4_SH 8
+#define B_BE_EHT_SIG_MCS_4_MSK 0x3
+#define B_BE_EHT_SIG_MCS_3_SH 6
+#define B_BE_EHT_SIG_MCS_3_MSK 0x3
+#define B_BE_EHT_SIG_MCS_2_SH 4
+#define B_BE_EHT_SIG_MCS_2_MSK 0x3
+#define B_BE_EHT_SIG_MCS_1_SH 2
+#define B_BE_EHT_SIG_MCS_1_MSK 0x3
+#define B_BE_EHT_SIG_MCS_0_SH 0
+#define B_BE_EHT_SIG_MCS_0_MSK 0x3
+
+#define R_BE_FWC00IMR 0xC100
+#define R_BE_FWC00IMR_C1 0xE100
+#define B_BE_FS_PSTIMER_6_INT_EN BIT(30)
+#define B_BE_FS_SND_RDY_INT_EN BIT(29)
+#define B_BE_FS_RP_END_INT_EN BIT(28)
+#define B_BE_FS_RXBCN_TO_CNT_INT_EN BIT(27)
+#define B_BE_FS_RXBCN_HIT_INT_EN BIT(26)
+#define B_BE_FS_RX_MATCH_RTT_INT_EN BIT(25)
+#define B_BE_FS_BCNQ_LOCK_INT_EN BIT(24)
+#define B_BE_FS_P2P1_CTWEND_INT_EN BIT(23)
+#define B_BE_FS_P2P1_TSF32_TOGGLE_INT_EN BIT(22)
+#define B_BE_FS_P2P1_RFON_INT_EN BIT(21)
+#define B_BE_FS_P2P1_RFOFF_INT_EN BIT(20)
+#define B_BE_FS_P2P0_CTWEND_INT_EN BIT(19)
+#define B_BE_FS_P2P0_TSF32_TOGGLE_INT_EN BIT(18)
+#define B_BE_FS_P2P0_RFON_INT_EN BIT(17)
+#define B_BE_FS_P2P0_RFOFF_INT_EN BIT(16)
+#define B_BE_FS_MACID_PWRCHANGE3_INT_EN BIT(15)
+#define B_BE_FS_MACID_PWRCHANGE2_INT_EN BIT(14)
+#define B_BE_FS_MACID_PWRCHANGE1_INT_EN BIT(13)
+#define B_BE_FS_MACID_PWRCHANGE0_INT_EN BIT(12)
+#define B_BE_FS_RXFTMREQ_INT_EN BIT(11)
+#define B_BE_FS_RXFTM_INT_EN BIT(10)
+#define B_BE_FS_FTM_PTT_EN BIT(9)
+#define B_BE_FS_TXFTM_INT_EN BIT(8)
+#define B_BE_FS_SOUND_DONE_INT_EN BIT(7)
+#define B_BE_FS_RXDONE_INT_EN BIT(6)
+#define B_BE_FS_PSTIMER_5_INT_EN BIT(5)
+#define B_BE_FS_PSTIMER_4_INT_EN BIT(4)
+#define B_BE_FS_PSTIMER_3_INT_EN BIT(3)
+#define B_BE_FS_PSTIMER_2_INT_EN BIT(2)
+#define B_BE_FS_PSTIMER_1_INT_EN BIT(1)
+#define B_BE_FS_PSTIMER_0_INT_EN BIT(0)
+
+#define R_BE_FWC00ISR 0xC104
+#define R_BE_FWC00ISR_C1 0xE104
+#define B_BE_FS_PSTIMER_6_INT BIT(30)
+#define B_BE_FS_SND_RDY_INT BIT(29)
+#define B_BE_FS_RP_END_INT BIT(28)
+#define B_BE_FS_RXBCN_TO_CNT_INT BIT(27)
+#define B_BE_FS_RXBCN_HIT_INT BIT(26)
+#define B_BE_FS_RX_MATCH_RTT_INT BIT(25)
+#define B_BE_FS_BCNQ_LOCK_INT BIT(24)
+#define B_BE_FS_MACID_PWRCHANGE3_INT BIT(15)
+#define B_BE_FS_MACID_PWRCHANGE2_INT BIT(14)
+#define B_BE_FS_MACID_PWRCHANGE1_INT BIT(13)
+#define B_BE_FS_MACID_PWRCHANGE0_INT BIT(12)
+#define B_BE_FS_RXFTMREQ_INT BIT(11)
+#define B_BE_FS_RXFTM_INT BIT(10)
+#define B_BE_FS_FTM_PTT_INT BIT(9)
+#define B_BE_FS_TXFTM_INT BIT(8)
+#define B_BE_FS_SOUND_DONE_INT BIT(7)
+#define B_BE_FS_RXDONE_INT BIT(6)
+#define B_BE_FS_PSTIMER_5_INT BIT(5)
+#define B_BE_FS_PSTIMER_4_INT BIT(4)
+#define B_BE_FS_PSTIMER_3_INT BIT(3)
+#define B_BE_FS_PSTIMER_2_INT BIT(2)
+#define B_BE_FS_PSTIMER_1_INT BIT(1)
+#define B_BE_FS_PSTIMER_0_INT BIT(0)
+
+#define R_BE_FWC01IMR 0xC108
+#define R_BE_FWC01IMR_C1 0xE108
+#define B_BE_FS_P0_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_BE_FS_P0_RXMTF1MRR0_INT_EN BIT(21)
+#define B_BE_FS_P0_RXMTF0_INT_EN BIT(20)
+#define B_BE_FS_P0_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_BE_FS_P0_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_BE_FS_P0_TRIGGER_PKT_INT_EN BIT(17)
+#define B_BE_FS_P0_EOSP_INT_EN BIT(16)
+#define B_BE_FS_P0_TXPKTIN_EN BIT(15)
+#define B_BE_FS_P0_TX_NULL1_INT_EN BIT(14)
+#define B_BE_FS_P0_TX_NULL0_INT_EN BIT(13)
+#define B_BE_FS_P0_RX_UMD0_INT_EN BIT(12)
+#define B_BE_FS_P0_RX_UMD1_INT_EN BIT(11)
+#define B_BE_FS_P0_RX_BMD0_INT_EN BIT(10)
+#define B_BE_FS_P0_RX_BMD1_INT_EN BIT(9)
+#define B_BE_FS_P0_RXBCNOK_INT_EN BIT(8)
+#define B_BE_FS_P0MB0_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P0MB0_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P0MB0_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P0MB0_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P0MB0_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P0MB0_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC01ISR 0xC10C
+#define R_BE_FWC01ISR_C1 0xE10C
+#define B_BE_FS_P0_RXBCN_NOHIT_INT BIT(22)
+#define B_BE_FS_P0_RXMTF1MRR0_INT BIT(21)
+#define B_BE_FS_P0_RXMTF0_INT BIT(20)
+#define B_BE_FS_P0_RX_UAPSDMD1_INT BIT(19)
+#define B_BE_FS_P0_RX_UAPSDMD0_INT BIT(18)
+#define B_BE_FS_P0_TRIGGER_PKT_INT BIT(17)
+#define B_BE_FS_P0_EOSP_INT BIT(16)
+#define B_BE_FS_P0_TXPKTIN_INT BIT(15)
+#define B_BE_FS_P0_TX_NULL1_INT BIT(14)
+#define B_BE_FS_P0_TX_NULL0_INT BIT(13)
+#define B_BE_FS_P0_RX_UMD0_INT BIT(12)
+#define B_BE_FS_P0_RX_UMD1_INT BIT(11)
+#define B_BE_FS_P0_RX_BMD0_INT BIT(10)
+#define B_BE_FS_P0_RX_BMD1_INT BIT(9)
+#define B_BE_FS_P0_RXBCNOK_INT BIT(8)
+#define B_BE_FS_P0MB0_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P0MB0_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P0MB0_HIQWND_INT BIT(3)
+#define B_BE_FS_P0MB0_TBTT_INT BIT(2)
+#define B_BE_FS_P0MB0_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P0MB0_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC02IMR 0xC110
+#define R_BE_FWC02IMR_C1 0xE110
+#define B_BE_FS_P1_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_BE_FS_P1_RXMTF1MRR0_INT_EN BIT(21)
+#define B_BE_FS_P1_RXMTF0_INT_EN BIT(20)
+#define B_BE_FS_P1_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_BE_FS_P1_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_BE_FS_P1_TRIGGER_PKT_INT_EN BIT(17)
+#define B_BE_FS_P1_EOSP_INT_EN BIT(16)
+#define B_BE_FS_P1_TXPKTIN_INT_EN BIT(15)
+#define B_BE_FS_P1_TX_NULL1_INT_EN BIT(14)
+#define B_BE_FS_P1_TX_NULL0_INT_EN BIT(13)
+#define B_BE_FS_P1_RX_UMD0_INT_EN BIT(12)
+#define B_BE_FS_P1_RX_UMD1_INT_EN BIT(11)
+#define B_BE_FS_P1_RX_BMD0_INT_EN BIT(10)
+#define B_BE_FS_P1_RX_BMD1_INT_EN BIT(9)
+#define B_BE_FS_P1_RXBCNOK_INT_EN BIT(8)
+#define B_BE_FS_P1_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P1_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P1_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P1_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P1_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P1_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC02ISR 0xC114
+#define R_BE_FWC02ISR_C1 0xE114
+#define B_BE_FS_P1_RXBCN_NOHIT_INT BIT(22)
+#define B_BE_FS_P1_RXMTF1MRR0_INT BIT(21)
+#define B_BE_FS_P1_RXMTF0_INT BIT(20)
+#define B_BE_FS_P1_RX_UAPSDMD1_INT BIT(19)
+#define B_BE_FS_P1_RX_UAPSDMD0_INT BIT(18)
+#define B_BE_FS_P1_TRIGGER_PKT_INT BIT(17)
+#define B_BE_FS_P1_EOSP_INT BIT(16)
+#define B_BE_FS_P1_TXPKTIN_INT BIT(15)
+#define B_BE_FS_P1_TX_NULL1_INT BIT(14)
+#define B_BE_FS_P1_TX_NULL0_INT BIT(13)
+#define B_BE_FS_P1_RX_UMD0_INT BIT(12)
+#define B_BE_FS_P1_RX_UMD1_INT BIT(11)
+#define B_BE_FS_P1_RX_BMD0_INT BIT(10)
+#define B_BE_FS_P1_RX_BMD1_INT BIT(9)
+#define B_BE_FS_P1_RXBCNOK_INT BIT(8)
+#define B_BE_FS_P1_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P1_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P1_HIQWND_INT BIT(3)
+#define B_BE_FS_P1_TBTT_INT BIT(2)
+#define B_BE_FS_P1_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P1_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC03IMR 0xC118
+#define R_BE_FWC03IMR_C1 0xE118
+#define B_BE_FS_P2_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_BE_FS_P2_RXMTF1MRR0_INT_EN BIT(21)
+#define B_BE_FS_P2_RXMTF0_INT_EN BIT(20)
+#define B_BE_FS_P2_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_BE_FS_P2_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_BE_FS_P2_TRIGGER_PKT_INT_EN BIT(17)
+#define B_BE_FS_P2_EOSP_INT_EN BIT(16)
+#define B_BE_FS_P2_TXPKTIN_INT_EN BIT(15)
+#define B_BE_FS_P2_TX_NULL1_INT_EN BIT(14)
+#define B_BE_FS_P2_TX_NULL0_INT_EN BIT(13)
+#define B_BE_FS_P2_RX_UMD0_INT_EN BIT(12)
+#define B_BE_FS_P2_RX_UMD1_INT_EN BIT(11)
+#define B_BE_FS_P2_RX_BMD0_INT_EN BIT(10)
+#define B_BE_FS_P2_RX_BMD1_INT_EN BIT(9)
+#define B_BE_FS_P2_RXBCNOK_INT_EN BIT(8)
+#define B_BE_FS_P2_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P2_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P2_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P2_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P2_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P2_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC03ISR 0xC11C
+#define R_BE_FWC03ISR_C1 0xE11C
+#define B_BE_FS_P2_RXBCN_NOHIT_INT BIT(22)
+#define B_BE_FS_P2_RXMTF1MRR0_INT BIT(21)
+#define B_BE_FS_P2_RXMTF0_INT BIT(20)
+#define B_BE_FS_P2_RX_UAPSDMD1_INT BIT(19)
+#define B_BE_FS_P2_RX_UAPSDMD0_INT BIT(18)
+#define B_BE_FS_P2_TRIGGER_PKT_INT BIT(17)
+#define B_BE_FS_P2_EOSP_INT BIT(16)
+#define B_BE_FS_P2_TXPKTIN_INT BIT(15)
+#define B_BE_FS_P2_TX_NULL1_INT BIT(14)
+#define B_BE_FS_P2_TX_NULL0_INT BIT(13)
+#define B_BE_FS_P2_RX_UMD0_INT BIT(12)
+#define B_BE_FS_P2_RX_UMD1_INT BIT(11)
+#define B_BE_FS_P2_RX_BMD0_INT BIT(10)
+#define B_BE_FS_P2_RX_BMD1_INT BIT(9)
+#define B_BE_FS_P2_RXBCNOK_INT BIT(8)
+#define B_BE_FS_P2_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P2_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P2_HIQWND_INT BIT(3)
+#define B_BE_FS_P2_TBTT_INT BIT(2)
+#define B_BE_FS_P2_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P2_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC04IMR 0xC120
+#define R_BE_FWC04IMR_C1 0xE120
+#define B_BE_FS_P3_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_BE_FS_P3_RXMTF1MRR0_INT_EN BIT(21)
+#define B_BE_FS_P3_RXMTF0_INT_EN BIT(20)
+#define B_BE_FS_P3_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_BE_FS_P3_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_BE_FS_P3_TRIGGER_PKT_INT_EN BIT(17)
+#define B_BE_FS_P3_EOSP_INT_EN BIT(16)
+#define B_BE_FS_P3_TXPKTIN_INT_EN BIT(15)
+#define B_BE_FS_P3_TX_NULL1_INT_EN BIT(14)
+#define B_BE_FS_P3_TX_NULL0_INT_EN BIT(13)
+#define B_BE_FS_P3_RX_UMD0_INT_EN BIT(12)
+#define B_BE_FS_P3_RX_UMD1_INT_EN BIT(11)
+#define B_BE_FS_P3_RX_BMD0_INT_EN BIT(10)
+#define B_BE_FS_P3_RX_BMD1_INT_EN BIT(9)
+#define B_BE_FS_P3_RXBCNOK_INT_EN BIT(8)
+#define B_BE_FS_P3_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P3_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P3_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P3_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P3_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P3_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC04ISR 0xC124
+#define R_BE_FWC04ISR_C1 0xE124
+#define B_BE_FS_P3_RXBCN_NOHIT_INT BIT(22)
+#define B_BE_FS_P3_RXMTF1MRR0_INT BIT(21)
+#define B_BE_FS_P3_RXMTF0_INT BIT(20)
+#define B_BE_FS_P3_RX_UAPSDMD1_INT BIT(19)
+#define B_BE_FS_P3_RX_UAPSDMD0_INT BIT(18)
+#define B_BE_FS_P3_TRIGGER_PKT_INT BIT(17)
+#define B_BE_FS_P3_EOSP_INT BIT(16)
+#define B_BE_FS_P3_TXPKTIN_INT BIT(15)
+#define B_BE_FS_P3_TX_NULL1_INT BIT(14)
+#define B_BE_FS_P3_TX_NULL0_INT BIT(13)
+#define B_BE_FS_P3_RX_UMD0_INT BIT(12)
+#define B_BE_FS_P3_RX_UMD1_INT BIT(11)
+#define B_BE_FS_P3_RX_BMD0_INT BIT(10)
+#define B_BE_FS_P3_RX_BMD1_INT BIT(9)
+#define B_BE_FS_P3_RXBCNOK_INT BIT(8)
+#define B_BE_FS_P3_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P3_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P3_HIQWND_INT BIT(3)
+#define B_BE_FS_P3_TBTT_INT BIT(2)
+#define B_BE_FS_P3_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P3_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC05IMR 0xC128
+#define R_BE_FWC05IMR_C1 0xE128
+#define B_BE_FS_P4_RXBCN_NOHIT_INT_EN BIT(22)
+#define B_BE_FS_P4_RXMTF1MRR0_INT_EN BIT(21)
+#define B_BE_FS_P4_RXMTF0_INT_EN BIT(20)
+#define B_BE_FS_P4_RX_UAPSDMD1_INT_EN BIT(19)
+#define B_BE_FS_P4_RX_UAPSDMD0_INT_EN BIT(18)
+#define B_BE_FS_P4_TRIGGER_PKT_INT_EN BIT(17)
+#define B_BE_FS_P4_EOSP_INT_EN BIT(16)
+#define B_BE_FS_P4_TXPKTIN_INT_EN BIT(15)
+#define B_BE_FS_P4_TX_NULL1_INT_EN BIT(14)
+#define B_BE_FS_P4_TX_NULL0_INT_EN BIT(13)
+#define B_BE_FS_P4_RX_UMD0_INT_EN BIT(12)
+#define B_BE_FS_P4_RX_UMD1_INT_EN BIT(11)
+#define B_BE_FS_P4_RX_BMD0_INT_EN BIT(10)
+#define B_BE_FS_P4_RX_BMD1_INT_EN BIT(9)
+#define B_BE_FS_P4_RXBCNOK_INT_EN BIT(8)
+#define B_BE_FS_P4_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P4_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P4_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P4_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P4_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P4_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC05ISR 0xC12C
+#define R_BE_FWC05ISR_C1 0xE12C
+#define B_BE_FS_P4_RXBCN_NOHIT_INT BIT(22)
+#define B_BE_FS_P4_RXMTF1MRR0_INT BIT(21)
+#define B_BE_FS_P4_RXMTF0_INT BIT(20)
+#define B_BE_FS_P4_RX_UAPSDMD1_INT BIT(19)
+#define B_BE_FS_P4_RX_UAPSDMD0_INT BIT(18)
+#define B_BE_FS_P4_TRIGGER_PKT_INT BIT(17)
+#define B_BE_FS_P4_EOSP_INT BIT(16)
+#define B_BE_FS_P4_TXPKTIN_INT BIT(15)
+#define B_BE_FS_P4_TX_NULL1_INT BIT(14)
+#define B_BE_FS_P4_TX_NULL0_INT BIT(13)
+#define B_BE_FS_P4_RX_UMD0_INT BIT(12)
+#define B_BE_FS_P4_RX_UMD1_INT BIT(11)
+#define B_BE_FS_P4_RX_BMD0_INT BIT(10)
+#define B_BE_FS_P4_RX_BMD1_INT BIT(9)
+#define B_BE_FS_P4_RXBCNOK_INT BIT(8)
+#define B_BE_FS_P4_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P4_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P4_HIQWND_INT BIT(3)
+#define B_BE_FS_P4_TBTT_INT BIT(2)
+#define B_BE_FS_P4_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P4_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC06IMR 0xC130
+#define R_BE_FWC06IMR_C1 0xE130
+#define B_BE_FS_P0MB4_TXBCNERR_INT_EN BIT(29)
+#define B_BE_FS_P0MB4_TXBCNOK_INT_EN BIT(28)
+#define B_BE_FS_P0MB4_HIQWND_INT_EN BIT(27)
+#define B_BE_FS_P0MB4_TBTT_INT_EN BIT(26)
+#define B_BE_FS_P0MB4_TBTTERLY_INT_EN BIT(25)
+#define B_BE_FS_P0MB4_BCNERLY_INT_EN BIT(24)
+#define B_BE_FS_P0MB3_TXBCNERR_INT_EN BIT(21)
+#define B_BE_FS_P0MB3_TXBCNOK_INT_EN BIT(20)
+#define B_BE_FS_P0MB3_HIQWND_INT_EN BIT(19)
+#define B_BE_FS_P0MB3_TBTT_INT_EN BIT(18)
+#define B_BE_FS_P0MB3_TBTTERLY_INT_EN BIT(17)
+#define B_BE_FS_P0MB3_BCNERLY_INT_EN BIT(16)
+#define B_BE_FS_P0MB2_TXBCNERR_INT_EN BIT(13)
+#define B_BE_FS_P0MB2_TXBCNOK_INT_EN BIT(12)
+#define B_BE_FS_P0MB2_HIQWND_INT_EN BIT(11)
+#define B_BE_FS_P0MB2_TBTT_INT_EN BIT(10)
+#define B_BE_FS_P0MB2_TBTTERLY_INT_EN BIT(9)
+#define B_BE_FS_P0MB2_BCNERLY_INT_EN BIT(8)
+#define B_BE_FS_P0MB1_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P0MB1_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P0MB1_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P0MB1_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P0MB1_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P0MB1_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC06ISR 0xC134
+#define R_BE_FWC06ISR_C1 0xE134
+#define B_BE_FS_P0MB4_TXBCNERR_INT BIT(29)
+#define B_BE_FS_P0MB4_TXBCNOK_INT BIT(28)
+#define B_BE_FS_P0MB4_HIQWND_INT BIT(27)
+#define B_BE_FS_P0MB4_TBTT_INT BIT(26)
+#define B_BE_FS_P0MB4_TBTTERLY_INT BIT(25)
+#define B_BE_FS_P0MB4_BCNERLY_INT BIT(24)
+#define B_BE_FS_P0MB3_TXBCNERR_INT BIT(21)
+#define B_BE_FS_P0MB3_TXBCNOK_INT BIT(20)
+#define B_BE_FS_P0MB3_HIQWND_INT BIT(19)
+#define B_BE_FS_P0MB3_TBTT_INT BIT(18)
+#define B_BE_FS_P0MB3_TBTTERLY_INT BIT(17)
+#define B_BE_FS_P0MB3_BCNERLY_INT BIT(16)
+#define B_BE_FS_P0MB2_TXBCNERR_INT BIT(13)
+#define B_BE_FS_P0MB2_TXBCNOK_INT BIT(12)
+#define B_BE_FS_P0MB2_HIQWND_INT BIT(11)
+#define B_BE_FS_P0MB2_TBTT_INT BIT(10)
+#define B_BE_FS_P0MB2_TBTTERLY_INT BIT(9)
+#define B_BE_FS_P0MB2_BCNERLY_INT BIT(8)
+#define B_BE_FS_P0MB1_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P0MB1_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P0MB1_HIQWND_INT BIT(3)
+#define B_BE_FS_P0MB1_TBTT_INT BIT(2)
+#define B_BE_FS_P0MB1_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P0MB1_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC07IMR 0xC138
+#define R_BE_FWC07IMR_C1 0xE138
+#define B_BE_FS_P0MB8_TXBCNERR_INT_EN BIT(29)
+#define B_BE_FS_P0MB8_TXBCNOK_INT_EN BIT(28)
+#define B_BE_FS_P0MB8_HIQWND_INT_EN BIT(27)
+#define B_BE_FS_P0MB8_TBTT_INT_EN BIT(26)
+#define B_BE_FS_P0MB8_TBTTERLY_INT_EN BIT(25)
+#define B_BE_FS_P0MB8_BCNERLY_INT_EN BIT(24)
+#define B_BE_FS_P0MB7_TXBCNERR_INT_EN BIT(21)
+#define B_BE_FS_P0MB7_TXBCNOK_INT_EN BIT(20)
+#define B_BE_FS_P0MB7_HIQWND_INT_EN BIT(19)
+#define B_BE_FS_P0MB7_TBTT_INT_EN BIT(18)
+#define B_BE_FS_P0MB7_TBTTERLY_INT_EN BIT(17)
+#define B_BE_FS_P0MB7_BCNERLY_INT_EN BIT(16)
+#define B_BE_FS_P0MB6_TXBCNERR_INT_EN BIT(13)
+#define B_BE_FS_P0MB6_TXBCNOK_INT_EN BIT(12)
+#define B_BE_FS_P0MB6_HIQWND_INT_EN BIT(11)
+#define B_BE_FS_P0MB6_TBTT_INT_EN BIT(10)
+#define B_BE_FS_P0MB6_TBTTERLY_INT_EN BIT(9)
+#define B_BE_FS_P0MB6_BCNERLY_INT_EN BIT(8)
+#define B_BE_FS_P0MB5_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P0MB5_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P0MB5_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P0MB5_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P0MB5_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P0MB5_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC07ISR 0xC13C
+#define R_BE_FWC07ISR_C1 0xE13C
+#define B_BE_FS_P0MB8_TXBCNERR_INT BIT(29)
+#define B_BE_FS_P0MB8_TXBCNOK_INT BIT(28)
+#define B_BE_FS_P0MB8_HIQWND_INT BIT(27)
+#define B_BE_FS_P0MB8_TBTT_INT BIT(26)
+#define B_BE_FS_P0MB8_TBTTERLY_INT BIT(25)
+#define B_BE_FS_P0MB8_BCNERLY_INT BIT(24)
+#define B_BE_FS_P0MB7_TXBCNERR_INT BIT(21)
+#define B_BE_FS_P0MB7_TXBCNOK_INT BIT(20)
+#define B_BE_FS_P0MB7_HIQWND_INT BIT(19)
+#define B_BE_FS_P0MB7_TBTT_INT BIT(18)
+#define B_BE_FS_P0MB7_TBTTERLY_INT BIT(17)
+#define B_BE_FS_P0MB7_BCNERLY_INT BIT(16)
+#define B_BE_FS_P0MB6_TXBCNERR_INT BIT(13)
+#define B_BE_FS_P0MB6_TXBCNOK_INT BIT(12)
+#define B_BE_FS_P0MB6_HIQWND_INT BIT(11)
+#define B_BE_FS_P0MB6_TBTT_INT BIT(10)
+#define B_BE_FS_P0MB6_TBTTERLY_INT BIT(9)
+#define B_BE_FS_P0MB6_BCNERLY_INT BIT(8)
+#define B_BE_FS_P0MB5_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P0MB5_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P0MB5_HIQWND_INT BIT(3)
+#define B_BE_FS_P0MB5_TBTT_INT BIT(2)
+#define B_BE_FS_P0MB5_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P0MB5_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC08IMR 0xC140
+#define R_BE_FWC08IMR_C1 0xE140
+#define B_BE_FS_P0MB12_TXBCNERR_INT_EN BIT(29)
+#define B_BE_FS_P0MB12_TXBCNOK_INT_EN BIT(28)
+#define B_BE_FS_P0MB12_HIQWND_INT_EN BIT(27)
+#define B_BE_FS_P0MB12_TBTT_INT_EN BIT(26)
+#define B_BE_FS_P0MB12_TBTTERLY_INT_EN BIT(25)
+#define B_BE_FS_P0MB12_BCNERLY_INT_EN BIT(24)
+#define B_BE_FS_P0MB11_TXBCNERR_INT_EN BIT(21)
+#define B_BE_FS_P0MB11_TXBCNOK_INT_EN BIT(20)
+#define B_BE_FS_P0MB11_HIQWND_INT_EN BIT(19)
+#define B_BE_FS_P0MB11_TBTT_INT_EN BIT(18)
+#define B_BE_FS_P0MB11_TBTTERLY_INT_EN BIT(17)
+#define B_BE_FS_P0MB11_BCNERLY_INT_EN BIT(16)
+#define B_BE_FS_P0MB10_TXBCNERR_INT_EN BIT(13)
+#define B_BE_FS_P0MB10_TXBCNOK_INT_EN BIT(12)
+#define B_BE_FS_P0MB10_HIQWND_INT_EN BIT(11)
+#define B_BE_FS_P0MB10_TBTT_INT_EN BIT(10)
+#define B_BE_FS_P0MB10_TBTTERLY_INT_EN BIT(9)
+#define B_BE_FS_P0MB10_BCNERLY_INT_EN BIT(8)
+#define B_BE_FS_P0MB9_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P0MB9_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P0MB9_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P0MB9_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P0MB9_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P0MB9_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC08ISR 0xC144
+#define R_BE_FWC08ISR_C1 0xE144
+#define B_BE_FS_P0MB12_TXBCNERR_INT BIT(29)
+#define B_BE_FS_P0MB12_TXBCNOK_INT BIT(28)
+#define B_BE_FS_P0MB12_HIQWND_INT BIT(27)
+#define B_BE_FS_P0MB12_TBTT_INT BIT(26)
+#define B_BE_FS_P0MB12_TBTTERLY_INT BIT(25)
+#define B_BE_FS_P0MB12_BCNERLY_INT BIT(24)
+#define B_BE_FS_P0MB11_TXBCNERR_INT BIT(21)
+#define B_BE_FS_P0MB11_TXBCNOK_INT BIT(20)
+#define B_BE_FS_P0MB11_HIQWND_INT BIT(19)
+#define B_BE_FS_P0MB11_TBTT_INT BIT(18)
+#define B_BE_FS_P0MB11_TBTTERLY_INT BIT(17)
+#define B_BE_FS_P0MB11_BCNERLY_INT BIT(16)
+#define B_BE_FS_P0MB10_TXBCNERR_INT BIT(13)
+#define B_BE_FS_P0MB10_TXBCNOK_INT BIT(12)
+#define B_BE_FS_P0MB10_HIQWND_INT BIT(11)
+#define B_BE_FS_P0MB10_TBTT_INT BIT(10)
+#define B_BE_FS_P0MB10_TBTTERLY_INT BIT(9)
+#define B_BE_FS_P0MB10_BCNERLY_INT BIT(8)
+#define B_BE_FS_P0MB9_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P0MB9_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P0MB9_HIQWND_INT BIT(3)
+#define B_BE_FS_P0MB9_TBTT_INT BIT(2)
+#define B_BE_FS_P0MB9_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P0MB9_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC09IMR 0xC148
+#define R_BE_FWC09IMR_C1 0xE148
+#define B_BE_FS_P0MB15_TXBCNERR_INT_EN BIT(21)
+#define B_BE_FS_P0MB15_TXBCNOK_INT_EN BIT(20)
+#define B_BE_FS_P0MB15_HIQWND_INT_EN BIT(19)
+#define B_BE_FS_P0MB15_TBTT_INT_EN BIT(18)
+#define B_BE_FS_P0MB15_TBTTERLY_INT_EN BIT(17)
+#define B_BE_FS_P0MB15_BCNERLY_INT_EN BIT(16)
+#define B_BE_FS_P0MB14_TXBCNERR_INT_EN BIT(13)
+#define B_BE_FS_P0MB14_TXBCNOK_INT_EN BIT(12)
+#define B_BE_FS_P0MB14_HIQWND_INT_EN BIT(11)
+#define B_BE_FS_P0MB14_TBTT_INT_EN BIT(10)
+#define B_BE_FS_P0MB14_TBTTERLY_INT_EN BIT(9)
+#define B_BE_FS_P0MB14_BCNERLY_INT_EN BIT(8)
+#define B_BE_FS_P0MB13_TXBCNERR_INT_EN BIT(5)
+#define B_BE_FS_P0MB13_TXBCNOK_INT_EN BIT(4)
+#define B_BE_FS_P0MB13_HIQWND_INT_EN BIT(3)
+#define B_BE_FS_P0MB13_TBTT_INT_EN BIT(2)
+#define B_BE_FS_P0MB13_TBTTERLY_INT_EN BIT(1)
+#define B_BE_FS_P0MB13_BCNERLY_INT_EN BIT(0)
+
+#define R_BE_FWC09ISR 0xC14C
+#define R_BE_FWC09ISR_C1 0xE14C
+#define B_BE_FS_P0MB15_TXBCNERR_INT BIT(21)
+#define B_BE_FS_P0MB15_TXBCNOK_INT BIT(20)
+#define B_BE_FS_P0MB15_HIQWND_INT BIT(19)
+#define B_BE_FS_P0MB15_TBTT_INT BIT(18)
+#define B_BE_FS_P0MB15_TBTTERLY_INT BIT(17)
+#define B_BE_FS_P0MB15_BCNERLY_INT BIT(16)
+#define B_BE_FS_P0MB14_TXBCNERR_INT BIT(13)
+#define B_BE_FS_P0MB14_TXBCNOK_INT BIT(12)
+#define B_BE_FS_P0MB14_HIQWND_INT BIT(11)
+#define B_BE_FS_P0MB14_TBTT_INT BIT(10)
+#define B_BE_FS_P0MB14_TBTTERLY_INT BIT(9)
+#define B_BE_FS_P0MB14_BCNERLY_INT BIT(8)
+#define B_BE_FS_P0MB13_TXBCNERR_INT BIT(5)
+#define B_BE_FS_P0MB13_TXBCNOK_INT BIT(4)
+#define B_BE_FS_P0MB13_HIQWND_INT BIT(3)
+#define B_BE_FS_P0MB13_TBTT_INT BIT(2)
+#define B_BE_FS_P0MB13_TBTTERLY_INT BIT(1)
+#define B_BE_FS_P0MB13_BCNERLY_INT BIT(0)
+
+#define R_BE_FWC0AIMR 0xC150
+#define R_BE_FWC0AIMR_C1 0xE150
+#define B_BE_FS_PPS1_CTWEND_INT_EN BIT(15)
+#define B_BE_FS_PPS1_TSF32_TOGL_INT_EN BIT(14)
+#define B_BE_FS_PPS1_PON_ERLY_INT_EN BIT(13)
+#define B_BE_FS_PPS1_POF_ERLY_INT_EN BIT(12)
+#define B_BE_FS_PPS1_PON_INT_EN BIT(11)
+#define B_BE_FS_PPS1_POF_INT_EN BIT(10)
+#define B_BE_FS_PPS0_CTWEND_INT_EN BIT(5)
+#define B_BE_FS_PPS0_TSF32_TOGL_INT_EN BIT(4)
+#define B_BE_FS_PPS0_PON_ERLY_INT_EN BIT(3)
+#define B_BE_FS_PPS0_POF_ERLY_INT_EN BIT(2)
+#define B_BE_FS_PPS0_PON_INT_EN BIT(1)
+#define B_BE_FS_PPS0_POF_INT_EN BIT(0)
+
+#define R_BE_FWC0AISR 0xC154
+#define R_BE_FWC0AISR_C1 0xE154
+#define B_BE_FS_PPS1_CTWEND_INT BIT(15)
+#define B_BE_FS_PPS1_TSF32_TOGL_INT BIT(14)
+#define B_BE_FS_PPS1_PON_ERLY_INT BIT(13)
+#define B_BE_FS_PPS1_POF_ERLY_INT BIT(12)
+#define B_BE_FS_PPS1_PON_INT BIT(11)
+#define B_BE_FS_PPS1_POF_INT BIT(10)
+#define B_BE_FS_PPS0_CTWEND_INT BIT(5)
+#define B_BE_FS_PPS0_TSF32_TOGL_INT BIT(4)
+#define B_BE_FS_PPS0_PON_ERLY_INT BIT(3)
+#define B_BE_FS_PPS0_POF_ERLY_INT BIT(2)
+#define B_BE_FS_PPS0_PON_INT BIT(1)
+#define B_BE_FS_PPS0_POF_INT BIT(0)
+#define B_BE_RDATA_158_SH 0
+#define B_BE_RDATA_158_MSK 0xffffffffL
+#define B_BE_RDATA_15C_SH 0
+#define B_BE_RDATA_15C_MSK 0xffffffffL
+
+#define R_BE_CMAC_ERR_IMR 0xC160
+#define R_BE_CMAC_ERR_IMR_C1 0xE160
+#define B_BE_CMAC_FW_ERR_IDCT_EN BIT(16)
+#define B_BE_PTCL_TX_IDLETO_IDCT_EN BIT(9)
+#define B_BE_WMAC_RX_IDLETO_IDCT_EN BIT(8)
+#define B_BE_WMAC_TX_ERR_IND_EN BIT(7)
+#define B_BE_WMAC_RX_ERR_IND_EN BIT(6)
+#define B_BE_TXPWR_CTRL_ERR_IND_EN BIT(5)
+#define B_BE_PHYINTF_ERR_IND_EN BIT(4)
+#define B_BE_DMA_TOP_ERR_IND_EN BIT(3)
+#define B_BE_PTCL_TOP_ERR_IND_EN BIT(1)
+#define B_BE_SCHEDULE_TOP_ERR_IND_EN BIT(0)
+
+#define R_BE_CMAC_ERR_ISR 0xC164
+#define R_BE_CMAC_ERR_ISR_C1 0xE164
+#define B_BE_CMAC_FW_ERR_IDCT BIT(16)
+#define B_BE_PTCL_TX_IDLETO_IDCT BIT(9)
+#define B_BE_WMAC_RX_IDLETO_IDCT BIT(8)
+#define B_BE_WMAC_TX_ERR_IND BIT(7)
+#define B_BE_WMAC_RX_ERR_IND BIT(6)
+#define B_BE_TXPWR_CTRL_ERR_IND BIT(5)
+#define B_BE_PHYINTF_ERR_IND BIT(4)
+#define B_BE_DMA_TOP_ERR_IND BIT(3)
+#define B_BE_PTCL_TOP_ERR_IND BIT(1)
+#define B_BE_SCHEDULE_TOP_ERR_IND BIT(0)
+
+#define R_BE_HC00IMR 0xC180
+#define R_BE_HC00IMR_C1 0xE180
+#define B_BE_TBTT_B0P4_INT_EN BIT(16)
+#define B_BE_TBTT_B0P3_INT_EN BIT(15)
+#define B_BE_TBTT_B0P2_INT_EN BIT(14)
+#define B_BE_TBTT_B0P1_INT_EN BIT(13)
+#define B_BE_TBTT_B0P0_INT_EN BIT(12)
+#define B_BE_PKT_INFO_ERR_INT_EN BIT(11)
+#define B_BE_BB_STOPRX_INT_EN BIT(10)
+#define B_BE_TXERR_INT_EN BIT(9)
+#define B_BE_RXERR_INT_EN BIT(8)
+#define B_BE_P2P1_TSF32_TOGG_INT_EN BIT(7)
+#define B_BE_P2P0_TSF32_TOGG_INT_EN BIT(6)
+#define B_BE_PWR_127TO96_INT_EN BIT(5)
+#define B_BE_PWR_95TO64_INT_EN BIT(4)
+#define B_BE_PWR_63TO32_INT_EN BIT(3)
+#define B_BE_PWR_31TO0_INT_EN BIT(2)
+#define B_BE_PSTIMER_5_INT_EN BIT(1)
+#define B_BE_PSTIMER_4_INT_EN BIT(0)
+
+#define R_BE_HC00ISR 0xC184
+#define R_BE_HC00ISR_C1 0xE184
+#define B_BE_TBTT_B0P4_INT BIT(16)
+#define B_BE_TBTT_B0P3_INT BIT(15)
+#define B_BE_TBTT_B0P2_INT BIT(14)
+#define B_BE_TBTT_B0P1_INT BIT(13)
+#define B_BE_TBTT_B0P0_INT BIT(12)
+#define B_BE_PKT_INFO_ERR_INT BIT(11)
+#define B_BE_BB_STOPRX_INT BIT(10)
+#define B_BE_TXERR_INT BIT(9)
+#define B_BE_RXERR_INT BIT(8)
+#define B_BE_P2P1_TSF32_TOGG_INT BIT(7)
+#define B_BE_P2P0_TSF32_TOGG_INT BIT(6)
+#define B_BE_PWR_127TO96_INT BIT(5)
+#define B_BE_PWR_95TO64_INT BIT(4)
+#define B_BE_PWR_63TO32_INT BIT(3)
+#define B_BE_PWR_31TO0_INT BIT(2)
+#define B_BE_PSTIMER_5_INT BIT(1)
+#define B_BE_PSTIMER_4_INT BIT(0)
+
+//
+// SCH
+//
+
+#define R_BE_PPS0_CTRL 0xC200
+#define R_BE_PPS0_CTRL_C1 0xE200
+#define B_BE_PPS0_PWR_RST1 BIT(31)
+#define B_BE_PPS0_PWR_RST0 BIT(30)
+#define B_BE_PPS0_CTWIN_SH 16
+#define B_BE_PPS0_CTWIN_MSK 0xfff
+#define B_BE_PPS0_TXOP_BRK_EN BIT(15)
+#define B_BE_PPS0_AGG_BRK_EN BIT(14)
+#define B_BE_PPS0_POF_AND_EN BIT(13)
+#define B_BE_PPS0_PSWIND_EN BIT(12)
+#define B_BE_PPS0_TSFB32_RST_EN BIT(11)
+#define B_BE_PPS0_PORT_SEL_SH 8
+#define B_BE_PPS0_PORT_SEL_MSK 0x7
+#define B_BE_PPS0_ALLSLEEP_EN BIT(7)
+#define B_BE_PPS0_OFF_DISTX_EN BIT(6)
+#define B_BE_PPS0_CTWIN_EN BIT(5)
+#define B_BE_PPS0_BCNAREA_EN BIT(4)
+#define B_BE_PPS0_WITHBCNERY BIT(3)
+#define B_BE_PPS0_POF1_EN BIT(2)
+#define B_BE_PPS0_POF0_EN BIT(1)
+#define B_BE_PPS0_PWR_MGT_EN BIT(0)
+
+#define R_BE_PPS0_SPEC_STATE 0xC204
+#define R_BE_PPS0_SPEC_STATE_C1 0xE204
+#define B_BE_PPS0_SPEC_POW_STATE BIT(7)
+#define B_BE_PPS0_SPEC_CTWIN_ON BIT(6)
+#define B_BE_PPS0_SPEC_BCNAREA_ON BIT(5)
+#define B_BE_PPS0_SPEC_BCNERLY BIT(4)
+#define B_BE_PPS0_SPEC_POF1_OFF_PERD BIT(3)
+#define B_BE_PPS0_SPEC_FORCE_DOZE1 BIT(2)
+#define B_BE_PPS0_SPEC_POF0_OFF_PERD BIT(1)
+#define B_BE_PPS0_SPEC_FORCE_DOZE0 BIT(0)
+
+#define R_BE_PPS0_STATE 0xC205
+#define R_BE_PPS0_STATE_C1 0xE205
+#define B_BE_PPS0_POW_STATE BIT(7)
+#define B_BE_PPS0_CTWIN_ON BIT(6)
+#define B_BE_PPS0_BCNAREA_ON BIT(5)
+#define B_BE_PPS0_BCNERLY BIT(4)
+#define B_BE_PPS0_POF1_OFF_PERD BIT(3)
+#define B_BE_PPS0_FORCE_DOZE1 BIT(2)
+#define B_BE_PPS0_POF0_OFF_PERD BIT(1)
+#define B_BE_PPS0_FORCE_DOZE0 BIT(0)
+
+#define R_BE_PPS0_PAUSE_CTRL0 0xC206
+#define R_BE_PPS0_PAUSE_CTRL0_C1 0xE206
+#define B_BE_PPS0_POF_STOP_TX_HANG BIT(15)
+#define B_BE_PPS0_MGQ_PAUSE_EN BIT(11)
+#define B_BE_PPS0_HIQ_PAUSE_EN BIT(10)
+#define B_BE_PPS0_BCNQ_PAUSE_EN BIT(9)
+#define B_BE_PPS0_MACID_PAUSE_EN BIT(8)
+#define B_BE_PPS0_PAUSE_MACID_SH 0
+#define B_BE_PPS0_PAUSE_MACID_MSK 0xff
+
+#define R_BE_PPS0_PAUSE_CTRL1 0xC208
+#define R_BE_PPS0_PAUSE_CTRL1_C1 0xE208
+#define B_BE_PPS0_POWON_DISTX_SH 16
+#define B_BE_PPS0_POWON_DISTX_MSK 0xffff
+#define B_BE_PPS0_POWOFF_DISTX_SH 0
+#define B_BE_PPS0_POWOFF_DISTX_MSK 0xffff
+
+#define R_BE_PPS0_PAUSE_CTRL2 0xC20C
+#define R_BE_PPS0_PAUSE_CTRL2_C1 0xE20C
+#define B_BE_PPS0_POWOFF_ERLY_SH 16
+#define B_BE_PPS0_POWOFF_ERLY_MSK 0xffff
+#define B_BE_PPS0_POWON_ERLY_SH 0
+#define B_BE_PPS0_POWON_ERLY_MSK 0xffff
+
+#define R_BE_PPS0_POF0_PARAM0 0xC210
+#define R_BE_PPS0_POF0_PARAM0_C1 0xE210
+#define B_BE_PPS0_POF0_DUR_SH 0
+#define B_BE_PPS0_POF0_DUR_MSK 0xffffffffL
+
+#define R_BE_PPS0_POF0_PARAM1 0xC214
+#define R_BE_PPS0_POF0_PARAM1_C1 0xE214
+#define B_BE_PPS0_POF0_ITVL_SH 0
+#define B_BE_PPS0_POF0_ITVL_MSK 0xffffffffL
+
+#define R_BE_PPS0_POF0_PARAM2 0xC218
+#define R_BE_PPS0_POF0_PARAM2_C1 0xE218
+#define B_BE_PPS0_POF0_START_SH 0
+#define B_BE_PPS0_POF0_START_MSK 0xffffffffL
+
+#define R_BE_PPS0_POF0_PARAM3 0xC21C
+#define R_BE_PPS0_POF0_PARAM3_C1 0xE21C
+#define B_BE_PPS0_POF0_CUR_CNT_SH 8
+#define B_BE_PPS0_POF0_CUR_CNT_MSK 0xff
+#define B_BE_PPS0_POF0_CNT_SH 0
+#define B_BE_PPS0_POF0_CNT_MSK 0xff
+
+#define R_BE_PPS0_POF1_PARAM0 0xC220
+#define R_BE_PPS0_POF1_PARAM0_C1 0xE220
+#define B_BE_PPS0_POF1_DUR_SH 0
+#define B_BE_PPS0_POF1_DUR_MSK 0xffffffffL
+
+#define R_BE_PPS0_POF1_PARAM1 0xC224
+#define R_BE_PPS0_POF1_PARAM1_C1 0xE224
+#define B_BE_PPS0_POF1_ITVL_SH 0
+#define B_BE_PPS0_POF1_ITVL_MSK 0xffffffffL
+
+#define R_BE_PPS0_POF1_PARAM2 0xC228
+#define R_BE_PPS0_POF1_PARAM2_C1 0xE228
+#define B_BE_PPS0_POF1_START_SH 0
+#define B_BE_PPS0_POF1_START_MSK 0xffffffffL
+
+#define R_BE_PPS0_POF1_PARAM3 0xC22C
+#define R_BE_PPS0_POF1_PARAM3_C1 0xE22C
+#define B_BE_PPS0_POF1_CUR_CNT_SH 8
+#define B_BE_PPS0_POF1_CUR_CNT_MSK 0xff
+#define B_BE_PPS0_POF1_CNT_SH 0
+#define B_BE_PPS0_POF1_CNT_MSK 0xff
+
+#define R_BE_PPS0_CURR_DOZE0 0xC230
+#define R_BE_PPS0_CURR_DOZE0_C1 0xE230
+#define B_BE_PPS0_POF0_CURR_DOZE_SH 0
+#define B_BE_PPS0_POF0_CURR_DOZE_MSK 0xffffffffL
+
+#define R_BE_PPS0_CURR_DOZE1 0xC234
+#define R_BE_PPS0_CURR_DOZE1_C1 0xE234
+#define B_BE_PPS0_POF1_CURR_DOZE_SH 0
+#define B_BE_PPS0_POF1_CURR_DOZE_MSK 0xffffffffL
+
+#define R_BE_PPS1_CTRL 0xC240
+#define R_BE_PPS1_CTRL_C1 0xE240
+#define B_BE_PPS1_PWR_RST1 BIT(31)
+#define B_BE_PPS1_PWR_RST0 BIT(30)
+#define B_BE_PPS1_CTWIN_SH 16
+#define B_BE_PPS1_CTWIN_MSK 0xfff
+#define B_BE_PPS1_TXOP_BRK_EN BIT(15)
+#define B_BE_PPS1_AGG_BRK_EN BIT(14)
+#define B_BE_PPS1_POF_AND_EN BIT(13)
+#define B_BE_PPS1_PSWIND_EN BIT(12)
+#define B_BE_PPS1_TSFB32_RST_EN BIT(11)
+#define B_BE_PPS1_PORT_SEL_SH 8
+#define B_BE_PPS1_PORT_SEL_MSK 0x7
+#define B_BE_PPS1_ALLSLEEP_EN BIT(7)
+#define B_BE_PPS1_OFF_DISTX_EN BIT(6)
+#define B_BE_PPS1_CTWIN_EN BIT(5)
+#define B_BE_PPS1_BCNAREA_EN BIT(4)
+#define B_BE_PPS1_WITHBCNERY BIT(3)
+#define B_BE_PPS1_POF1_EN BIT(2)
+#define B_BE_PPS1_POF0_EN BIT(1)
+#define B_BE_PPS1_PWR_MGT_EN BIT(0)
+
+#define R_BE_PPS1_SPEC_STATE 0xC244
+#define R_BE_PPS1_SPEC_STATE_C1 0xE244
+#define B_BE_PPS1_SPEC_POW_STATE BIT(7)
+#define B_BE_PPS1_SPEC_CTWIN_ON BIT(6)
+#define B_BE_PPS1_SPEC_BCNAREA_ON BIT(5)
+#define B_BE_PPS1_SPEC_BCNERLY BIT(4)
+#define B_BE_PPS1_SPEC_POF1_OFF_PERD BIT(3)
+#define B_BE_PPS1_SPEC_FORCE_DOZE1 BIT(2)
+#define B_BE_PPS1_SPEC_POF0_OFF_PERD BIT(1)
+#define B_BE_PPS1_SPEC_FORCE_DOZE0 BIT(0)
+
+#define R_BE_PPS1_STATE 0xC245
+#define R_BE_PPS1_STATE_C1 0xE245
+#define B_BE_PPS1_POW_STATE BIT(7)
+#define B_BE_PPS1_CTWIN_ON BIT(6)
+#define B_BE_PPS1_BCNAREA_ON BIT(5)
+#define B_BE_PPS1_BCNERLY BIT(4)
+#define B_BE_PPS1_POF1_OFF_PERD BIT(3)
+#define B_BE_PPS1_FORCE_DOZE1 BIT(2)
+#define B_BE_PPS1_POF0_OFF_PERD BIT(1)
+#define B_BE_PPS1_FORCE_DOZE0 BIT(0)
+
+#define R_BE_PPS1_PAUSE_CTRL0 0xC246
+#define R_BE_PPS1_PAUSE_CTRL0_C1 0xE246
+#define B_BE_PPS1_POF_STOP_TX_HANG BIT(15)
+#define B_BE_PPS1_MGQ_PAUSE_EN BIT(11)
+#define B_BE_PPS1_HIQ_PAUSE_EN BIT(10)
+#define B_BE_PPS1_BCNQ_PAUSE_EN BIT(9)
+#define B_BE_PPS1_MACID_PAUSE_EN BIT(8)
+#define B_BE_PPS1_PAUSE_MACID_SH 0
+#define B_BE_PPS1_PAUSE_MACID_MSK 0xff
+
+#define R_BE_PPS1_PAUSE_CTRL1 0xC248
+#define R_BE_PPS1_PAUSE_CTRL1_C1 0xE248
+#define B_BE_PPS1_POWON_DISTX_SH 16
+#define B_BE_PPS1_POWON_DISTX_MSK 0xffff
+#define B_BE_PPS1_POWOFF_DISTX_SH 0
+#define B_BE_PPS1_POWOFF_DISTX_MSK 0xffff
+
+#define R_BE_PPS1_PAUSE_CTRL2 0xC24C
+#define R_BE_PPS1_PAUSE_CTRL2_C1 0xE24C
+#define B_BE_PPS1_POWOFF_ERLY_SH 16
+#define B_BE_PPS1_POWOFF_ERLY_MSK 0xffff
+#define B_BE_PPS1_POWON_ERLY_SH 0
+#define B_BE_PPS1_POWON_ERLY_MSK 0xffff
+
+#define R_BE_PPS1_POF0_PARAM0 0xC250
+#define R_BE_PPS1_POF0_PARAM0_C1 0xE250
+#define B_BE_PPS1_POF0_DUR_SH 0
+#define B_BE_PPS1_POF0_DUR_MSK 0xffffffffL
+
+#define R_BE_PPS1_POF0_PARAM1 0xC254
+#define R_BE_PPS1_POF0_PARAM1_C1 0xE254
+#define B_BE_PPS1_POF0_ITVL_SH 0
+#define B_BE_PPS1_POF0_ITVL_MSK 0xffffffffL
+
+#define R_BE_PPS1_POF0_PARAM2 0xC258
+#define R_BE_PPS1_POF0_PARAM2_C1 0xE258
+#define B_BE_PPS1_POF0_START_SH 0
+#define B_BE_PPS1_POF0_START_MSK 0xffffffffL
+
+#define R_BE_PPS1_POF0_PARAM3 0xC25C
+#define R_BE_PPS1_POF0_PARAM3_C1 0xE25C
+#define B_BE_PPS1_POF0_CUR_CNT_SH 8
+#define B_BE_PPS1_POF0_CUR_CNT_MSK 0xff
+#define B_BE_PPS1_POF0_CNT_SH 0
+#define B_BE_PPS1_POF0_CNT_MSK 0xff
+
+#define R_BE_PPS1_POF1_PARAM0 0xC260
+#define R_BE_PPS1_POF1_PARAM0_C1 0xE260
+#define B_BE_PPS1_POF1_DUR_SH 0
+#define B_BE_PPS1_POF1_DUR_MSK 0xffffffffL
+
+#define R_BE_PPS1_POF1_PARAM1 0xC264
+#define R_BE_PPS1_POF1_PARAM1_C1 0xE264
+#define B_BE_PPS1_POF1_ITVL_SH 0
+#define B_BE_PPS1_POF1_ITVL_MSK 0xffffffffL
+
+#define R_BE_PPS1_POF1_PARAM2 0xC268
+#define R_BE_PPS1_POF1_PARAM2_C1 0xE268
+#define B_BE_PPS1_POF1_START_SH 0
+#define B_BE_PPS1_POF1_START_MSK 0xffffffffL
+
+#define R_BE_PPS1_POF1_PARAM3 0xC26C
+#define R_BE_PPS1_POF1_PARAM3_C1 0xE26C
+#define B_BE_PPS1_POF1_CUR_CNT_SH 8
+#define B_BE_PPS1_POF1_CUR_CNT_MSK 0xff
+#define B_BE_PPS1_POF1_CNT_SH 0
+#define B_BE_PPS1_POF1_CNT_MSK 0xff
+
+#define R_BE_PPS1_CURR_DOZE0 0xC270
+#define R_BE_PPS1_CURR_DOZE0_C1 0xE270
+#define B_BE_PPS1_POF0_CURR_DOZE_SH 0
+#define B_BE_PPS1_POF0_CURR_DOZE_MSK 0xffffffffL
+
+#define R_BE_PPS1_CURR_DOZE1 0xC274
+#define R_BE_PPS1_CURR_DOZE1_C1 0xE274
+#define B_BE_PPS1_POF1_CURR_DOZE_SH 0
+#define B_BE_PPS1_POF1_CURR_DOZE_MSK 0xffffffffL
+
+#define R_BE_PORT_0_TSF_SYNC 0xC2A0
+#define R_BE_PORT_0_TSF_SYNC_C1 0xE2A0
+#define B_BE_P0_SYNC_NOW_P BIT(30)
+#define B_BE_P0_SYNC_ONCE_P BIT(29)
+#define B_BE_P0_AUTO_SYNC BIT(28)
+#define B_BE_P0_SYNC_PORT_SRC_SEL_SH 24
+#define B_BE_P0_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_BE_P0_TSFTR_SYNC_OFFSET_SH 0
+#define B_BE_P0_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_BE_PORT_1_TSF_SYNC 0xC2A4
+#define R_BE_PORT_1_TSF_SYNC_C1 0xE2A4
+#define B_BE_P1_SYNC_NOW_P BIT(30)
+#define B_BE_P1_SYNC_ONCE_P BIT(29)
+#define B_BE_P1_AUTO_SYNC BIT(28)
+#define B_BE_P1_SYNC_PORT_SRC_SEL_SH 24
+#define B_BE_P1_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_BE_P1_TSFTR_SYNC_OFFSET_SH 0
+#define B_BE_P1_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_BE_PORT_2_TSF_SYNC 0xC2A8
+#define R_BE_PORT_2_TSF_SYNC_C1 0xE2A8
+#define B_BE_P2_SYNC_NOW_P BIT(30)
+#define B_BE_P2_SYNC_ONCE_P BIT(29)
+#define B_BE_P2_AUTO_SYNC BIT(28)
+#define B_BE_P2_SYNC_PORT_SRC_SEL_SH 24
+#define B_BE_P2_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_BE_P2_TSFTR_SYNC_OFFSET_SH 0
+#define B_BE_P2_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_BE_PORT_3_TSF_SYNC 0xC2AC
+#define R_BE_PORT_3_TSF_SYNC_C1 0xE2AC
+#define B_BE_P3_SYNC_NOW_P BIT(30)
+#define B_BE_P3_SYNC_ONCE_P BIT(29)
+#define B_BE_P3_AUTO_SYNC BIT(28)
+#define B_BE_P3_SYNC_PORT_SRC_SEL_SH 24
+#define B_BE_P3_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_BE_P3_TSFTR_SYNC_OFFSET_SH 0
+#define B_BE_P3_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_BE_PORT_4_TSF_SYNC 0xC2B0
+#define R_BE_PORT_4_TSF_SYNC_C1 0xE2B0
+#define B_BE_P4_SYNC_NOW_P BIT(30)
+#define B_BE_P4_SYNC_ONCE_P BIT(29)
+#define B_BE_P4_AUTO_SYNC BIT(28)
+#define B_BE_P4_SYNC_PORT_SRC_SEL_SH 24
+#define B_BE_P4_SYNC_PORT_SRC_SEL_MSK 0x7
+#define B_BE_P4_TSFTR_SYNC_OFFSET_SH 0
+#define B_BE_P4_TSFTR_SYNC_OFFSET_MSK 0x7ffff
+
+#define R_BE_MACID_SLEEP_0 0xC2C0
+#define R_BE_MACID_SLEEP_0_C1 0xE2C0
+#define B_BE_MACID31_0_SLEEP_SH 0
+#define B_BE_MACID31_0_SLEEP_MSK 0xffffffffL
+
+#define R_BE_MACID_SLEEP_1 0xC2C4
+#define R_BE_MACID_SLEEP_1_C1 0xE2C4
+#define B_BE_MACID63_32_SLEEP_SH 0
+#define B_BE_MACID63_32_SLEEP_MSK 0xffffffffL
+
+#define R_BE_MACID_SLEEP_2 0xC2C8
+#define R_BE_MACID_SLEEP_2_C1 0xE2C8
+#define B_BE_MACID95_64_SLEEP_SH 0
+#define B_BE_MACID95_64_SLEEP_MSK 0xffffffffL
+
+#define R_BE_MACID_SLEEP_3 0xC2CC
+#define R_BE_MACID_SLEEP_3_C1 0xE2CC
+#define B_BE_MACID127_96_SLEEP_SH 0
+#define B_BE_MACID127_96_SLEEP_MSK 0xffffffffL
+
+#define R_BE_MACID_SLEEP_4 0xC2D0
+#define R_BE_MACID_SLEEP_4_C1 0xE2D0
+
+#define R_BE_MACID_SLEEP_5 0xC2D4
+#define R_BE_MACID_SLEEP_5_C1 0xE2D4
+
+#define R_BE_MACID_SLEEP_6 0xC2D8
+#define R_BE_MACID_SLEEP_6_C1 0xE2D8
+
+#define R_BE_MACID_SLEEP_7 0xC2DC
+#define R_BE_MACID_SLEEP_7_C1 0xE2DC
+
+#define R_BE_CMAC_MACID_DROP_0 0xC2E0
+#define R_BE_CMAC_MACID_DROP_0_C1 0xE2E0
+#define B_BE_CMAC_MGQ_MACID31_0_DROP_SH 0
+#define B_BE_CMAC_MGQ_MACID31_0_DROP_MSK 0xffffffffL
+
+#define R_BE_CMAC_MACID_DROP_1 0xC2E4
+#define R_BE_CMAC_MACID_DROP_1_C1 0xE2E4
+#define B_BE_CMAC_MGQ_MACID63_32_DROP_SH 0
+#define B_BE_CMAC_MGQ_MACID63_32_DROP_MSK 0xffffffffL
+
+#define R_BE_CMAC_MACID_DROP_2 0xC2E8
+#define R_BE_CMAC_MACID_DROP_2_C1 0xE2E8
+#define B_BE_CMAC_MGQ_MACID95_64_DROP_SH 0
+#define B_BE_CMAC_MGQ_MACID95_64_DROP_MSK 0xffffffffL
+
+#define R_BE_CMAC_MACID_DROP_3 0xC2EC
+#define R_BE_CMAC_MACID_DROP_3_C1 0xE2EC
+#define B_BE_CMAC_MGQ_MACID127_96_DROP_SH 0
+#define B_BE_CMAC_MGQ_MACID127_96_DROP_MSK 0xffffffffL
+
+#define R_BE_CMAC_MACID_DROP_4 0xC2F0
+#define R_BE_CMAC_MACID_DROP_4_C1 0xE2F0
+
+#define R_BE_CMAC_MACID_DROP_5 0xC2F4
+#define R_BE_CMAC_MACID_DROP_5_C1 0xE2F4
+
+#define R_BE_CMAC_MACID_DROP_6 0xC2F8
+#define R_BE_CMAC_MACID_DROP_6_C1 0xE2F8
+
+#define R_BE_CMAC_MACID_DROP_7 0xC2FC
+#define R_BE_CMAC_MACID_DROP_7_C1 0xE2FC
+
+#define R_BE_EDCA_BE_PARAM_0 0xC300
+#define R_BE_EDCA_BE_PARAM_0_C1 0xE300
+#define B_BE_BE_0_TXOPLMT_SH 16
+#define B_BE_BE_0_TXOPLMT_MSK 0x7ff
+#define B_BE_BE_0_CW_SH 8
+#define B_BE_BE_0_CW_MSK 0xff
+#define B_BE_BE_0_AIFS_SH 0
+#define B_BE_BE_0_AIFS_MSK 0xff
+
+#define R_BE_EDCA_BK_PARAM_0 0xC304
+#define R_BE_EDCA_BK_PARAM_0_C1 0xE304
+#define B_BE_BK_0_TXOPLMT_SH 16
+#define B_BE_BK_0_TXOPLMT_MSK 0x7ff
+#define B_BE_BK_0_CW_SH 8
+#define B_BE_BK_0_CW_MSK 0xff
+#define B_BE_BK_0_AIFS_SH 0
+#define B_BE_BK_0_AIFS_MSK 0xff
+
+#define R_BE_EDCA_VI_PARAM_0 0xC308
+#define R_BE_EDCA_VI_PARAM_0_C1 0xE308
+#define B_BE_VI_0_TXOPLMT_SH 16
+#define B_BE_VI_0_TXOPLMT_MSK 0x7ff
+#define B_BE_VI_0_CW_SH 8
+#define B_BE_VI_0_CW_MSK 0xff
+#define B_BE_VI_0_AIFS_SH 0
+#define B_BE_VI_0_AIFS_MSK 0xff
+
+#define R_BE_EDCA_VO_PARAM_0 0xC30C
+#define R_BE_EDCA_VO_PARAM_0_C1 0xE30C
+#define B_BE_VO_0_TXOPLMT_SH 16
+#define B_BE_VO_0_TXOPLMT_MSK 0x7ff
+#define B_BE_VO_0_CW_SH 8
+#define B_BE_VO_0_CW_MSK 0xff
+#define B_BE_VO_0_AIFS_SH 0
+#define B_BE_VO_0_AIFS_MSK 0xff
+
+#define R_BE_EDCA_BE_PARAM_1 0xC310
+#define R_BE_EDCA_BE_PARAM_1_C1 0xE310
+#define B_BE_BE_1_TXOPLMT_SH 16
+#define B_BE_BE_1_TXOPLMT_MSK 0x7ff
+#define B_BE_BE_1_CW_SH 8
+#define B_BE_BE_1_CW_MSK 0xff
+#define B_BE_BE_1_AIFS_SH 0
+#define B_BE_BE_1_AIFS_MSK 0xff
+
+#define R_BE_EDCA_BK_PARAM_1 0xC314
+#define R_BE_EDCA_BK_PARAM_1_C1 0xE314
+#define B_BE_BK_1_TXOPLMT_SH 16
+#define B_BE_BK_1_TXOPLMT_MSK 0x7ff
+#define B_BE_BK_1_CW_SH 8
+#define B_BE_BK_1_CW_MSK 0xff
+#define B_BE_BK_1_AIFS_SH 0
+#define B_BE_BK_1_AIFS_MSK 0xff
+
+#define R_BE_EDCA_VI_PARAM_1 0xC318
+#define R_BE_EDCA_VI_PARAM_1_C1 0xE318
+#define B_BE_VI_1_TXOPLMT_SH 16
+#define B_BE_VI_1_TXOPLMT_MSK 0x7ff
+#define B_BE_VI_1_CW_SH 8
+#define B_BE_VI_1_CW_MSK 0xff
+#define B_BE_VI_1_AIFS_SH 0
+#define B_BE_VI_1_AIFS_MSK 0xff
+
+#define R_BE_EDCA_VO_PARAM_1 0xC31C
+#define R_BE_EDCA_VO_PARAM_1_C1 0xE31C
+#define B_BE_VO_1_TXOPLMT_SH 16
+#define B_BE_VO_1_TXOPLMT_MSK 0x7ff
+#define B_BE_VO_1_CW_SH 8
+#define B_BE_VO_1_CW_MSK 0xff
+#define B_BE_VO_1_AIFS_SH 0
+#define B_BE_VO_1_AIFS_MSK 0xff
+
+#define R_BE_EDCA_MGQ_PARAM 0xC320
+#define R_BE_EDCA_MGQ_PARAM_C1 0xE320
+#define B_BE_CPUMGQ_CW_SH 24
+#define B_BE_CPUMGQ_CW_MSK 0xff
+#define B_BE_CPUMGQ_AIFS_SH 16
+#define B_BE_CPUMGQ_AIFS_MSK 0xff
+#define B_BE_MGQ_CW_SH 8
+#define B_BE_MGQ_CW_MSK 0xff
+#define B_BE_MGQ_AIFS_SH 0
+#define B_BE_MGQ_AIFS_MSK 0xff
+
+#define R_BE_EDCA_BCNQ_PARAM 0xC324
+#define R_BE_EDCA_BCNQ_PARAM_C1 0xE324
+#define B_BE_BCNQ_CW_SH 24
+#define B_BE_BCNQ_CW_MSK 0xff
+#define B_BE_BCNQ_AIFS_SH 16
+#define B_BE_BCNQ_AIFS_MSK 0xff
+#define B_BE_PIFS_SH 8
+#define B_BE_PIFS_MSK 0xff
+#define B_BE_FORCE_BCN_IFS_SH 0
+#define B_BE_FORCE_BCN_IFS_MSK 0xff
+
+#define R_BE_EDCA_ULQ_PARAM 0xC328
+#define R_BE_EDCA_ULQ_PARAM_C1 0xE328
+#define B_BE_ULQ_TXOPLMT_SH 16
+#define B_BE_ULQ_TXOPLMT_MSK 0x7ff
+#define B_BE_ULQ_CW_SH 8
+#define B_BE_ULQ_CW_MSK 0xff
+#define B_BE_ULQ_AIFS_SH 0
+#define B_BE_ULQ_AIFS_MSK 0xff
+
+#define R_BE_EDCA_TWT_PARAM_0 0xC32C
+#define R_BE_EDCA_TWT_PARAM_0_C1 0xE32C
+#define B_BE_TWT_0_TXOPLMT_SH 16
+#define B_BE_TWT_0_TXOPLMT_MSK 0x7ff
+#define B_BE_TWT_0_CW_SH 8
+#define B_BE_TWT_0_CW_MSK 0xff
+#define B_BE_TWT_0_AIFS_SH 0
+#define B_BE_TWT_0_AIFS_MSK 0xff
+
+#define R_BE_EDCA_TWT_PARAM_1 0xC330
+#define R_BE_EDCA_TWT_PARAM_1_C1 0xE330
+#define B_BE_TWT_1_TXOPLMT_SH 16
+#define B_BE_TWT_1_TXOPLMT_MSK 0x7ff
+#define B_BE_TWT_1_CW_SH 8
+#define B_BE_TWT_1_CW_MSK 0xff
+#define B_BE_TWT_1_AIFS_SH 0
+#define B_BE_TWT_1_AIFS_MSK 0xff
+
+#define R_BE_SLOTTIME_CFG 0xC334
+#define R_BE_SLOTTIME_CFG_C1 0xE334
+#define B_BE_SLOT_EXT_THD_SH 24
+#define B_BE_SLOT_EXT_THD_MSK 0xf
+#define B_BE_BURST_CNT_DOWN_TIME_SH 16
+#define B_BE_BURST_CNT_DOWN_TIME_MSK 0x7f
+#define B_BE_US_TIME_SH 8
+#define B_BE_US_TIME_MSK 0xff
+#define B_BE_SLOT_TIME_SH 0
+#define B_BE_SLOT_TIME_MSK 0xff
+
+#define R_BE_PREBKF_CFG_0 0xC338
+#define R_BE_PREBKF_CFG_0_C1 0xE338
+#define B_BE_100NS_TIME_SH 24
+#define B_BE_100NS_TIME_MSK 0x1f
+#define B_BE_RX_AIR_END_TIME_SH 16
+#define B_BE_RX_AIR_END_TIME_MSK 0x7f
+#define B_BE_MACTX_LATENCY_SH 8
+#define B_BE_MACTX_LATENCY_MSK 0x7
+#define B_BE_PREBKF_TIME_SH 0
+#define B_BE_PREBKF_TIME_MSK 0x1f
+
+#define R_BE_PREBKF_CFG_1 0xC33C
+#define R_BE_PREBKF_CFG_1_C1 0xE33C
+#define B_BE_SIFS_TIMEOUT_TB_AGGR_V1_SH 24
+#define B_BE_SIFS_TIMEOUT_TB_AGGR_V1_MSK 0xff
+#define B_BE_SIFS_PREBKF_SH 16
+#define B_BE_SIFS_PREBKF_MSK 0xff
+#define B_BE_SIFS_TIMEOUT_T2_SH 8
+#define B_BE_SIFS_TIMEOUT_T2_MSK 0x7f
+#define B_BE_SIFS_MACTXEN_T1_SH 0
+#define B_BE_SIFS_MACTXEN_T1_MSK 0x7f
+
+#define R_BE_CCA_CFG_0 0xC340
+#define R_BE_CCA_CFG_0_C1 0xE340
+#define B_BE_R_SIFS_AGGR_TIME_V1_SH 24
+#define B_BE_R_SIFS_AGGR_TIME_V1_MSK 0xff
+#define B_BE_TXPKTCTL_RST_EDCA_EN BIT(17)
+#define B_BE_WMAC_RST_EDCA_EN BIT(16)
+#define B_BE_EDCCA_PER20_BITMAP_SIFS_EN BIT(10)
+#define B_BE_BTCCA_BRK_TXOP_EN BIT(9)
+#define B_BE_NAV_BRK_TXOP_EN BIT(8)
+#define B_BE_TX_NAV_EN BIT(7)
+#define B_BE_BCN_IGNORE_EDCCA BIT(6)
+#define B_BE_BTCCA_EN BIT(5)
+#define B_BE_EDCCA_EN BIT(4)
+#define B_BE_SEC80_EN BIT(3)
+#define B_BE_SEC40_EN BIT(2)
+#define B_BE_SEC20_EN BIT(1)
+#define B_BE_CCA_EN BIT(0)
+
+#define R_BE_MISC_0 0xC344
+#define R_BE_MISC_0_C1 0xE344
+#define B_BE_SCH_DBG_FORCE_ABORT_CNT_SH 24
+#define B_BE_SCH_DBG_FORCE_ABORT_CNT_MSK 0xf
+#define B_BE_CMAC_SHARE_DBG_SEL_SH 16
+#define B_BE_CMAC_SHARE_DBG_SEL_MSK 0xf
+#define B_BE_RST_FREERUN_P BIT(15)
+#define B_BE_SCH_ABORT_BRK_TB_EN BIT(12)
+#define B_BE_SCH_ABORT_BRK_BURST_EN BIT(11)
+#define B_BE_PORT_FUNC_EN_LOW_AUTO_RST BIT(10)
+#define B_BE_SCH_CLK_GATING_DIS BIT(9)
+#define B_BE_EN_FREERUN BIT(8)
+#define B_BE_SCH_DBG_RST_EDCA_CLR_P BIT(7)
+#define B_BE_SCH_DBG_RST_EDCA_EN BIT(6)
+#define B_BE_SCH_FORCE_ABORT_P BIT(3)
+#define B_BE_SCH_FORCE_ABORT_AUTO_EN BIT(2)
+#define B_BE_TXOP_RESP_EN BIT(1)
+#define B_BE_EN_TBTT_AREA_FOR_BE_BB BIT(0)
+
+#define R_BE_CTN_TXEN 0xC348
+#define R_BE_CTN_TXEN_C1 0xE348
+#define B_BE_CTN_TXEN_TWT_3 BIT(17)
+#define B_BE_CTN_TXEN_TWT_2 BIT(16)
+#define B_BE_CTN_TXEN_TWT_1 BIT(15)
+#define B_BE_CTN_TXEN_TWT_0 BIT(14)
+#define B_BE_CTN_TXEN_ULQ BIT(13)
+#define B_BE_CTN_TXEN_BCNQ BIT(12)
+#define B_BE_CTN_TXEN_HGQ BIT(11)
+#define B_BE_CTN_TXEN_CPUMGQ BIT(10)
+#define B_BE_CTN_TXEN_MGQ1 BIT(9)
+#define B_BE_CTN_TXEN_MGQ BIT(8)
+#define B_BE_CTN_TXEN_VO_1 BIT(7)
+#define B_BE_CTN_TXEN_VI_1 BIT(6)
+#define B_BE_CTN_TXEN_BK_1 BIT(5)
+#define B_BE_CTN_TXEN_BE_1 BIT(4)
+#define B_BE_CTN_TXEN_VO_0 BIT(3)
+#define B_BE_CTN_TXEN_VI_0 BIT(2)
+#define B_BE_CTN_TXEN_BK_0 BIT(1)
+#define B_BE_CTN_TXEN_BE_0 BIT(0)
+
+#define R_BE_CTN_CFG_0 0xC34C
+#define R_BE_CTN_CFG_0_C1 0xE34C
+#define B_BE_PREBKF_TIME_NONAC_SH 8
+#define B_BE_PREBKF_TIME_NONAC_MSK 0x1f
+#define B_BE_SR_TX_EN BIT(2)
+#define B_BE_NAV_BLK_HGQ BIT(1)
+#define B_BE_NAV_BLK_MGQ BIT(0)
+
+#define R_BE_MUEDCA_BE_PARAM_0 0xC350
+#define R_BE_MUEDCA_BE_PARAM_0_C1 0xE350
+#define B_BE_MUEDCA_BE_PARAM_0_TIMER_SH 16
+#define B_BE_MUEDCA_BE_PARAM_0_TIMER_MSK 0xffff
+#define B_BE_MUEDCA_BE_PARAM_0_CW_SH 8
+#define B_BE_MUEDCA_BE_PARAM_0_CW_MSK 0xff
+#define B_BE_MUEDCA_BE_PARAM_0_AIFS_SH 0
+#define B_BE_MUEDCA_BE_PARAM_0_AIFS_MSK 0xff
+
+#define R_BE_MUEDCA_BK_PARAM_0 0xC354
+#define R_BE_MUEDCA_BK_PARAM_0_C1 0xE354
+#define B_BE_MUEDCA_BK_PARAM_0_TIMER_SH 16
+#define B_BE_MUEDCA_BK_PARAM_0_TIMER_MSK 0xffff
+#define B_BE_MUEDCA_BK_PARAM_0_CW_SH 8
+#define B_BE_MUEDCA_BK_PARAM_0_CW_MSK 0xff
+#define B_BE_MUEDCA_BK_PARAM_0_AIFS_SH 0
+#define B_BE_MUEDCA_BK_PARAM_0_AIFS_MSK 0xff
+
+#define R_BE_MUEDCA_VI_PARAM_0 0xC358
+#define R_BE_MUEDCA_VI_PARAM_0_C1 0xE358
+#define B_BE_MUEDCA_VI_PARAM_0_TIMER_SH 16
+#define B_BE_MUEDCA_VI_PARAM_0_TIMER_MSK 0xffff
+#define B_BE_MUEDCA_VI_PARAM_0_CW_SH 8
+#define B_BE_MUEDCA_VI_PARAM_0_CW_MSK 0xff
+#define B_BE_MUEDCA_VI_PARAM_0_AIFS_SH 0
+#define B_BE_MUEDCA_VI_PARAM_0_AIFS_MSK 0xff
+
+#define R_BE_MUEDCA_VO_PARAM_0 0xC35C
+#define R_BE_MUEDCA_VO_PARAM_0_C1 0xE35C
+#define B_BE_MUEDCA_VO_PARAM_0_TIMER_SH 16
+#define B_BE_MUEDCA_VO_PARAM_0_TIMER_MSK 0xffff
+#define B_BE_MUEDCA_VO_PARAM_0_CW_SH 8
+#define B_BE_MUEDCA_VO_PARAM_0_CW_MSK 0xff
+#define B_BE_MUEDCA_VO_PARAM_0_AIFS_SH 0
+#define B_BE_MUEDCA_VO_PARAM_0_AIFS_MSK 0xff
+
+#define R_BE_MUEDCA_EN 0xC370
+#define R_BE_MUEDCA_EN_C1 0xE370
+#define B_BE_MUEDCA_WMM_SEL BIT(8)
+#define B_BE_SET_MUEDCATIMER_TF_1 BIT(5)
+#define B_BE_SET_MUEDCATIMER_TF_0 BIT(4)
+#define B_BE_MUEDCA_EN_0 BIT(0)
+
+#define R_BE_RAND_SCR_BIT 0xC374
+#define R_BE_RAND_SCR_BIT_C1 0xE374
+#define B_BE_RAND_SCBITS_SH 0
+#define B_BE_RAND_SCBITS_MSK 0x7fffff
+
+#define R_BE_RANDOM_CFG 0xC378
+#define R_BE_RANDOM_CFG_C1 0xE378
+#define B_BE_RAND_SET_SH 0
+#define B_BE_RAND_SET_MSK 0xffffff
+
+#define R_BE_MUEDCATIMER_0 0xC380
+#define R_BE_MUEDCATIMER_0_C1 0xE380
+#define B_BE_MUEDCATIMER_BK_0_SH 16
+#define B_BE_MUEDCATIMER_BK_0_MSK 0xffff
+#define B_BE_MUEDCATIMER_BE_0_SH 0
+#define B_BE_MUEDCATIMER_BE_0_MSK 0xffff
+
+#define R_BE_MUEDCATIMER_1 0xC384
+#define R_BE_MUEDCATIMER_1_C1 0xE384
+#define B_BE_MUEDCATIMER_VO_0_SH 16
+#define B_BE_MUEDCATIMER_VO_0_MSK 0xffff
+#define B_BE_MUEDCATIMER_VI_0_SH 0
+#define B_BE_MUEDCATIMER_VI_0_MSK 0xffff
+
+#define R_BE_CCA_CONTROL 0xC390
+#define R_BE_CCA_CONTROL_C1 0xE390
+#define B_BE_TB_CHK_TX_NAV BIT(31)
+#define B_BE_TB_CHK_BASIC_NAV BIT(30)
+#define B_BE_TB_CHK_BTCCA BIT(29)
+#define B_BE_TB_CHK_EDCCA BIT(28)
+#define B_BE_TB_CHK_CCA_S80 BIT(27)
+#define B_BE_TB_CHK_CCA_S40 BIT(26)
+#define B_BE_TB_CHK_CCA_S20 BIT(25)
+#define B_BE_TB_CHK_CCA_P20 BIT(24)
+#define B_BE_SIFS_CHK_BTCCA BIT(21)
+#define B_BE_SIFS_CHK_EDCCA BIT(20)
+#define B_BE_SIFS_CHK_CCA_S80 BIT(19)
+#define B_BE_SIFS_CHK_CCA_S40 BIT(18)
+#define B_BE_SIFS_CHK_CCA_S20 BIT(17)
+#define B_BE_SIFS_CHK_CCA_P20 BIT(16)
+#define B_BE_CTN_CHK_TXNAV BIT(8)
+#define B_BE_CTN_CHK_INTRA_NAV BIT(7)
+#define B_BE_CTN_CHK_BASIC_NAV BIT(6)
+#define B_BE_CTN_CHK_BTCCA BIT(5)
+#define B_BE_CTN_CHK_EDCCA BIT(4)
+#define B_BE_CTN_CHK_CCA_S80 BIT(3)
+#define B_BE_CTN_CHK_CCA_S40 BIT(2)
+#define B_BE_CTN_CHK_CCA_S20 BIT(1)
+#define B_BE_CTN_CHK_CCA_P20 BIT(0)
+
+#define R_BE_CCA_CONTROL_2 0xC394
+#define R_BE_CCA_CONTROL_2_C1 0xE394
+#define B_BE_TB_CHK_EDCCA_PER20 BIT(24)
+#define B_BE_SR_CTN_CHK_TX_NAV BIT(7)
+#define B_BE_SR_CTN_CHK__NAV BIT(6)
+#define B_BE_SR_CTN_CHK_BTCCA BIT(5)
+#define B_BE_SR_CTN_CHK_EDCCA BIT(4)
+#define B_BE_SR_CTN_CHK_CCA_S80 BIT(3)
+#define B_BE_SR_CTN_CHK_CCA_S40 BIT(2)
+#define B_BE_SR_CTN_CHK_CCA_S20 BIT(1)
+
+#define R_BE_CTN_DRV_TXEN 0xC398
+#define R_BE_CTN_DRV_TXEN_C1 0xE398
+
+#define R_BE_SCHEDULE_ERR_IMR 0xC3E8
+#define R_BE_SCHEDULE_ERR_IMR_C1 0xE3E8
+#define B_BE_SORT_NON_IDLE_ERR_INT_EN BIT(1)
+#define B_BE_FSM_TIMEOUT_ERR_INT_EN BIT(0)
+
+#define R_BE_SCHEDULE_ERR_ISR 0xC3EC
+#define R_BE_SCHEDULE_ERR_ISR_C1 0xE3EC
+#define B_BE_SORT_NON_IDLE_ERR_INT BIT(1)
+#define B_BE_FSM_TIMEOUT_ERR_INT BIT(0)
+
+#define R_BE_SCH_DBG_SEL 0xC3F4
+#define R_BE_SCH_DBG_SEL_C1 0xE3F4
+#define B_BE_SCH_DBG_EN BIT(16)
+#define B_BE_SCH_CFG_CMD_SEL_SH 8
+#define B_BE_SCH_CFG_CMD_SEL_MSK 0xff
+#define B_BE_SCH_DBG_SEL_SH 0
+#define B_BE_SCH_DBG_SEL_MSK 0xff
+
+#define R_BE_SCH_DBG 0xC3F8
+#define R_BE_SCH_DBG_C1 0xE3F8
+#define B_BE_SCHEDULER_DBG_SH 0
+#define B_BE_SCHEDULER_DBG_MSK 0xffffffffL
+
+#define R_BE_SCH_EXT_CTRL 0xC3FC
+#define R_BE_SCH_EXT_CTRL_C1 0xE3FC
+#define B_BE_TXFIAL_BRK_TXOP_EN BIT(9)
+
+#define R_BE_PORT_CFG_P0 0xC400
+#define R_BE_PORT_CFG_P0_C1 0xE400
+#define B_BE_PROHIB_END_CAL_EN_P0 BIT(17)
+#define B_BE_BRK_SETUP_P0 BIT(16)
+#define B_BE_TBTT_UPD_SHIFT_SEL_P0 BIT(15)
+#define B_BE_BCN_DROP_ALLOW_P0 BIT(14)
+#define B_BE_TBTT_PROHIB_EN_P0 BIT(13)
+#define B_BE_BCNTX_EN_P0 BIT(12)
+#define B_BE_NET_TYPE_P0_SH 10
+#define B_BE_NET_TYPE_P0_MSK 0x3
+#define B_BE_BCN_FORCETX_EN_P0 BIT(9)
+#define B_BE_TXBCN_BTCCA_EN_P0 BIT(8)
+#define B_BE_BCNERR_CNT_EN_P0 BIT(7)
+#define B_BE_BCN_AGRES_P0 BIT(6)
+#define B_BE_TSFTR_RST_P0 BIT(5)
+#define B_BE_RX_BSSID_FIT_EN_P0 BIT(4)
+#define B_BE_TSF_UDT_EN_P0 BIT(3)
+#define B_BE_PORT_FUNC_EN_P0 BIT(2)
+#define B_BE_TXBCN_RPT_EN_P0 BIT(1)
+#define B_BE_RXBCN_RPT_EN_P0 BIT(0)
+
+#define R_BE_TBTT_PROHIB_P0 0xC404
+#define R_BE_TBTT_PROHIB_P0_C1 0xE404
+#define B_BE_TBTT_HOLD_P0_SH 16
+#define B_BE_TBTT_HOLD_P0_MSK 0xfff
+#define B_BE_TBTT_SETUP_P0_SH 0
+#define B_BE_TBTT_SETUP_P0_MSK 0xff
+
+#define R_BE_BCN_AREA_P0 0xC408
+#define R_BE_BCN_AREA_P0_C1 0xE408
+#define B_BE_BCN_MSK_AREA_P0_SH 16
+#define B_BE_BCN_MSK_AREA_P0_MSK 0xfff
+#define B_BE_BCN_CTN_AREA_P0_SH 0
+#define B_BE_BCN_CTN_AREA_P0_MSK 0xfff
+
+#define R_BE_BCNERLYINT_CFG_P0 0xC40C
+#define R_BE_BCNERLYINT_CFG_P0_C1 0xE40C
+#define B_BE_BCNERLY_P0_SH 0
+#define B_BE_BCNERLY_P0_MSK 0xfff
+
+#define R_BE_TBTTERLYINT_CFG_P0 0xC40E
+#define R_BE_TBTTERLYINT_CFG_P0_C1 0xE40E
+#define B_BE_TBTTERLY_P0_SH 0
+#define B_BE_TBTTERLY_P0_MSK 0xfff
+
+#define R_BE_TBTT_AGG_P0 0xC412
+#define R_BE_TBTT_AGG_P0_C1 0xE412
+#define B_BE_TBTT_AGG_NUM_P0_SH 8
+#define B_BE_TBTT_AGG_NUM_P0_MSK 0xff
+
+#define R_BE_BCN_SPACE_CFG_P0 0xC414
+#define R_BE_BCN_SPACE_CFG_P0_C1 0xE414
+#define B_BE_SUB_BCN_SPACE_P0_SH 16
+#define B_BE_SUB_BCN_SPACE_P0_MSK 0xff
+#define B_BE_BCN_SPACE_P0_SH 0
+#define B_BE_BCN_SPACE_P0_MSK 0xffff
+
+#define R_BE_BCN_FORCETX_P0 0xC418
+#define R_BE_BCN_FORCETX_P0_C1 0xE418
+#define B_BE_FORCE_BCN_NUM_P0_SH 8
+#define B_BE_FORCE_BCN_NUM_P0_MSK 0xff
+#define B_BE_BCN_MAX_ERR_P0_SH 0
+#define B_BE_BCN_MAX_ERR_P0_MSK 0xff
+
+#define R_BE_BCN_ERR_CNT_P0 0xC420
+#define R_BE_BCN_ERR_CNT_P0_C1 0xE420
+#define B_BE_BCN_ERR_CNT_SUM_P0_SH 24
+#define B_BE_BCN_ERR_CNT_SUM_P0_MSK 0xff
+#define B_BE_BCN_ERR_CNT_NAV_P0_SH 16
+#define B_BE_BCN_ERR_CNT_NAV_P0_MSK 0xff
+#define B_BE_BCN_ERR_CNT_EDCCA_P0_SH 8
+#define B_BE_BCN_ERR_CNT_EDCCA_P0_MSK 0xff
+#define B_BE_BCN_ERR_CNT_CCA_P0_SH 0
+#define B_BE_BCN_ERR_CNT_CCA_P0_MSK 0xff
+
+#define R_BE_BCN_ERR_FLAG_P0 0xC424
+#define R_BE_BCN_ERR_FLAG_P0_C1 0xE424
+#define B_BE_BCN_ERR_FLAG_OTHERS_P0 BIT(6)
+#define B_BE_BCN_ERR_FLAG_MAC_P0 BIT(5)
+#define B_BE_BCN_ERR_FLAG_TXON_P0 BIT(4)
+#define B_BE_BCN_ERR_FLAG_SRCHEND_P0 BIT(3)
+#define B_BE_BCN_ERR_FLAG_INVALID_P0 BIT(2)
+#define B_BE_BCN_ERR_FLAG_CMP_P0 BIT(1)
+#define B_BE_BCN_ERR_FLAG_LOCK_P0 BIT(0)
+
+#define R_BE_DTIM_CTRL_P0 0xC426
+#define R_BE_DTIM_CTRL_P0_C1 0xE426
+#define B_BE_DTIM_NUM_P0_SH 8
+#define B_BE_DTIM_NUM_P0_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0_SH 0
+#define B_BE_DTIM_CURRCNT_P0_MSK 0xff
+
+#define R_BE_TBTT_SHIFT_P0 0xC428
+#define R_BE_TBTT_SHIFT_P0_C1 0xE428
+#define B_BE_TBTT_SHIFT_OFST_P0_SH 0
+#define B_BE_TBTT_SHIFT_OFST_P0_MSK 0xfff
+
+#define R_BE_BCN_CNT_TMR_P0 0xC434
+#define R_BE_BCN_CNT_TMR_P0_C1 0xE434
+#define B_BE_BCN_CNT_TMR_P0_SH 0
+#define B_BE_BCN_CNT_TMR_P0_MSK 0xffffffffL
+
+#define R_BE_TSFTR_LOW_P0 0xC438
+#define R_BE_TSFTR_LOW_P0_C1 0xE438
+#define B_BE_TSFTR_LOW_P0_SH 0
+#define B_BE_TSFTR_LOW_P0_MSK 0xffffffffL
+
+#define R_BE_TSFTR_HIGH_P0 0xC43C
+#define R_BE_TSFTR_HIGH_P0_C1 0xE43C
+#define B_BE_TSFTR_HIGH_P0_SH 0
+#define B_BE_TSFTR_HIGH_P0_MSK 0xffffffffL
+
+#define R_BE_PORT_CFG_P1 0xC440
+#define R_BE_PORT_CFG_P1_C1 0xE440
+#define B_BE_PROHIB_END_CAL_EN_P1 BIT(17)
+#define B_BE_BRK_SETUP_P1 BIT(16)
+#define B_BE_TBTT_UPD_SHIFT_SEL_P1 BIT(15)
+#define B_BE_BCN_DROP_ALLOW_P1 BIT(14)
+#define B_BE_TBTT_PROHIB_EN_P1 BIT(13)
+#define B_BE_BCNTX_EN_P1 BIT(12)
+#define B_BE_NET_TYPE_P1_SH 10
+#define B_BE_NET_TYPE_P1_MSK 0x3
+#define B_BE_BCN_FORCETX_EN_P1 BIT(9)
+#define B_BE_TXBCN_BTCCA_EN_P1 BIT(8)
+#define B_BE_BCNERR_CNT_EN_P1 BIT(7)
+#define B_BE_BCN_AGRES_P1 BIT(6)
+#define B_BE_TSFTR_RST_P1 BIT(5)
+#define B_BE_RX_BSSID_FIT_EN_P1 BIT(4)
+#define B_BE_TSF_UDT_EN_P1 BIT(3)
+#define B_BE_PORT_FUNC_EN_P1 BIT(2)
+#define B_BE_TXBCN_RPT_EN_P1 BIT(1)
+#define B_BE_RXBCN_RPT_EN_P1 BIT(0)
+
+#define R_BE_TBTT_PROHIB_P1 0xC444
+#define R_BE_TBTT_PROHIB_P1_C1 0xE444
+#define B_BE_TBTT_HOLD_P1_SH 16
+#define B_BE_TBTT_HOLD_P1_MSK 0xfff
+#define B_BE_TBTT_SETUP_P1_SH 0
+#define B_BE_TBTT_SETUP_P1_MSK 0xff
+
+#define R_BE_BCN_AREA_P1 0xC448
+#define R_BE_BCN_AREA_P1_C1 0xE448
+#define B_BE_BCN_MSK_AREA_P1_SH 16
+#define B_BE_BCN_MSK_AREA_P1_MSK 0xfff
+#define B_BE_BCN_CTN_AREA_P1_SH 0
+#define B_BE_BCN_CTN_AREA_P1_MSK 0xfff
+
+#define R_BE_BCNERLYINT_CFG_P1 0xC44C
+#define R_BE_BCNERLYINT_CFG_P1_C1 0xE44C
+#define B_BE_BCNERLY_P1_SH 0
+#define B_BE_BCNERLY_P1_MSK 0xfff
+
+#define R_BE_TBTTERLYINT_CFG_P1 0xC44E
+#define R_BE_TBTTERLYINT_CFG_P1_C1 0xE44E
+#define B_BE_TBTTERLY_P1_SH 0
+#define B_BE_TBTTERLY_P1_MSK 0xfff
+
+#define R_BE_TBTT_AGG_P1 0xC452
+#define R_BE_TBTT_AGG_P1_C1 0xE452
+#define B_BE_TBTT_AGG_NUM_P1_SH 8
+#define B_BE_TBTT_AGG_NUM_P1_MSK 0xff
+
+#define R_BE_BCN_SPACE_CFG_P1 0xC454
+#define R_BE_BCN_SPACE_CFG_P1_C1 0xE454
+#define B_BE_BCN_SPACE_P1_SH 0
+#define B_BE_BCN_SPACE_P1_MSK 0xffff
+
+#define R_BE_BCN_FORCETX_P1 0xC458
+#define R_BE_BCN_FORCETX_P1_C1 0xE458
+#define B_BE_FORCE_BCN_NUM_P1_SH 8
+#define B_BE_FORCE_BCN_NUM_P1_MSK 0xff
+#define B_BE_BCN_MAX_ERR_P1_SH 0
+#define B_BE_BCN_MAX_ERR_P1_MSK 0xff
+
+#define R_BE_BCN_ERR_CNT_P1 0xC460
+#define R_BE_BCN_ERR_CNT_P1_C1 0xE460
+#define B_BE_BCN_ERR_CNT_SUM_P1_SH 24
+#define B_BE_BCN_ERR_CNT_SUM_P1_MSK 0xff
+#define B_BE_BCN_ERR_CNT_NAV_P1_SH 16
+#define B_BE_BCN_ERR_CNT_NAV_P1_MSK 0xff
+#define B_BE_BCN_ERR_CNT_EDCCA_P1_SH 8
+#define B_BE_BCN_ERR_CNT_EDCCA_P1_MSK 0xff
+#define B_BE_BCN_ERR_CNT_CCA_P1_SH 0
+#define B_BE_BCN_ERR_CNT_CCA_P1_MSK 0xff
+
+#define R_BE_BCN_ERR_FLAG_P1 0xC464
+#define R_BE_BCN_ERR_FLAG_P1_C1 0xE464
+#define B_BE_BCN_ERR_FLAG_OTHERS_P1 BIT(6)
+#define B_BE_BCN_ERR_FLAG_MAC_P1 BIT(5)
+#define B_BE_BCN_ERR_FLAG_TXON_P1 BIT(4)
+#define B_BE_BCN_ERR_FLAG_SRCHEND_P1 BIT(3)
+#define B_BE_BCN_ERR_FLAG_INVALID_P1 BIT(2)
+#define B_BE_BCN_ERR_FLAG_CMP_P1 BIT(1)
+#define B_BE_BCN_ERR_FLAG_LOCK_P1 BIT(0)
+
+#define R_BE_DTIM_CTRL_P1 0xC466
+#define R_BE_DTIM_CTRL_P1_C1 0xE466
+#define B_BE_DTIM_NUM_P1_SH 8
+#define B_BE_DTIM_NUM_P1_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P1_SH 0
+#define B_BE_DTIM_CURRCNT_P1_MSK 0xff
+
+#define R_BE_TBTT_SHIFT_P1 0xC468
+#define R_BE_TBTT_SHIFT_P1_C1 0xE468
+#define B_BE_TBTT_SHIFT_OFST_P1_SH 0
+#define B_BE_TBTT_SHIFT_OFST_P1_MSK 0xfff
+
+#define R_BE_BCN_CNT_TMR_P1 0xC474
+#define R_BE_BCN_CNT_TMR_P1_C1 0xE474
+#define B_BE_BCN_CNT_TMR_P1_SH 0
+#define B_BE_BCN_CNT_TMR_P1_MSK 0xffffffffL
+
+#define R_BE_TSFTR_LOW_P1 0xC478
+#define R_BE_TSFTR_LOW_P1_C1 0xE478
+#define B_BE_TSFTR_LOW_P1_SH 0
+#define B_BE_TSFTR_LOW_P1_MSK 0xffffffffL
+
+#define R_BE_TSFTR_HIGH_P1 0xC47C
+#define R_BE_TSFTR_HIGH_P1_C1 0xE47C
+#define B_BE_TSFTR_HIGH_P1_SH 0
+#define B_BE_TSFTR_HIGH_P1_MSK 0xffffffffL
+
+#define R_BE_PORT_CFG_P2 0xC480
+#define R_BE_PORT_CFG_P2_C1 0xE480
+#define B_BE_PROHIB_END_CAL_EN_P2 BIT(17)
+#define B_BE_BRK_SETUP_P2 BIT(16)
+#define B_BE_TBTT_UPD_SHIFT_SEL_P2 BIT(15)
+#define B_BE_BCN_DROP_ALLOW_P2 BIT(14)
+#define B_BE_TBTT_PROHIB_EN_P2 BIT(13)
+#define B_BE_BCNTX_EN_P2 BIT(12)
+#define B_BE_NET_TYPE_P2_SH 10
+#define B_BE_NET_TYPE_P2_MSK 0x3
+#define B_BE_BCN_FORCETX_EN_P2 BIT(9)
+#define B_BE_TXBCN_BTCCA_EN_P2 BIT(8)
+#define B_BE_BCNERR_CNT_EN_P2 BIT(7)
+#define B_BE_BCN_AGRES_P2 BIT(6)
+#define B_BE_TSFTR_RST_P2 BIT(5)
+#define B_BE_RX_BSSID_FIT_EN_P2 BIT(4)
+#define B_BE_TSF_UDT_EN_P2 BIT(3)
+#define B_BE_PORT_FUNC_EN_P2 BIT(2)
+#define B_BE_TXBCN_RPT_EN_P2 BIT(1)
+#define B_BE_RXBCN_RPT_EN_P2 BIT(0)
+
+#define R_BE_TBTT_PROHIB_P2 0xC484
+#define R_BE_TBTT_PROHIB_P2_C1 0xE484
+#define B_BE_TBTT_HOLD_P2_SH 16
+#define B_BE_TBTT_HOLD_P2_MSK 0xfff
+#define B_BE_TBTT_SETUP_P2_SH 0
+#define B_BE_TBTT_SETUP_P2_MSK 0xff
+
+#define R_BE_BCN_AREA_P2 0xC488
+#define R_BE_BCN_AREA_P2_C1 0xE488
+#define B_BE_BCN_MSK_AREA_P2_SH 16
+#define B_BE_BCN_MSK_AREA_P2_MSK 0xfff
+#define B_BE_BCN_CTN_AREA_P2_SH 0
+#define B_BE_BCN_CTN_AREA_P2_MSK 0xfff
+
+#define R_BE_BCNERLYINT_CFG_P2 0xC48C
+#define R_BE_BCNERLYINT_CFG_P2_C1 0xE48C
+#define B_BE_BCNERLY_P2_SH 0
+#define B_BE_BCNERLY_P2_MSK 0xfff
+
+#define R_BE_TBTTERLYINT_CFG_P2 0xC48E
+#define R_BE_TBTTERLYINT_CFG_P2_C1 0xE48E
+#define B_BE_TBTTERLY_P2_SH 0
+#define B_BE_TBTTERLY_P2_MSK 0xfff
+
+#define R_BE_TBTT_AGG_P2 0xC492
+#define R_BE_TBTT_AGG_P2_C1 0xE492
+#define B_BE_TBTT_AGG_NUM_P2_SH 8
+#define B_BE_TBTT_AGG_NUM_P2_MSK 0xff
+
+#define R_BE_BCN_SPACE_CFG_P2 0xC494
+#define R_BE_BCN_SPACE_CFG_P2_C1 0xE494
+#define B_BE_BCN_SPACE_P2_SH 0
+#define B_BE_BCN_SPACE_P2_MSK 0xffff
+
+#define R_BE_BCN_FORCETX_P2 0xC498
+#define R_BE_BCN_FORCETX_P2_C1 0xE498
+#define B_BE_FORCE_BCN_NUM_P2_SH 8
+#define B_BE_FORCE_BCN_NUM_P2_MSK 0xff
+#define B_BE_BCN_MAX_ERR_P2_SH 0
+#define B_BE_BCN_MAX_ERR_P2_MSK 0xff
+
+#define R_BE_BCN_ERR_CNT_P2 0xC4A0
+#define R_BE_BCN_ERR_CNT_P2_C1 0xE4A0
+#define B_BE_BCN_ERR_CNT_SUM_P2_SH 24
+#define B_BE_BCN_ERR_CNT_SUM_P2_MSK 0xff
+#define B_BE_BCN_ERR_CNT_NAV_P2_SH 16
+#define B_BE_BCN_ERR_CNT_NAV_P2_MSK 0xff
+#define B_BE_BCN_ERR_CNT_EDCCA_P2_SH 8
+#define B_BE_BCN_ERR_CNT_EDCCA_P2_MSK 0xff
+#define B_BE_BCN_ERR_CNT_CCA_P2_SH 0
+#define B_BE_BCN_ERR_CNT_CCA_P2_MSK 0xff
+
+#define R_BE_BCN_ERR_FLAG_P2 0xC4A4
+#define R_BE_BCN_ERR_FLAG_P2_C1 0xE4A4
+#define B_BE_BCN_ERR_FLAG_OTHERS_P2 BIT(6)
+#define B_BE_BCN_ERR_FLAG_MAC_P2 BIT(5)
+#define B_BE_BCN_ERR_FLAG_TXON_P2 BIT(4)
+#define B_BE_BCN_ERR_FLAG_SRCHEND_P2 BIT(3)
+#define B_BE_BCN_ERR_FLAG_INVALID_P2 BIT(2)
+#define B_BE_BCN_ERR_FLAG_CMP_P2 BIT(1)
+#define B_BE_BCN_ERR_FLAG_LOCK_P2 BIT(0)
+
+#define R_BE_DTIM_CTRL_P2 0xC4A6
+#define R_BE_DTIM_CTRL_P2_C1 0xE4A6
+#define B_BE_DTIM_NUM_P2_SH 8
+#define B_BE_DTIM_NUM_P2_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P2_SH 0
+#define B_BE_DTIM_CURRCNT_P2_MSK 0xff
+
+#define R_BE_TBTT_SHIFT_P2 0xC4A8
+#define R_BE_TBTT_SHIFT_P2_C1 0xE4A8
+#define B_BE_TBTT_SHIFT_OFST_P2_SH 0
+#define B_BE_TBTT_SHIFT_OFST_P2_MSK 0xfff
+
+#define R_BE_BCN_CNT_TMR_P2 0xC4B4
+#define R_BE_BCN_CNT_TMR_P2_C1 0xE4B4
+#define B_BE_BCN_CNT_TMR_P2_SH 0
+#define B_BE_BCN_CNT_TMR_P2_MSK 0xffffffffL
+
+#define R_BE_TSFTR_LOW_P2 0xC4B8
+#define R_BE_TSFTR_LOW_P2_C1 0xE4B8
+#define B_BE_TSFTR_LOW_P2_SH 0
+#define B_BE_TSFTR_LOW_P2_MSK 0xffffffffL
+
+#define R_BE_TSFTR_HIGH_P2 0xC4BC
+#define R_BE_TSFTR_HIGH_P2_C1 0xE4BC
+#define B_BE_TSFTR_HIGH_P2_SH 0
+#define B_BE_TSFTR_HIGH_P2_MSK 0xffffffffL
+
+#define R_BE_PORT_CFG_P3 0xC4C0
+#define R_BE_PORT_CFG_P3_C1 0xE4C0
+#define B_BE_PROHIB_END_CAL_EN_P3 BIT(17)
+#define B_BE_BRK_SETUP_P3 BIT(16)
+#define B_BE_TBTT_UPD_SHIFT_SEL_P3 BIT(15)
+#define B_BE_BCN_DROP_ALLOW_P3 BIT(14)
+#define B_BE_TBTT_PROHIB_EN_P3 BIT(13)
+#define B_BE_BCNTX_EN_P3 BIT(12)
+#define B_BE_NET_TYPE_P3_SH 10
+#define B_BE_NET_TYPE_P3_MSK 0x3
+#define B_BE_BCN_FORCETX_EN_P3 BIT(9)
+#define B_BE_TXBCN_BTCCA_EN_P3 BIT(8)
+#define B_BE_BCNERR_CNT_EN_P3 BIT(7)
+#define B_BE_BCN_AGRES_P3 BIT(6)
+#define B_BE_TSFTR_RST_P3 BIT(5)
+#define B_BE_RX_BSSID_FIT_EN_P3 BIT(4)
+#define B_BE_TSF_UDT_EN_P3 BIT(3)
+#define B_BE_PORT_FUNC_EN_P3 BIT(2)
+#define B_BE_TXBCN_RPT_EN_P3 BIT(1)
+#define B_BE_RXBCN_RPT_EN_P3 BIT(0)
+
+#define R_BE_TBTT_PROHIB_P3 0xC4C4
+#define R_BE_TBTT_PROHIB_P3_C1 0xE4C4
+#define B_BE_TBTT_HOLD_P3_SH 16
+#define B_BE_TBTT_HOLD_P3_MSK 0xfff
+#define B_BE_TBTT_SETUP_P3_SH 0
+#define B_BE_TBTT_SETUP_P3_MSK 0xff
+
+#define R_BE_BCN_AREA_P3 0xC4C8
+#define R_BE_BCN_AREA_P3_C1 0xE4C8
+#define B_BE_BCN_MSK_AREA_P3_SH 16
+#define B_BE_BCN_MSK_AREA_P3_MSK 0xfff
+
+#define R_BE_BCNERLYINT_CFG_P3 0xC4CC
+#define R_BE_BCNERLYINT_CFG_P3_C1 0xE4CC
+#define B_BE_BCNERLY_P3_SH 0
+#define B_BE_BCNERLY_P3_MSK 0xfff
+
+#define R_BE_TBTTERLYINT_CFG_P3 0xC4CE
+#define R_BE_TBTTERLYINT_CFG_P3_C1 0xE4CE
+#define B_BE_TBTTERLY_P3_SH 0
+#define B_BE_TBTTERLY_P3_MSK 0xfff
+
+#define R_BE_TBTT_AGG_P3 0xC4D2
+#define R_BE_TBTT_AGG_P3_C1 0xE4D2
+#define B_BE_TBTT_AGG_NUM_P3_SH 8
+#define B_BE_TBTT_AGG_NUM_P3_MSK 0xff
+
+#define R_BE_BCN_SPACE_CFG_P3 0xC4D4
+#define R_BE_BCN_SPACE_CFG_P3_C1 0xE4D4
+#define B_BE_BCN_SPACE_P3_SH 0
+#define B_BE_BCN_SPACE_P3_MSK 0xffff
+
+#define R_BE_BCN_FORCETX_P3 0xC4D8
+#define R_BE_BCN_FORCETX_P3_C1 0xE4D8
+#define B_BE_FORCE_BCN_NUM_P3_SH 8
+#define B_BE_FORCE_BCN_NUM_P3_MSK 0xff
+#define B_BE_BCN_MAX_ERR_P3_SH 0
+#define B_BE_BCN_MAX_ERR_P3_MSK 0xff
+
+#define R_BE_BCN_ERR_CNT_P3 0xC4E0
+#define R_BE_BCN_ERR_CNT_P3_C1 0xE4E0
+#define B_BE_BCN_ERR_CNT_SUM_P3_SH 24
+#define B_BE_BCN_ERR_CNT_SUM_P3_MSK 0xff
+#define B_BE_BCN_ERR_CNT_NAV_P3_SH 16
+#define B_BE_BCN_ERR_CNT_NAV_P3_MSK 0xff
+#define B_BE_BCN_ERR_CNT_EDCCA_P3_SH 8
+#define B_BE_BCN_ERR_CNT_EDCCA_P3_MSK 0xff
+#define B_BE_BCN_ERR_CNT_CCA_P3_SH 0
+#define B_BE_BCN_ERR_CNT_CCA_P3_MSK 0xff
+
+#define R_BE_BCN_ERR_FLAG_P3 0xC4E4
+#define R_BE_BCN_ERR_FLAG_P3_C1 0xE4E4
+#define B_BE_BCN_ERR_FLAG_OTHERS_P3 BIT(6)
+#define B_BE_BCN_ERR_FLAG_MAC_P3 BIT(5)
+#define B_BE_BCN_ERR_FLAG_TXON_P3 BIT(4)
+#define B_BE_BCN_ERR_FLAG_SRCHEND_P3 BIT(3)
+#define B_BE_BCN_ERR_FLAG_INVALID_P3 BIT(2)
+#define B_BE_BCN_ERR_FLAG_CMP_P3 BIT(1)
+#define B_BE_BCN_ERR_FLAG_LOCK_P3 BIT(0)
+
+#define R_BE_DTIM_CTRL_P3 0xC4E6
+#define R_BE_DTIM_CTRL_P3_C1 0xE4E6
+#define B_BE_DTIM_NUM_P3_SH 8
+#define B_BE_DTIM_NUM_P3_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P3_SH 0
+#define B_BE_DTIM_CURRCNT_P3_MSK 0xff
+
+#define R_BE_TBTT_SHIFT_P3 0xC4E8
+#define R_BE_TBTT_SHIFT_P3_C1 0xE4E8
+#define B_BE_TBTT_SHIFT_OFST_P3_SH 0
+#define B_BE_TBTT_SHIFT_OFST_P3_MSK 0xfff
+
+#define R_BE_BCN_CNT_TMR_P3 0xC4F4
+#define R_BE_BCN_CNT_TMR_P3_C1 0xE4F4
+#define B_BE_BCN_CNT_TMR_P3_SH 0
+#define B_BE_BCN_CNT_TMR_P3_MSK 0xffffffffL
+
+#define R_BE_TSFTR_LOW_P3 0xC4F8
+#define R_BE_TSFTR_LOW_P3_C1 0xE4F8
+#define B_BE_TSFTR_LOW_P3_SH 0
+#define B_BE_TSFTR_LOW_P3_MSK 0xffffffffL
+
+#define R_BE_TSFTR_HIGH_P3 0xC4FC
+#define R_BE_TSFTR_HIGH_P3_C1 0xE4FC
+#define B_BE_TSFTR_HIGH_P3_SH 0
+#define B_BE_TSFTR_HIGH_P3_MSK 0xffffffffL
+
+#define R_BE_PORT_CFG_P4 0xC500
+#define R_BE_PORT_CFG_P4_C1 0xE500
+#define B_BE_PROHIB_END_CAL_EN_P4 BIT(17)
+#define B_BE_BRK_SETUP_P4 BIT(16)
+#define B_BE_TBTT_UPD_SHIFT_SEL_P4 BIT(15)
+#define B_BE_BCN_DROP_ALLOW_P4 BIT(14)
+#define B_BE_TBTT_PROHIB_EN_P4 BIT(13)
+#define B_BE_BCNTX_EN_P4 BIT(12)
+#define B_BE_NET_TYPE_P4_SH 10
+#define B_BE_NET_TYPE_P4_MSK 0x3
+#define B_BE_BCN_FORCETX_EN_P4 BIT(9)
+#define B_BE_TXBCN_BTCCA_EN_P4 BIT(8)
+#define B_BE_BCNERR_CNT_EN_P4 BIT(7)
+#define B_BE_BCN_AGRES_P4 BIT(6)
+#define B_BE_TSFTR_RST_P4 BIT(5)
+#define B_BE_RX_BSSID_FIT_EN_P4 BIT(4)
+#define B_BE_TSF_UDT_EN_P4 BIT(3)
+#define B_BE_PORT_FUNC_EN_P4 BIT(2)
+#define B_BE_TXBCN_RPT_EN_P4 BIT(1)
+#define B_BE_RXBCN_RPT_EN_P4 BIT(0)
+
+#define R_BE_TBTT_PROHIB_P4 0xC504
+#define R_BE_TBTT_PROHIB_P4_C1 0xE504
+#define B_BE_TBTT_HOLD_P4_SH 16
+#define B_BE_TBTT_HOLD_P4_MSK 0xfff
+#define B_BE_TBTT_SETUP_P4_SH 0
+#define B_BE_TBTT_SETUP_P4_MSK 0xff
+
+#define R_BE_BCN_AREA_P4 0xC508
+#define R_BE_BCN_AREA_P4_C1 0xE508
+#define B_BE_BCN_MSK_AREA_P4_SH 16
+#define B_BE_BCN_MSK_AREA_P4_MSK 0xfff
+
+#define R_BE_BCNERLYINT_CFG_P4 0xC50C
+#define R_BE_BCNERLYINT_CFG_P4_C1 0xE50C
+#define B_BE_BCNERLY_P4_SH 0
+#define B_BE_BCNERLY_P4_MSK 0xfff
+
+#define R_BE_TBTTERLYINT_CFG_P4 0xC50E
+#define R_BE_TBTTERLYINT_CFG_P4_C1 0xE50E
+#define B_BE_TBTTERLY_P4_SH 0
+#define B_BE_TBTTERLY_P4_MSK 0xfff
+
+#define R_BE_TBTT_AGG_P4 0xC512
+#define R_BE_TBTT_AGG_P4_C1 0xE512
+#define B_BE_TBTT_AGG_NUM_P4_SH 8
+#define B_BE_TBTT_AGG_NUM_P4_MSK 0xff
+
+#define R_BE_BCN_SPACE_CFG_P4 0xC514
+#define R_BE_BCN_SPACE_CFG_P4_C1 0xE514
+#define B_BE_BCN_SPACE_P4_SH 0
+#define B_BE_BCN_SPACE_P4_MSK 0xffff
+
+#define R_BE_BCN_FORCETX_P4 0xC518
+#define R_BE_BCN_FORCETX_P4_C1 0xE518
+#define B_BE_FORCE_BCN_NUM_P4_SH 8
+#define B_BE_FORCE_BCN_NUM_P4_MSK 0xff
+#define B_BE_BCN_MAX_ERR_P4_SH 0
+#define B_BE_BCN_MAX_ERR_P4_MSK 0xff
+
+#define R_BE_BCN_ERR_CNT_P4 0xC520
+#define R_BE_BCN_ERR_CNT_P4_C1 0xE520
+#define B_BE_BCN_ERR_CNT_SUM_P4_SH 24
+#define B_BE_BCN_ERR_CNT_SUM_P4_MSK 0xff
+#define B_BE_BCN_ERR_CNT_NAV_P4_SH 16
+#define B_BE_BCN_ERR_CNT_NAV_P4_MSK 0xff
+#define B_BE_BCN_ERR_CNT_EDCCA_P4_SH 8
+#define B_BE_BCN_ERR_CNT_EDCCA_P4_MSK 0xff
+#define B_BE_BCN_ERR_CNT_CCA_P4_SH 0
+#define B_BE_BCN_ERR_CNT_CCA_P4_MSK 0xff
+
+#define R_BE_BCN_ERR_FLAG_P4 0xC524
+#define R_BE_BCN_ERR_FLAG_P4_C1 0xE524
+#define B_BE_BCN_ERR_FLAG_OTHERS_P4 BIT(6)
+#define B_BE_BCN_ERR_FLAG_MAC_P4 BIT(5)
+#define B_BE_BCN_ERR_FLAG_TXON_P4 BIT(4)
+#define B_BE_BCN_ERR_FLAG_SRCHEND_P4 BIT(3)
+#define B_BE_BCN_ERR_FLAG_INVALID_P4 BIT(2)
+#define B_BE_BCN_ERR_FLAG_CMP_P4 BIT(1)
+#define B_BE_BCN_ERR_FLAG_LOCK_P4 BIT(0)
+
+#define R_BE_DTIM_CTRL_P4 0xC526
+#define R_BE_DTIM_CTRL_P4_C1 0xE526
+#define B_BE_DTIM_NUM_P4_SH 8
+#define B_BE_DTIM_NUM_P4_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P4_SH 0
+#define B_BE_DTIM_CURRCNT_P4_MSK 0xff
+
+#define R_BE_TBTT_SHIFT_P4 0xC528
+#define R_BE_TBTT_SHIFT_P4_C1 0xE528
+#define B_BE_TBTT_SHIFT_OFST_P4_SH 0
+#define B_BE_TBTT_SHIFT_OFST_P4_MSK 0xfff
+
+#define R_BE_BCN_CNT_TMR_P4 0xC534
+#define R_BE_BCN_CNT_TMR_P4_C1 0xE534
+#define B_BE_BCN_CNT_TMR_P4_SH 0
+#define B_BE_BCN_CNT_TMR_P4_MSK 0xffffffffL
+
+#define R_BE_TSFTR_LOW_P4 0xC538
+#define R_BE_TSFTR_LOW_P4_C1 0xE538
+#define B_BE_TSFTR_LOW_P4_SH 0
+#define B_BE_TSFTR_LOW_P4_MSK 0xffffffffL
+
+#define R_BE_TSFTR_HIGH_P4 0xC53C
+#define R_BE_TSFTR_HIGH_P4_C1 0xE53C
+#define B_BE_TSFTR_HIGH_P4_SH 0
+#define B_BE_TSFTR_HIGH_P4_MSK 0xffffffffL
+
+#define R_BE_DTIM_NUM0 0xC540
+#define R_BE_DTIM_NUM0_C1 0xE540
+#define B_BE_DTIM_NUM_P0MB3_SH 24
+#define B_BE_DTIM_NUM_P0MB3_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB2_SH 16
+#define B_BE_DTIM_NUM_P0MB2_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB1_SH 8
+#define B_BE_DTIM_NUM_P0MB1_MSK 0xff
+
+#define R_BE_DTIM_NUM1 0xC544
+#define R_BE_DTIM_NUM1_C1 0xE544
+#define B_BE_DTIM_NUM_P0MB7_SH 24
+#define B_BE_DTIM_NUM_P0MB7_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB6_SH 16
+#define B_BE_DTIM_NUM_P0MB6_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB5_SH 8
+#define B_BE_DTIM_NUM_P0MB5_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB4_SH 0
+#define B_BE_DTIM_NUM_P0MB4_MSK 0xff
+
+#define R_BE_DTIM_NUM2 0xC548
+#define R_BE_DTIM_NUM2_C1 0xE548
+#define B_BE_DTIM_NUM_P0MB11_SH 24
+#define B_BE_DTIM_NUM_P0MB11_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB10_SH 16
+#define B_BE_DTIM_NUM_P0MB10_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB9_SH 8
+#define B_BE_DTIM_NUM_P0MB9_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB8_SH 0
+#define B_BE_DTIM_NUM_P0MB8_MSK 0xff
+
+#define R_BE_DTIM_NUM3 0xC54C
+#define R_BE_DTIM_NUM3_C1 0xE54C
+#define B_BE_DTIM_NUM_P0MB15_SH 24
+#define B_BE_DTIM_NUM_P0MB15_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB14_SH 16
+#define B_BE_DTIM_NUM_P0MB14_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB13_SH 8
+#define B_BE_DTIM_NUM_P0MB13_MSK 0xff
+#define B_BE_DTIM_NUM_P0MB12_SH 0
+#define B_BE_DTIM_NUM_P0MB12_MSK 0xff
+
+#define R_BE_DTIM_CURRCNT0 0xC550
+#define R_BE_DTIM_CURRCNT0_C1 0xE550
+#define B_BE_DTIM_CURRCNT_P0MB3_SH 24
+#define B_BE_DTIM_CURRCNT_P0MB3_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB2_SH 16
+#define B_BE_DTIM_CURRCNT_P0MB2_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB1_SH 8
+#define B_BE_DTIM_CURRCNT_P0MB1_MSK 0xff
+
+#define R_BE_DTIM_CURRCNT1 0xC554
+#define R_BE_DTIM_CURRCNT1_C1 0xE554
+#define B_BE_DTIM_CURRCNT_P0MB7_SH 24
+#define B_BE_DTIM_CURRCNT_P0MB7_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB6_SH 16
+#define B_BE_DTIM_CURRCNT_P0MB6_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB5_SH 8
+#define B_BE_DTIM_CURRCNT_P0MB5_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB4_SH 0
+#define B_BE_DTIM_CURRCNT_P0MB4_MSK 0xff
+
+#define R_BE_DTIM_CURRCNT2 0xC558
+#define R_BE_DTIM_CURRCNT2_C1 0xE558
+#define B_BE_DTIM_CURRCNT_P0MB11_SH 24
+#define B_BE_DTIM_CURRCNT_P0MB11_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB10_SH 16
+#define B_BE_DTIM_CURRCNT_P0MB10_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB9_SH 8
+#define B_BE_DTIM_CURRCNT_P0MB9_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB8_SH 0
+#define B_BE_DTIM_CURRCNT_P0MB8_MSK 0xff
+
+#define R_BE_DTIM_CURRCNT3 0xC55C
+#define R_BE_DTIM_CURRCNT3_C1 0xE55C
+#define B_BE_DTIM_CURRCNT_P0MB15_SH 24
+#define B_BE_DTIM_CURRCNT_P0MB15_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB14_SH 16
+#define B_BE_DTIM_CURRCNT_P0MB14_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB13_SH 8
+#define B_BE_DTIM_CURRCNT_P0MB13_MSK 0xff
+#define B_BE_DTIM_CURRCNT_P0MB12_SH 0
+#define B_BE_DTIM_CURRCNT_P0MB12_MSK 0xff
+
+#define R_BE_BCN_DROP_ALL0 0xC560
+#define R_BE_BCN_DROP_ALL0_C1 0xE560
+#define B_BE_BCN_DROP_ALL_P4 BIT(4)
+#define B_BE_BCN_DROP_ALL_P3 BIT(3)
+#define B_BE_BCN_DROP_ALL_P2 BIT(2)
+#define B_BE_BCN_DROP_ALL_P1 BIT(1)
+#define B_BE_BCN_DROP_ALL_P0 BIT(0)
+
+#define R_BE_BCN_DROP_ALL0_P0MB 0xC564
+#define R_BE_BCN_DROP_ALL0_P0MB_C1 0xE564
+#define B_BE_BCN_DROP_ALL_P0MB15 BIT(15)
+#define B_BE_BCN_DROP_ALL_P0MB14 BIT(14)
+#define B_BE_BCN_DROP_ALL_P0MB13 BIT(13)
+#define B_BE_BCN_DROP_ALL_P0MB12 BIT(12)
+#define B_BE_BCN_DROP_ALL_P0MB11 BIT(11)
+#define B_BE_BCN_DROP_ALL_P0MB10 BIT(10)
+#define B_BE_BCN_DROP_ALL_P0MB9 BIT(9)
+#define B_BE_BCN_DROP_ALL_P0MB8 BIT(8)
+#define B_BE_BCN_DROP_ALL_P0MB7 BIT(7)
+#define B_BE_BCN_DROP_ALL_P0MB6 BIT(6)
+#define B_BE_BCN_DROP_ALL_P0MB5 BIT(5)
+#define B_BE_BCN_DROP_ALL_P0MB4 BIT(4)
+#define B_BE_BCN_DROP_ALL_P0MB3 BIT(3)
+#define B_BE_BCN_DROP_ALL_P0MB2 BIT(2)
+#define B_BE_BCN_DROP_ALL_P0MB1 BIT(1)
+
+#define R_BE_MBSSID_CTRL 0xC568
+#define R_BE_MBSSID_CTRL_C1 0xE568
+#define B_BE_P0MB_NUM_SH 16
+#define B_BE_P0MB_NUM_MSK 0xf
+#define B_BE_P0MB15_EN BIT(15)
+#define B_BE_P0MB14_EN BIT(14)
+#define B_BE_P0MB13_EN BIT(13)
+#define B_BE_P0MB12_EN BIT(12)
+#define B_BE_P0MB11_EN BIT(11)
+#define B_BE_P0MB10_EN BIT(10)
+#define B_BE_P0MB9_EN BIT(9)
+#define B_BE_P0MB8_EN BIT(8)
+#define B_BE_P0MB7_EN BIT(7)
+#define B_BE_P0MB6_EN BIT(6)
+#define B_BE_P0MB5_EN BIT(5)
+#define B_BE_P0MB4_EN BIT(4)
+#define B_BE_P0MB3_EN BIT(3)
+#define B_BE_P0MB2_EN BIT(2)
+#define B_BE_P0MB1_EN BIT(1)
+
+#define R_BE_RXTSF_OFST 0xC570
+#define R_BE_RXTSF_OFST_C1 0xE570
+#define B_BE_RXTSF_OFST_OFDM_SH 8
+#define B_BE_RXTSF_OFST_OFDM_MSK 0xff
+#define B_BE_RXTSF_OFST_CCK_SH 0
+#define B_BE_RXTSF_OFST_CCK_MSK 0xff
+
+#define R_BE_RXBCN_TIME_CTRL 0xC574
+#define R_BE_RXBCN_TIME_CTRL_C1 0xE574
+#define B_BE_RXBCN_TIME_PORT_SH 28
+#define B_BE_RXBCN_TIME_PORT_MSK 0x7
+#define B_BE_RXBCN_TIME_VLD BIT(17)
+#define B_BE_RXBCN_TIME_UDFW BIT(16)
+#define B_BE_RXBCN_TIME_DIFF_SH 0
+#define B_BE_RXBCN_TIME_DIFF_MSK 0xffff
+
+#define R_BE_RXBCN_TIME_SYNC 0xC578
+#define R_BE_RXBCN_TIME_SYNC_C1 0xE578
+#define B_BE_RXBCN_TIME_SYNC_SH 0
+#define B_BE_RXBCN_TIME_SYNC_MSK 0xffffffffL
+
+#define R_BE_TBTT_TSF_INFO 0xC57C
+#define R_BE_TBTT_TSF_INFO_C1 0xE57C
+#define B_BE_TBTT_TSF_INFO_SH 0
+#define B_BE_TBTT_TSF_INFO_MSK 0xffffffffL
+
+#define R_BE_P0MB_HGQ_WINDOW_CFG_0 0xC590
+#define R_BE_P0MB_HGQ_WINDOW_CFG_0_C1 0xE590
+#define B_BE_HGQWND_3_SH 24
+#define B_BE_HGQWND_3_MSK 0xff
+#define B_BE_HGQWND_2_SH 16
+#define B_BE_HGQWND_2_MSK 0xff
+#define B_BE_HGQWND_1_SH 8
+#define B_BE_HGQWND_1_MSK 0xff
+#define B_BE_HGQWND_0_SH 0
+#define B_BE_HGQWND_0_MSK 0xff
+
+#define R_BE_P0MB_HGQ_WINDOW_CFG_1 0xC594
+#define R_BE_P0MB_HGQ_WINDOW_CFG_1_C1 0xE594
+#define B_BE_HGQWND_7_SH 24
+#define B_BE_HGQWND_7_MSK 0xff
+#define B_BE_HGQWND_6_SH 16
+#define B_BE_HGQWND_6_MSK 0xff
+#define B_BE_HGQWND_5_SH 8
+#define B_BE_HGQWND_5_MSK 0xff
+#define B_BE_HGQWND_4_SH 0
+#define B_BE_HGQWND_4_MSK 0xff
+
+#define R_BE_P0MB_HGQ_WINDOW_CFG_2 0xC598
+#define R_BE_P0MB_HGQ_WINDOW_CFG_2_C1 0xE598
+#define B_BE_HGQWND_11_SH 24
+#define B_BE_HGQWND_11_MSK 0xff
+#define B_BE_HGQWND_10_SH 16
+#define B_BE_HGQWND_10_MSK 0xff
+#define B_BE_HGQWND_9_SH 8
+#define B_BE_HGQWND_9_MSK 0xff
+#define B_BE_HGQWND_8_SH 0
+#define B_BE_HGQWND_8_MSK 0xff
+
+#define R_BE_P0MB_HGQ_WINDOW_CFG_3 0xC59C
+#define R_BE_P0MB_HGQ_WINDOW_CFG_3_C1 0xE59C
+#define B_BE_HGQWND_15_SH 24
+#define B_BE_HGQWND_15_MSK 0xff
+#define B_BE_HGQWND_14_SH 16
+#define B_BE_HGQWND_14_MSK 0xff
+#define B_BE_HGQWND_13_SH 8
+#define B_BE_HGQWND_13_MSK 0xff
+#define B_BE_HGQWND_12_SH 0
+#define B_BE_HGQWND_12_MSK 0xff
+
+#define R_BE_PORT_HGQ_WINDOW_CFG 0xC5A0
+#define R_BE_PORT_HGQ_WINDOW_CFG_C1 0xE5A0
+#define B_BE_HGQWND_19_SH 24
+#define B_BE_HGQWND_19_MSK 0xff
+#define B_BE_HGQWND_18_SH 16
+#define B_BE_HGQWND_18_MSK 0xff
+#define B_BE_HGQWND_17_SH 8
+#define B_BE_HGQWND_17_MSK 0xff
+#define B_BE_HGQWND_16_SH 0
+#define B_BE_HGQWND_16_MSK 0xff
+
+#define R_BE_EN_HGQ_NOLIMIT 0xC5A4
+#define R_BE_EN_HGQ_NOLIMIT_C1 0xE5A4
+#define B_BE_HIQ_NO_LMT_EN_P4 BIT(19)
+#define B_BE_HIQ_NO_LMT_EN_P3 BIT(18)
+#define B_BE_HIQ_NO_LMT_EN_P2 BIT(17)
+#define B_BE_HIQ_NO_LMT_EN_P1 BIT(16)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP15 BIT(15)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP14 BIT(14)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP13 BIT(13)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP12 BIT(12)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP11 BIT(11)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP10 BIT(10)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP9 BIT(9)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP8 BIT(8)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP7 BIT(7)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP6 BIT(6)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP5 BIT(5)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP4 BIT(4)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP3 BIT(3)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP2 BIT(2)
+#define B_BE_HIQ_NO_LMT_EN_P0_VAP1 BIT(1)
+#define B_BE_HIQ_NO_LMT_EN_P0_ROOT BIT(0)
+
+#define R_BE_C0_SCH_DBG_INFO_0 0xC5B0
+#define R_BE_C0_SCH_DBG_INFO_0_C1 0xE5B0
+#define B_BE_SCH_EDCA_RST_DBG_SH 0
+#define B_BE_SCH_EDCA_RST_DBG_MSK 0xffffffffL
+
+#define R_BE_C0_SCH_DBG_INFO_1 0xC5B4
+#define R_BE_C0_SCH_DBG_INFO_1_C1 0xE5B4
+#define B_BE_SCH_PREBKF_DBG_SH 0
+#define B_BE_SCH_PREBKF_DBG_MSK 0xffffffffL
+
+#define R_BE_LPS_RX_PERIOD_CTRL 0xC5B8
+#define R_BE_LPS_RX_PERIOD_CTRL_C1 0xE5B8
+#define B_BE_RXBCN_PERIOD_SH 16
+#define B_BE_RXBCN_PERIOD_MSK 0xff
+#define B_BE_CAT_PERIOD_SH 8
+#define B_BE_CAT_PERIOD_MSK 0xff
+#define B_BE_LPS_RX_CTRL_EN BIT(3)
+#define B_BE_LPS_PORT_SEL_SH 0
+#define B_BE_LPS_PORT_SEL_MSK 0x7
+
+#define R_BE_LPS_BCN_CNT 0xC5BC
+#define R_BE_LPS_BCN_CNT_C1 0xE5BC
+#define B_BE_BCN_TO_ACC_CNT_SH 24
+#define B_BE_BCN_TO_ACC_CNT_MSK 0xff
+#define B_BE_BCN_OK_ACC_CNT_SH 16
+#define B_BE_BCN_OK_ACC_CNT_MSK 0xff
+#define B_BE_BCN_TO_CNT_THD_SH 8
+#define B_BE_BCN_TO_CNT_THD_MSK 0xff
+#define B_BE_BCN_TO_CNT_SH 0
+#define B_BE_BCN_TO_CNT_MSK 0xff
+
+#define R_BE_FREERUN_CNT_LOW 0xC5C0
+#define R_BE_FREERUN_CNT_LOW_C1 0xE5C0
+#define B_BE_FREERUN_CNT_LOW_SH 0
+#define B_BE_FREERUN_CNT_LOW_MSK 0xffffffffL
+
+#define R_BE_FREERUN_CNT_HIGH 0xC5C4
+#define R_BE_FREERUN_CNT_HIGH_C1 0xE5C4
+#define B_BE_FREERUN_CNT_HIGH_SH 0
+#define B_BE_FREERUN_CNT_HIGH_MSK 0xffffffffL
+
+#define R_BE_PSTIMER0 0xC5CC
+#define R_BE_PSTIMER0_C1 0xE5CC
+#define B_BE_PSTIMER0_VAL_SH 0
+#define B_BE_PSTIMER0_VAL_MSK 0xffffffffL
+
+#define R_BE_PSTIMER1 0xC5D0
+#define R_BE_PSTIMER1_C1 0xE5D0
+#define B_BE_PSTIMER1_VAL_SH 0
+#define B_BE_PSTIMER1_VAL_MSK 0xffffffffL
+
+#define R_BE_PSTIMER2 0xC5D4
+#define R_BE_PSTIMER2_C1 0xE5D4
+#define B_BE_PSTIMER2_VAL_SH 0
+#define B_BE_PSTIMER2_VAL_MSK 0xffffffffL
+
+#define R_BE_PSTIMER3 0xC5D8
+#define R_BE_PSTIMER3_C1 0xE5D8
+#define B_BE_PSTIMER3_VAL_SH 0
+#define B_BE_PSTIMER3_VAL_MSK 0xffffffffL
+
+#define R_BE_PSTIMER4 0xC5DC
+#define R_BE_PSTIMER4_C1 0xE5DC
+#define B_BE_PSTIMER4_VAL_SH 0
+#define B_BE_PSTIMER4_VAL_MSK 0xffffffffL
+
+#define R_BE_PSTIMER5 0xC5E0
+#define R_BE_PSTIMER5_C1 0xE5E0
+#define B_BE_PSTIMER5_VAL_SH 0
+#define B_BE_PSTIMER5_VAL_MSK 0xffffffffL
+
+#define R_BE_PSTIMER_CTRL 0xC5E4
+#define R_BE_PSTIMER_CTRL_C1 0xE5E4
+#define B_BE_PSTIMER6_EN BIT(27)
+#define B_BE_PSTIMER6_SEL_SH 24
+#define B_BE_PSTIMER6_SEL_MSK 0x7
+#define B_BE_PSTIMER5_EN BIT(23)
+#define B_BE_PSTIMER5_SEL_SH 20
+#define B_BE_PSTIMER5_SEL_MSK 0x7
+#define B_BE_PSTIMER4_EN BIT(19)
+#define B_BE_PSTIMER4_SEL_SH 16
+#define B_BE_PSTIMER4_SEL_MSK 0x7
+#define B_BE_PSTIMER3_EN BIT(15)
+#define B_BE_PSTIMER3_SEL_SH 12
+#define B_BE_PSTIMER3_SEL_MSK 0x7
+#define B_BE_PSTIMER2_EN BIT(11)
+#define B_BE_PSTIMER2_SEL_SH 8
+#define B_BE_PSTIMER2_SEL_MSK 0x7
+#define B_BE_PSTIMER1_EN BIT(7)
+#define B_BE_PSTIMER1_SEL_SH 4
+#define B_BE_PSTIMER1_SEL_MSK 0x7
+#define B_BE_PSTIMER0_EN BIT(3)
+#define B_BE_PSTIMER0_SEL_SH 0
+#define B_BE_PSTIMER0_SEL_MSK 0x7
+
+#define R_BE_TIMER_COMPARE 0xC5E8
+#define R_BE_TIMER_COMPARE_C1 0xE5E8
+#define B_BE_X_COMP_Y_TSFT_P BIT(7)
+#define B_BE_Y_COMP_SEL_SH 4
+#define B_BE_Y_COMP_SEL_MSK 0x7
+#define B_BE_X_COMP_Y_OVER BIT(3)
+#define B_BE_X_COMP_SEL_SH 0
+#define B_BE_X_COMP_SEL_MSK 0x7
+
+#define R_BE_TIMER_COMPARE_VALUE_LOW 0xC5EC
+#define R_BE_TIMER_COMPARE_VALUE_LOW_C1 0xE5EC
+#define B_BE_X_COMP_Y_VAL_LOW_SH 0
+#define B_BE_X_COMP_Y_VAL_LOW_MSK 0xffffffffL
+
+#define R_BE_TIMER_COMPARE_VALUE_HIGH 0xC5F0
+#define R_BE_TIMER_COMPARE_VALUE_HIGH_C1 0xE5F0
+#define B_BE_X_COMP_Y_VAL_HIGH_SH 0
+#define B_BE_X_COMP_Y_VAL_HIGH_MSK 0xffffffffL
+
+#define R_BE_PSTIMER6 0xC5F4
+#define R_BE_PSTIMER6_C1 0xE5F4
+#define B_BE_PSTIMER6_VAL_SH 0
+#define B_BE_PSTIMER6_VAL_MSK 0xffffffffL
+
+//
+// PTCL
+//
+
+#define R_BE_PTCL_COMMON_SETTING_0 0xC600
+#define R_BE_PTCL_COMMON_SETTING_0_C1 0xE600
+#define B_BE_PCIE_MODE_SH 14
+#define B_BE_PCIE_MODE_MSK 0x3
+#define B_BE_CPUMGQ_LIFETIME_EN BIT(8)
+#define B_BE_MGQ_LIFETIME_EN BIT(7)
+#define B_BE_LIFETIME_EN BIT(6)
+#define B_BE_DIS_PTCL_CLK_GATING BIT(5)
+#define B_BE_PTCL_TRIGGER_SS_EN_UL BIT(4)
+#define B_BE_PTCL_TRIGGER_SS_EN_1 BIT(3)
+#define B_BE_PTCL_TRIGGER_SS_EN_0 BIT(2)
+#define B_BE_CMAC_TX_MODE_1 BIT(1)
+#define B_BE_CMAC_TX_MODE_0 BIT(0)
+
+#define R_BE_AGG_BK_0 0xC604
+#define R_BE_AGG_BK_0_C1 0xE604
+#define B_BE_DIS_SIFS_BK_AGG_AMPDU BIT(20)
+#define B_BE_EN_MU2SU_CHK_PROTECT_PPDU BIT(19)
+#define B_BE_RPT_TXOP_START_PROTECT BIT(18)
+#define B_BE_RANDOM_GEN_CMD_ABORT_EN BIT(17)
+#define B_BE_PHYTXON_ENDPS_RESP_CHK BIT(16)
+#define B_BE_CTN_CHK_SEQ_REQ_EN BIT(15)
+#define B_BE_PTCL_RLS_ALLFAIL_EN BIT(14)
+#define B_BE_MAX_AGG_NUM_FIX_MODE_EN BIT(13)
+#define B_BE_DIS_MURU_SEC_Q_EMPTY_CHK BIT(12)
+#define B_BE_EN_SAMPDU_TXIME_TWT_CHECK BIT(11)
+#define B_BE_DIS_SAMPDU_TXIME_P2P_CHECK BIT(10)
+#define B_BE_DIS_SAMPDU_TXIME_BCN_CHECK BIT(9)
+#define B_BE_DIS_UL_SEQ_ABORT_CHECK BIT(8)
+#define B_BE_DIS_SND_STS_CHECK BIT(7)
+#define B_BE_NAV_PAUS_PHB_EN BIT(6)
+#define B_BE_TXOP_SHT_PHB_EN BIT(5)
+#define B_BE_AGG_BRK_PHB_EN BIT(4)
+#define B_BE_DIS_SSN_CHK BIT(3)
+#define B_BE_WDBK_CFG BIT(2)
+#define B_BE_EN_RTY_BK BIT(1)
+#define B_BE_EN_RTY_BK_COD BIT(0)
+
+#define R_BE_TX_CTRL 0xC608
+#define R_BE_TX_CTRL_C1 0xE608
+#define B_BE_DROP_CHK_MAX_NUM_SH 24
+#define B_BE_DROP_CHK_MAX_NUM_MSK 0xff
+#define B_BE_DROP_CHK_TIMEOUT_SH 20
+#define B_BE_DROP_CHK_TIMEOUT_MSK 0xf
+#define B_BE_FWD_SRCH_TIMEOUT_SH 16
+#define B_BE_FWD_SRCH_TIMEOUT_MSK 0xf
+#define B_BE_PTCL_STOP_WMM BIT(7)
+#define B_BE_TXOP_DELAY_TX_SH 0
+#define B_BE_TXOP_DELAY_TX_MSK 0x1f
+
+#define R_BE_TB_PPDU_CTRL 0xC60C
+#define R_BE_TB_PPDU_CTRL_C1 0xE60C
+#define B_BE_TB_PPDU_BK_DIS BIT(15)
+#define B_BE_TB_PPDU_BE_DIS BIT(14)
+#define B_BE_TB_PPDU_VI_DIS BIT(13)
+#define B_BE_TB_PPDU_VO_DIS BIT(12)
+#define B_BE_TB_BYPASS_TXPWR BIT(2)
+#define B_BE_SW_PREFER_AC_SH 0
+#define B_BE_SW_PREFER_AC_MSK 0x3
+
+#define R_BE_AMPDU_AGG_LIMIT 0xC610
+#define R_BE_AMPDU_AGG_LIMIT_C1 0xE610
+#define B_BE_AMPDU_MAX_TIME_SH 24
+#define B_BE_AMPDU_MAX_TIME_MSK 0xff
+#define B_BE_RA_TRY_RATE_AGG_LMT_SH 16
+#define B_BE_RA_TRY_RATE_AGG_LMT_MSK 0xff
+#define B_BE_RTS_MAX_AGG_NUM_SH 8
+#define B_BE_RTS_MAX_AGG_NUM_MSK 0xff
+#define B_BE_MAX_AGG_NUM_SH 0
+#define B_BE_MAX_AGG_NUM_MSK 0xff
+
+#define R_BE_AGG_LEN_HT_0 0xC614
+#define R_BE_AGG_LEN_HT_0_C1 0xE614
+#define B_BE_AMPDU_MAX_LEN_HT_SH 16
+#define B_BE_AMPDU_MAX_LEN_HT_MSK 0xffff
+#define B_BE_RTS_TXTIME_TH_SH 8
+#define B_BE_RTS_TXTIME_TH_MSK 0xff
+#define B_BE_RTS_LEN_TH_SH 0
+#define B_BE_RTS_LEN_TH_MSK 0xff
+
+#define R_BE_AGG_LEN_VHT_0 0xC618
+#define R_BE_AGG_LEN_VHT_0_C1 0xE618
+#define B_BE_OFDM_LEN_TH_SH 20
+#define B_BE_OFDM_LEN_TH_MSK 0xfff
+#define B_BE_AMPDU_MAX_LEN_VHT_SH 0
+#define B_BE_AMPDU_MAX_LEN_VHT_MSK 0xfffff
+
+#define R_BE_AGG_LEN_HE_0 0xC61C
+#define R_BE_AGG_LEN_HE_0_C1 0xE61C
+#define B_BE_AMPDU_MAX_LEN_HE_SH 0
+#define B_BE_AMPDU_MAX_LEN_HE_MSK 0x7fffff
+
+#define R_BE_SPECIAL_TX_SETTING 0xC620
+#define R_BE_SPECIAL_TX_SETTING_C1 0xE620
+#define B_BE_TRI_PADDING_EXTEND BIT(31)
+#define B_BE_USE_DATA_BW BIT(29)
+#define B_BE_BW_SIGTA_SH 27
+#define B_BE_BW_SIGTA_MSK 0x3
+#define B_BE_BMC_NAV_PROTECT BIT(26)
+#define B_BE_BAR_TXRATE_FOR_NULL_WD_SH 20
+#define B_BE_BAR_TXRATE_FOR_NULL_WD_MSK 0xf
+#define B_BE_STBC_CFEND_SH 18
+#define B_BE_STBC_CFEND_MSK 0x3
+#define B_BE_STBC_CFEND_RATE_SH 9
+#define B_BE_STBC_CFEND_RATE_MSK 0x1ff
+#define B_BE_BASIC_CFEND_RATE_SH 0
+#define B_BE_BASIC_CFEND_RATE_MSK 0x1ff
+
+#define R_BE_SIFS_SETTING 0xC624
+#define R_BE_SIFS_SETTING_C1 0xE624
+#define B_BE_HW_CTS2SELF_PKT_LEN_TH_SH 24
+#define B_BE_HW_CTS2SELF_PKT_LEN_TH_MSK 0xff
+#define B_BE_HW_CTS2SELF_PKT_LEN_TH_TWW_SH 18
+#define B_BE_HW_CTS2SELF_PKT_LEN_TH_TWW_MSK 0x3f
+#define B_BE_HW_CTS2SELF_EN BIT(16)
+#define B_BE_SPEC_SIFS_OFDM_PTCL_SH 8
+#define B_BE_SPEC_SIFS_OFDM_PTCL_MSK 0xff
+#define B_BE_SPEC_SIFS_CCK_PTCL_SH 0
+#define B_BE_SPEC_SIFS_CCK_PTCL_MSK 0xff
+
+#define R_BE_TXRATE_CHK 0xC628
+#define R_BE_TXRATE_CHK_C1 0xE628
+#define B_BE_LATENCY_PADDING_PKT_TH_SH 24
+#define B_BE_LATENCY_PADDING_PKT_TH_MSK 0xff
+#define B_BE_PLCP_FETCH_BUFF_SH 16
+#define B_BE_PLCP_FETCH_BUFF_MSK 0xff
+#define B_BE_DEFT_RATE_SH 7
+#define B_BE_DEFT_RATE_MSK 0x1ff
+#define B_BE_OFDM_CCK_ERR_PROC BIT(6)
+#define B_BE_PKT_LAST_TX BIT(5)
+#define B_BE_BAND_MODE BIT(4)
+#define B_BE_MAX_TXNSS_SH 2
+#define B_BE_MAX_TXNSS_MSK 0x3
+#define B_BE_RTS_LIMIT_IN_OFDM6 BIT(1)
+#define B_BE_CHECK_CCK_EN BIT(0)
+
+#define R_BE_TXCNT 0xC62C
+#define R_BE_TXCNT_C1 0xE62C
+#define B_BE_ADD_TXCNT_BY BIT(31)
+#define B_BE_S_TXCNT_LMT_SH 24
+#define B_BE_S_TXCNT_LMT_MSK 0x3f
+#define B_BE_L_TXCNT_LMT_SH 16
+#define B_BE_L_TXCNT_LMT_MSK 0x3f
+
+#define R_BE_LIFETIME_0 0xC630
+#define R_BE_LIFETIME_0_C1 0xE630
+#define B_BE_PKT_LIFETIME_2_SH 16
+#define B_BE_PKT_LIFETIME_2_MSK 0xffff
+#define B_BE_PKT_LIFETIME_1_SH 0
+#define B_BE_PKT_LIFETIME_1_MSK 0xffff
+
+#define R_BE_LIFETIME_1 0xC634
+#define R_BE_LIFETIME_1_C1 0xE634
+#define B_BE_PKT_LIFETIME_4_SH 16
+#define B_BE_PKT_LIFETIME_4_MSK 0xffff
+#define B_BE_PKT_LIFETIME_3_SH 0
+#define B_BE_PKT_LIFETIME_3_MSK 0xffff
+
+#define R_BE_LIFETIME_2 0xC638
+#define R_BE_LIFETIME_2_C1 0xE638
+#define B_BE_CPUMGQ_LIFETIME_SH 16
+#define B_BE_CPUMGQ_LIFETIME_MSK 0xffff
+#define B_BE_MGQ_LIFETIME_SH 0
+#define B_BE_MGQ_LIFETIME_MSK 0xffff
+
+#define R_BE_MBSSID_DROP_0 0xC63C
+#define R_BE_MBSSID_DROP_0_C1 0xE63C
+#define B_BE_GI_LTF_FB_SEL BIT(30)
+#define B_BE_RATE_SEL_SH 24
+#define B_BE_RATE_SEL_MSK 0x3f
+#define B_BE_PORT_DROP_4_0_SH 16
+#define B_BE_PORT_DROP_4_0_MSK 0x1f
+#define B_BE_MBSSID_DROP_15_0_SH 0
+#define B_BE_MBSSID_DROP_15_0_MSK 0xffff
+
+#define R_BE_ARFR_WT_0 0xC640
+#define R_BE_ARFR_WT_0_C1 0xE640
+#define B_BE_RATE7_WEIGHTING_SH 28
+#define B_BE_RATE7_WEIGHTING_MSK 0xf
+#define B_BE_RATE6_WEIGHTING_SH 24
+#define B_BE_RATE6_WEIGHTING_MSK 0xf
+#define B_BE_RATE5_WEIGHTING_SH 20
+#define B_BE_RATE5_WEIGHTING_MSK 0xf
+#define B_BE_RATE4_WEIGHTING_SH 16
+#define B_BE_RATE4_WEIGHTING_MSK 0xf
+#define B_BE_RATE3_WEIGHTING_SH 12
+#define B_BE_RATE3_WEIGHTING_MSK 0xf
+#define B_BE_RATE2_WEIGHTING_SH 8
+#define B_BE_RATE2_WEIGHTING_MSK 0xf
+#define B_BE_RATE1_WEIGHTING_SH 4
+#define B_BE_RATE1_WEIGHTING_MSK 0xf
+#define B_BE_RATE0_WEIGHTING_SH 0
+#define B_BE_RATE0_WEIGHTING_MSK 0xf
+
+#define R_BE_DARF_TC 0xC648
+#define R_BE_DARF_TC_C1 0xE648
+#define B_BE_DARF_TC9_SH 28
+#define B_BE_DARF_TC9_MSK 0xf
+#define B_BE_DARF_TC8_SH 24
+#define B_BE_DARF_TC8_MSK 0xf
+#define B_BE_DARF_TC7_SH 20
+#define B_BE_DARF_TC7_MSK 0xf
+#define B_BE_DARF_TC6_SH 16
+#define B_BE_DARF_TC6_MSK 0xf
+#define B_BE_DARF_TC5_SH 12
+#define B_BE_DARF_TC5_MSK 0xf
+#define B_BE_DARF_TC4_SH 8
+#define B_BE_DARF_TC4_MSK 0xf
+#define B_BE_DARF_TC3_SH 4
+#define B_BE_DARF_TC3_MSK 0xf
+#define B_BE_DARF_TC2_SH 0
+#define B_BE_DARF_TC2_MSK 0xf
+
+#define R_BE_DARF1_TC 0xC64C
+#define R_BE_DARF1_TC_C1 0xE64C
+#define B_BE_DARF1_TC9_SH 28
+#define B_BE_DARF1_TC9_MSK 0xf
+#define B_BE_DARF1_TC8_SH 24
+#define B_BE_DARF1_TC8_MSK 0xf
+#define B_BE_DARF1_TC7_SH 20
+#define B_BE_DARF1_TC7_MSK 0xf
+#define B_BE_DARF1_TC6_SH 16
+#define B_BE_DARF1_TC6_MSK 0xf
+#define B_BE_DARF1_TC5_SH 12
+#define B_BE_DARF1_TC5_MSK 0xf
+#define B_BE_DARF1_TC4_SH 8
+#define B_BE_DARF1_TC4_MSK 0xf
+#define B_BE_DARF1_TC3_SH 4
+#define B_BE_DARF1_TC3_MSK 0xf
+#define B_BE_DARF1_TC2_SH 0
+#define B_BE_DARF1_TC2_MSK 0xf
+
+#define R_BE_RARF_TC 0xC650
+#define R_BE_RARF_TC_C1 0xE650
+#define B_BE_RARF_TC9_SH 28
+#define B_BE_RARF_TC9_MSK 0xf
+#define B_BE_RARF_TC8_SH 24
+#define B_BE_RARF_TC8_MSK 0xf
+#define B_BE_RARF_TC7_SH 20
+#define B_BE_RARF_TC7_MSK 0xf
+#define B_BE_RARF_TC6_SH 16
+#define B_BE_RARF_TC6_MSK 0xf
+#define B_BE_RARF_TC5_SH 12
+#define B_BE_RARF_TC5_MSK 0xf
+#define B_BE_RARF_TC4_SH 8
+#define B_BE_RARF_TC4_MSK 0xf
+#define B_BE_RARF_TC3_SH 4
+#define B_BE_RARF_TC3_MSK 0xf
+#define B_BE_RARF_TC2_SH 0
+#define B_BE_RARF_TC2_MSK 0xf
+
+#define R_BE_PTCL_ATM 0xC654
+#define R_BE_PTCL_ATM_C1 0xE654
+#define B_BE_CHNL_REF_RX_BASIC_NAV BIT(31)
+#define B_BE_CHNL_REF_RX_INTRA_NAV BIT(30)
+#define B_BE_CHNL_REF_DATA_ON BIT(29)
+#define B_BE_CHNL_REF_EDCCA_P20 BIT(28)
+#define B_BE_CHNL_REF_CCA_P20 BIT(27)
+#define B_BE_CHNL_REF_CCA_S20 BIT(26)
+#define B_BE_CHNL_REF_CCA_S40 BIT(25)
+#define B_BE_CHNL_REF_CCA_S80 BIT(24)
+#define B_BE_CHNL_REF_PHY_TXON BIT(23)
+#define B_BE_RST_CHNL_BUSY BIT(19)
+#define B_BE_RST_CHNL_IDLE BIT(18)
+#define B_BE_CHNL_INFO_EN BIT(17)
+#define B_BE_ATM_AIRTIME_EN BIT(16)
+#define B_BE_ATM_PRI BIT(13)
+#define B_BE_ATM_TF_UD BIT(12)
+#define B_BE_ATM_SR_UD_1_SH 10
+#define B_BE_ATM_SR_UD_1_MSK 0x3
+#define B_BE_ATM_SR_UD_0_SH 8
+#define B_BE_ATM_SR_UD_0_MSK 0x3
+#define B_BE_ATM_TB_UD_1_SH 6
+#define B_BE_ATM_TB_UD_1_MSK 0x3
+#define B_BE_ATM_TB_UD_0_SH 4
+#define B_BE_ATM_TB_UD_0_MSK 0x3
+#define B_BE_ATM_TX_UD_1_SH 2
+#define B_BE_ATM_TX_UD_1_MSK 0x3
+#define B_BE_ATM_TX_UD_0_SH 0
+#define B_BE_ATM_TX_UD_0_MSK 0x3
+
+#define R_BE_CHNL_IDLE_TIME_0 0xC658
+#define R_BE_CHNL_IDLE_TIME_0_C1 0xE658
+#define B_BE_CHNL_IDLE_TIME_SH 0
+#define B_BE_CHNL_IDLE_TIME_MSK 0xffffffffL
+
+#define R_BE_CHNL_BUSY_TIME_0 0xC65C
+#define R_BE_CHNL_BUSY_TIME_0_C1 0xE65C
+#define B_BE_CHNL_BUSY_TIME_SH 0
+#define B_BE_CHNL_BUSY_TIME_MSK 0xffffffffL
+
+#define R_BE_PTCLRPT_FULL_HDL 0xC660
+#define R_BE_PTCLRPT_FULL_HDL_C1 0xE660
+#define B_BE_CMAC_DMA_BLOCK_TX_THD_SH 16
+#define B_BE_CMAC_DMA_BLOCK_TX_THD_MSK 0x3f
+#define B_BE_RPT_LATCH_PHY_TIME_SH 12
+#define B_BE_RPT_LATCH_PHY_TIME_MSK 0xf
+#define B_BE_TXOP_END_RPT_EN BIT(10)
+#define B_BE_F2PCMD_FWWD_RLS_MODE BIT(9)
+#define B_BE_F2PCMD_RPT_EN BIT(8)
+#define B_BE_BCN_RPT_PATH_SH 6
+#define B_BE_BCN_RPT_PATH_MSK 0x3
+#define B_BE_SPE_RPT_PATH_SH 4
+#define B_BE_SPE_RPT_PATH_MSK 0x3
+#define B_BE_TX_RPT_PATH_SH 2
+#define B_BE_TX_RPT_PATH_MSK 0x3
+#define B_BE_F2PCMDRPT_FULL_DROP BIT(1)
+#define B_BE_NON_F2PCMDRPT_FULL_DROP BIT(0)
+
+#define R_BE_PTCL_F2P_RLS 0xC664
+#define R_BE_PTCL_F2P_RLS_C1 0xE664
+#define B_BE_F2PRLS_PRTID_NEED_RPT_SH 24
+#define B_BE_F2PRLS_PRTID_NEED_RPT_MSK 0x7
+#define B_BE_F2PRLS_QUEID_NEED_RPT_SH 16
+#define B_BE_F2PRLS_QUEID_NEED_RPT_MSK 0x3f
+#define B_BE_F2PRLS_PRTID_NO_RPT_SH 8
+#define B_BE_F2PRLS_PRTID_NO_RPT_MSK 0x7
+#define B_BE_F2PRLS_QUEID_NO_RPT_SH 0
+#define B_BE_F2PRLS_QUEID_NO_RPT_MSK 0x3f
+
+#define R_BE_PTCL_PRELD_CTRL 0xC668
+#define R_BE_PTCL_PRELD_CTRL_C1 0xE668
+#define B_BE_PRELD_MGQ2_EN BIT(22)
+#define B_BE_PRELD_MGQ1_EN BIT(21)
+#define B_BE_PRELD_MGQ0_EN BIT(20)
+#define B_BE_PRELD_HIQ_P4_EN BIT(19)
+#define B_BE_PRELD_HIQ_P3_EN BIT(18)
+#define B_BE_PRELD_HIQ_P2_EN BIT(17)
+#define B_BE_PRELD_HIQ_P1_EN BIT(16)
+#define B_BE_PRELD_HIQ_P0MB15_EN BIT(15)
+#define B_BE_PRELD_HIQ_P0MB14_EN BIT(14)
+#define B_BE_PRELD_HIQ_P0MB13_EN BIT(13)
+#define B_BE_PRELD_HIQ_P0MB12_EN BIT(12)
+#define B_BE_PRELD_HIQ_P0MB11_EN BIT(11)
+#define B_BE_PRELD_HIQ_P0MB10_EN BIT(10)
+#define B_BE_PRELD_HIQ_P0MB9_EN BIT(9)
+#define B_BE_PRELD_HIQ_P0MB8_EN BIT(8)
+#define B_BE_PRELD_HIQ_P0MB7_EN BIT(7)
+#define B_BE_PRELD_HIQ_P0MB6_EN BIT(6)
+#define B_BE_PRELD_HIQ_P0MB5_EN BIT(5)
+#define B_BE_PRELD_HIQ_P0MB4_EN BIT(4)
+#define B_BE_PRELD_HIQ_P0MB3_EN BIT(3)
+#define B_BE_PRELD_HIQ_P0MB2_EN BIT(2)
+#define B_BE_PRELD_HIQ_P0MB1_EN BIT(1)
+#define B_BE_PRELD_HIQ_P0_EN BIT(0)
+
+#define R_BE_PTCL_TXOP_BK 0xC670
+#define R_BE_PTCL_TXOP_BK_C1 0xE670
+#define B_BE_DISABLE_TXOP_CFE BIT(31)
+#define B_BE_DISABLE_LSIG_CFE BIT(30)
+#define B_BE_CMAC_DMA_BLOCK_TX BIT(26)
+#define B_BE_CMAC_DMA_BREAK_TXOP BIT(25)
+#define B_BE_TXOP_BK_EN_V1_SH 16
+#define B_BE_TXOP_BK_EN_V1_MSK 0x1ff
+#define B_BE_TXOP_BK_PKT_NUM_SH 8
+#define B_BE_TXOP_BK_PKT_NUM_MSK 0xff
+#define B_BE_TXOP_BK_TX_TIME_SH 0
+#define B_BE_TXOP_BK_TX_TIME_MSK 0xff
+
+#define R_BE_PTCL_NAV_PROT_LEN 0xC674
+#define R_BE_PTCL_NAV_PROT_LEN_C1 0xE674
+#define B_BE_SPEC_MBA_HE_PTCL_SH 16
+#define B_BE_SPEC_MBA_HE_PTCL_MSK 0xffff
+#define B_BE_NAV_PROT_LEN_SH 0
+#define B_BE_NAV_PROT_LEN_MSK 0xffff
+
+#define R_BE_PROT 0xC678
+#define R_BE_PROT_C1 0xE678
+#define B_BE_TXQ_NAV_MSK_SH 24
+#define B_BE_TXQ_NAV_MSK_MSK 0xff
+#define B_BE_LSIG_TXOP_TXCMD_NAV BIT(18)
+#define B_BE_RTS_NAV_TXOP BIT(17)
+#define B_BE_NAV_OVER_TXOP_EN BIT(16)
+#define B_BE_NAV_PROT_LEN_CTN_MODE_SH 0
+#define B_BE_NAV_PROT_LEN_CTN_MODE_MSK 0xffff
+
+#define R_BE_BT_PLT 0xC67C
+#define R_BE_BT_PLT_C1 0xE67C
+#define B_BE_BT_PLT_PKT_CNT_SH 16
+#define B_BE_BT_PLT_PKT_CNT_MSK 0xffff
+#define B_BE_BT_PLT_RST BIT(9)
+#define B_BE_PLT_EN BIT(8)
+#define B_BE_RX_PLT_GNT_LTE_RX BIT(7)
+#define B_BE_RX_PLT_GNT_BT_RX BIT(6)
+#define B_BE_RX_PLT_GNT_BT_TX BIT(5)
+#define B_BE_RX_PLT_GNT_WL BIT(4)
+#define B_BE_TX_PLT_GNT_LTE_RX BIT(3)
+#define B_BE_TX_PLT_GNT_BT_RX BIT(2)
+#define B_BE_TX_PLT_GNT_BT_TX BIT(1)
+#define B_BE_TX_PLT_GNT_WL BIT(0)
+
+#define R_BE_TWTQ_CTRL1 0xC680
+#define R_BE_TWTQ_CTRL1_C1 0xE680
+#define B_BE_TWTQ_ULTRHD_SH 16
+#define B_BE_TWTQ_ULTRHD_MSK 0xffff
+#define B_BE_TWTQ_TXOPTRHD_SH 0
+#define B_BE_TWTQ_TXOPTRHD_MSK 0xffff
+
+#define R_BE_TWTQ_CTRL2 0xC684
+#define R_BE_TWTQ_CTRL2_C1 0xE684
+#define B_BE_TWTQ_AGGTRHD_SH 0
+#define B_BE_TWTQ_AGGTRHD_MSK 0xffff
+
+#define R_BE_BCNQ_CTRL 0xC690
+#define R_BE_BCNQ_CTRL_C1 0xE690
+#define B_BE_BCNQ_LOCK_STUS BIT(31)
+#define B_BE_BCN_DROP_DSTQUEID_SH 8
+#define B_BE_BCN_DROP_DSTQUEID_MSK 0x3f
+#define B_BE_BCN_DROP_PRTQUEID_SH 4
+#define B_BE_BCN_DROP_PRTQUEID_MSK 0x7
+#define B_BE_BCNQ_PKTIN_EN BIT(1)
+#define B_BE_BCNQ_LOCK BIT(0)
+
+#define R_BE_PTCL_BSS_COLOR_0 0xC6A0
+#define R_BE_PTCL_BSS_COLOR_0_C1 0xE6A0
+#define B_BE_BSS_COLOB_BE_PORT_3_SH 24
+#define B_BE_BSS_COLOB_BE_PORT_3_MSK 0x3f
+#define B_BE_BSS_COLOB_BE_PORT_2_SH 16
+#define B_BE_BSS_COLOB_BE_PORT_2_MSK 0x3f
+#define B_BE_BSS_COLOB_BE_PORT_1_SH 8
+#define B_BE_BSS_COLOB_BE_PORT_1_MSK 0x3f
+#define B_BE_BSS_COLOB_BE_PORT_0_SH 0
+#define B_BE_BSS_COLOB_BE_PORT_0_MSK 0x3f
+
+#define R_BE_PTCL_BSS_COLOR_1 0xC6A4
+#define R_BE_PTCL_BSS_COLOR_1_C1 0xE6A4
+#define B_BE_BSS_COLOB_BE_PORT_4_SH 0
+#define B_BE_BSS_COLOB_BE_PORT_4_MSK 0x3f
+
+#define R_BE_PTCL_F2P_TX_SETTING 0xC6B0
+#define R_BE_PTCL_F2P_TX_SETTING_C1 0xE6B0
+#define B_BE_TF_MURTS_TXTIME_SH 8
+#define B_BE_TF_MURTS_TXTIME_MSK 0xff
+#define B_BE_TF_DATA_TF_LENGTH_SH 0
+#define B_BE_TF_DATA_TF_LENGTH_MSK 0xff
+
+#define R_BE_PTCL_IMR_2 0xC6B8
+#define R_BE_PTCL_IMR_2_C1 0xE6B8
+#define B_BE_PTCL_IMR2_SH 0
+#define B_BE_PTCL_IMR2_MSK 0xffffffffL
+
+#define R_BE_PTCL_ISR_2 0xC6BC
+#define R_BE_PTCL_ISR_2_C1 0xE6BC
+#define B_BE_PTCL_ISR2_SH 0
+#define B_BE_PTCL_ISR2_MSK 0xffffffffL
+
+#define R_BE_PTCL_IMR0 0xC6C0
+#define R_BE_PTCL_IMR0_C1 0xE6C0
+#define B_BE_F2PCMD_PKTID_ERR_INT_EN BIT(31)
+#define B_BE_F2PCMD_RD_PKTID_ERR_INT_EN BIT(30)
+#define B_BE_F2PCMD_ASSIGN_PKTID_ERR_INT_EN BIT(29)
+#define B_BE_F2PCMD_USER_ALLC_ERR_INT_EN BIT(28)
+#define B_BE_RX_SPF_U0_PKTID_ERR_INT_EN BIT(27)
+#define B_BE_TX_SPF_U1_PKTID_ERR_INT_EN BIT(26)
+#define B_BE_TX_SPF_U2_PKTID_ERR_INT_EN BIT(25)
+#define B_BE_TX_SPF_U3_PKTID_ERR_INT_EN BIT(24)
+#define B_BE_TX_RECORD_PKTID_ERR_INT_EN BIT(23)
+#define B_BE_F2PCMD_EMPTY_ERR_INT_EN BIT(15)
+#define B_BE_TWTSP_QSEL_ERR_INT_EN BIT(14)
+#define B_BE_BCNQ_ORDER_ERR_INT_EN BIT(12)
+#define B_BE_Q_PKTID_ERR_INT_EN BIT(11)
+#define B_BE_D_PKTID_ERR_INT_EN BIT(10)
+#define B_BE_TXPRT_FULL_DROP_ERR_INT_EN BIT(9)
+#define B_BE_F2PCMDRPT_FULL_DROP_ERR_INT_EN BIT(8)
+#define B_BE_FSM1_TIMEOUT_ERR_INT_EN BIT(1)
+
+#define R_BE_PTCL_ISR0 0xC6C4
+#define R_BE_PTCL_ISR0_C1 0xE6C4
+#define B_BE_F2PCMD_PKTID_ERR BIT(31)
+#define B_BE_F2PCMD_RD_PKTID_ERR BIT(30)
+#define B_BE_F2PCMD_ASSIGN_PKTID_ERR BIT(29)
+#define B_BE_F2PCMD_USER_ALLC_ERR BIT(28)
+#define B_BE_RX_SPF_U0_PKTID_ERR BIT(27)
+#define B_BE_TX_SPF_U1_PKTID_ERR BIT(26)
+#define B_BE_TX_SPF_U2_PKTID_ERR BIT(25)
+#define B_BE_TX_SPF_U3_PKTID_ERR BIT(24)
+#define B_BE_TX_RECORD_PKTID_ERR BIT(23)
+#define B_BE_F2PCMD_EMPTY_ERR BIT(15)
+#define B_BE_TWTSP_QSEL_ERR BIT(14)
+#define B_BE_BCNQ_ORDER_ERR BIT(12)
+#define B_BE_Q_PKTID_ERR BIT(11)
+#define B_BE_D_PKTID_ERR BIT(10)
+#define B_BE_TXPRT_FULL_DROP_ERR BIT(9)
+#define B_BE_F2PCMDRPT_FULL_DROP_ERR BIT(8)
+#define B_BE_FSM_TIMEOUT_ERR BIT(0)
+
+#define R_BE_PTCL_IMR1 0xC6C8
+#define R_BE_PTCL_IMR1_C1 0xE6C8
+#define B_BE_PTCL_IMR1_SH 0
+#define B_BE_PTCL_IMR1_MSK 0xffffffffL
+
+#define R_BE_PTCL_ISR1 0xC6CC
+#define R_BE_PTCL_ISR1_C1 0xE6CC
+#define B_BE_PTCL_ISR1_SH 0
+#define B_BE_PTCL_ISR1_MSK 0xffffffffL
+
+#define R_BE_PTCL_F2P_INFO_PRI 0xC6D0
+#define R_BE_PTCL_F2P_INFO_PRI_C1 0xE6D0
+#define B_BE_F2PCMD_PKTID_INFO_PRI_SH 0
+#define B_BE_F2PCMD_PKTID_INFO_PRI_MSK 0xffffffffL
+
+#define R_BE_PTCL_F2P_INFO_0_1 0xC6D4
+#define R_BE_PTCL_F2P_INFO_0_1_C1 0xE6D4
+#define B_BE_F2PCMD_PKTID_INFO_S1_S0_SH 0
+#define B_BE_F2PCMD_PKTID_INFO_S1_S0_MSK 0xffffffffL
+
+#define R_BE_PTCL_F2P_INFO_2_3 0xC6D8
+#define R_BE_PTCL_F2P_INFO_2_3_C1 0xE6D8
+#define B_BE_F2PCMD_PKTID_INFO_S3_S2_SH 0
+#define B_BE_F2PCMD_PKTID_INFO_S3_S2_MSK 0xffffffffL
+
+#define R_BE_PTCL_F2P_INFO_4_5 0xC6DC
+#define R_BE_PTCL_F2P_INFO_4_5_C1 0xE6DC
+#define B_BE_F2PCMD_PKTID_INFO_S5_S4_SH 0
+#define B_BE_F2PCMD_PKTID_INFO_S5_S4_MSK 0xffffffffL
+
+#define R_BE_PTCL_RST_CTRL 0xC6E0
+#define R_BE_PTCL_RST_CTRL_C1 0xE6E0
+#define B_BE_PTCL_TX_FINISH_REQ_STATUS BIT(24)
+#define B_BE_FSM1_TIMEOUT_THB_BE_UNIT_SH 8
+#define B_BE_FSM1_TIMEOUT_THB_BE_UNIT_MSK 0x3
+#define B_BE_RPT_ABORT_CNT_RST BIT(4)
+#define B_BE_TX_ABORT_ALWAYS_END_CMD BIT(2)
+#define B_BE_PTCL_WDE_EN BIT(1)
+#define B_BE_PTCL_TX_FINISH_REQ BIT(0)
+
+#define R_BE_PTCL_FSM_MON 0xC6E8
+#define R_BE_PTCL_FSM_MON_C1 0xE6E8
+#define B_BE_PTCL_FSM2_TO_MODE BIT(30)
+#define B_BE_PTCL_FSM2_TO_THR_SH 24
+#define B_BE_PTCL_FSM2_TO_THR_MSK 0x3f
+#define B_BE_PTCL_FSM1_TO_MODE BIT(22)
+#define B_BE_PTCL_FSM1_TO_THR_SH 16
+#define B_BE_PTCL_FSM1_TO_THR_MSK 0x3f
+#define B_BE_PTCL_FSM0_TO_MODE BIT(14)
+#define B_BE_PTCL_FSM0_TO_THR_SH 8
+#define B_BE_PTCL_FSM0_TO_THR_MSK 0x3f
+#define B_BE_PTCL_TX_ARB_TO_MODE BIT(6)
+#define B_BE_PTCL_TX_ARB_TO_THR_SH 0
+#define B_BE_PTCL_TX_ARB_TO_THR_MSK 0x3f
+
+#define R_BE_PTCL_TX_CTN_SEL 0xC6EC
+#define R_BE_PTCL_TX_CTN_SEL_C1 0xE6EC
+#define B_BE_PTCL_TXOP_STAT BIT(8)
+#define B_BE_PTCL_TX_ON_STAT BIT(7)
+#define B_BE_PTCL_DROP BIT(5)
+#define B_BE_PTCL_TX_QUEUE_IDX_SH 0
+#define B_BE_PTCL_TX_QUEUE_IDX_MSK 0x1f
+
+#define R_BE_PTCL_DBG_INFO 0xC6F0
+#define R_BE_PTCL_DBG_INFO_C1 0xE6F0
+#define B_BE_PTCL_DBG_INFO_SH 0
+#define B_BE_PTCL_DBG_INFO_MSK 0xffffffffL
+
+#define R_BE_NULL_PKT_STATUS 0xC6F6
+#define R_BE_NULL_PKT_STATUS_C1 0xE6F6
+#define B_BE_P4_NULL_1_STATUS BIT(9)
+#define B_BE_P4_NULL_0_STATUS BIT(8)
+#define B_BE_P3_NULL_1_STATUS BIT(7)
+#define B_BE_P3_NULL_0_STATUS BIT(6)
+#define B_BE_P2_NULL_1_STATUS BIT(5)
+#define B_BE_P2_NULL_0_STATUS BIT(4)
+#define B_BE_P1_NULL_1_STATUS BIT(3)
+#define B_BE_P1_NULL_0_STATUS BIT(2)
+#define B_BE_P0_NULL_1_STATUS BIT(1)
+#define B_BE_P0_NULL_0_STATUS BIT(0)
+
+#define R_BE_PTCL_DBG 0xC6F4
+#define R_BE_PTCL_DBG_C1 0xE6F4
+#define B_BE_RPT_CMAC_DBG_INFO_SEL_SH 12
+#define B_BE_RPT_CMAC_DBG_INFO_SEL_MSK 0xf
+#define B_BE_PTCL_DBG_EN BIT(8)
+#define B_BE_PTCL_DBG_SEL_SH 0
+#define B_BE_PTCL_DBG_SEL_MSK 0xff
+
+#define R_BE_PTCL_ERR_FLAG 0xC6F8
+#define R_BE_PTCL_ERR_FLAG_C1 0xE6F8
+#define B_BE_PTCLERR_FLAG_W1C_15 BIT(15)
+#define B_BE_PTCLERR_FLAG_W1C_14 BIT(14)
+#define B_BE_PTCLERR_FLAG_W1C_13 BIT(13)
+#define B_BE_PTCLERR_FLAG_W1C_12 BIT(12)
+#define B_BE_PTCLERR_FLAG_W1C_11 BIT(11)
+#define B_BE_PTCLERR_FLAG_W1C_10 BIT(10)
+#define B_BE_PTCLERR_FLAG_W1C_9 BIT(9)
+#define B_BE_PTCLERR_FLAG_W1C_8 BIT(8)
+#define B_BE_PTCLERR_FLAG_W1C_7 BIT(7)
+#define B_BE_PTCLERR_FLAG_W1C_6 BIT(6)
+#define B_BE_PTCLERR_FLAG_W1C_5 BIT(5)
+#define B_BE_PTCLERR_FLAG_W1C_4 BIT(4)
+#define B_BE_PTCLERR_FLAG_W1C_3 BIT(3)
+#define B_BE_PTCLERR_FLAG_W1C_2 BIT(2)
+#define B_BE_PTCLERR_FLAG_W1C_1 BIT(1)
+#define B_BE_PTCLERR_FLAG_W1C_0 BIT(0)
+
+#define R_BE_PTCL_DBG_INFO_1 0xC6FC
+#define R_BE_PTCL_DBG_INFO_1_C1 0xE6FC
+#define B_BE_PTCL_RPT_CMAC_DBG_INFO_SH 0
+#define B_BE_PTCL_RPT_CMAC_DBG_INFO_MSK 0xffff
+
+#define R_BE_TXCMD_DBG_SEL 0xC700
+#define R_BE_TXCMD_DBG_SEL_C1 0xE700
+#define B_BE_USER_CMD_VALID_SH 24
+#define B_BE_USER_CMD_VALID_MSK 0xff
+#define B_BE_DBG_SEL_F2P_COMMON_SH 20
+#define B_BE_DBG_SEL_F2P_COMMON_MSK 0xf
+#define B_BE_DBG_SEL_USER_CMD_U3_SH 16
+#define B_BE_DBG_SEL_USER_CMD_U3_MSK 0xf
+#define B_BE_DBG_SEL_USER_CMD_U2_SH 12
+#define B_BE_DBG_SEL_USER_CMD_U2_MSK 0xf
+#define B_BE_DBG_SEL_USER_CMD_U1_SH 8
+#define B_BE_DBG_SEL_USER_CMD_U1_MSK 0xf
+#define B_BE_DBG_SEL_USER_CMD_U0_SH 4
+#define B_BE_DBG_SEL_USER_CMD_U0_MSK 0xf
+#define B_BE_DBG_SEL_PPDU_CMD_SH 0
+#define B_BE_DBG_SEL_PPDU_CMD_MSK 0xf
+
+#define R_BE_PPDU_CMD 0xC704
+#define R_BE_PPDU_CMD_C1 0xE704
+#define B_BE_PPDU_CMD_SH 0
+#define B_BE_PPDU_CMD_MSK 0xffffffffL
+
+#define R_BE_USER_CMD_U0 0xC708
+#define R_BE_USER_CMD_U0_C1 0xE708
+#define B_BE_USER_CMD_U0_SH 0
+#define B_BE_USER_CMD_U0_MSK 0xffffffffL
+
+#define R_BE_USER_CMD_U1 0xC70C
+#define R_BE_USER_CMD_U1_C1 0xE70C
+#define B_BE_USER_CMD_U1_SH 0
+#define B_BE_USER_CMD_U1_MSK 0xffffffffL
+
+#define R_BE_USER_CMD_U2 0xC710
+#define R_BE_USER_CMD_U2_C1 0xE710
+#define B_BE_USER_CMD_U2_SH 0
+#define B_BE_USER_CMD_U2_MSK 0xffffffffL
+
+#define R_BE_USER_CMD_U3 0xC714
+#define R_BE_USER_CMD_U3_C1 0xE714
+#define B_BE_USER_CMD_U3_SH 0
+#define B_BE_USER_CMD_U3_MSK 0xffffffffL
+
+#define R_BE_USR_CMD_U4 0xC718
+#define R_BE_USR_CMD_U4_C1 0xE718
+#define B_BE_USER_CMD_U4_SH 0
+#define B_BE_USER_CMD_U4_MSK 0xffffffffL
+
+#define R_BE_USR_CMD_U5 0xC71C
+#define R_BE_USR_CMD_U5_C1 0xE71C
+#define B_BE_USER_CMD_U5_SH 0
+#define B_BE_USER_CMD_U5_MSK 0xffffffffL
+
+#define R_BE_USR_CMD_U6 0xC720
+#define R_BE_USR_CMD_U6_C1 0xE720
+#define B_BE_USER_CMD_U6_SH 0
+#define B_BE_USER_CMD_U6_MSK 0xffffffffL
+
+#define R_BE_USR_CMD_U7 0xC724
+#define R_BE_USR_CMD_U7_C1 0xE724
+#define B_BE_USER_CMD_U7_SH 0
+#define B_BE_USER_CMD_U7_MSK 0xffffffffL
+
+#define R_BE_F2P_COMMON 0xC728
+#define R_BE_F2P_COMMON_C1 0xE728
+#define B_BE_F2P_COMMON_SH 0
+#define B_BE_F2P_COMMON_MSK 0xffffffffL
+
+#define R_BE_LEN_CMD_U0_V1 0xC72C
+#define R_BE_LEN_CMD_U0_V1_C1 0xE72C
+#define B_BE_LEN_CMD_U0_SH 0
+#define B_BE_LEN_CMD_U0_MSK 0xffffffffL
+
+#define R_BE_LEN_CMD_U1_V1 0xC730
+#define R_BE_LEN_CMD_U1_V1_C1 0xE730
+#define B_BE_LEN_CMD_U1_SH 0
+#define B_BE_LEN_CMD_U1_MSK 0xffffffffL
+
+#define R_BE_LEN_CMD_U2_V1 0xC734
+#define R_BE_LEN_CMD_U2_V1_C1 0xE734
+#define B_BE_LEN_CMD_U2_SH 0
+#define B_BE_LEN_CMD_U2_MSK 0xffffffffL
+
+#define R_BE_LEN_CMD_U3_V1 0xC738
+#define R_BE_LEN_CMD_U3_V1_C1 0xE738
+#define B_BE_LEN_CMD_U3_SH 0
+#define B_BE_LEN_CMD_U3_MSK 0xffffffffL
+
+#define R_BE_LEN_CMD_U4 0xC73C
+#define R_BE_LEN_CMD_U4_C1 0xE73C
+#define B_BE_LEN_CMD_U4_SH 0
+#define B_BE_LEN_CMD_U4_MSK 0xffffffffL
+
+#define R_BE_LEN_CMD_U5 0xC740
+#define R_BE_LEN_CMD_U5_C1 0xE740
+#define B_BE_LEN_CMD_U5_SH 0
+#define B_BE_LEN_CMD_U5_MSK 0xffffffffL
+
+#define R_BE_LEN_CMD_U6 0xC744
+#define R_BE_LEN_CMD_U6_C1 0xE744
+#define B_BE_LEN_CMD_U6_SH 0
+#define B_BE_LEN_CMD_U6_MSK 0xffffffffL
+
+#define R_BE_LEN_CMD_U7 0xC748
+#define R_BE_LEN_CMD_U7_C1 0xE748
+#define B_BE_LEN_CMD_U7_SH 0
+#define B_BE_LEN_CMD_U7_MSK 0xffffffffL
+
+#define R_BE_USR_INFO_U0 0xC74C
+#define R_BE_USR_INFO_U0_C1 0xE74C
+#define B_BE_USB_BE_IFO_U0_SH 0
+#define B_BE_USB_BE_IFO_U0_MSK 0xffffffffL
+
+#define R_BE_USR_INFO_U1 0xC750
+#define R_BE_USR_INFO_U1_C1 0xE750
+#define B_BE_USB_BE_IFO_U1_SH 0
+#define B_BE_USB_BE_IFO_U1_MSK 0xffffffffL
+
+#define R_BE_USR_INFO_U2 0xC754
+#define R_BE_USR_INFO_U2_C1 0xE754
+#define B_BE_USB_BE_IFO_U2_SH 0
+#define B_BE_USB_BE_IFO_U2_MSK 0xffffffffL
+
+#define R_BE_USR_INFO_U3 0xC758
+#define R_BE_USR_INFO_U3_C1 0xE758
+#define B_BE_USB_BE_IFO_U3_SH 0
+#define B_BE_USB_BE_IFO_U3_MSK 0xffffffffL
+
+#define R_BE_USR_INFO_U4 0xC75C
+#define R_BE_USR_INFO_U4_C1 0xE75C
+#define B_BE_USB_BE_IFO_U4_SH 0
+#define B_BE_USB_BE_IFO_U4_MSK 0xffffffffL
+
+#define R_BE_USR_INFO_U5 0xC760
+#define R_BE_USR_INFO_U5_C1 0xE760
+#define B_BE_USB_BE_IFO_U5_SH 0
+#define B_BE_USB_BE_IFO_U5_MSK 0xffffffffL
+
+#define R_BE_USR_INFO_U6 0xC764
+#define R_BE_USR_INFO_U6_C1 0xE764
+#define B_BE_USB_BE_IFO_U6_SH 0
+#define B_BE_USB_BE_IFO_U6_MSK 0xffffffffL
+
+#define R_BE_USR_INFO_U7 0xC768
+#define R_BE_USR_INFO_U7_C1 0xE768
+#define B_BE_USB_BE_IFO_U7_SH 0
+#define B_BE_USB_BE_IFO_U7_MSK 0xffffffffL
+
+#define R_BE_PTCL_TX_MACID_0_V1 0xC76C
+#define R_BE_PTCL_TX_MACID_0_V1_C1 0xE76C
+#define B_BE_TX_MACID_3_SH 24
+#define B_BE_TX_MACID_3_MSK 0xff
+#define B_BE_TX_MACID_2_SH 16
+#define B_BE_TX_MACID_2_MSK 0xff
+#define B_BE_TX_MACID_1_SH 8
+#define B_BE_TX_MACID_1_MSK 0xff
+#define B_BE_TX_MACID_0_SH 0
+#define B_BE_TX_MACID_0_MSK 0xff
+
+#define R_BE_PTCL_TX_MACID_1 0xC770
+#define R_BE_PTCL_TX_MACID_1_C1 0xE770
+#define B_BE_TX_MACID_7_SH 24
+#define B_BE_TX_MACID_7_MSK 0xff
+#define B_BE_TX_MACID_6_SH 16
+#define B_BE_TX_MACID_6_MSK 0xff
+#define B_BE_TX_MACID_5_SH 8
+#define B_BE_TX_MACID_5_MSK 0xff
+#define B_BE_TX_MACID_4_SH 0
+#define B_BE_TX_MACID_4_MSK 0xff
+
+#define R_BE_PTCL_F2P_INFO_6_7 0xC774
+#define R_BE_PTCL_F2P_INFO_6_7_C1 0xE774
+#define B_BE_F2PCMD_PKTID_INFO_S7_S6_SH 0
+#define B_BE_F2PCMD_PKTID_INFO_S7_S6_MSK 0xffffffffL
+
+#define R_BE_PTCL_F2P_INFO_8_9 0xC778
+#define R_BE_PTCL_F2P_INFO_8_9_C1 0xE778
+#define B_BE_F2PCMD_PKTID_INFO_S9_S8_SH 0
+#define B_BE_F2PCMD_PKTID_INFO_S9_S8_MSK 0xffffffffL
+
+#define R_BE_PTCL_SIGB_PADDING_0 0xC7E0
+#define R_BE_PTCL_SIGB_PADDING_0_C1 0xE7E0
+#define B_BE_SIGB_PADDING_0_SH 0
+#define B_BE_SIGB_PADDING_0_MSK 0xffffffffL
+
+#define R_BE_PTCL_SIGB_PADDING_1 0xC7E4
+#define R_BE_PTCL_SIGB_PADDING_1_C1 0xE7E4
+#define B_BE_SIGB_PADDING_1_SH 0
+#define B_BE_SIGB_PADDING_1_MSK 0xffffffffL
+
+#define R_BE_PTCL_SIGB_PADDING_2 0xC7E8
+#define R_BE_PTCL_SIGB_PADDING_2_C1 0xE7E8
+#define B_BE_SIGB_PADDING_2_SH 0
+#define B_BE_SIGB_PADDING_2_MSK 0xffffffffL
+
+#define R_BE_PTCL_SIGB_PADDING_3 0xC7EC
+#define R_BE_PTCL_SIGB_PADDING_3_C1 0xE7EC
+#define B_BE_SIGB_PADDING_3_SH 0
+#define B_BE_SIGB_PADDING_3_MSK 0xffffffffL
+
+#define R_BE_PTCL_SIGB_HW_SETTING 0xC7F0
+#define R_BE_PTCL_SIGB_HW_SETTING_C1 0xE7F0
+#define B_BE_SIGB_HW_TIME_LMT_SH 0
+#define B_BE_SIGB_HW_TIME_LMT_MSK 0x7
+
+//
+// CMAC_DMA
+//
+
+#define R_BE_RX_ERROR_FLAG 0xC800
+#define R_BE_RX_ERROR_FLAG_C1 0xE800
+#define B_BE_RX_CSI_NOT_RELEASE_ERROR BIT(31)
+#define B_BE_RX_GET_NULL_PKT_ERROR BIT(30)
+#define B_BE_RX_RU0_FSM_HANG_ERROR BIT(29)
+#define B_BE_RX_RU1_FSM_HANG_ERROR BIT(28)
+#define B_BE_RX_RU2_FSM_HANG_ERROR BIT(27)
+#define B_BE_RX_RU3_FSM_HANG_ERROR BIT(26)
+#define B_BE_RX_RU4_FSM_HANG_ERROR BIT(25)
+#define B_BE_RX_RU5_FSM_HANG_ERROR BIT(24)
+#define B_BE_RX_RU6_FSM_HANG_ERROR BIT(23)
+#define B_BE_RX_RU7_FSM_HANG_ERROR BIT(22)
+#define B_BE_RX_RXSTS_FSM_HANG_ERROR BIT(21)
+#define B_BE_RX_CSI_FSM_HANG_ERROR BIT(20)
+#define B_BE_RX_TXRPT_FSM_HANG_ERROR BIT(19)
+#define B_BE_RX_F2PCMD_FSM_HANG_ERROR BIT(18)
+#define B_BE_RX_RU0_ZERO_LENGTH_ERROR BIT(17)
+#define B_BE_RX_RU1_ZERO_LENGTH_ERROR BIT(16)
+#define B_BE_RX_RU2_ZERO_LENGTH_ERROR BIT(15)
+#define B_BE_RX_RU3_ZERO_LENGTH_ERROR BIT(14)
+#define B_BE_RX_RU4_ZERO_LENGTH_ERROR BIT(13)
+#define B_BE_RX_RU5_ZERO_LENGTH_ERROR BIT(12)
+#define B_BE_RX_RU6_ZERO_LENGTH_ERROR BIT(11)
+#define B_BE_RX_RU7_ZERO_LENGTH_ERROR BIT(10)
+#define B_BE_RX_RXSTS_ZERO_LENGTH_ERROR BIT(9)
+#define B_BE_RX_CSI_ZERO_LENGTH_ERROR BIT(8)
+#define B_BE_PLE_DATA_OPT_FSM_HANG BIT(7)
+#define B_BE_PLE_RXDATA_REQUEST_BUFFER_FSM_HANG BIT(6)
+#define B_BE_PLE_TXRPT_REQUEST_BUFFER_FSM_HANG BIT(5)
+#define B_BE_PLE_WD_OPT_FSM_HANG BIT(4)
+#define B_BE_PLE_ENQ_FSM_HANG BIT(3)
+#define B_BE_RXDATA_ENQUE_ORDER_ERROR BIT(2)
+#define B_BE_RXSTS_ENQUE_ORDER_ERROR BIT(1)
+#define B_BE_RX_CSI_PKT_NUM_ERROR BIT(0)
+
+#define R_BE_RX_ERROR_FLAG_IMR 0xC804
+#define R_BE_RX_ERROR_FLAG_IMR_C1 0xE804
+#define B_BE_RX_CSI_NOT_RELEASE_ERROR_IMR BIT(31)
+#define B_BE_RX_GET_NULL_PKT_ERROR_IMR BIT(30)
+#define B_BE_RX_RU0_FSM_HANG_ERROR_IMR BIT(29)
+#define B_BE_RX_RU1_FSM_HANG_ERROR_IMR BIT(28)
+#define B_BE_RX_RU2_FSM_HANG_ERROR_IMR BIT(27)
+#define B_BE_RX_RU3_FSM_HANG_ERROR_IMR BIT(26)
+#define B_BE_RX_RU4_FSM_HANG_ERROR_IMR BIT(25)
+#define B_BE_RX_RU5_FSM_HANG_ERROR_IMR BIT(24)
+#define B_BE_RX_RU6_FSM_HANG_ERROR_IMR BIT(23)
+#define B_BE_RX_RU7_FSM_HANG_ERROR_IMR BIT(22)
+#define B_BE_RX_RXSTS_FSM_HANG_ERROR_IMR BIT(21)
+#define B_BE_RX_CSI_FSM_HANG_ERROR_IMR BIT(20)
+#define B_BE_RX_TXRPT_FSM_HANG_ERROR_IMR BIT(19)
+#define B_BE_RX_F2PCMD_FSM_HANG_ERROR_IMR BIT(18)
+#define B_BE_RX_RU0_ZERO_LENGTH_ERROR_IMR BIT(17)
+#define B_BE_RX_RU1_ZERO_LENGTH_ERROR_IMR BIT(16)
+#define B_BE_RX_RU2_ZERO_LENGTH_ERROR_IMR BIT(15)
+#define B_BE_RX_RU3_ZERO_LENGTH_ERROR_IMR BIT(14)
+#define B_BE_RX_RU4_ZERO_LENGTH_ERROR_IMR BIT(13)
+#define B_BE_RX_RU5_ZERO_LENGTH_ERROR_IMR BIT(12)
+#define B_BE_RX_RU6_ZERO_LENGTH_ERROR_IMR BIT(11)
+#define B_BE_RX_RU7_ZERO_LENGTH_ERROR_IMR BIT(10)
+#define B_BE_RX_RXSTS_ZERO_LENGTH_ERROR_IMR BIT(9)
+#define B_BE_RX_CSI_ZERO_LENGTH_ERROR_IMR BIT(8)
+#define B_BE_PLE_DATA_OPT_FSM_HANG_IMR BIT(7)
+#define B_BE_PLE_RXDATA_REQUEST_BUFFER_FSM_HANG_IMR BIT(6)
+#define B_BE_PLE_TXRPT_REQUEST_BUFFER_FSM_HANG_IMR BIT(5)
+#define B_BE_PLE_WD_OPT_FSM_HANG_IMR BIT(4)
+#define B_BE_PLE_ENQ_FSM_HANG_IMR BIT(3)
+#define B_BE_RXDATA_ENQUE_ORDER_ERROR_IMR BIT(2)
+#define B_BE_RXSTS_ENQUE_ORDER_ERROR_IMR BIT(1)
+#define B_BE_RX_CSI_PKT_NUM_ERROR_IMR BIT(0)
+
+#define R_BE_RX_CTRL_0 0xC808
+#define R_BE_RX_CTRL_0_C1 0xE808
+#define B_BE_DLE_CLOCK_FORCE BIT(31)
+#define B_BE_TXDMA_CLOCK_FORCE BIT(30)
+#define B_BE_RXDMA_CLOCK_FORCE BIT(29)
+#define B_BE_RXDMA_DEFAULT_PAGE_SH 24
+#define B_BE_RXDMA_DEFAULT_PAGE_MSK 0x1f
+#define B_BE_RXDMA_CSI_TGT_QUEID_SH 18
+#define B_BE_RXDMA_CSI_TGT_QUEID_MSK 0x3f
+#define B_BE_RXDMA_CSI_TGT_PRID_SH 15
+#define B_BE_RXDMA_CSI_TGT_PRID_MSK 0x7
+#define B_BE_RXDMA_DIS_CSI_RELEASE BIT(14)
+#define B_BE_CSI_PTR_FULL_MODE BIT(13)
+#define B_BE_RXDATA_PTR_FULL_MODE BIT(12)
+#define B_BE_RXSTS_PTR_FULL_MODE BIT(11)
+#define B_BE_TXRPT_FULL_RSV_DEPTH_SH 8
+#define B_BE_TXRPT_FULL_RSV_DEPTH_MSK 0x7
+#define B_BE_RXDATA_FULL_RSV_DEPTH_SH 5
+#define B_BE_RXDATA_FULL_RSV_DEPTH_MSK 0x7
+#define B_BE_RXSTS_FULL_RSV_DEPTH_SH 2
+#define B_BE_RXSTS_FULL_RSV_DEPTH_MSK 0x7
+#define B_BE_ORDER_FIFO_CNT_SH 0
+#define B_BE_ORDER_FIFO_CNT_MSK 0x3
+
+#define R_BE_RX_CTRL_1 0xC80C
+#define R_BE_RX_CTRL_1_C1 0xE80C
+#define B_BE_RXDMA_TXRPRT_QUEUE_ID_SW_EN BIT(31)
+#define B_BE_RXDMA_TXRPRT_QUEUE_ID_SW_SH 25
+#define B_BE_RXDMA_TXRPRT_QUEUE_ID_SW_MSK 0x3f
+#define B_BE_RXDMA_F2PCMD_QUEUE_ID_SW_EN BIT(24)
+#define B_BE_RXDMA_F2PCMD_QUEUE_ID_SW_SH 18
+#define B_BE_RXDMA_F2PCMD_QUEUE_ID_SW_MSK 0x3f
+#define B_BE_RXDMA_TXRPRT_QUEUE_ID_TGT_SW_EN BIT(17)
+#define B_BE_RXDMA_TXRPRT_QUEUE_ID_TGT_SW_1_SH 11
+#define B_BE_RXDMA_TXRPRT_QUEUE_ID_TGT_SW_1_MSK 0x3f
+#define B_BE_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_EN BIT(10)
+#define B_BE_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_1_SH 4
+#define B_BE_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_1_MSK 0x3f
+#define B_BE_ORDER_FIFO_OUT BIT(3)
+#define B_BE_ORDER_FIFO_EMPTY BIT(2)
+#define B_BE_DBG_SEL_SH 0
+#define B_BE_DBG_SEL_MSK 0x3
+
+#define R_BE_RX_CTRL_2 0xC810
+#define R_BE_RX_CTRL_2_C1 0xE810
+#define B_BE_DLE_WDE_STATE_SH 30
+#define B_BE_DLE_WDE_STATE_MSK 0x3
+#define B_BE_DLE_PLE_STATE_SH 28
+#define B_BE_DLE_PLE_STATE_MSK 0x3
+#define B_BE_DLE_REQUEST_BUFF_STATE_SH 26
+#define B_BE_DLE_REQUEST_BUFF_STATE_MSK 0x3
+#define B_BE_DLE_ENQ_STATE BIT(25)
+#define B_BE_RX_DBG_SEL_SH 19
+#define B_BE_RX_DBG_SEL_MSK 0x3f
+#define B_BE_MACRX_CS_SH 14
+#define B_BE_MACRX_CS_MSK 0x1f
+#define B_BE_RXSTS_CS_SH 9
+#define B_BE_RXSTS_CS_MSK 0x1f
+#define B_BE_ERROR_INDICATOR BIT(5)
+#define B_BE_TXRPT_CS_SH 0
+#define B_BE_TXRPT_CS_MSK 0x1f
+
+#define R_BE_RX_INFO_RU1_RU0 0xC814
+#define R_BE_RX_INFO_RU1_RU0_C1 0xE814
+#define B_BE_RU1_IS_IDLE BIT(31)
+#define B_BE_RU1_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RU1_IS_REQ_BUFFER BIT(29)
+#define B_BE_RU1_IS_ENQUE BIT(28)
+#define B_BE_RU1_WR_PKT_ID_SH 16
+#define B_BE_RU1_WR_PKT_ID_MSK 0xfff
+#define B_BE_RU0_IS_IDLE BIT(15)
+#define B_BE_RU0_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RU0_IS_REQ_BUFFER BIT(13)
+#define B_BE_RU0_IS_ENQUE BIT(12)
+#define B_BE_RU0_WR_PKT_ID_SH 0
+#define B_BE_RU0_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_RU3_RU2 0xC818
+#define R_BE_RX_INFO_RU3_RU2_C1 0xE818
+#define B_BE_RU3_IS_IDLE BIT(31)
+#define B_BE_RU3_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RU3_IS_REQ_BUFFER BIT(29)
+#define B_BE_RU3_IS_ENQUE BIT(28)
+#define B_BE_RU3_WR_PKT_ID_SH 16
+#define B_BE_RU3_WR_PKT_ID_MSK 0xfff
+#define B_BE_RU2_IS_IDLE BIT(15)
+#define B_BE_RU2_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RU2_IS_REQ_BUFFER BIT(13)
+#define B_BE_RU2_IS_ENQUE BIT(12)
+#define B_BE_RU2_WR_PKT_ID_SH 0
+#define B_BE_RU2_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_RU5_RU4 0xC81C
+#define R_BE_RX_INFO_RU5_RU4_C1 0xE81C
+#define B_BE_RU5_IS_IDLE BIT(31)
+#define B_BE_RU5_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RU5_IS_REQ_BUFFER BIT(29)
+#define B_BE_RU5_IS_ENQUE BIT(28)
+#define B_BE_RU5_WR_PKT_ID_SH 16
+#define B_BE_RU5_WR_PKT_ID_MSK 0xfff
+#define B_BE_RU4_IS_IDLE BIT(15)
+#define B_BE_RU4_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RU4_IS_REQ_BUFFER BIT(13)
+#define B_BE_RU4_IS_ENQUE BIT(12)
+#define B_BE_RU4_WR_PKT_ID_SH 0
+#define B_BE_RU4_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_RU7_RU6 0xC820
+#define R_BE_RX_INFO_RU7_RU6_C1 0xE820
+#define B_BE_RU7_IS_IDLE BIT(31)
+#define B_BE_RU7_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RU7_IS_REQ_BUFFER BIT(29)
+#define B_BE_RU7_IS_ENQUE BIT(28)
+#define B_BE_RU7_WR_PKT_ID_SH 16
+#define B_BE_RU7_WR_PKT_ID_MSK 0xfff
+#define B_BE_RU6_IS_IDLE BIT(15)
+#define B_BE_RU6_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RU6_IS_REQ_BUFFER BIT(13)
+#define B_BE_RU6_IS_ENQUE BIT(12)
+#define B_BE_RU6_WR_PKT_ID_SH 0
+#define B_BE_RU6_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_F2PCMD_TXRPT 0xC824
+#define R_BE_RX_INFO_F2PCMD_TXRPT_C1 0xE824
+#define B_BE_F2PCMD_IS_IDLE BIT(31)
+#define B_BE_F2PCMD_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_F2PCMD_IS_REQ_BUFFER BIT(29)
+#define B_BE_F2PCMD_IS_ENQUE BIT(28)
+#define B_BE_F2PCMD_WR_PKT_ID_SH 16
+#define B_BE_F2PCMD_WR_PKT_ID_MSK 0xfff
+#define B_BE_TXRPT_IS_IDLE BIT(15)
+#define B_BE_TXRPT_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_TXRPT_IS_REQ_BUFFER BIT(13)
+#define B_BE_TXRPT_IS_ENQUE BIT(12)
+#define B_BE_TXRPT_WR_PKT_ID_SH 0
+#define B_BE_TXRPT_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_RXSTS 0xC828
+#define R_BE_RX_INFO_RXSTS_C1 0xE828
+#define B_BE_ENQ_FIFO_EMPTY BIT(31)
+#define B_BE_CSI_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RXSTS_IS_IDLE BIT(15)
+#define B_BE_RXSTS_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RXSTS_IS_REQ_BUFFER BIT(13)
+#define B_BE_RXSTS_IS_ENQUE BIT(12)
+#define B_BE_RXSTS_WR_PKT_ID_SH 0
+#define B_BE_RXSTS_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_CSI 0xC82C
+#define R_BE_RX_INFO_CSI_C1 0xE82C
+#define B_BE_CSI_PKTID_1_VALID BIT(31)
+#define B_BE_CSI_PKTID_1_SH 16
+#define B_BE_CSI_PKTID_1_MSK 0xfff
+#define B_BE_CSI_PKTID_0_VALID BIT(15)
+#define B_BE_CSI_PKTID_0_SH 0
+#define B_BE_CSI_PKTID_0_MSK 0xfff
+
+#define R_BE_RX_DEBUG_OUT 0xC830
+#define R_BE_RX_DEBUG_OUT_C1 0xE830
+#define B_BE_RXDMA_DBG_OUT_SH 0
+#define B_BE_RXDMA_DBG_OUT_MSK 0xffffffffL
+
+#define R_BE_TX_FIFO_INFO_RU1_RU0 0xC834
+#define R_BE_TX_FIFO_INFO_RU1_RU0_C1 0xE834
+#define B_BE_TXDMA_RU1_CNT_SH 16
+#define B_BE_TXDMA_RU1_CNT_MSK 0xffff
+#define B_BE_TXDMA_RU0_CNT_SH 0
+#define B_BE_TXDMA_RU0_CNT_MSK 0xffff
+
+#define R_BE_TX_FIFO_INFO_RU3_RU2 0xC838
+#define R_BE_TX_FIFO_INFO_RU3_RU2_C1 0xE838
+#define B_BE_TXDMA_RU3_CNT_SH 16
+#define B_BE_TXDMA_RU3_CNT_MSK 0xffff
+#define B_BE_TXDMA_RU2_CNT_SH 0
+#define B_BE_TXDMA_RU2_CNT_MSK 0xffff
+
+#define R_BE_TX_FIFO_INFO_RU5_RU4 0xC83C
+#define R_BE_TX_FIFO_INFO_RU5_RU4_C1 0xE83C
+#define B_BE_TXDMA_RU5_CNT_SH 16
+#define B_BE_TXDMA_RU5_CNT_MSK 0xffff
+#define B_BE_TXDMA_RU4_CNT_SH 0
+#define B_BE_TXDMA_RU4_CNT_MSK 0xffff
+
+#define R_BE_TX_FIFO_INFO_RU7_RU6 0xC840
+#define R_BE_TX_FIFO_INFO_RU7_RU6_C1 0xE840
+#define B_BE_TXDMA_RU7_CNT_SH 16
+#define B_BE_TXDMA_RU7_CNT_MSK 0xffff
+#define B_BE_TXDMA_RU6_CNT_SH 0
+#define B_BE_TXDMA_RU6_CNT_MSK 0xffff
+
+#define R_BE_CDMA_TX_CTRL 0xC844
+#define R_BE_CDMA_TX_CTRL_C1 0xE844
+#define B_BE_TX_CSI_MODE BIT(31)
+#define B_BE_TX_FINISH_REQ BIT(30)
+#define B_BE_REQ_WD_PLD_ID_CS_SH 28
+#define B_BE_REQ_WD_PLD_ID_CS_MSK 0x3
+#define B_BE_WD_ARB_RU_SH 25
+#define B_BE_WD_ARB_RU_MSK 0x7
+#define B_BE_PL_ARB_RU_SH 22
+#define B_BE_PL_ARB_RU_MSK 0x7
+#define B_BE_TXDMA_DBG_SEL_SH 16
+#define B_BE_TXDMA_DBG_SEL_MSK 0x3f
+#define B_BE_TXDMA_DEFAULT_PAGE_SH 11
+#define B_BE_TXDMA_DEFAULT_PAGE_MSK 0x1f
+#define B_BE_WORD044_RSV_SH 0
+#define B_BE_WORD044_RSV_MSK 0x7ff
+
+#define R_BE_TX_INFO_RU0 0xC848
+#define R_BE_TX_INFO_RU0_C1 0xE848
+#define B_BE_RU0_VLD BIT(31)
+#define B_BE_RU0_WAIT_FINISH BIT(30)
+#define B_BE_RU0_CUR_WD_ID_SH 18
+#define B_BE_RU0_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU0_CUR_PL_ID_SH 6
+#define B_BE_RU0_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU0_READ_CS_SH 3
+#define B_BE_RU0_READ_CS_MSK 0x7
+#define B_BE_RU0_WRITE_CS_SH 0
+#define B_BE_RU0_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU1 0xC84C
+#define R_BE_TX_INFO_RU1_C1 0xE84C
+#define B_BE_RU1_VLD BIT(31)
+#define B_BE_RU1_WAIT_FINISH BIT(30)
+#define B_BE_RU1_CUR_WD_ID_SH 18
+#define B_BE_RU1_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU1_CUR_PL_ID_SH 6
+#define B_BE_RU1_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU1_READ_CS_SH 3
+#define B_BE_RU1_READ_CS_MSK 0x7
+#define B_BE_RU1_WRITE_CS_SH 0
+#define B_BE_RU1_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU2 0xC850
+#define R_BE_TX_INFO_RU2_C1 0xE850
+#define B_BE_RU2_VLD BIT(31)
+#define B_BE_RU2_WAIT_FINISH BIT(30)
+#define B_BE_RU2_CUR_WD_ID_SH 18
+#define B_BE_RU2_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU2_CUR_PL_ID_SH 6
+#define B_BE_RU2_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU2_READ_CS_SH 3
+#define B_BE_RU2_READ_CS_MSK 0x7
+#define B_BE_RU2_WRITE_CS_SH 0
+#define B_BE_RU2_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU3 0xC854
+#define R_BE_TX_INFO_RU3_C1 0xE854
+#define B_BE_RU3_VLD BIT(31)
+#define B_BE_RU3_WAIT_FINISH BIT(30)
+#define B_BE_RU3_CUR_WD_ID_SH 18
+#define B_BE_RU3_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU3_CUR_PL_ID_SH 6
+#define B_BE_RU3_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU3_READ_CS_SH 3
+#define B_BE_RU3_READ_CS_MSK 0x7
+#define B_BE_RU3_WRITE_CS_SH 0
+#define B_BE_RU3_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU4 0xC858
+#define R_BE_TX_INFO_RU4_C1 0xE858
+#define B_BE_RU4_VLD BIT(31)
+#define B_BE_RU4_WAIT_FINISH BIT(30)
+#define B_BE_RU4_CUR_WD_ID_SH 18
+#define B_BE_RU4_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU4_CUR_PL_ID_SH 6
+#define B_BE_RU4_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU4_READ_CS_SH 3
+#define B_BE_RU4_READ_CS_MSK 0x7
+#define B_BE_RU4_WRITE_CS_SH 0
+#define B_BE_RU4_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU5 0xC85C
+#define R_BE_TX_INFO_RU5_C1 0xE85C
+#define B_BE_RU5_VLD BIT(31)
+#define B_BE_RU5_WAIT_FINISH BIT(30)
+#define B_BE_RU5_CUR_WD_ID_SH 18
+#define B_BE_RU5_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU5_CUR_PL_ID_SH 6
+#define B_BE_RU5_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU5_READ_CS_SH 3
+#define B_BE_RU5_READ_CS_MSK 0x7
+#define B_BE_RU5_WRITE_CS_SH 0
+#define B_BE_RU5_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU6 0xC860
+#define R_BE_TX_INFO_RU6_C1 0xE860
+#define B_BE_RU6_VLD BIT(31)
+#define B_BE_RU6_WAIT_FINISH BIT(30)
+#define B_BE_RU6_CUR_WD_ID_SH 18
+#define B_BE_RU6_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU6_CUR_PL_ID_SH 6
+#define B_BE_RU6_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU6_READ_CS_SH 3
+#define B_BE_RU6_READ_CS_MSK 0x7
+#define B_BE_RU6_WRITE_CS_SH 0
+#define B_BE_RU6_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU7 0xC864
+#define R_BE_TX_INFO_RU7_C1 0xE864
+#define B_BE_RU7_VLD BIT(31)
+#define B_BE_RU7_WAIT_FINISH BIT(30)
+#define B_BE_RU7_CUR_WD_ID_SH 18
+#define B_BE_RU7_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU7_CUR_PL_ID_SH 6
+#define B_BE_RU7_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU7_READ_CS_SH 3
+#define B_BE_RU7_READ_CS_MSK 0x7
+#define B_BE_RU7_WRITE_CS_SH 0
+#define B_BE_RU7_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_CSI 0xC868
+#define R_BE_TX_INFO_CSI_C1 0xE868
+#define B_BE_CSI_VLD BIT(31)
+#define B_BE_CSI_WAIT_FINISH BIT(30)
+#define B_BE_CSI_PRE_EN BIT(29)
+#define B_BE_CSI_TX_DONE_MONITOR BIT(28)
+#define B_BE_CSI_CUR_PL_ID_SH 6
+#define B_BE_CSI_CUR_PL_ID_MSK 0xfff
+#define B_BE_CSI_READ_CS_SH 3
+#define B_BE_CSI_READ_CS_MSK 0x7
+#define B_BE_CSI_WRITE_CS_SH 0
+#define B_BE_CSI_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_ERROR_FLAG 0xC86C
+#define R_BE_TX_ERROR_FLAG_C1 0xE86C
+#define B_BE_TX_RU0_FSM_HANG_ERROR BIT(31)
+#define B_BE_TX_RU1_FSM_HANG_ERROR BIT(30)
+#define B_BE_TX_RU2_FSM_HANG_ERROR BIT(29)
+#define B_BE_TX_RU3_FSM_HANG_ERROR BIT(28)
+#define B_BE_TX_RU4_FSM_HANG_ERROR BIT(27)
+#define B_BE_TX_RU5_FSM_HANG_ERROR BIT(26)
+#define B_BE_TX_RU6_FSM_HANG_ERROR BIT(25)
+#define B_BE_TX_RU7_FSM_HANG_ERROR BIT(24)
+#define B_BE_TX_RU8_FSM_HANG_ERROR BIT(23)
+#define B_BE_TX_RU9_FSM_HANG_ERROR BIT(22)
+#define B_BE_TX_RU10_FSM_HANG_ERROR BIT(21)
+#define B_BE_TX_RU11_FSM_HANG_ERROR BIT(20)
+#define B_BE_TX_RU12_FSM_HANG_ERROR BIT(19)
+#define B_BE_TX_RU13_FSM_HANG_ERROR BIT(18)
+#define B_BE_TX_RU14_FSM_HANG_ERROR BIT(17)
+#define B_BE_TX_RU15_FSM_HANG_ERROR BIT(16)
+#define B_BE_TX_CSI_FSM_HANG_ERROR BIT(15)
+#define B_BE_TX_WD_PLD_ID_FSM_HANG_ERROR BIT(14)
+
+#define R_BE_TX_ERROR_FLAG_IMR 0xC870
+#define R_BE_TX_ERROR_FLAG_IMR_C1 0xE870
+#define B_BE_TX_RU0_FSM_HANG_ERROR_IMR BIT(31)
+#define B_BE_TX_RU1_FSM_HANG_ERROR_IMR BIT(30)
+#define B_BE_TX_RU2_FSM_HANG_ERROR_IMR BIT(29)
+#define B_BE_TX_RU3_FSM_HANG_ERROR_IMR BIT(28)
+#define B_BE_TX_RU4_FSM_HANG_ERROR_IMR BIT(27)
+#define B_BE_TX_RU5_FSM_HANG_ERROR_IMR BIT(26)
+#define B_BE_TX_RU6_FSM_HANG_ERROR_IMR BIT(25)
+#define B_BE_TX_RU7_FSM_HANG_ERROR_IMR BIT(24)
+#define B_BE_TX_RU8_FSM_HANG_ERROR_IMR BIT(23)
+#define B_BE_TX_RU9_FSM_HANG_ERROR_IMR BIT(22)
+#define B_BE_TX_RU10_FSM_HANG_ERROR_IMR BIT(21)
+#define B_BE_TX_RU11_FSM_HANG_ERROR_IMR BIT(20)
+#define B_BE_TX_RU12_FSM_HANG_ERROR_IMR BIT(19)
+#define B_BE_TX_RU13_FSM_HANG_ERROR_IMR BIT(18)
+#define B_BE_TX_RU14_FSM_HANG_ERROR_IMR BIT(17)
+#define B_BE_TX_RU15_FSM_HANG_ERROR_IMR BIT(16)
+#define B_BE_TX_CSI_FSM_HANG_ERROR_IMR BIT(15)
+#define B_BE_TX_WD_PLD_ID_FSM_HANG_ERROR_IMR BIT(14)
+
+#define R_BE_TX_DEBUG_OUT 0xC874
+#define R_BE_TX_DEBUG_OUT_C1 0xE874
+#define B_BE_TXDMA_DBG_OUT_SH 0
+#define B_BE_TXDMA_DBG_OUT_MSK 0xffffffffL
+
+#define R_BE_MISC_CTRL 0xC878
+#define R_BE_MISC_CTRL_C1 0xE878
+#define B_BE_QARBIT_SEL BIT(31)
+#define B_BE_RX_FSM_1MS_TIMEOUT_SH 24
+#define B_BE_RX_FSM_1MS_TIMEOUT_MSK 0x7f
+#define B_BE_TX_FSM_1MS_TIMEOUT_SH 17
+#define B_BE_TX_FSM_1MS_TIMEOUT_MSK 0x7f
+#define B_BE_QARBIT_FORCE BIT(16)
+#define B_BE_RXDMA_TXRPRT_QUEUE_ID_TGT_SW_2_SH 10
+#define B_BE_RXDMA_TXRPRT_QUEUE_ID_TGT_SW_2_MSK 0x3f
+#define B_BE_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_2_SH 4
+#define B_BE_RXDMA_F2PCMD_QUEUE_ID_TGT_SW_2_MSK 0x3f
+#define B_BE_QARBIT_FORCE2 BIT(3)
+#define B_BE_FSM_LOCK_SEL BIT(2)
+
+#define R_BE_RX_INFO_CSI_1 0xC87C
+#define R_BE_RX_INFO_CSI_1_C1 0xE87C
+#define B_BE_CSI_PKTID_3_VALID BIT(31)
+#define B_BE_CSI_PKTID_3_SH 16
+#define B_BE_CSI_PKTID_3_MSK 0xfff
+#define B_BE_CSI_PKTID_2_VALID BIT(15)
+#define B_BE_CSI_PKTID_2_SH 0
+#define B_BE_CSI_PKTID_2_MSK 0xfff
+
+#define R_BE_MISC_CTRL_2 0xC880
+#define R_BE_MISC_CTRL_2_C1 0xE880
+#define B_BE_RXSTS_ENQUE_THRESHOLD_SH 16
+#define B_BE_RXSTS_ENQUE_THRESHOLD_MSK 0xffff
+#define B_BE_WORD0080_RSV_SH 2
+#define B_BE_WORD0080_RSV_MSK 0x3fff
+#define B_BE_CSI_AUTO_UNLOCK BIT(1)
+#define B_BE_SRAM_IO_PROTECT BIT(0)
+
+#define R_BE_RX_ERROR_FLAG_1 0xC884
+#define R_BE_RX_ERROR_FLAG_1_C1 0xE884
+#define B_BE_RX_RU8_FSM_HANG_ERROR BIT(29)
+#define B_BE_RX_RU9_FSM_HANG_ERROR BIT(28)
+#define B_BE_RX_RU10_FSM_HANG_ERROR BIT(27)
+#define B_BE_RX_RU11_FSM_HANG_ERROR BIT(26)
+#define B_BE_RX_RU12_FSM_HANG_ERROR BIT(25)
+#define B_BE_RX_RU13_FSM_HANG_ERROR BIT(24)
+#define B_BE_RX_RU14_FSM_HANG_ERROR BIT(23)
+#define B_BE_RX_RU15_FSM_HANG_ERROR BIT(22)
+#define B_BE_RX_RU8_ZERO_LENGTH_ERROR BIT(17)
+#define B_BE_RX_RU9_ZERO_LENGTH_ERROR BIT(16)
+#define B_BE_RX_RU10_ZERO_LENGTH_ERROR BIT(15)
+#define B_BE_RX_RU11_ZERO_LENGTH_ERROR BIT(14)
+#define B_BE_RX_RU12_ZERO_LENGTH_ERROR BIT(13)
+#define B_BE_RX_RU13_ZERO_LENGTH_ERROR BIT(12)
+#define B_BE_RX_RU14_ZERO_LENGTH_ERROR BIT(11)
+#define B_BE_RX_RU15_ZERO_LENGTH_ERROR BIT(10)
+
+#define R_BE_RX_ERROR_FLAG_IMR_1 0xC888
+#define R_BE_RX_ERROR_FLAG_IMR_1_C1 0xE888
+
+#define R_BE_RX_INFO_RU9_RU8 0xC88C
+#define R_BE_RX_INFO_RU9_RU8_C1 0xE88C
+#define B_BE_RU9_IS_IDLE BIT(31)
+#define B_BE_RU9_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RU9_IS_REQ_BUFFER BIT(29)
+#define B_BE_RU9_IS_ENQUE BIT(28)
+#define B_BE_RU9_WR_PKT_ID_SH 16
+#define B_BE_RU9_WR_PKT_ID_MSK 0xfff
+#define B_BE_RU8_IS_IDLE BIT(15)
+#define B_BE_RU8_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RU8_IS_REQ_BUFFER BIT(13)
+#define B_BE_RU8_IS_ENQUE BIT(12)
+#define B_BE_RU8_WR_PKT_ID_SH 0
+#define B_BE_RU8_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_RU11_RU10 0xC890
+#define R_BE_RX_INFO_RU11_RU10_C1 0xE890
+#define B_BE_RU11_IS_IDLE BIT(31)
+#define B_BE_RU11_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RU11_IS_REQ_BUFFER BIT(29)
+#define B_BE_RU11_IS_ENQUE BIT(28)
+#define B_BE_RU11_WR_PKT_ID_SH 16
+#define B_BE_RU11_WR_PKT_ID_MSK 0xfff
+#define B_BE_RU10_IS_IDLE BIT(15)
+#define B_BE_RU10_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RU10_IS_REQ_BUFFER BIT(13)
+#define B_BE_RU10_IS_ENQUE BIT(12)
+#define B_BE_RU10_WR_PKT_ID_SH 0
+#define B_BE_RU10_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_RU13_RU12 0xC894
+#define R_BE_RX_INFO_RU13_RU12_C1 0xE894
+#define B_BE_RU13_IS_IDLE BIT(31)
+#define B_BE_RU13_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RU13_IS_REQ_BUFFER BIT(29)
+#define B_BE_RU13_IS_ENQUE BIT(28)
+#define B_BE_RU13_WR_PKT_ID_SH 16
+#define B_BE_RU13_WR_PKT_ID_MSK 0xfff
+#define B_BE_RU12_IS_IDLE BIT(15)
+#define B_BE_RU12_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RU12_IS_REQ_BUFFER BIT(13)
+#define B_BE_RU12_IS_ENQUE BIT(12)
+#define B_BE_RU12_WR_PKT_ID_SH 0
+#define B_BE_RU12_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_RX_INFO_RU15_RU14 0xC898
+#define R_BE_RX_INFO_RU15_RU14_C1 0xE898
+#define B_BE_RU15_IS_IDLE BIT(31)
+#define B_BE_RU15_RXDATA_RECOVER_MANNUL BIT(30)
+#define B_BE_RU15_IS_REQ_BUFFER BIT(29)
+#define B_BE_RU15_IS_ENQUE BIT(28)
+#define B_BE_RU15_WR_PKT_ID_SH 16
+#define B_BE_RU15_WR_PKT_ID_MSK 0xfff
+#define B_BE_RU14_IS_IDLE BIT(15)
+#define B_BE_RU14_RXDATA_RECOVER_MANNUL BIT(14)
+#define B_BE_RU14_IS_REQ_BUFFER BIT(13)
+#define B_BE_RU14_IS_ENQUE BIT(12)
+#define B_BE_RU14_WR_PKT_ID_SH 0
+#define B_BE_RU14_WR_PKT_ID_MSK 0xfff
+
+#define R_BE_TX_INFO_RU8 0xC89C
+#define R_BE_TX_INFO_RU8_C1 0xE89C
+#define B_BE_RU8_VLD BIT(31)
+#define B_BE_RU8_WAIT_FINISH BIT(30)
+#define B_BE_RU8_CUR_WD_ID_SH 18
+#define B_BE_RU8_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU8_CUR_PL_ID_SH 6
+#define B_BE_RU8_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU8_READ_CS_SH 3
+#define B_BE_RU8_READ_CS_MSK 0x7
+#define B_BE_RU8_WRITE_CS_SH 0
+#define B_BE_RU8_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU9 0xC8A0
+#define R_BE_TX_INFO_RU9_C1 0xE8A0
+#define B_BE_RU9_VLD BIT(31)
+#define B_BE_RU9_WAIT_FINISH BIT(30)
+#define B_BE_RU9_CUR_WD_ID_SH 18
+#define B_BE_RU9_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU9_CUR_PL_ID_SH 6
+#define B_BE_RU9_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU9_READ_CS_SH 3
+#define B_BE_RU9_READ_CS_MSK 0x7
+#define B_BE_RU9_WRITE_CS_SH 0
+#define B_BE_RU9_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU10 0xC8A4
+#define R_BE_TX_INFO_RU10_C1 0xE8A4
+#define B_BE_RU10_VLD BIT(31)
+#define B_BE_RU10_WAIT_FINISH BIT(30)
+#define B_BE_RU10_CUR_WD_ID_SH 18
+#define B_BE_RU10_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU10_CUR_PL_ID_SH 6
+#define B_BE_RU10_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU10_READ_CS_SH 3
+#define B_BE_RU10_READ_CS_MSK 0x7
+#define B_BE_RU10_WRITE_CS_SH 0
+#define B_BE_RU10_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU11 0xC8A8
+#define R_BE_TX_INFO_RU11_C1 0xE8A8
+#define B_BE_RU11_VLD BIT(31)
+#define B_BE_RU11_WAIT_FINISH BIT(30)
+#define B_BE_RU11_CUR_WD_ID_SH 18
+#define B_BE_RU11_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU11_CUR_PL_ID_SH 6
+#define B_BE_RU11_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU11_READ_CS_SH 3
+#define B_BE_RU11_READ_CS_MSK 0x7
+#define B_BE_RU11_WRITE_CS_SH 0
+#define B_BE_RU11_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU12 0xC8AC
+#define R_BE_TX_INFO_RU12_C1 0xE8AC
+#define B_BE_RU12_VLD BIT(31)
+#define B_BE_RU12_WAIT_FINISH BIT(30)
+#define B_BE_RU12_CUR_WD_ID_SH 18
+#define B_BE_RU12_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU12_CUR_PL_ID_SH 6
+#define B_BE_RU12_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU12_READ_CS_SH 3
+#define B_BE_RU12_READ_CS_MSK 0x7
+#define B_BE_RU12_WRITE_CS_SH 0
+#define B_BE_RU12_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU13 0xC8B0
+#define R_BE_TX_INFO_RU13_C1 0xE8B0
+#define B_BE_RU13_VLD BIT(31)
+#define B_BE_RU13_WAIT_FINISH BIT(30)
+#define B_BE_RU13_CUR_WD_ID_SH 18
+#define B_BE_RU13_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU13_CUR_PL_ID_SH 6
+#define B_BE_RU13_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU13_READ_CS_SH 3
+#define B_BE_RU13_READ_CS_MSK 0x7
+#define B_BE_RU13_WRITE_CS_SH 0
+#define B_BE_RU13_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU14 0xC8B4
+#define R_BE_TX_INFO_RU14_C1 0xE8B4
+#define B_BE_RU14_VLD BIT(31)
+#define B_BE_RU14_WAIT_FINISH BIT(30)
+#define B_BE_RU14_CUR_WD_ID_SH 18
+#define B_BE_RU14_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU14_CUR_PL_ID_SH 6
+#define B_BE_RU14_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU14_READ_CS_SH 3
+#define B_BE_RU14_READ_CS_MSK 0x7
+#define B_BE_RU14_WRITE_CS_SH 0
+#define B_BE_RU14_WRITE_CS_MSK 0x7
+
+#define R_BE_TX_INFO_RU15 0xC8B8
+#define R_BE_TX_INFO_RU15_C1 0xE8B8
+#define B_BE_RU15_VLD BIT(31)
+#define B_BE_RU15_WAIT_FINISH BIT(30)
+#define B_BE_RU15_CUR_WD_ID_SH 18
+#define B_BE_RU15_CUR_WD_ID_MSK 0xfff
+#define B_BE_RU15_CUR_PL_ID_SH 6
+#define B_BE_RU15_CUR_PL_ID_MSK 0xfff
+#define B_BE_RU15_READ_CS_SH 3
+#define B_BE_RU15_READ_CS_MSK 0x7
+#define B_BE_RU15_WRITE_CS_SH 0
+#define B_BE_RU15_WRITE_CS_MSK 0x7
+
+//
+// TMAC
+//
+
+#define R_BE_C0_WMTX_TCR_BE_0 0x0000
+#define R_BE_C0_WMTX_TCR_BE_0_C1 0x2000
+#define B_BE_TCR_ZLD_NUM_SH 24
+#define B_BE_TCR_ZLD_NUM_MSK 0xff
+#define B_BE_TCR_UDF_EN BIT(23)
+#define B_BE_TCR_UDF_THSD_SH 16
+#define B_BE_TCR_UDF_THSD_MSK 0x7f
+#define B_BE_CSI_SEQ_SEL_SH 13
+#define B_BE_CSI_SEQ_SEL_MSK 0x7
+#define B_BE_TCR_EOF_BIT_CHK_ACK_POLICY BIT(12)
+#define B_BE_HW_SIGB_GEN_ERR_RST_EN BIT(11)
+#define B_BE_TXDFIFO_ACCESS_RST_OPT BIT(10)
+#define B_BE_TCR_VHTSIGA1_TXPS BIT(9)
+#define B_BE_TCR_PLCP_ERRHDL_EN BIT(8)
+#define B_BE_TCR_PADSEL BIT(7)
+#define B_BE_TCR_MASK_SIGBCRC BIT(6)
+#define B_BE_TCR_SR_VAL15_ALLOW BIT(5)
+#define B_BE_TCR_EN_EOF BIT(4)
+#define B_BE_TCR_EN_SCRAM_INC BIT(3)
+#define B_BE_TCR_EN_20MST BIT(2)
+#define B_BE_TCR_CRC BIT(1)
+#define B_BE_TCR_DISGCLK BIT(0)
+
+#define R_BE_C0_WMTX_TCR_BE_1 0x0004
+#define R_BE_C0_WMTX_TCR_BE_1_C1 0x2004
+#define B_BE_TCR_AMPDU_FINAL_PAD_CTRL BIT(31)
+#define B_BE_TCR_EN_BB_FET_EOF_PADD_LEN_ERR_FLAG BIT(30)
+#define B_BE_TCR_PSDU_PADD_LEN_UNIT BIT(29)
+#define B_BE_TCR_VHT_SIGB_LENGTH BIT(28)
+#define B_BE_TCR_CCK_LOCK_CLK BIT(27)
+#define B_BE_TCR_FORCE_READ_TXDFIFO BIT(26)
+#define B_BE_TCR_USTIME_SH 16
+#define B_BE_TCR_USTIME_MSK 0xff
+#define B_BE_TCR_SMOOTH_VAL BIT(15)
+#define B_BE_TCR_SMOOTH_CTRL BIT(14)
+#define B_BE_CS_REQ_VAL BIT(13)
+#define B_BE_CS_REQ_SEL BIT(12)
+#define B_BE_TCR_BB_FET_EOF_PADD_LIMIT_SH 8
+#define B_BE_TCR_BB_FET_EOF_PADD_LIMIT_MSK 0xf
+#define B_BE_TCR_TXTIMEOUT_SH 0
+#define B_BE_TCR_TXTIMEOUT_MSK 0xff
+
+#define R_BE_C0_WMTX_MOREDATA_TSFT_STMP_CTL 0x0008
+#define R_BE_C0_WMTX_MOREDATA_TSFT_STMP_CTL_C1 0x2008
+#define B_BE_TSFT_OFS_SH 16
+#define B_BE_TSFT_OFS_MSK 0xffff
+#define B_BE_STMP_THSD_SH 8
+#define B_BE_STMP_THSD_MSK 0xff
+#define B_BE_UPD_HGQMD BIT(1)
+#define B_BE_UPD_TIMIE BIT(0)
+
+#define R_BE_C0_WMTX_POWER_BE_BIT_CTL 0x000C
+#define R_BE_C0_WMTX_POWER_BE_BIT_CTL_C1 0x200C
+#define B_BE_CLI4_PWRBIT_CTL_EN BIT(19)
+#define B_BE_CLI4_PWRBIT_DATA_EN BIT(18)
+#define B_BE_CLI4_PWRBIT_ACT_EN BIT(17)
+#define B_BE_CLI4_PWRBIT_VAL BIT(16)
+#define B_BE_CLI3_PWRBIT_CTL_EN BIT(15)
+#define B_BE_CLI3_PWRBIT_DATA_EN BIT(14)
+#define B_BE_CLI3_PWRBIT_ACT_EN BIT(13)
+#define B_BE_CLI3_PWRBIT_VAL BIT(12)
+#define B_BE_CLI2_PWRBIT_CTL_EN BIT(11)
+#define B_BE_CLI2_PWRBIT_DATA_EN BIT(10)
+#define B_BE_CLI2_PWRBIT_ACT_EN BIT(9)
+#define B_BE_CLI2_PWRBIT_VAL BIT(8)
+#define B_BE_CLI1_PWRBIT_CTL_EN BIT(7)
+#define B_BE_CLI1_PWRBIT_DATA_EN BIT(6)
+#define B_BE_CLI1_PWRBIT_ACT_EN BIT(5)
+#define B_BE_CLI1_PWRBIT_VAL BIT(4)
+#define B_BE_CLI0_PWRBIT_CTL_EN BIT(3)
+#define B_BE_CLI0_PWRBIT_DATA_EN BIT(2)
+#define B_BE_CLI0_PWRBIT_ACT_EN BIT(1)
+#define B_BE_CLI0_PWRBIT_VAL BIT(0)
+
+#define R_BE_C0_WMTX_HTC 0x0010
+#define R_BE_C0_WMTX_HTC_C1 0x2010
+#define B_BE_MHDR_HTC_SH 0
+#define B_BE_MHDR_HTC_MSK 0xffffffffL
+
+#define R_BE_C0_WMTX_SOUNDING 0x0014
+#define R_BE_C0_WMTX_SOUNDING_C1 0x2014
+#define B_BE_USE_NSTS BIT(22)
+#define B_BE_RETRY_BFRPT_SEQ_UPD BIT(21)
+#define B_BE_TXNDP_SIGB_SH 0
+#define B_BE_TXNDP_SIGB_MSK 0x1fffff
+
+#define R_BE_C0_WMTX_HTC_A_CTRL 0x0018
+#define R_BE_C0_WMTX_HTC_A_CTRL_C1 0x2018
+#define B_BE_RO_MIN_TX_PWR_FLAG BIT(21)
+#define B_BE_RO_UPH_SH 16
+#define B_BE_RO_UPH_MSK 0x1f
+#define B_BE_CAS_PSRT_PPDU_CTRL BIT(5)
+#define B_BE_BSR_BK_TID_SEL BIT(4)
+#define B_BE_BSR_BE_TID_SEL BIT(3)
+#define B_BE_BSR_VI_TID_SEL BIT(2)
+#define B_BE_BSR_VO_TID_SEL BIT(1)
+#define B_BE_BSR_QOS_SEL BIT(0)
+
+#define R_BE_C0_WMTX_TCR_BE_2 0x001C
+#define R_BE_C0_WMTX_TCR_BE_2_C1 0x201C
+#define B_BE_TCR_SET_SR_FIELD_EN BIT(25)
+#define B_BE_FIX_EHT_NLTF_EN BIT(24)
+#define B_BE_EHT_2XNSTS_NLTF_SH 21
+#define B_BE_EHT_2XNSTS_NLTF_MSK 0x7
+#define B_BE_TXDFIFO_HIGH_MCS_THRE_SH 16
+#define B_BE_TXDFIFO_HIGH_MCS_THRE_MSK 0x1f
+#define B_BE_EHT_1XNSTS_NLTF_SH 13
+#define B_BE_EHT_1XNSTS_NLTF_MSK 0x7
+#define B_BE_TXDFIFO_LOW_MCS_THRE_SH 8
+#define B_BE_TXDFIFO_LOW_MCS_THRE_MSK 0x1f
+#define B_BE_HIGH_MCS_PHY_RATE_SH 3
+#define B_BE_HIGH_MCS_PHY_RATE_MSK 0x1f
+#define B_BE_BW_PHY_RATE_SH 0
+#define B_BE_BW_PHY_RATE_MSK 0x7
+
+#define R_BE_C0_WMTX_DBG_SEL 0x0020
+#define R_BE_C0_WMTX_DBG_SEL_C1 0x2020
+#define B_BE_RO_TX_GEN_MPDU_CNT_SH 24
+#define B_BE_RO_TX_GEN_MPDU_CNT_MSK 0xff
+#define B_BE_RO_TX_DMA_PKT_CNT_SH 16
+#define B_BE_RO_TX_DMA_PKT_CNT_MSK 0xff
+#define B_BE_HW_SIGB_GEN_ERROR_FLAG BIT(14)
+#define B_BE_DBG_USER_SEL_SH 10
+#define B_BE_DBG_USER_SEL_MSK 0xf
+#define B_BE_TXBF_EN_ERROR_FLAG_CLR BIT(9)
+#define B_BE_TXCNT_CLEAR_PER_TXPPDU BIT(8)
+#define B_BE_ZLD_FLAG_CLEAR_PER_TXPPDU BIT(7)
+#define B_BE_DBGSEL_MACTX_SH 0
+#define B_BE_DBGSEL_MACTX_MSK 0x7f
+
+#define R_BE_C0_WMTX_DBG_ZLD_COUNTER 0x0024
+#define R_BE_C0_WMTX_DBG_ZLD_COUNTER_C1 0x2024
+#define B_BE_RO_TX_ZLD_CNT_SH 0
+#define B_BE_RO_TX_ZLD_CNT_MSK 0x3ff
+
+#define R_BE_C0_WMTX_USER_BE_ERROR_BE_FLAG 0x0028
+#define R_BE_C0_WMTX_USER_BE_ERROR_BE_FLAG_C1 0x2028
+#define B_BE_TXDMA_LENGTH_STUCK_FLAG_SH 24
+#define B_BE_TXDMA_LENGTH_STUCK_FLAG_MSK 0xff
+#define B_BE_TXBF_NSTS_ERROB_BE_FLAG_SH 16
+#define B_BE_TXBF_NSTS_ERROB_BE_FLAG_MSK 0xff
+#define B_BE_ZLD_FLAG_SH 8
+#define B_BE_ZLD_FLAG_MSK 0xff
+#define B_BE_LENGTH_ERR_FLAG_SH 0
+#define B_BE_LENGTH_ERR_FLAG_MSK 0xff
+
+#define R_BE_C0_WMTX_TCR_BE_3 0x002C
+#define R_BE_C0_WMTX_TCR_BE_3_C1 0x202C
+#define B_BE_EHT_HE_PPDU_4XLTF_ZLD_USTIMER_SH 24
+#define B_BE_EHT_HE_PPDU_4XLTF_ZLD_USTIMER_MSK 0x1f
+#define B_BE_EHT_HE_PPDU_2XLTF_ZLD_USTIMER_SH 16
+#define B_BE_EHT_HE_PPDU_2XLTF_ZLD_USTIMER_MSK 0x1f
+#define B_BE_NON_LEGACY_PPDU_ZLD_USTIMER_SH 8
+#define B_BE_NON_LEGACY_PPDU_ZLD_USTIMER_MSK 0x1f
+#define B_BE_LEGACY_PPDU_ZLD_USTIMER_SH 0
+#define B_BE_LEGACY_PPDU_ZLD_USTIMER_MSK 0x1f
+
+#define R_BE_C0_WMTX_TCR_BE_PLCP 0x0034
+#define R_BE_C0_WMTX_TCR_BE_PLCP_C1 0x2034
+#define B_BE_TCR_PRI20_BITMAP_SH 16
+#define B_BE_TCR_PRI20_BITMAP_MSK 0xffff
+#define B_BE_TCR_PLCP_SR_FIELD_SH 0
+#define B_BE_TCR_PLCP_SR_FIELD_MSK 0xffff
+
+#define R_BE_C0_WMTX_TX_BQR 0x0048
+#define R_BE_C0_WMTX_TX_BQR_C1 0x2048
+#define B_BE_DBG_CCA_PER20_BITMAP_BB_SH 24
+#define B_BE_DBG_CCA_PER20_BITMAP_BB_MSK 0xff
+#define B_BE_BQR_CHANNEL_MASK_VAL_SH 16
+#define B_BE_BQR_CHANNEL_MASK_VAL_MSK 0xff
+#define B_BE_BQR_MASK_CTRL_SH 8
+#define B_BE_BQR_MASK_CTRL_MSK 0xff
+#define B_BE_BQR_BMP_BIT_SHIFT_SH 5
+#define B_BE_BQR_BMP_BIT_SHIFT_MSK 0x7
+#define B_BE_BQR_CCA_BITMAP_SEL BIT(4)
+#define B_BE_BQR_TID_VAL_SH 0
+#define B_BE_BQR_TID_VAL_MSK 0xf
+
+#define R_BE_C0_WMTX_PKTCNT 0x00E0
+#define R_BE_C0_WMTX_PKTCNT_C1 0x20E0
+#define B_BE_RO_PKTCNT_NUM_SH 16
+#define B_BE_RO_PKTCNT_NUM_MSK 0xffff
+#define B_BE_PKTCNT_RST_VLD BIT(12)
+#define B_BE_PKTCNT_RST_IDX_SH 8
+#define B_BE_PKTCNT_RST_IDX_MSK 0xf
+#define B_BE_PKTCNT_READ_IDX_SH 0
+#define B_BE_PKTCNT_READ_IDX_MSK 0xf
+
+#define R_BE_C0_WMTX_TXINFO_SEL_DBG 0x00E4
+#define R_BE_C0_WMTX_TXINFO_SEL_DBG_C1 0x20E4
+#define B_BE_TXTIME_ERR_FLG_RST BIT(7)
+#define B_BE_RO_PSDU_ERR_FLG BIT(6)
+#define B_BE_RO_NSYM_ERR_FLG BIT(5)
+#define B_BE_TXINFO_DEBUG_SEL_SH 0
+#define B_BE_TXINFO_DEBUG_SEL_MSK 0x1f
+
+#define R_BE_C0_WMTX_TXINFO_L4B_DBG 0x00E8
+#define R_BE_C0_WMTX_TXINFO_L4B_DBG_C1 0x20E8
+#define B_BE_RO_TX_INFO_L4B_SH 0
+#define B_BE_RO_TX_INFO_L4B_MSK 0xffffffffL
+
+#define R_BE_C0_WMTX_TXINFO_H4B_DBG 0x00EC
+#define R_BE_C0_WMTX_TXINFO_H4B_DBG_C1 0x20EC
+#define B_BE_RO_TX_INFO_H4B_SH 0
+#define B_BE_RO_TX_INFO_H4B_MSK 0xffffffffL
+
+#define R_BE_C0_WMTX_TX_BB_UID_DBG 0x00F0
+#define R_BE_C0_WMTX_TX_BB_UID_DBG_C1 0x20F0
+#define B_BE_RO_ERROB_BE_DET_UID_SH 4
+#define B_BE_RO_ERROB_BE_DET_UID_MSK 0xff
+#define B_BE_RO_ERROB_BE_DET_STATE_SH 0
+#define B_BE_RO_ERROB_BE_DET_STATE_MSK 0xf
+
+//
+// TRXPTCL
+//
+
+#define R_BE_RSP_CHK_SIG 0x0000
+#define R_BE_RSP_CHK_SIG_C1 0x2000
+#define B_BE_RSP_STATIC_RTS_CHK_SERV_BW_EN BIT(30)
+#define B_BE_RSP_TBPPDU_CHK_PWR BIT(29)
+#define B_BE_RESP_TX_ABORT_TEST_EN BIT(24)
+#define B_BE_RESP_TSSI_FAST_MODE_EN BIT(23)
+#define B_BE_RESP_CHK_TB_EDCCA_PER20_BMP BIT(22)
+#define B_BE_RSP_CHK_BASIC_NAV BIT(21)
+#define B_BE_RSP_CHK_INTRA_NAV BIT(20)
+#define B_BE_RSP_CHK_TXNAV BIT(19)
+#define B_BE_TXDATA_END_PS_OPT BIT(18)
+#define B_BE_CHECK_SOUNDING_SEQ BIT(17)
+#define B_BE_RXBA_IGNOREA2 BIT(16)
+#define B_BE_ACKTO_CCK_SH 8
+#define B_BE_ACKTO_CCK_MSK 0xff
+#define B_BE_ACKTO_SH 0
+#define B_BE_ACKTO_MSK 0xff
+
+#define R_BE_TRXPTCL_RESP_0 0x0004
+#define R_BE_TRXPTCL_RESP_0_C1 0x2004
+#define B_BE_WMAC_RESP_STBC_EN BIT(31)
+#define B_BE_WMAC_RXFTM_TXACK_SC BIT(30)
+#define B_BE_WMAC_RXFTM_TXACKBWEQ BIT(29)
+#define B_BE_RSP_CHK_SEC_CCA_80 BIT(28)
+#define B_BE_RSP_CHK_SEC_CCA_40 BIT(27)
+#define B_BE_RSP_CHK_SEC_CCA_20 BIT(26)
+#define B_BE_RSP_CHK_BTCCA BIT(25)
+#define B_BE_RSP_CHK_EDCCA BIT(24)
+#define B_BE_RSP_CHK_CCA BIT(23)
+#define B_BE_WMAC_LDPC_EN BIT(22)
+#define B_BE_WMAC_SGIEN BIT(21)
+#define B_BE_WMAC_SPLCPEN BIT(20)
+#define B_BE_WMAC_BESP_EARLY_TXBA BIT(17)
+#define B_BE_WMAC_MBA_DUR_FORCE BIT(16)
+#define B_BE_WMAC_SPEC_SIFS_OFDM_SH 8
+#define B_BE_WMAC_SPEC_SIFS_OFDM_MSK 0xff
+#define B_BE_WMAC_SPEC_SIFS_CCK_SH 0
+#define B_BE_WMAC_SPEC_SIFS_CCK_MSK 0xff
+
+#define R_BE_TRXPTCL_RESP_1 0x0008
+#define R_BE_TRXPTCL_RESP_1_C1 0x2008
+#define B_BE_WMAC_RESP_SR_MODE_EN BIT(31)
+#define B_BE_FTM_RRSR_RATE_EN_SH 24
+#define B_BE_FTM_RRSR_RATE_EN_MSK 0x1f
+#define B_BE_NESS_SH 22
+#define B_BE_NESS_MSK 0x3
+#define B_BE_WMAC_RESP_DOPPLEB_BE_EN BIT(21)
+#define B_BE_WMAC_RESP_DCM_EN BIT(20)
+#define B_BE_WMAC_RESP_REF_RATE_SEL BIT(12)
+#define B_BE_WMAC_RESP_REF_RATE_SH 0
+#define B_BE_WMAC_RESP_REF_RATE_MSK 0xfff
+
+#define R_BE_RESP_TX_NAV_ABORT_COUNTER 0x0014
+#define R_BE_RESP_TX_NAV_ABORT_COUNTER_C1 0x2014
+#define B_BE_TB_EDCCA_BMP_ABORT_RESP_TX_CNT_SH 24
+#define B_BE_TB_EDCCA_BMP_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_BE_BASIC_NAV_ABORT_RESP_TX_CNT_SH 16
+#define B_BE_BASIC_NAV_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_BE_INTRA_NAV_ABORT_RESP_TX_CNT_SH 8
+#define B_BE_INTRA_NAV_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_BE_TXNAV_ABORT_RESP_TX_CNT_SH 0
+#define B_BE_TXNAV_ABORT_RESP_TX_CNT_MSK 0xff
+
+#define R_BE_RESP_TX_CCA_ABORT_COUNTER 0x0018
+#define R_BE_RESP_TX_CCA_ABORT_COUNTER_C1 0x2018
+#define B_BE_DBG_FORCE_ABORT_RESP_TX_CNT_SH 24
+#define B_BE_DBG_FORCE_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_BE_SCH_ABORT_RESP_TX_CNT_SH 16
+#define B_BE_SCH_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_BE_BTCCA_ABORT_RESP_TX_CNT_SH 8
+#define B_BE_BTCCA_ABORT_RESP_TX_CNT_MSK 0xff
+#define B_BE_EDCCA_ABORT_RESP_TX_CNT_SH 0
+#define B_BE_EDCCA_ABORT_RESP_TX_CNT_MSK 0xff
+
+#define R_BE_TRXPTCL_RESP_TX_ABORT_COUNTER 0x001C
+#define R_BE_TRXPTCL_RESP_TX_ABORT_COUNTER_C1 0x201C
+#define B_BE_WMAC_SEC_CCA80_ABORT_RESP_TX_SH 24
+#define B_BE_WMAC_SEC_CCA80_ABORT_RESP_TX_MSK 0xff
+#define B_BE_WMAC_SEC_CCA40_ABORT_RESP_TX_SH 16
+#define B_BE_WMAC_SEC_CCA40_ABORT_RESP_TX_MSK 0xff
+#define B_BE_WMAC_SEC_CCA20_ABORT_RESP_TX_SH 8
+#define B_BE_WMAC_SEC_CCA20_ABORT_RESP_TX_MSK 0xff
+#define B_BE_WMAC_CCA_ABORT_RESP_TX_SH 0
+#define B_BE_WMAC_CCA_ABORT_RESP_TX_MSK 0xff
+
+#define R_BE_MAC_LOOPBACK 0x0020
+#define R_BE_MAC_LOOPBACK_C1 0x2020
+#define B_BE_MACLBK_RDY_PERIOD_SH 17
+#define B_BE_MACLBK_RDY_PERIOD_MSK 0xfff
+#define B_BE_MACLBK_PLCP_DLY_SH 8
+#define B_BE_MACLBK_PLCP_DLY_MSK 0x1ff
+#define B_BE_MACLBK_RDY_NUM_SH 3
+#define B_BE_MACLBK_RDY_NUM_MSK 0x1f
+#define B_BE_MACLBK_EN BIT(0)
+
+#define R_BE_TRXPTCL_CTS_RRSR 0x0024
+#define R_BE_TRXPTCL_CTS_RRSR_C1 0x2024
+#define B_BE_WMAC_CTS_RRSR_RSC_SH 14
+#define B_BE_WMAC_CTS_RRSR_RSC_MSK 0x3
+#define B_BE_WMAC_CTS_RESP_OPT BIT(12)
+#define B_BE_WMAC_CTS_RRSR_CCK_SH 8
+#define B_BE_WMAC_CTS_RRSR_CCK_MSK 0xf
+#define B_BE_WMAC_CTS_RRSR_OFDM_SH 0
+#define B_BE_WMAC_CTS_RRSR_OFDM_MSK 0xff
+
+#define R_BE_MAC_LOOPBACK_COUNT 0x0028
+#define R_BE_MAC_LOOPBACK_COUNT_C1 0x2028
+#define B_BE_RO_MACLBK_COUNT_SH 16
+#define B_BE_RO_MACLBK_COUNT_MSK 0xffff
+#define B_BE_MACLBK_COUNT_CLR BIT(0)
+
+#define R_BE_CLIENT_OM_CTRL 0x0040
+#define R_BE_CLIENT_OM_CTRL_C1 0x2040
+#define B_BE_WMAC_DIS_ALL_RESP BIT(23)
+#define B_BE_WMAC_TRIGDAT_RESP_NRLACK BIT(17)
+#define B_BE_WMAC_DIS_SIGTA BIT(16)
+#define B_BE_UL_DATA_DIS_SH 0
+#define B_BE_UL_DATA_DIS_MSK 0x1f
+
+#define R_BE_WMAC_FTM_CTL 0x0050
+#define R_BE_WMAC_FTM_CTL_C1 0x2050
+#define B_BE_FTM_RPT_ERROR BIT(15)
+#define B_BE_FTM_TIMEOUT_BYPASS BIT(14)
+#define B_BE_RXFTM_EN BIT(2)
+#define B_BE_RXFTMREQ_EN BIT(1)
+#define B_BE_FTM_EN BIT(0)
+
+#define R_BE_GET_RTT 0x0054
+#define R_BE_GET_RTT_C1 0x2054
+#define B_BE_ACTION_FIELD_SH 16
+#define B_BE_ACTION_FIELD_MSK 0xff
+#define B_BE_CATEGORY_FIELD_SH 8
+#define B_BE_CATEGORY_FIELD_MSK 0xff
+#define B_BE_RTT_TYPE_SUBTYPE_SH 1
+#define B_BE_RTT_TYPE_SUBTYPE_MSK 0x3f
+#define B_BE_RTT_FILTER_EN BIT(0)
+
+#define R_BE_FTM_PTT 0x0058
+#define R_BE_FTM_PTT_C1 0x2058
+#define B_BE_FTM_PTT_TSF_R2T_SEL_SH 3
+#define B_BE_FTM_PTT_TSF_R2T_SEL_MSK 0x7
+#define B_BE_FTM_PTT_TSF_T2R_SEL_SH 0
+#define B_BE_FTM_PTT_TSF_T2R_SEL_MSK 0x7
+
+#define R_BE_FTM_TSF 0x005C
+#define R_BE_FTM_TSF_C1 0x205C
+#define B_BE_FTM_T2_TSF_SH 16
+#define B_BE_FTM_T2_TSF_MSK 0xffff
+#define B_BE_FTM_T1_TSF_SH 0
+#define B_BE_FTM_T1_TSF_MSK 0xffff
+
+#define R_BE_WMAC_RX_WMMPS_UAPSD 0x0070
+#define R_BE_WMAC_RX_WMMPS_UAPSD_C1 0x2070
+#define B_BE_BC_MD_EN BIT(17)
+#define B_BE_UC_MD_EN BIT(16)
+#define B_BE_WMMPS_UAPSD_TID7 BIT(7)
+#define B_BE_WMMPS_UAPSD_TID6 BIT(6)
+#define B_BE_WMMPS_UAPSD_TID5 BIT(5)
+#define B_BE_WMMPS_UAPSD_TID4 BIT(4)
+#define B_BE_WMMPS_UAPSD_TID3 BIT(3)
+#define B_BE_WMMPS_UAPSD_TID2 BIT(2)
+#define B_BE_WMMPS_UAPSD_TID1 BIT(1)
+#define B_BE_WMMPS_UAPSD_TID0 BIT(0)
+
+#define R_BE_WMAC_NAV_CTL 0x0080
+#define R_BE_WMAC_NAV_CTL_C1 0x2080
+#define B_BE_WMAC_NAV_UPPER_EN BIT(26)
+#define B_BE_WMAC_0P125US_TIMER_SH 18
+#define B_BE_WMAC_0P125US_TIMER_MSK 0xff
+#define B_BE_WMAC_PLCP_UP_NAV_EN BIT(17)
+#define B_BE_WMAC_TF_UP_NAV_EN BIT(16)
+#define B_BE_WMAC_NAV_UPPER_SH 8
+#define B_BE_WMAC_NAV_UPPER_MSK 0xff
+#define B_BE_WMAC_RTS_RST_DUR_SH 0
+#define B_BE_WMAC_RTS_RST_DUR_MSK 0xff
+
+#define R_BE_WMAC_NAV_UP_INFO 0x0084
+#define R_BE_WMAC_NAV_UP_INFO_C1 0x2084
+#define B_BE_WMAC_INTRA_NAV_UPD BIT(31)
+#define B_BE_WMAC_BASIC_NAV_UPD BIT(30)
+#define B_BE_WMAC_INTRANAV_INTXOP BIT(29)
+#define B_BE_WMAC_BASICNAV_INTXOP BIT(28)
+#define B_BE_WMAC_INTRA_NAV_DUR_SH 14
+#define B_BE_WMAC_INTRA_NAV_DUR_MSK 0x3fff
+#define B_BE_WMAC_BASIC_NAV_DUR_SH 0
+#define B_BE_WMAC_BASIC_NAV_DUR_MSK 0x3fff
+
+#define R_BE_WMAC_NAV_OPTION 0x0088
+#define R_BE_WMAC_NAV_OPTION_C1 0x2088
+#define B_BE_WMAC_VIR_TUAL_CCA BIT(0)
+
+#define R_BE_RXTRIG_TEST_COMM_0 0x00A0
+#define R_BE_RXTRIG_TEST_COMM_0_C1 0x20A0
+#define B_BE_RXTRIG_COMMON_0_SH 0
+#define B_BE_RXTRIG_COMMON_0_MSK 0xffffffffL
+
+#define R_BE_RXTRIG_TEST_COMM_1 0x00A4
+#define R_BE_RXTRIG_TEST_COMM_1_C1 0x20A4
+#define B_BE_RXTRIG_COMMON_1_SH 0
+#define B_BE_RXTRIG_COMMON_1_MSK 0xffffffffL
+
+#define R_BE_RXTRIG_TEST_USER_0 0x00A8
+#define R_BE_RXTRIG_TEST_USER_0_C1 0x20A8
+#define B_BE_RXTRIG_USERINFO_0_SH 0
+#define B_BE_RXTRIG_USERINFO_0_MSK 0xffffffffL
+
+#define R_BE_RXTRIG_TEST_USER_1 0x00AC
+#define R_BE_RXTRIG_TEST_USER_1_C1 0x20AC
+#define B_BE_RXTRIG_USERINFO_1_SH 0
+#define B_BE_RXTRIG_USERINFO_1_MSK 0xffffffffL
+
+#define R_BE_RXTRIG_TEST_USER_2 0x00B0
+#define R_BE_RXTRIG_TEST_USER_2_C1 0x20B0
+#define B_BE_RXTRIG_MACID_SH 24
+#define B_BE_RXTRIG_MACID_MSK 0xff
+#define B_BE_RXTRIG_RU26_DIS BIT(21)
+#define B_BE_RXTRIG_FCSCHK_EN BIT(20)
+#define B_BE_RXTRIG_PORT_SEL_SH 17
+#define B_BE_RXTRIG_PORT_SEL_MSK 0x7
+#define B_BE_RXTRIG_EN BIT(16)
+#define B_BE_RXTRIG_USERINFO_2_SH 0
+#define B_BE_RXTRIG_USERINFO_2_MSK 0xffff
+
+#define R_BE_RXTRIG_TEST_CTRL1 0x00B4
+#define R_BE_RXTRIG_TEST_CTRL1_C1 0x20B4
+#define B_BE_RXTRIG_STATUS_SH 24
+#define B_BE_RXTRIG_STATUS_MSK 0xff
+#define B_BE_RXTRIG_BSS_COLOR_SH 16
+#define B_BE_RXTRIG_BSS_COLOR_MSK 0x3f
+#define B_BE_RXTRIG_DURATION_SH 0
+#define B_BE_RXTRIG_DURATION_MSK 0xffff
+
+#define R_BE_SR_CONTROL_DBG 0x00B8
+#define R_BE_SR_CONTROL_DBG_C1 0x20B8
+#define B_BE_SR_RESTRICTED BIT(31)
+#define B_BE_SR_PD_WMAC_C_SH 25
+#define B_BE_SR_PD_WMAC_C_MSK 0x3f
+#define B_BE_SRPERIOD_WMAC_C_SH 16
+#define B_BE_SRPERIOD_WMAC_C_MSK 0x1ff
+#define B_BE_SR_PD_PTCL_C_SH 10
+#define B_BE_SR_PD_PTCL_C_MSK 0x3f
+#define B_BE_SR_PERIOD_PTCL_C_SH 0
+#define B_BE_SR_PERIOD_PTCL_C_MSK 0x3ff
+
+#define R_BE_TRXPTCL_ERROR_INDICA_MASK 0x00BC
+#define R_BE_TRXPTCL_ERROR_INDICA_MASK_C1 0x20BC
+#define B_BE_WMAC_MODE BIT(22)
+#define B_BE_WMAC_TIMETOUT_THR_SH 16
+#define B_BE_WMAC_TIMETOUT_THR_MSK 0x3f
+#define B_BE_RMAC_FTM BIT(8)
+#define B_BE_RMAC_CSI BIT(7)
+#define B_BE_TMAC_MIMO_CTRL BIT(6)
+#define B_BE_TMAC_RXTB BIT(5)
+#define B_BE_TMAC_HWSIGB_GEN BIT(4)
+#define B_BE_TMAC_TXPLCP BIT(3)
+#define B_BE_TMAC_RESP BIT(2)
+#define B_BE_TMAC_TXCTL BIT(1)
+#define B_BE_TMAC_MACTX BIT(0)
+
+#define R_BE_TRXPTCL_ERROR_INDICA 0x00C0
+#define R_BE_TRXPTCL_ERROR_INDICA_C1 0x20C0
+#define B_BE_FTM_ERROR_FLAG_CLR BIT(8)
+#define B_BE_CSI_ERROR_FLAG_CLR BIT(7)
+#define B_BE_MIMOCTRL_ERROR_FLAG_CLR BIT(6)
+#define B_BE_RXTB_ERROR_FLAG_CLR BIT(5)
+#define B_BE_HWSIGB_GEN_ERROR_FLAG_CLR BIT(4)
+#define B_BE_TXPLCP_ERROR_FLAG_CLR BIT(3)
+#define B_BE_RESP_ERROR_FLAG_CLR BIT(2)
+#define B_BE_TXCTL_ERROR_FLAG_CLR BIT(1)
+#define B_BE_MACTX_ERROR_FLAG_CLR BIT(0)
+
+#define R_BE_WMAC_WMAC_RX_TB_CTRL_INFO_CFG 0x00D0
+#define R_BE_WMAC_WMAC_RX_TB_CTRL_INFO_CFG_C1 0x20D0
+#define B_BE_WMAC_RX_TB_CTRL_DBG_SEL_SH 0
+#define B_BE_WMAC_RX_TB_CTRL_DBG_SEL_MSK 0xf
+
+#define R_BE_RX_TB_CTRL_INFO_0 0x00D4
+#define R_BE_RX_TB_CTRL_INFO_0_C1 0x20D4
+#define B_BE_RX_TB_CTRL_L4B_SH 0
+#define B_BE_RX_TB_CTRL_L4B_MSK 0xffffffffL
+
+#define R_BE_RX_TB_CTRL_INFO_1 0x00D8
+#define R_BE_RX_TB_CTRL_INFO_1_C1 0x20D8
+#define B_BE_RX_TB_CTRL_H4B_SH 0
+#define B_BE_RX_TB_CTRL_H4B_MSK 0xffffffffL
+
+#define R_BE_CTRL_FRAME_CNT_CTRL 0x00E0
+#define R_BE_CTRL_FRAME_CNT_CTRL_C1 0x20E0
+#define B_BE_WMAC_ALLCNT_RST BIT(16)
+#define B_BE_CTRL_SUBTYPE_SH 12
+#define B_BE_CTRL_SUBTYPE_MSK 0xf
+#define B_BE_WMAC_WDATA_EN BIT(9)
+#define B_BE_WMAC_ALLCNT_EN BIT(8)
+#define B_BE_WMAC_CTRL_CNT_IDX_SH 0
+#define B_BE_WMAC_CTRL_CNT_IDX_MSK 0xf
+
+#define R_BE_CTRL_FRAME_CNT_SUBCTRL 0x00E4
+#define R_BE_CTRL_FRAME_CNT_SUBCTRL_C1 0x20E4
+#define B_BE_CNT_INDEX_SH 8
+#define B_BE_CNT_INDEX_MSK 0xf
+#define B_BE_CNTRST BIT(1)
+#define B_BE_CNTEN BIT(0)
+
+#define R_BE_CTRL_FRAME_CNT_RPT 0x00E8
+#define R_BE_CTRL_FRAME_CNT_RPT_C1 0x20E8
+#define B_BE_RX_CTRL_FRAME_CNT_SH 16
+#define B_BE_RX_CTRL_FRAME_CNT_MSK 0xffff
+#define B_BE_TX_CTRL_FRAME_CNT_SH 0
+#define B_BE_TX_CTRL_FRAME_CNT_MSK 0xffff
+
+#define R_BE_WMAC_RX_STATUS_MONITOR 0x00EC
+#define R_BE_WMAC_RX_STATUS_MONITOR_C1 0x20EC
+#define B_BE_RX_IDLE_TIMEOUT_CLR BIT(24)
+#define B_BE_RX_IDLE_TIMEOUT_MASK BIT(16)
+#define B_BE_RXSTS_FCS_TO_DIS BIT(11)
+#define B_BE_RXSTS_PLCP_TO_DIS BIT(10)
+#define B_BE_RXSTS_DATA_ON_TO_DIS BIT(9)
+#define B_BE_RXSTS_CCA_TO_DIS BIT(8)
+#define B_BE_RXSTS_TIMEOUT_THB_BE_UNIT_SH 6
+#define B_BE_RXSTS_TIMEOUT_THB_BE_UNIT_MSK 0x3
+#define B_BE_RXSTS_TIMEOUT_THR_SH 0
+#define B_BE_RXSTS_TIMEOUT_THR_MSK 0x3f
+
+#define R_BE_WMAC_DEBUG_PORT 0x00F0
+#define R_BE_WMAC_DEBUG_PORT_C1 0x20F0
+#define B_BE_WMAC_DEBUG_SH 0
+#define B_BE_WMAC_DEBUG_MSK 0xffffffffL
+
+#define R_BE_DBGSEL_TRXPTCL 0x00F4
+#define R_BE_DBGSEL_TRXPTCL_C1 0x20F4
+#define B_BE_WMAC_CHNSTS_STATE_SH 16
+#define B_BE_WMAC_CHNSTS_STATE_MSK 0xf
+#define B_BE_DBGSEL_TRIGCMD_SEL_SH 8
+#define B_BE_DBGSEL_TRIGCMD_SEL_MSK 0xf
+#define B_BE_DBGSEL_TRXPTCL_SH 0
+#define B_BE_DBGSEL_TRXPTCL_MSK 0xff
+
+#define R_BE_PHYINFO_ERR_IMR_V1 0x00F8
+#define R_BE_PHYINFO_ERR_IMR_V1_C1 0x20F8
+#define B_BE_PHYINTF_TIMEOUT_THR_V1_SH 16
+#define B_BE_PHYINTF_TIMEOUT_THR_V1_MSK 0x3f
+#define B_BE_CSI_ON_TIMEOUT_EN BIT(5)
+#define B_BE_STS_ON_TIMEOUT_EN BIT(4)
+#define B_BE_DATA_ON_TIMEOUT_EN BIT(3)
+#define B_BE_OFDM_CCA_TIMEOUT_EN BIT(2)
+#define B_BE_CCK_CCA_TIMEOUT_EN BIT(1)
+#define B_BE_PHY_TXON_TIMEOUT_EN BIT(0)
+
+#define R_BE_PHYINFO_ERR_ISR 0x00FC
+#define R_BE_PHYINFO_ERR_ISR_C1 0x20FC
+#define B_BE_CSI_ON_TIMEOUT_ERR BIT(5)
+#define B_BE_STS_ON_TIMEOUT_ERR BIT(4)
+#define B_BE_DATA_ON_TIMEOUT_ERR BIT(3)
+#define B_BE_OFDM_CCA_TIMEOUT_ERR BIT(2)
+#define B_BE_CCK_CCA_TIMEOUT_ERR BIT(1)
+#define B_BE_PHY_TXON_TIMEOUT_ERR BIT(0)
+
+#define R_BE_BFMER_ASSOCIATED_SU0 0x0100
+#define R_BE_BFMER_ASSOCIATED_SU0_C1 0x2100
+#define B_BE_MER_IGNORE_SU_BFMEE1_SND_STS BIT(26)
+#define B_BE_MER_SU_BFMEE1_SND_STS BIT(25)
+#define B_BE_MER_SU_BFMEE1_EN BIT(24)
+#define B_BE_MER_SU_BFMEE1_MACID_SH 16
+#define B_BE_MER_SU_BFMEE1_MACID_MSK 0xff
+#define B_BE_MER_IGNORE_SU_BFMEE0_SND_STS BIT(10)
+#define B_BE_MER_SU_BFMEE0_SND_STS BIT(9)
+#define B_BE_MER_SU_BFMEE0_EN BIT(8)
+#define B_BE_MER_SU_BFMEE0_MACID_SH 0
+#define B_BE_MER_SU_BFMEE0_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_SU2 0x0104
+#define R_BE_BFMER_ASSOCIATED_SU2_C1 0x2104
+#define B_BE_MER_IGNORE_SU_BFMEE3_SND_STS BIT(26)
+#define B_BE_MER_SU_BFMEE3_SND_STS BIT(25)
+#define B_BE_MER_SU_BFMEE3_EN BIT(24)
+#define B_BE_MER_SU_BFMEE3_MACID_SH 16
+#define B_BE_MER_SU_BFMEE3_MACID_MSK 0xff
+#define B_BE_MER_IGNORE_SU_BFMEE2_SND_STS BIT(10)
+#define B_BE_MER_SU_BFMEE2_SND_STS BIT(9)
+#define B_BE_MER_SU_BFMEE2_EN BIT(8)
+#define B_BE_MER_SU_BFMEE2_MACID_SH 0
+#define B_BE_MER_SU_BFMEE2_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_SU4 0x0108
+#define R_BE_BFMER_ASSOCIATED_SU4_C1 0x2108
+#define B_BE_MER_IGNORE_SU_BFMEE5_SND_STS BIT(26)
+#define B_BE_MER_SU_BFMEE5_SND_STS BIT(25)
+#define B_BE_MER_SU_BFMEE5_EN BIT(24)
+#define B_BE_MER_SU_BFMEE5_MACID_SH 16
+#define B_BE_MER_SU_BFMEE5_MACID_MSK 0xff
+#define B_BE_MER_IGNORE_SU_BFMEE4_SND_STS BIT(10)
+#define B_BE_MER_SU_BFMEE4_SND_STS BIT(9)
+#define B_BE_MER_SU_BFMEE4_EN BIT(8)
+#define B_BE_MER_SU_BFMEE4_MACID_SH 0
+#define B_BE_MER_SU_BFMEE4_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_SU6 0x010C
+#define R_BE_BFMER_ASSOCIATED_SU6_C1 0x210C
+#define B_BE_MER_IGNORE_SU_BFMEE7_SND_STS BIT(26)
+#define B_BE_MER_SU_BFMEE7_SND_STS BIT(25)
+#define B_BE_MER_SU_BFMEE7_EN BIT(24)
+#define B_BE_MER_SU_BFMEE7_MACID_SH 16
+#define B_BE_MER_SU_BFMEE7_MACID_MSK 0xff
+#define B_BE_MER_IGNORE_SU_BFMEE6_SND_STS BIT(10)
+#define B_BE_MER_SU_BFMEE6_SND_STS BIT(9)
+#define B_BE_MER_SU_BFMEE6_EN BIT(8)
+#define B_BE_MER_SU_BFMEE6_MACID_SH 0
+#define B_BE_MER_SU_BFMEE6_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_SU8 0x0110
+#define R_BE_BFMER_ASSOCIATED_SU8_C1 0x2110
+#define B_BE_MER_IGNORE_SU_BFMEE9_SND_STS BIT(26)
+#define B_BE_MER_SU_BFMEE9_SND_STS BIT(25)
+#define B_BE_MER_SU_BFMEE9_EN BIT(24)
+#define B_BE_MER_SU_BFMEE9_MACID_SH 16
+#define B_BE_MER_SU_BFMEE9_MACID_MSK 0xff
+#define B_BE_MER_IGNORE_SU_BFMEE8_SND_STS BIT(10)
+#define B_BE_MER_SU_BFMEE8_SND_STS BIT(9)
+#define B_BE_MER_SU_BFMEE8_EN BIT(8)
+#define B_BE_MER_SU_BFMEE8_MACID_SH 0
+#define B_BE_MER_SU_BFMEE8_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_SU10 0x0114
+#define R_BE_BFMER_ASSOCIATED_SU10_C1 0x2114
+#define B_BE_MER_IGNORE_SU_BFMEE11_SND_STS BIT(26)
+#define B_BE_MER_SU_BFMEE11_SND_STS BIT(25)
+#define B_BE_MER_SU_BFMEE11_EN BIT(24)
+#define B_BE_MER_SU_BFMEE11_MACID_SH 16
+#define B_BE_MER_SU_BFMEE11_MACID_MSK 0xff
+#define B_BE_MER_IGNORE_SU_BFMEE10_SND_STS BIT(10)
+#define B_BE_MER_SU_BFMEE10_SND_STS BIT(9)
+#define B_BE_MER_SU_BFMEE10_EN BIT(8)
+#define B_BE_MER_SU_BFMEE10_MACID_SH 0
+#define B_BE_MER_SU_BFMEE10_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_SU12 0x0118
+#define R_BE_BFMER_ASSOCIATED_SU12_C1 0x2118
+#define B_BE_MER_IGNORE_SU_BFMEE13_SND_STS BIT(26)
+#define B_BE_MER_SU_BFMEE13_SND_STS BIT(25)
+#define B_BE_MER_SU_BFMEE13_EN BIT(24)
+#define B_BE_MER_SU_BFMEE13_MACID_SH 16
+#define B_BE_MER_SU_BFMEE13_MACID_MSK 0xff
+#define B_BE_MER_IGNORE_SU_BFMEE12_SND_STS BIT(10)
+#define B_BE_MER_SU_BFMEE12_SND_STS BIT(9)
+#define B_BE_MER_SU_BFMEE12_EN BIT(8)
+#define B_BE_MER_SU_BFMEE12_MACID_SH 0
+#define B_BE_MER_SU_BFMEE12_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_SU14 0x011C
+#define R_BE_BFMER_ASSOCIATED_SU14_C1 0x211C
+#define B_BE_MER_IGNORE_SU_BFMEE15_SND_STS BIT(26)
+#define B_BE_MER_SU_BFMEE15_SND_STS BIT(25)
+#define B_BE_MER_SU_BFMEE15_EN BIT(24)
+#define B_BE_MER_SU_BFMEE15_MACID_SH 16
+#define B_BE_MER_SU_BFMEE15_MACID_MSK 0xff
+#define B_BE_MER_IGNORE_SU_BFMEE14_SND_STS BIT(10)
+#define B_BE_MER_SU_BFMEE14_SND_STS BIT(9)
+#define B_BE_MER_SU_BFMEE14_EN BIT(8)
+#define B_BE_MER_SU_BFMEE14_MACID_SH 0
+#define B_BE_MER_SU_BFMEE14_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_MU0 0x0120
+#define R_BE_BFMER_ASSOCIATED_MU0_C1 0x2120
+#define B_BE_MER_DIS_SU_TXBF_MU_BFMEE1 BIT(27)
+#define B_BE_MER_IGNORE_MU_BFMEE1_SND_STS BIT(26)
+#define B_BE_MER_MU_BFMEE1_SND_STS BIT(25)
+#define B_BE_MER_MU_BFMEE1_EN BIT(24)
+#define B_BE_MER_MU_BFMEE1_MACID_SH 16
+#define B_BE_MER_MU_BFMEE1_MACID_MSK 0xff
+#define B_BE_MER_DIS_SU_TXBF_MU_BFMEE0 BIT(11)
+#define B_BE_MER_IGNORE_MU_BFMEE0_SND_STS BIT(10)
+#define B_BE_MER_MU_BFMEE0_SND_STS BIT(9)
+#define B_BE_MER_MU_BFMEE0_EN BIT(8)
+#define B_BE_MER_MU_BFMEE0_MACID_SH 0
+#define B_BE_MER_MU_BFMEE0_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_MU2 0x0124
+#define R_BE_BFMER_ASSOCIATED_MU2_C1 0x2124
+#define B_BE_MER_DIS_SU_TXBF_MU_BFMEE3 BIT(27)
+#define B_BE_MER_IGNORE_MU_BFMEE3_SND_STS BIT(26)
+#define B_BE_MER_MU_BFMEE3_SND_STS BIT(25)
+#define B_BE_MER_MU_BFMEE3_EN BIT(24)
+#define B_BE_MER_MU_BFMEE3_MACID_SH 16
+#define B_BE_MER_MU_BFMEE3_MACID_MSK 0xff
+#define B_BE_MER_DIS_SU_TXBF_MU_BFMEE2 BIT(11)
+#define B_BE_MER_IGNORE_MU_BFMEE2_SND_STS BIT(10)
+#define B_BE_MER_MU_BFMEE2_SND_STS BIT(9)
+#define B_BE_MER_MU_BFMEE2_EN BIT(8)
+#define B_BE_MER_MU_BFMEE2_MACID_SH 0
+#define B_BE_MER_MU_BFMEE2_MACID_MSK 0xff
+
+#define R_BE_BFMER_ASSOCIATED_MU4 0x0128
+#define R_BE_BFMER_ASSOCIATED_MU4_C1 0x2128
+#define B_BE_MER_DIS_SU_TXBF_MU_BFMEE5 BIT(27)
+#define B_BE_MER_IGNORE_MU_BFMEE5_SND_STS BIT(26)
+#define B_BE_MER_MU_BFMEE5_SND_STS BIT(25)
+#define B_BE_MER_MU_BFMEE5_EN BIT(24)
+#define B_BE_MER_MU_BFMEE5_MACID_SH 16
+#define B_BE_MER_MU_BFMEE5_MACID_MSK 0xff
+#define B_BE_MER_DIS_SU_TXBF_MU_BFMEE4 BIT(11)
+#define B_BE_MER_IGNORE_MU_BFMEE4_SND_STS BIT(10)
+#define B_BE_MER_MU_BFMEE4_SND_STS BIT(9)
+#define B_BE_MER_MU_BFMEE4_EN BIT(8)
+#define B_BE_MER_MU_BFMEE4_MACID_SH 0
+#define B_BE_MER_MU_BFMEE4_MACID_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX0 0x012C
+#define R_BE_BFMER_CSI_BUFF_IDX0_C1 0x212C
+#define B_BE_MER_TXBF_CSI_BUFF_IDX0_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX0_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX0_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX0_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX0_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX0_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX1 0x0130
+#define R_BE_BFMER_CSI_BUFF_IDX1_C1 0x2130
+#define B_BE_MER_TXBF_CSI_BUFF_IDX1_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX1_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX1_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX1_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX1_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX1_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX2 0x0134
+#define R_BE_BFMER_CSI_BUFF_IDX2_C1 0x2134
+#define B_BE_MER_TXBF_CSI_BUFF_IDX2_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX2_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX2_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX2_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX2_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX2_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX3 0x0138
+#define R_BE_BFMER_CSI_BUFF_IDX3_C1 0x2138
+#define B_BE_MER_TXBF_CSI_BUFF_IDX3_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX3_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX3_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX3_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX3_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX3_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX4 0x013C
+#define R_BE_BFMER_CSI_BUFF_IDX4_C1 0x213C
+#define B_BE_MER_TXBF_CSI_BUFF_IDX4_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX4_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX4_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX4_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX4_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX4_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX5 0x0140
+#define R_BE_BFMER_CSI_BUFF_IDX5_C1 0x2140
+#define B_BE_MER_TXBF_CSI_BUFF_IDX5_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX5_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX5_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX5_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX5_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX5_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX6 0x0144
+#define R_BE_BFMER_CSI_BUFF_IDX6_C1 0x2144
+#define B_BE_MER_TXBF_CSI_BUFF_IDX6_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX6_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX6_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX6_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX6_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX6_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX7 0x0148
+#define R_BE_BFMER_CSI_BUFF_IDX7_C1 0x2148
+#define B_BE_MER_TXBF_CSI_BUFF_IDX7_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX7_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX7_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX7_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX7_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX7_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX8 0x014C
+#define R_BE_BFMER_CSI_BUFF_IDX8_C1 0x214C
+#define B_BE_MER_TXBF_CSI_BUFF_IDX8_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX8_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX8_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX8_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX8_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX8_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX9 0x0150
+#define R_BE_BFMER_CSI_BUFF_IDX9_C1 0x2150
+#define B_BE_MER_TXBF_CSI_BUFF_IDX9_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX9_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX9_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX9_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX9_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX9_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX10 0x0154
+#define R_BE_BFMER_CSI_BUFF_IDX10_C1 0x2154
+#define B_BE_MER_TXBF_CSI_BUFF_IDX10_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX10_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX10_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX10_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX10_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX10_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX11 0x0158
+#define R_BE_BFMER_CSI_BUFF_IDX11_C1 0x2158
+#define B_BE_MER_TXBF_CSI_BUFF_IDX11_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX11_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX11_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX11_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX11_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX11_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX12 0x015C
+#define R_BE_BFMER_CSI_BUFF_IDX12_C1 0x215C
+#define B_BE_MER_TXBF_CSI_BUFF_IDX12_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX12_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX12_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX12_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX12_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX12_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX13 0x0160
+#define R_BE_BFMER_CSI_BUFF_IDX13_C1 0x2160
+#define B_BE_MER_TXBF_CSI_BUFF_IDX13_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX13_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX13_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX13_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX13_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX13_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX14 0x0164
+#define R_BE_BFMER_CSI_BUFF_IDX14_C1 0x2164
+#define B_BE_MER_TXBF_CSI_BUFF_IDX14_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX14_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX14_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX14_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX14_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX14_MSK 0xff
+
+#define R_BE_BFMER_CSI_BUFF_IDX15 0x0168
+#define R_BE_BFMER_CSI_BUFF_IDX15_C1 0x2168
+#define B_BE_MER_TXBF_CSI_BUFF_IDX15_SH 20
+#define B_BE_MER_TXBF_CSI_BUFF_IDX15_MSK 0xfff
+#define B_BE_MER_SND_CSI_BUFF_IDX15_SH 8
+#define B_BE_MER_SND_CSI_BUFF_IDX15_MSK 0xfff
+#define B_BE_MER_CSI_BUFF_MACID_IDX15_SH 0
+#define B_BE_MER_CSI_BUFF_MACID_IDX15_MSK 0xff
+
+#define R_BE_BFMER_SND_DEBUG_CNT 0x016C
+#define R_BE_BFMER_SND_DEBUG_CNT_C1 0x216C
+#define B_BE_DBG_BFMER_MIMO_CTRL_USER_SH 28
+#define B_BE_DBG_BFMER_MIMO_CTRL_USER_MSK 0xf
+#define B_BE_DBG_BFMER_MIMO_CTRL_HIGH_LOW_4BYTE BIT(27)
+#define B_BE_DBG_BFMER_MIMO_CTRL_MODE_SH 25
+#define B_BE_DBG_BFMER_MIMO_CTRL_MODE_MSK 0x3
+#define B_BE_TB_CSI_ERR_FLAG_CLR BIT(24)
+#define B_BE_BFMER_BBINFO_DBG_SEL_SH 21
+#define B_BE_BFMER_BBINFO_DBG_SEL_MSK 0x7
+#define B_BE_SND_DNGCNT_RST BIT(20)
+#define B_BE_MER_SND_DBGCNT_SEL_SH 16
+#define B_BE_MER_SND_DBGCNT_SEL_MSK 0xf
+#define B_BE_TB_CSI_UL_LENGTH_ERR_FLAG BIT(8)
+#define B_BE_MER_SND_DNGCNT_SH 0
+#define B_BE_MER_SND_DNGCNT_MSK 0xff
+
+#define R_BE_BFMER_UPD_MEE_PARA 0x0170
+#define R_BE_BFMER_UPD_MEE_PARA_C1 0x2170
+#define B_BE_MER_UPDMEE_USERID_C_SH 16
+#define B_BE_MER_UPDMEE_USERID_C_MSK 0x1f
+#define B_BE_MER_UPDMEE_CSI BIT(15)
+#define B_BE_MER_UPDMEE_FT_SH 12
+#define B_BE_MER_UPDMEE_FT_MSK 0x3
+#define B_BE_MER_UPDMEE_BW_SH 10
+#define B_BE_MER_UPDMEE_BW_MSK 0x3
+#define B_BE_MER_UPDMEE_CB_SH 8
+#define B_BE_MER_UPDMEE_CB_MSK 0x3
+#define B_BE_MER_UPDMEE_NG_SH 6
+#define B_BE_MER_UPDMEE_NG_MSK 0x3
+#define B_BE_MER_UPDMEE_NR_SH 3
+#define B_BE_MER_UPDMEE_NR_MSK 0x7
+#define B_BE_MER_UPDMEE_NC_SH 0
+#define B_BE_MER_UPDMEE_NC_MSK 0x7
+
+#define R_BE_BFMER_RO_MEE_PARA 0x0174
+#define R_BE_BFMER_RO_MEE_PARA_C1 0x2174
+#define B_BE_BFMER_CTRLINFO_MACID_SH 24
+#define B_BE_BFMER_CTRLINFO_MACID_MSK 0xff
+#define B_BE_RO_USER_ID_SEL_SH 16
+#define B_BE_RO_USER_ID_SEL_MSK 0x1f
+#define B_BE_BFMER_RO_MEE_PARA_FT_SH 12
+#define B_BE_BFMER_RO_MEE_PARA_FT_MSK 0x3
+#define B_BE_BFMER_RO_MEE_PARA_BW_SH 10
+#define B_BE_BFMER_RO_MEE_PARA_BW_MSK 0x3
+#define B_BE_BFMER_RO_MEE_PARA_CB_SH 8
+#define B_BE_BFMER_RO_MEE_PARA_CB_MSK 0x3
+#define B_BE_BFMER_RO_MEE_PARA_NG_SH 6
+#define B_BE_BFMER_RO_MEE_PARA_NG_MSK 0x3
+#define B_BE_BFMER_RO_MEE_PARA_NR_SH 3
+#define B_BE_BFMER_RO_MEE_PARA_NR_MSK 0x7
+#define B_BE_BFMER_RO_MEE_PARA_NC_SH 0
+#define B_BE_BFMER_RO_MEE_PARA_NC_MSK 0x7
+
+#define R_BE_BFMER_CTRL_0 0x0178
+#define R_BE_BFMER_CTRL_0_C1 0x2178
+#define B_BE_BFMER_HE_CSI_OFFSET_SH 24
+#define B_BE_BFMER_HE_CSI_OFFSET_MSK 0xff
+#define B_BE_BFMER_VHT_CSI_OFFSET_SH 16
+#define B_BE_BFMER_VHT_CSI_OFFSET_MSK 0xff
+#define B_BE_BFMER_HT_CSI_OFFSET_SH 8
+#define B_BE_BFMER_HT_CSI_OFFSET_MSK 0xff
+#define B_BE_BFMER_NDP_BFEN BIT(2)
+#define B_BE_BFMER_VHT_BFPRT_CHK BIT(0)
+
+#define R_BE_BFMER_DEBUG_MIMO_CTRL_FIELD 0x017C
+#define R_BE_BFMER_DEBUG_MIMO_CTRL_FIELD_C1 0x217C
+#define B_BE_DBG_BFMER_MIMO_CTRL_SH 0
+#define B_BE_DBG_BFMER_MIMO_CTRL_MSK 0xffffffffL
+
+#define R_BE_BFMEE_RESP_OPTION 0x0180
+#define R_BE_BFMEE_RESP_OPTION_C1 0x2180
+#define B_BE_BFMEE_NDP_RX_TIMEOUT_SH 24
+#define B_BE_BFMEE_NDP_RX_TIMEOUT_MSK 0xff
+#define B_BE_BFMEE_CSI_RELEASE_TIMER_SH 20
+#define B_BE_BFMEE_CSI_RELEASE_TIMER_MSK 0xf
+#define B_BE_MU_BFRPTSEG_SEL_SH 17
+#define B_BE_MU_BFRPTSEG_SEL_MSK 0x3
+#define B_BE_BFMEE_NDP_RXSTDBY_SEL BIT(16)
+#define B_BE_BFMEE_MU_BFEE_DIS BIT(7)
+#define B_BE_BFMEE_CHECK_RPTPOLL_MACID_DIS BIT(6)
+#define B_BE_BFMEE_NOCHK_BFPOLL_BMP BIT(5)
+#define B_BE_BFMEE_VHTBFRPT_CHK BIT(4)
+#define B_BE_BFMEE_HE_NDPA_EN BIT(2)
+#define B_BE_BFMEE_VHT_NDPA_EN BIT(1)
+#define B_BE_BFMEE_HT_NDPA_EN BIT(0)
+
+#define R_BE_BFMEE_OPTION 0x0184
+#define R_BE_BFMEE_OPTION_C1 0x2184
+#define B_BE_CSI_IS_EHT BIT(29)
+#define B_BE_CSI_RPT_LEN_SH 16
+#define B_BE_CSI_RPT_LEN_MSK 0x1fff
+#define B_BE_CSI_IS_HE BIT(15)
+#define B_BE_CSI_IS_VNT BIT(14)
+#define B_BE_CSI_IS_HT BIT(13)
+#define B_BE_CSI_RPT_CNT_SH 0
+#define B_BE_CSI_RPT_CNT_MSK 0x1fff
+
+#define R_BE_TRXPTCL_RESP_CSI_CTRL_0 0x0188
+#define R_BE_TRXPTCL_RESP_CSI_CTRL_0_C1 0x2188
+#define B_BE_BFMEE_CSISEQ_SEL BIT(29)
+#define B_BE_BFMEE_BFPARAM_SEL BIT(28)
+#define B_BE_BFMEE_OFDM_LEN_TH_SH 24
+#define B_BE_BFMEE_OFDM_LEN_TH_MSK 0xf
+#define B_BE_BFMEE_BF_PORT_SEL BIT(23)
+#define B_BE_BFMEE_USE_NSTS BIT(22)
+#define B_BE_BFMEE_CSI_RATE_FB_EN BIT(21)
+#define B_BE_BFMEE_CSI_GID_SEL BIT(20)
+#define B_BE_BFMEE_CSI_RSC_SH 18
+#define B_BE_BFMEE_CSI_RSC_MSK 0x3
+#define B_BE_BFMEE_CSI_FORCE_RETE_EN BIT(17)
+#define B_BE_BFMEE_CSI_USE_NDPARATE BIT(16)
+#define B_BE_BFMEE_CSI_WITHHTC_EN BIT(15)
+#define B_BE_BFMEE_CSIINFO0_BF_EN BIT(14)
+#define B_BE_BFMEE_CSIINFO0_STBC_EN BIT(13)
+#define B_BE_BFMEE_CSIINFO0_LDPC_EN BIT(12)
+#define B_BE_BFMEE_CSIINFO0_CS_SH 10
+#define B_BE_BFMEE_CSIINFO0_CS_MSK 0x3
+#define B_BE_BFMEE_CSIINFO0_CB_SH 8
+#define B_BE_BFMEE_CSIINFO0_CB_MSK 0x3
+#define B_BE_BFMEE_CSIINFO0_NG_SH 6
+#define B_BE_BFMEE_CSIINFO0_NG_MSK 0x3
+#define B_BE_BFMEE_CSIINFO0_NR_SH 3
+#define B_BE_BFMEE_CSIINFO0_NR_MSK 0x7
+#define B_BE_BFMEE_CSIINFO0_NC_SH 0
+#define B_BE_BFMEE_CSIINFO0_NC_MSK 0x7
+
+#define R_BE_TRXPTCL_RESP_CSI_RRSC 0x018C
+#define R_BE_TRXPTCL_RESP_CSI_RRSC_C1 0x218C
+#define B_BE_BFMEE_CSI_RRSC_BMAP_SH 0
+#define B_BE_BFMEE_CSI_RRSC_BMAP_MSK 0xffffffffL
+
+#define R_BE_TRXPTCL_RESP_CSI_RATE 0x0190
+#define R_BE_TRXPTCL_RESP_CSI_RATE_C1 0x2190
+#define B_BE_BFMEE_EHT_CSI_RATE_SH 24
+#define B_BE_BFMEE_EHT_CSI_RATE_MSK 0xff
+#define B_BE_BFMEE_HE_CSI_RATE_SH 16
+#define B_BE_BFMEE_HE_CSI_RATE_MSK 0xff
+#define B_BE_BFMEE_VHT_CSI_RATE_SH 8
+#define B_BE_BFMEE_VHT_CSI_RATE_MSK 0xff
+#define B_BE_BFMEE_HT_CSI_RATE_SH 0
+#define B_BE_BFMEE_HT_CSI_RATE_MSK 0xff
+
+#define R_BE_TRXPTCL_RESP_CSI_CTRL_1 0x0194
+#define R_BE_TRXPTCL_RESP_CSI_CTRL_1_C1 0x2194
+#define B_BE_BFMEE_CSI_TXTIME_LEN_LIMIT_SH 16
+#define B_BE_BFMEE_CSI_TXTIME_LEN_LIMIT_MSK 0xff
+#define B_BE_BFMEE_CSIINFO1_BF_EN BIT(14)
+#define B_BE_BFMEE_CSIINFO1_STBC_EN BIT(13)
+#define B_BE_BFMEE_CSIINFO1_LDPC_EN BIT(12)
+#define B_BE_BFMEE_CSIINFO1_CS_SH 10
+#define B_BE_BFMEE_CSIINFO1_CS_MSK 0x3
+#define B_BE_BFMEE_CSIINFO1_CB_SH 8
+#define B_BE_BFMEE_CSIINFO1_CB_MSK 0x3
+#define B_BE_BFMEE_CSIINFO1_NG_SH 6
+#define B_BE_BFMEE_CSIINFO1_NG_MSK 0x3
+#define B_BE_BFMEE_CSIINFO1_NR_SH 3
+#define B_BE_BFMEE_CSIINFO1_NR_MSK 0x7
+#define B_BE_BFMEE_CSIINFO1_NC_SH 0
+#define B_BE_BFMEE_CSIINFO1_NC_MSK 0x7
+
+//
+// RMAC
+//
+
+#define R_BE_RCR 0xCE00
+#define R_BE_RCR_C1 0xEE00
+#define B_BE_BUSY_CHKSN BIT(15)
+#define B_BE_DYN_CHEN BIT(14)
+#define B_BE_AUTO_RST BIT(13)
+#define B_BE_TIMER_SEL BIT(12)
+#define B_BE_STOP_RX_IN BIT(11)
+#define B_BE_DRV_INFO_SZ_SH 8
+#define B_BE_DRV_INFO_SZ_MSK 0x3
+#define B_BE_HDR_CNV_SZ_SH 6
+#define B_BE_HDR_CNV_SZ_MSK 0x3
+#define B_BE_PHY_RPT_SZ_SH 4
+#define B_BE_PHY_RPT_SZ_MSK 0x3
+#define B_BE_CH_EN BIT(0)
+
+#define R_BE_DLK_PROTECT_CTL 0xCE02
+#define R_BE_DLK_PROTECT_CTL_C1 0xEE02
+#define B_BE_RX_DLK_CCA_TIME_SH 8
+#define B_BE_RX_DLK_CCA_TIME_MSK 0xff
+#define B_BE_RX_DLK_DATA_TIME_SH 4
+#define B_BE_RX_DLK_DATA_TIME_MSK 0xf
+#define B_BE_RX_DLK_RST_FSM BIT(3)
+#define B_BE_RX_DLK_RST_SKIPDMA BIT(2)
+#define B_BE_RX_DLK_RST_EN BIT(1)
+#define B_BE_RX_DLK_INT_EN BIT(0)
+
+#define R_BE_PLCP_HDR_FLTR 0xCE04
+#define R_BE_PLCP_HDR_FLTR_C1 0xEE04
+#define B_BE_PLCP_RXFA_RESET_TYPE_SH 12
+#define B_BE_PLCP_RXFA_RESET_TYPE_MSK 0xf
+#define B_BE_PLCP_RXFA_RESET_EN BIT(11)
+#define B_BE_DIS_CHK_MIN_LEN BIT(8)
+#define B_BE_HE_SIGB_CRC_CHK BIT(6)
+#define B_BE_VHT_MU_SIGB_CRC_CHK BIT(5)
+#define B_BE_VHT_SU_SIGB_CRC_CHK BIT(4)
+#define B_BE_SIGA_CRC_CHK BIT(3)
+#define B_BE_LSIG_PARITY_CHK_EN BIT(2)
+#define B_BE_CCK_SIG_CHK BIT(1)
+#define B_BE_CCK_CRC_CHK BIT(0)
+
+#define R_BE_RXGCK_CTRL 0xCE06
+#define R_BE_RXGCK_CTRL_C1 0xEE06
+#define B_BE_RXGCK_GCK_RATE_LIMIT_SH 8
+#define B_BE_RXGCK_GCK_RATE_LIMIT_MSK 0x3
+#define B_BE_RXGCK_ENTRY_DELAY_SH 4
+#define B_BE_RXGCK_ENTRY_DELAY_MSK 0x7
+#define B_BE_RXGCK_GCK_CYCLE_SH 2
+#define B_BE_RXGCK_GCK_CYCLE_MSK 0x3
+#define B_BE_RXGCK_CCA_EN BIT(1)
+#define B_BE_DISGCLK BIT(0)
+
+#define R_BE_RXPSF_CTRL 0xCE08
+#define R_BE_RXPSF_CTRL_C1 0xEE08
+#define B_BE_RXPSF_PKT_TIME_THR_SH 16
+#define B_BE_RXPSF_PKT_TIME_THR_MSK 0xf
+#define B_BE_RXPSF_ERRTHR_SH 12
+#define B_BE_RXPSF_ERRTHR_MSK 0x7
+#define B_BE_INVALID_WIDTH_SH 8
+#define B_BE_INVALID_WIDTH_MSK 0x3
+#define B_BE_RXPSF_PLCP_CHKEN BIT(4)
+#define B_BE_RXPSF_BSS_CHKEN BIT(3)
+#define B_BE_RXPSF_MHCHKEN BIT(2)
+#define B_BE_RXPSF_CONT_ERRCHKEN BIT(1)
+
+#define R_BE_RXPSF_MGT_TYPE 0xCE0E
+#define R_BE_RXPSF_MGT_TYPE_C1 0xEE0E
+#define B_BE_RXPSF_MGT15_PRSV BIT(15)
+#define B_BE_RXPSF_MGT14_PRSV BIT(14)
+#define B_BE_RXPSF_MGT13_PRSV BIT(13)
+#define B_BE_RXPSF_MGT12_PRSV BIT(12)
+#define B_BE_RXPSF_MGT11_PRSV BIT(11)
+#define B_BE_RXPSF_MGT10_PRSV BIT(10)
+#define B_BE_RXPSF_MGT9_PRSV BIT(9)
+#define B_BE_RXPSF_MGT8_PRSV BIT(8)
+#define B_BE_RXPSF_MGT7_PRSV BIT(7)
+#define B_BE_RXPSF_MGT6_PRSV BIT(6)
+#define B_BE_RXPSF_MGT5_PRSV BIT(5)
+#define B_BE_RXPSF_MGT4_PRSV BIT(4)
+#define B_BE_RXPSF_MGT3_PRSV BIT(3)
+#define B_BE_RXPSF_MGT2_PRSV BIT(2)
+#define B_BE_RXPSF_MGT1_PRSV BIT(1)
+#define B_BE_RXPSF_MGT0_PRSV BIT(0)
+
+#define R_BE_RXPSF_DATA_TYPE 0xCE0C
+#define R_BE_RXPSF_DATA_TYPE_C1 0xEE0C
+#define B_BE_RXPSF_DATA15_PRSV BIT(15)
+#define B_BE_RXPSF_DATA14_PRSV BIT(14)
+#define B_BE_RXPSF_DATA13_PRSV BIT(13)
+#define B_BE_RXPSF_DATA12_PRSV BIT(12)
+#define B_BE_RXPSF_DATA11_PRSV BIT(11)
+#define B_BE_RXPSF_DATA10_PRSV BIT(10)
+#define B_BE_RXPSF_DATA9_PRSV BIT(9)
+#define B_BE_RXPSF_DATA8_PRSV BIT(8)
+#define B_BE_RXPSF_DATA7_PRSV BIT(7)
+#define B_BE_RXPSF_DATA6_PRSV BIT(6)
+#define B_BE_RXPSF_DATA5_PRSV BIT(5)
+#define B_BE_RXPSF_DATA4_PRSV BIT(4)
+#define B_BE_RXPSF_DATA3_PRSV BIT(3)
+#define B_BE_RXPSF_DATA2_PRSV BIT(2)
+#define B_BE_RXPSF_DATA1_PRSV BIT(1)
+#define B_BE_RXPSF_DATA_PRSV BIT(0)
+
+#define R_BE_RXPSF_CTRL_TYPE 0xCE10
+#define R_BE_RXPSF_CTRL_TYPE_C1 0xEE10
+#define B_BE_RXPSF_CTRL_PRSV BIT(0)
+
+#define R_BE_RXPSF_RATE 0xCE12
+#define R_BE_RXPSF_RATE_C1 0xEE12
+#define B_BE_RXPSF_HETB_PRSV BIT(8)
+#define B_BE_RXPSF_HEMU_PRSV BIT(7)
+#define B_BE_RXPSF_HEERSU_PRSV BIT(6)
+#define B_BE_RXPSF_HESU_PRSV BIT(5)
+#define B_BE_RXPSF_VHTMU_PRSV BIT(4)
+#define B_BE_RXPSF_VHTSU_PRSV BIT(3)
+#define B_BE_RXPSF_HT_PRSV BIT(2)
+#define B_BE_RXPSF_OFDM_PRSV BIT(1)
+#define B_BE_RXPSF_CCK_PRSV BIT(0)
+
+#define R_BE_RXAI_CTRL 0xCE14
+#define R_BE_RXAI_CTRL_C1 0xEE14
+#define B_BE_RXAI_INFO_RST BIT(7)
+#define B_BE_RXAI_PRTCT_REL BIT(6)
+#define B_BE_RXAI_PRTCT_VIO BIT(5)
+#define B_BE_RXAI_RECCA_DIS BIT(2)
+#define B_BE_RXAI_PRTCT_SEL BIT(1)
+#define B_BE_RXAI_PRTCT_EN BIT(0)
+
+#define R_BE_RX_FIFO_STATUS 0xCE18
+#define R_BE_RX_FIFO_STATUS_C1 0xEE18
+#define B_BE_RXDFIFO_ADDR_CLR BIT(31)
+#define B_BE_RXDFIFO_ADDR_MODE_SH 28
+#define B_BE_RXDFIFO_ADDR_MODE_MSK 0x3
+#define B_BE_RXDFIFO_RADDR_SH 8
+#define B_BE_RXDFIFO_RADDR_MSK 0xff
+#define B_BE_RXDFIFO_WADDR_SH 0
+#define B_BE_RXDFIFO_WADDR_MSK 0xff
+
+#define R_BE_RX_FIFO_CTRL 0xCE1C
+#define R_BE_RX_FIFO_CTRL_C1 0xEE1C
+#define B_BE_RXS_FIFO_IORST BIT(24)
+#define B_BE_RXD_FIFO_MAX_LEV_CLR BIT(23)
+#define B_BE_RXD_FIFO_MAX_LEV_SH 8
+#define B_BE_RXD_FIFO_MAX_LEV_MSK 0xff
+#define B_BE_RXD_FIFO_FULL_TH_SH 0
+#define B_BE_RXD_FIFO_FULL_TH_MSK 0xff
+
+#define R_BE_RX_FLTR_OPT 0xCE20
+#define R_BE_RX_FLTR_OPT_C1 0xEE20
+#define B_BE_UID_FILTER_SH 24
+#define B_BE_UID_FILTER_MSK 0xff
+#define B_BE_UNSPT_FILTER_SH 22
+#define B_BE_UNSPT_FILTER_MSK 0x3
+#define B_BE_RX_MPDU_MAX_LEN_SH 16
+#define B_BE_RX_MPDU_MAX_LEN_MSK 0x3f
+#define B_BE_A_FTM_REQ BIT(14)
+#define B_BE_A_ERR_PKT BIT(13)
+#define B_BE_A_UNSUP_PKT BIT(12)
+#define B_BE_A_CRC32_ERR BIT(11)
+#define B_BE_A_BCN_CHK_RULE_SH 8
+#define B_BE_A_BCN_CHK_RULE_MSK 0x3
+#define B_BE_A_BCN_CHK_EN BIT(7)
+#define B_BE_A_MC_LIST_CAM_MATCH BIT(6)
+#define B_BE_A_BC_CAM_MATCH BIT(5)
+#define B_BE_A_UC_CAM_MATCH BIT(4)
+#define B_BE_A_MC BIT(3)
+#define B_BE_A_BC BIT(2)
+#define B_BE_A_A1_MATCH BIT(1)
+#define B_BE_SNIFFER_MODE BIT(0)
+
+#define R_BE_CTRL_FLTR 0xCE24
+#define R_BE_CTRL_FLTR_C1 0xEE24
+#define B_BE_CTRL_STYPE_SH 0
+#define B_BE_CTRL_STYPE_MSK 0xffff
+
+#define R_BE_MGNT_FLTR 0xCE28
+#define R_BE_MGNT_FLTR_C1 0xEE28
+#define B_BE_MGNT_STYPE_SH 0
+#define B_BE_MGNT_STYPE_MSK 0xffff
+
+#define R_BE_DATA_FLTR 0xCE2C
+#define R_BE_DATA_FLTR_C1 0xEE2C
+#define B_BE_DATA_STYPE_SH 0
+#define B_BE_DATA_STYPE_MSK 0xffff
+
+#define R_BE_ZLENDEL_COUNT 0xCE30
+#define R_BE_ZLENDEL_COUNT_C1 0xEE30
+#define B_BE_RXD_DELI_NUM_SH 8
+#define B_BE_RXD_DELI_NUM_MSK 0xff
+#define B_BE_RXD_DELI_NUM_SEL_SH 4
+#define B_BE_RXD_DELI_NUM_SEL_MSK 0xf
+#define B_BE_RXD_DELI_UNIT_SH 1
+#define B_BE_RXD_DELI_UNIT_MSK 0x3
+#define B_BE_RXD_DELI_EN BIT(0)
+
+#define R_BE_ADDR_CAM_CTRL 0xCE34
+#define R_BE_ADDR_CAM_CTRL_C1 0xEE34
+#define B_BE_ADDR_CAM_RANGE_SH 16
+#define B_BE_ADDR_CAM_RANGE_MSK 0xff
+#define B_BE_ADDR_CAM_CMPLIMT_SH 12
+#define B_BE_ADDR_CAM_CMPLIMT_MSK 0xf
+#define B_BE_ADDR_CAM_IORST BIT(10)
+#define B_BE_DIS_ADDR_CLK_GATED BIT(9)
+#define B_BE_ADDR_CAM_CLR BIT(8)
+#define B_BE_ADDR_CAM_A2_B0_CHK BIT(2)
+#define B_BE_ADDR_CAM_SRCH_PERPKT BIT(1)
+#define B_BE_ADDR_CAM_EN BIT(0)
+
+#define R_BE_ADDR_CAM_DIS_INFO 0xCE38
+#define R_BE_ADDR_CAM_DIS_INFO_C1 0xEE38
+#define B_BE_ADDR_CAM_DIS_MACID_SH 24
+#define B_BE_ADDR_CAM_DIS_MACID_MSK 0xff
+#define B_BE_ADDR_CAM_DIS_SEC_IDX_SH 16
+#define B_BE_ADDR_CAM_DIS_SEC_IDX_MSK 0xff
+#define B_BE_ADDR_CAM_DIS_PORT_SH 12
+#define B_BE_ADDR_CAM_DIS_PORT_MSK 0x7
+#define B_BE_ADDR_CAM_DIS_A3_HIT BIT(11)
+#define B_BE_ADDR_CAM_DIS_A2_HIT BIT(10)
+#define B_BE_ADDR_CAM_DIS_A1_HIT BIT(9)
+#define B_BE_ADDR_CAM_DIS_CAM_HIT BIT(8)
+#define B_BE_ADDR_CAM_DIS_IDX_SH 0
+#define B_BE_ADDR_CAM_DIS_IDX_MSK 0xff
+
+#define R_BE_RESPBA_CAM_CTRL 0xCE3C
+#define R_BE_RESPBA_CAM_CTRL_C1 0xEE3C
+#define B_BE_BACAM_SKIP_ALL_QOSNULL BIT(24)
+#define B_BE_BACAM_SIZE_SH 16
+#define B_BE_BACAM_SIZE_MSK 0x3
+#define B_BE_BACAM_RST_IDX_SH 8
+#define B_BE_BACAM_RST_IDX_MSK 0xff
+#define B_BE_BACAM_SHIFT_POLL BIT(7)
+#define B_BE_BACAM_IORST BIT(6)
+#define B_BE_BACAM_GCK_DIS BIT(5)
+#define B_BE_COMPL_VAL BIT(3)
+#define B_BE_SSN_SEL BIT(2)
+#define B_BE_BACAM_RST_SH 0
+#define B_BE_BACAM_RST_MSK 0x3
+
+#define R_BE_PPDU_STAT 0xCE40
+#define R_BE_PPDU_STAT_C1 0xEE40
+#define B_BE_PPDU_STAT_WR_BW_SH 10
+#define B_BE_PPDU_STAT_WR_BW_MSK 0x3
+#define B_BE_PPDU_STAT_RPT_TRIG BIT(8)
+#define B_BE_PPDU_STAT_RPT_DMA BIT(6)
+#define B_BE_PPDU_STAT_RPT_CRC32 BIT(5)
+#define B_BE_PPDU_STAT_RPT_ADDR BIT(4)
+#define B_BE_APP_PLCP_HDR_RPT BIT(3)
+#define B_BE_APP_RX_CNT_RPT BIT(2)
+#define B_BE_APP_MAC_INFO_RPT BIT(1)
+#define B_BE_PPDU_STAT_RPT_EN BIT(0)
+
+#define R_BE_PPDU_STAT_ERR 0xCE42
+#define R_BE_PPDU_STAT_ERR_C1 0xEE42
+#define B_BE_PPDU_STAT_CNTR_SH 8
+#define B_BE_PPDU_STAT_CNTR_MSK 0xff
+#define B_BE_PPDU_STAT_ERR_FLAG_SH 0
+#define B_BE_PPDU_STAT_ERR_FLAG_MSK 0xff
+
+#define R_BE_CH_INFO_QRY 0xCE44
+#define R_BE_CH_INFO_QRY_C1 0xEE44
+#define B_BE_CH_INFO_TIME_SH 24
+#define B_BE_CH_INFO_TIME_MSK 0xff
+#define B_BE_CH_INFO_CNT_SH 21
+#define B_BE_CH_INFO_CNT_MSK 0x7
+#define B_BE_CH_INFO_REQUSTING BIT(20)
+#define B_BE_CH_INFO_MGNT_FRM BIT(19)
+#define B_BE_CH_INFO_CTRL_FRM BIT(18)
+#define B_BE_CH_INFO_DATA_FRM BIT(17)
+#define B_BE_CH_INFO_CRC_FAIL BIT(16)
+#define B_BE_CH_INFO_MACID_SH 8
+#define B_BE_CH_INFO_MACID_MSK 0xff
+#define B_BE_CH_INFO_MODE_SH 1
+#define B_BE_CH_INFO_MODE_MSK 0x7
+#define B_BE_GET_CH_INFO_EN BIT(0)
+
+#define R_BE_MACID_MATCH 0xCE48
+#define R_BE_MACID_MATCH_C1 0xEE48
+#define B_BE_MACID_MATCH_SH 8
+#define B_BE_MACID_MATCH_MSK 0xff
+#define B_BE_MACID_MATCH_MODE BIT(1)
+#define B_BE_MACID_MATCH_EN BIT(0)
+
+#define R_BE_RX_SR_CTRL 0xCE4A
+#define R_BE_RX_SR_CTRL_C1 0xEE4A
+#define B_BE_SR_OP_MODE_SH 4
+#define B_BE_SR_OP_MODE_MSK 0x3
+#define B_BE_SRG_CHK_EN BIT(2)
+#define B_BE_SR_CTRL_PLCP_EN BIT(1)
+#define B_BE_SR_EN BIT(0)
+
+#define R_BE_BSSID_SRC_CTRL 0xCE4B
+#define R_BE_BSSID_SRC_CTRL_C1 0xEE4B
+#define B_BE_BSSID_MATCH BIT(3)
+#define B_BE_PARTIAL_AID_MATCH BIT(2)
+#define B_BE_BSSCOLOR_MATCH BIT(1)
+#define B_BE_PLCP_SRC_EN BIT(0)
+
+#define R_BE_SR_OBSS_PD 0xCE4C
+#define R_BE_SR_OBSS_PD_C1 0xEE4C
+#define B_BE_SRG_OBSS_PD_MAX_SH 24
+#define B_BE_SRG_OBSS_PD_MAX_MSK 0xff
+#define B_BE_SRG_OBSS_PD_MIN_SH 16
+#define B_BE_SRG_OBSS_PD_MIN_MSK 0xff
+#define B_BE_NONSRG_OBSS_PD_MAX_SH 8
+#define B_BE_NONSRG_OBSS_PD_MAX_MSK 0xff
+#define B_BE_NONSRG_OBSS_PD_MIN_SH 0
+#define B_BE_NONSRG_OBSS_PD_MIN_MSK 0xff
+
+#define R_BE_SR_BSSCOLOR_BITMAP 0xCE50
+#define R_BE_SR_BSSCOLOR_BITMAP_C1 0xEE50
+#define B_BE_BSSCOLOR_BITMAP_SH 0
+#define B_BE_BSSCOLOR_BITMAP_MSK 0xffffffffL
+
+#define R_BE_SR_BSSCOLOR_BITMAP_H 0xCE54
+#define R_BE_SR_BSSCOLOR_BITMAP_H_C1 0xEE54
+#define B_BE_BSSCOLOR_BITMAP_H_SH 0
+#define B_BE_BSSCOLOR_BITMAP_H_MSK 0xffffffffL
+
+#define R_BE_SR_PARTIAL_BSSCOLOR_BITMAP 0xCE58
+#define R_BE_SR_PARTIAL_BSSCOLOR_BITMAP_C1 0xEE58
+#define B_BE_PARTIAL_BSSID_BITMAP_SH 0
+#define B_BE_PARTIAL_BSSID_BITMAP_MSK 0xffffffffL
+
+#define R_BE_SR_PARTIAL_BSSCOLOR_BITMAP_H 0xCE5C
+#define R_BE_SR_PARTIAL_BSSCOLOR_BITMAP_H_C1 0xEE5C
+#define B_BE_PARTIAL_BSSID_BITMAP_H_SH 0
+#define B_BE_PARTIAL_BSSID_BITMAP_H_MSK 0xffffffffL
+
+#define R_BE_SCOPE_CTRL 0xCE60
+#define R_BE_SCOPE_CTRL_C1 0xEE60
+#define B_BE_SCOPE_LEN_SH 8
+#define B_BE_SCOPE_LEN_MSK 0xf
+#define B_BE_SCOPE_FILTER_SH 4
+#define B_BE_SCOPE_FILTER_MSK 0x3
+#define B_BE_SCOPE_APPZERO BIT(3)
+#define B_BE_SCOPE_MODE_SH 0
+#define B_BE_SCOPE_MODE_MSK 0x7
+
+#define R_BE_CSIRPT_OPTION 0xCE64
+#define R_BE_CSIRPT_OPTION_C1 0xEE64
+#define B_BE_CSIRPT_CHKSUM_ERROR BIT(31)
+#define B_BE_CSIRPT_BBLEN_LT_MAC BIT(30)
+#define B_BE_CSIRPT_BBLEN_GT_MAC BIT(29)
+#define B_BE_CSIPRT_HESU_AID_EN BIT(25)
+#define B_BE_CSIPRT_VHTSU_AID_EN BIT(24)
+#define B_BE_CSIRPT_FIFO_RESUME_THR_SH 16
+#define B_BE_CSIRPT_FIFO_RESUME_THR_MSK 0xff
+#define B_BE_CSIRPT_FIFO_PAUSE_THR_SH 8
+#define B_BE_CSIRPT_FIFO_PAUSE_THR_MSK 0xff
+#define B_BE_CSIRPT_LEN_MISMATCH BIT(6)
+#define B_BE_CSIRPT_DMAFULL_IGNORE BIT(5)
+#define B_BE_CSIRPT_FILTER_SH 3
+#define B_BE_CSIRPT_FILTER_MSK 0x3
+#define B_BE_CSIRPT_CHECKSUM_DIS BIT(2)
+#define B_BE_CSIRPT_EMPTY_APPZERO BIT(1)
+#define B_BE_CSIRPT_NDPPLCP_CHK_EN BIT(0)
+
+#define R_BE_BSR_UPD_CTRL 0xCE68
+#define R_BE_BSR_UPD_CTRL_C1 0xEE68
+#define B_BE_QSIZE_UPD BIT(0)
+
+#define R_BE_DRV_INFO_OPTION 0xCE70
+#define R_BE_DRV_INFO_OPTION_C1 0xEE70
+#define B_BE_DRV_INFO_PHYRPT_EN BIT(0)
+
+#define R_BE_BCN_PSR_CTRL 0xCE80
+#define R_BE_BCN_PSR_CTRL_C1 0xEE80
+#define B_BE_BCN_HIT_INT_PORT_SH 4
+#define B_BE_BCN_HIT_INT_PORT_MSK 0xf
+#define B_BE_BCAID_HIT_INT_EN BIT(3)
+#define B_BE_UNIAID_HIT_INT_EN BIT(2)
+#define B_BE_IE_HIT_INT_EN BIT(1)
+#define B_BE_TIM_PARSER_EN BIT(0)
+
+#define R_BE_BCN_IECAM_CTRL 0xCE82
+#define R_BE_BCN_IECAM_CTRL_C1 0xEE82
+#define B_BE_BCN_PSR_BUSY BIT(15)
+#define B_BE_BCN_IECAM_IORST BIT(14)
+#define B_BE_BCN_IE_NOHIT_FRWD_SH 10
+#define B_BE_BCN_IE_NOHIT_FRWD_MSK 0x3
+#define B_BE_BCN_IE_HIT_FRWD_SH 8
+#define B_BE_BCN_IE_HIT_FRWD_MSK 0x3
+#define B_BE_BCN_IECAM_PORT_SH 4
+#define B_BE_BCN_IECAM_PORT_MSK 0xf
+#define B_BE_BCN_IECAM_CLR BIT(3)
+#define B_BE_BCN_IE_NOHIT_FRWD_EN BIT(2)
+#define B_BE_BCN_IE_HIT_FRWD_EN BIT(1)
+#define B_BE_BCN_IECAM_EN BIT(0)
+
+#define R_BE_BCN_PSR_RPT_P0 0xCE84
+#define R_BE_BCN_PSR_RPT_P0_C1 0xEE84
+#define B_BE_DTIM_CNT_P0_SH 24
+#define B_BE_DTIM_CNT_P0_MSK 0xff
+#define B_BE_DTIM_PERIOD_P0_SH 16
+#define B_BE_DTIM_PERIOD_P0_MSK 0xff
+#define B_BE_BCAID_HIT_P0 BIT(15)
+#define B_BE_UNIAID_HIT_P0 BIT(14)
+#define B_BE_IE_HIT_P0 BIT(13)
+#define B_BE_TIM_ILEGAL_P0 BIT(12)
+#define B_BE_RPT_VALID_P0 BIT(11)
+#define B_BE_BCAID_P0_SH 0
+#define B_BE_BCAID_P0_MSK 0x7ff
+
+#define R_BE_BCN_PSR_RPT_P1 0xCE88
+#define R_BE_BCN_PSR_RPT_P1_C1 0xEE88
+#define B_BE_DTIM_CNT_P1_SH 24
+#define B_BE_DTIM_CNT_P1_MSK 0xff
+#define B_BE_DTIM_PERIOD_P1_SH 16
+#define B_BE_DTIM_PERIOD_P1_MSK 0xff
+#define B_BE_BCAID_HIT_P1 BIT(15)
+#define B_BE_UNIAID_HIT_P1 BIT(14)
+#define B_BE_IE_HIT_P1 BIT(13)
+#define B_BE_TIM_ILEGAL_P1 BIT(12)
+#define B_BE_RPT_VALID_P1 BIT(11)
+#define B_BE_BCAID_P1_SH 0
+#define B_BE_BCAID_P1_MSK 0x7ff
+
+#define R_BE_BCN_PSR_RPT_P2 0xCE8C
+#define R_BE_BCN_PSR_RPT_P2_C1 0xEE8C
+#define B_BE_DTIM_CNT_P2_SH 24
+#define B_BE_DTIM_CNT_P2_MSK 0xff
+#define B_BE_DTIM_PERIOD_P2_SH 16
+#define B_BE_DTIM_PERIOD_P2_MSK 0xff
+#define B_BE_BCAID_HIT_P2 BIT(15)
+#define B_BE_UNIAID_HIT_P2 BIT(14)
+#define B_BE_IE_HIT_P2 BIT(13)
+#define B_BE_TIM_ILEGAL_P2 BIT(12)
+#define B_BE_RPT_VALID_P2 BIT(11)
+#define B_BE_BCAID_P2_SH 0
+#define B_BE_BCAID_P2_MSK 0x7ff
+
+#define R_BE_BCN_PSR_RPT_P3 0xCE90
+#define R_BE_BCN_PSR_RPT_P3_C1 0xEE90
+#define B_BE_DTIM_CNT_P3_SH 24
+#define B_BE_DTIM_CNT_P3_MSK 0xff
+#define B_BE_DTIM_PERIOD_P3_SH 16
+#define B_BE_DTIM_PERIOD_P3_MSK 0xff
+#define B_BE_BCAID_HIT_P3 BIT(15)
+#define B_BE_UNIAID_HIT_P3 BIT(14)
+#define B_BE_IE_HIT_P3 BIT(13)
+#define B_BE_TIM_ILEGAL_P3 BIT(12)
+#define B_BE_RPT_VALID_P3 BIT(11)
+#define B_BE_BCAID_P3_SH 0
+#define B_BE_BCAID_P3_MSK 0x7ff
+
+#define R_BE_BCN_PSR_RPT_P4 0xCE94
+#define R_BE_BCN_PSR_RPT_P4_C1 0xEE94
+#define B_BE_DTIM_CNT_P4_SH 24
+#define B_BE_DTIM_CNT_P4_MSK 0xff
+#define B_BE_DTIM_PERIOD_P4_SH 16
+#define B_BE_DTIM_PERIOD_P4_MSK 0xff
+#define B_BE_BCAID_HIT_P4 BIT(15)
+#define B_BE_UNIAID_HIT_P4 BIT(14)
+#define B_BE_IE_HIT_P4 BIT(13)
+#define B_BE_TIM_ILEGAL_P4 BIT(12)
+#define B_BE_RPT_VALID_P4 BIT(11)
+#define B_BE_BCAID_P4_SH 0
+#define B_BE_BCAID_P4_MSK 0x7ff
+
+#define R_BE_PS_RXINFO 0xCEA0
+#define R_BE_PS_RXINFO_C1 0xEEA0
+#define B_BE_P4_RXCTRL BIT(14)
+#define B_BE_P4_RXMGT BIT(13)
+#define B_BE_P4_RXDATA BIT(12)
+#define B_BE_P3_RXCTRL BIT(11)
+#define B_BE_P3_RXMGT BIT(10)
+#define B_BE_P3_RXDATA BIT(9)
+#define B_BE_P2_RXCTRL BIT(8)
+#define B_BE_P2_RXMGT BIT(7)
+#define B_BE_P2_RXDATA BIT(6)
+#define B_BE_P1_RXCTRL BIT(5)
+#define B_BE_P1_RXMGT BIT(4)
+#define B_BE_P1_RXDATA BIT(3)
+#define B_BE_P0_RXCTRL BIT(2)
+#define B_BE_P0_RXMGT BIT(1)
+#define B_BE_P0_RXDATA BIT(0)
+
+#define R_BE_PWRINT_CTRL 0xCEAC
+#define R_BE_PWRINT_CTRL_C1 0xEEAC
+#define B_BE_SEQNUM_MACID_SH 16
+#define B_BE_SEQNUM_MACID_MSK 0xffff
+#define B_BE_REF_MACID_SH 8
+#define B_BE_REF_MACID_MSK 0x7f
+#define B_BE_PWRINT_EN BIT(0)
+
+#define R_BE_SPWR0 0xCEB0
+#define R_BE_SPWR0_C1 0xEEB0
+#define B_BE_MID_31TO0_SH 0
+#define B_BE_MID_31TO0_MSK 0xffffffffL
+
+#define R_BE_SPWR1 0xCEB4
+#define R_BE_SPWR1_C1 0xEEB4
+#define B_BE_MID_63TO32_SH 0
+#define B_BE_MID_63TO32_MSK 0xffffffffL
+
+#define R_BE_SPWR2 0xCEB8
+#define R_BE_SPWR2_C1 0xEEB8
+#define B_BE_MID_95O64_SH 0
+#define B_BE_MID_95O64_MSK 0xffffffffL
+
+#define R_BE_SPWR3 0xCEBC
+#define R_BE_SPWR3_C1 0xEEBC
+#define B_BE_MID_127TO96_SH 0
+#define B_BE_MID_127TO96_MSK 0xffffffffL
+
+#define R_BE_SNIFFER_MODE_CTRL 0xCEC0
+#define R_BE_SNIFFER_MODE_CTRL_C1 0xEEC0
+#define B_BE_AID3_ENABLE BIT(3)
+#define B_BE_AID2_ENABLE BIT(2)
+#define B_BE_AID1_ENABLE BIT(1)
+#define B_BE_AID0_ENABLE BIT(0)
+
+#define R_BE_SNIFFER_MODE_CFG0 0xCEC4
+#define R_BE_SNIFFER_MODE_CFG0_C1 0xEEC4
+#define B_BE_SNIFFER_MODE_AID1_SH 16
+#define B_BE_SNIFFER_MODE_AID1_MSK 0xfff
+#define B_BE_SNIFFER_MODE_AID0_SH 0
+#define B_BE_SNIFFER_MODE_AID0_MSK 0xfff
+
+#define R_BE_SNIFFER_MODE_CFG1 0xCEC8
+#define R_BE_SNIFFER_MODE_CFG1_C1 0xEEC8
+#define B_BE_SNIFFER_MODE_AID3_SH 16
+#define B_BE_SNIFFER_MODE_AID3_MSK 0xfff
+#define B_BE_SNIFFER_MODE_AID2_SH 0
+#define B_BE_SNIFFER_MODE_AID2_MSK 0xfff
+
+#define R_BE_RPL_CFG 0xCECC
+#define R_BE_RPL_CFG_C1 0xEECC
+#define B_BE_RPLCFG_UPPEB_BE_EN BIT(31)
+#define B_BE_RPLCFG_UPPEB_BE_DBM_SH 16
+#define B_BE_RPLCFG_UPPEB_BE_DBM_MSK 0x1ff
+#define B_BE_RPLCFG_EN BIT(15)
+#define B_BE_RPLCFG_DBM_SH 0
+#define B_BE_RPLCFG_DBM_MSK 0x1ff
+
+#define R_BE_RX_TO_BRK_OPT 0xCED0
+#define R_BE_RX_TO_BRK_OPT_C1 0xEED0
+#define B_BE_RXPSR_PAUSE_FRMTYPE_SH 24
+#define B_BE_RXPSR_PAUSE_FRMTYPE_MSK 0x3f
+#define B_BE_RXPSR_PAUSE_BEACON BIT(21)
+#define B_BE_RXPSR_PAUSE_TRIGGER BIT(20)
+#define B_BE_RXPSR_PAUSE_BAR BIT(19)
+#define B_BE_RXPSR_PAUSE_BA BIT(18)
+#define B_BE_RXPSR_PAUSE_MODE_SH 16
+#define B_BE_RXPSR_PAUSE_MODE_MSK 0x3
+#define B_BE_RXBRK_TB_TIME_SH 8
+#define B_BE_RXBRK_TB_TIME_MSK 0x1f
+#define B_BE_RXBRK_TIME_SH 0
+#define B_BE_RXBRK_TIME_MSK 0xf
+
+#define R_BE_RX_DBG_CNT_SEL 0xCEE0
+#define R_BE_RX_DBG_CNT_SEL_C1 0xEEE0
+#define B_BE_RX_DBG_CNT_SH 16
+#define B_BE_RX_DBG_CNT_MSK 0xffff
+#define B_BE_RXERR_RPT_RST BIT(8)
+#define B_BE_RX_CNT_IDX_SH 0
+#define B_BE_RX_CNT_IDX_MSK 0x3f
+
+#define R_BE_RX_CNT_RPT_CFG 0xCEE4
+#define R_BE_RX_CNT_RPT_CFG_C1 0xEEE4
+#define B_BE_PKTCNT_SET BIT(31)
+#define B_BE_UPD_PKTCNT_CFG_SH 0
+#define B_BE_UPD_PKTCNT_CFG_MSK 0x7fffffffL
+
+#define R_BE_RX_PLCP_MON 0xCEE8
+#define R_BE_RX_PLCP_MON_C1 0xEEE8
+#define B_BE_RX_PLCP_MON_SEL_SH 28
+#define B_BE_RX_PLCP_MON_SEL_MSK 0xf
+#define B_BE_RX_PLCP_CONT_SH 0
+#define B_BE_RX_PLCP_CONT_MSK 0xfffffff
+
+#define R_BE_RX_TIME_MON 0xCEEC
+#define R_BE_RX_TIME_MON_C1 0xEEEC
+#define B_BE_DMA_WR_TIME_SH 28
+#define B_BE_DMA_WR_TIME_MSK 0xf
+#define B_BE_DMA_WR_TIMEOUT_SH 24
+#define B_BE_DMA_WR_TIMEOUT_MSK 0xf
+#define B_BE_INTF_TIMEOUT_THR_SH 16
+#define B_BE_INTF_TIMEOUT_THR_MSK 0x3f
+#define B_BE_LATENCY_TIME_SH 8
+#define B_BE_LATENCY_TIME_MSK 0xf
+#define B_BE_CCA2DAT_TIME_SH 0
+#define B_BE_CCA2DAT_TIME_MSK 0xff
+
+#define R_BE_RX_STATE_MONITOR 0xCEF0
+#define R_BE_RX_STATE_MONITOR_C1 0xEEF0
+#define B_BE_STATE_CUR_SH 16
+#define B_BE_STATE_CUR_MSK 0xffff
+#define B_BE_STATE_EXSEL_SH 14
+#define B_BE_STATE_EXSEL_MSK 0x3
+#define B_BE_STATE_NXT_SH 8
+#define B_BE_STATE_NXT_MSK 0x3f
+#define B_BE_STATE_UPD BIT(7)
+#define B_BE_STATE_MODE_SH 5
+#define B_BE_STATE_MODE_MSK 0x3
+#define B_BE_STATE_SEL_SH 0
+#define B_BE_STATE_SEL_MSK 0x1f
+
+#define R_BE_RX_ERR_ISR 0xCEF4
+#define R_BE_RX_ERR_ISR_C1 0xEEF4
+#define B_BE_RX_ERR_TRIG_ACT_TO BIT(9)
+#define B_BE_RX_ERR_STS_ACT_TO BIT(8)
+#define B_BE_RX_ERR_CSI_ACT_TO BIT(7)
+#define B_BE_RX_ERR_ACT_TO BIT(6)
+#define B_BE_CSI_DATAON_ASSERT_TO BIT(5)
+#define B_BE_DATAON_ASSERT_TO BIT(4)
+#define B_BE_CCA_ASSERT_TO BIT(3)
+#define B_BE_RX_ERR_DMA_TO BIT(2)
+#define B_BE_RX_ERR_DATA_TO BIT(1)
+#define B_BE_RX_ERR_CCA_TO BIT(0)
+
+#define R_BE_RX_ERR_IMR 0xCEF8
+#define R_BE_RX_ERR_IMR_C1 0xEEF8
+#define B_BE_RX_ERR_TRIG_ACT_TO_MSK BIT(9)
+#define B_BE_RX_ERR_STS_ACT_TO_MSK BIT(8)
+#define B_BE_RX_ERR_CSI_ACT_TO_MSK BIT(7)
+#define B_BE_RX_ERR_ACT_TO_MSK BIT(6)
+#define B_BE_CSI_DATAON_ASSERT_TO_MSK BIT(5)
+#define B_BE_DATAON_ASSERT_TO_MSK BIT(4)
+#define B_BE_CCA_ASSERT_TO_MSK BIT(3)
+#define B_BE_RX_ERR_DMA_TO_MSK BIT(2)
+#define B_BE_RX_ERR_DATA_TO_MSK BIT(1)
+#define B_BE_RX_ERR_CCA_TO_MSK BIT(0)
+
+#define R_BE_RX_DEBUG_SELECT 0xCEFC
+#define R_BE_RX_DEBUG_SELECT_C1 0xEEFC
+#define B_BE_DEBUG_SEL_SH 0
+#define B_BE_DEBUG_SEL_MSK 0xff
+
+#define R_BE_WMRX_RCR_EXT_OPTION 0xCF00
+#define R_BE_WMRX_RCR_EXT_OPTION_C1 0xEF00
+#define B_BE_EXT_CH_SH 0
+#define B_BE_EXT_CH_MSK 0xffff
+
+#define R_BE_RX_PLCP_EXT_OPTION_0 0xCF10
+#define R_BE_RX_PLCP_EXT_OPTION_0_C1 0xEF10
+#define B_BE_PLCP_CONT_CHK_BYPASS_SH 0
+#define B_BE_PLCP_CONT_CHK_BYPASS_MSK 0xffff
+#define B_BE_PLCP_UID_CHK_EN_SH 16
+#define B_BE_PLCP_UID_CHK_EN_MSK 0xffff
+
+#define R_BE_RX_PLCP_EXT_OPTION_1 0xCF14
+#define R_BE_RX_PLCP_EXT_OPTION_1_C1 0xEF14
+#define B_BE_PLCP_CLOSE_RX_UNSPUUORT BIT(19)
+#define B_BE_PLCP_CLOSE_RX_BB_BRK BIT(18)
+#define B_BE_PLCP_CLOSE_RX_PSDU_PRES BIT(17)
+#define B_BE_PLCP_CLOSE_RX_NDP BIT(16)
+#define B_BE_PLCP_DOPPLEB_BE_SRC BIT(10)
+#define B_BE_PLCP_STBC_SRC BIT(9)
+#define B_BE_PLCP_SU_PSDU_LEN_SRC BIT(8)
+#define B_BE_PLCP_RXSB_SRC BIT(7)
+#define B_BE_PLCP_BW_SRC_SH 5
+#define B_BE_PLCP_BW_SRC_MSK 0x3
+#define B_BE_PLCP_GILTF_SRC BIT(4)
+#define B_BE_PLCP_NSTS_SRC BIT(3)
+#define B_BE_PLCP_MCS_SRC BIT(2)
+#define B_BE_PLCP_CH20_WIDATA_SRC BIT(1)
+#define B_BEPLCP_PPDU_TYPE_SRC BIT(0)
+
+#define R_BE_RX_PLCP_EXT_OPTION_2 0xCF18
+#define R_BE_RX_PLCP_EXT_OPTION_2_C1 0xEF18
+#define B_BE_EHTTB_EHTSIG_CRC_CHK_EN BIT(3)
+#define B_BE_EHTTB_USIG_CRC_CHK_EN BIT(2)
+#define B_BE_EHTMU_EHTSIG_CRC_CHK_EN BIT(1)
+#define B_BE_EHTMU_USIG_CRC_CHK_EN BIT(0)
+
+#define R_BE_RXFILTER_EXT_OPTION_0 0xCF20
+#define R_BE_RXFILTER_EXT_OPTION_0_C1 0xEF20
+#define B_BE_A_BCN_IE_NOHIT BIT(2)
+#define B_BE_A_BCN_IE_HIT BIT(1)
+#define B_BE_BCN_IE_FILTER_EN BIT(0)
+
+//
+// PWR
+//
+
+//
+// BTCOEX
+//
+
+#define R_BE_BTC_CFG 0xDA00
+#define R_BE_BTC_CFG_C1 0xFA00
+#define B_BE_BTC_EN BIT(31)
+#define B_BE_EN_EXT_BT_PINMUX BIT(29)
+#define B_BE_BTC_RST BIT(28)
+#define B_BE_BTC_DBG_SRC_SEL BIT(27)
+#define B_BE_BTC_MODE_SH 24
+#define B_BE_BTC_MODE_MSK 0x3
+#define B_BE_INV_WL_ACT2 BIT(17)
+#define B_BE_BTG_LNA1_GAIN_SEL BIT(16)
+#define B_BE_COEX_DLY_CLK_SH 8
+#define B_BE_COEX_DLY_CLK_MSK 0xff
+#define B_BE_IGN_GNT_BT2_RX BIT(7)
+#define B_BE_IGN_GNT_BT2_TX BIT(6)
+#define B_BE_IGN_GNT_BT2 BIT(5)
+#define B_BE_BTC_DBG_SEL_SH 3
+#define B_BE_BTC_DBG_SEL_MSK 0x3
+#define B_BE_DIS_BTC_CLK_G BIT(2)
+#define B_BE_GNT_WL_RX_CTRL BIT(1)
+#define B_BE_WL_SRC BIT(0)
+
+#define R_BE_RTK_MODE_CFG_V1 0xDA04
+#define R_BE_RTK_MODE_CFG_V1_C1 0xFA04
+#define B_BE_BT_BLE_EN_V1 BIT(24)
+#define B_BE_BT_ULTRA_EN BIT(16)
+#define B_BE_BT_L_RX_ULTRA_SH 14
+#define B_BE_BT_L_RX_ULTRA_MSK 0x3
+#define B_BE_BT_L_TX_ULTRA_SH 12
+#define B_BE_BT_L_TX_ULTRA_MSK 0x3
+#define B_BE_BT_H_RX_ULTRA_SH 10
+#define B_BE_BT_H_RX_ULTRA_MSK 0x3
+#define B_BE_BT_H_TX_ULTRA_SH 8
+#define B_BE_BT_H_TX_ULTRA_MSK 0x3
+#define B_BE_SAMPLE_CLK_SH 0
+#define B_BE_SAMPLE_CLK_MSK 0xff
+
+#define R_BE_CSR_MODE_CFG 0xDA08
+#define R_BE_CSR_MODE_CFG_C1 0xFA08
+#define B_BE_BT_TIME_CNT_V1_SH 16
+#define B_BE_BT_TIME_CNT_V1_MSK 0xff
+#define B_BE_CSR_DELAY_SH 8
+#define B_BE_CSR_DELAY_MSK 0xf
+#define B_BE_CSR_TRX_SH 4
+#define B_BE_CSR_TRX_MSK 0xf
+#define B_BE_CSR_PRI_SH 0
+#define B_BE_CSR_PRI_MSK 0xf
+
+#define R_BE_BT_CNT_CFG 0xDA10
+#define R_BE_BT_CNT_CFG_C1 0xFA10
+#define B_BE_BT_CNT_RST_V1 BIT(1)
+#define B_BE_BT_CNT_EN BIT(0)
+
+#define R_BE_BT_CNT_HI 0xDA14
+#define R_BE_BT_CNT_HI_C1 0xFA14
+#define B_BE_BT_HI_RX_SH 16
+#define B_BE_BT_HI_RX_MSK 0xffff
+#define B_BE_BT_HI_TX_SH 0
+#define B_BE_BT_HI_TX_MSK 0xffff
+
+#define R_BE_BT_CNT_LOW 0xDA18
+#define R_BE_BT_CNT_LOW_C1 0xFA18
+#define B_BE_BT_LOW_RX_SH 16
+#define B_BE_BT_LOW_RX_MSK 0xffff
+#define B_BE_BT_LOW_TX_SH 0
+#define B_BE_BT_LOW_TX_MSK 0xffff
+
+#define R_BE_RTK_CMD_ERR_RPT 0xDA20
+#define R_BE_RTK_CMD_ERR_RPT_C1 0xFA20
+#define B_BE_RTK_CMD_CRC BIT(1)
+#define B_BE_RTK_CMD_INC BIT(0)
+
+#define R_BE_COEX_WL_REQ 0xDA24
+#define R_BE_COEX_WL_REQ_C1 0xFA24
+#define B_BE_TX_NULL_HI BIT(23)
+#define B_BE_TX_BCN_HI BIT(22)
+#define B_BE_TX_NDP_HI BIT(21)
+#define B_BE_TX_PROT_HI BIT(20)
+#define B_BE_TX_CF_END_HI BIT(19)
+#define B_BE_TX_BAR_HI BIT(18)
+#define B_BE_TX_TRI_HI BIT(17)
+#define B_BE_TX_VOQ_HI BIT(16)
+#define B_BE_TX_VIQ_HI BIT(15)
+#define B_BE_TX_BEQ_HI BIT(14)
+#define B_BE_TX_BKQ_HI BIT(13)
+#define B_BE_TX_MGQ_HI BIT(12)
+#define B_BE_TX_HIQ_HI BIT(11)
+#define B_BE_RSP_ACK_HI BIT(10)
+#define B_BE_RSP_CSI_HI BIT(9)
+#define B_BE_RSP_BSR_BQR_HI BIT(8)
+#define B_BE_PRI_MASK_TX_TIME_SH 3
+#define B_BE_PRI_MASK_TX_TIME_MSK 0x3
+#define B_BE_PRI_MASK_RX_TIME_V1_SH 1
+#define B_BE_PRI_MASK_RX_TIME_V1_MSK 0x3
+#define B_BE_WL_RX BIT(0)
+
+#define R_BE_BTC_COEX_SEL 0xDA30
+#define R_BE_BTC_COEX_SEL_C1 0xFA30
+#define B_BE_COEX_TBL_SEL_SH 0
+#define B_BE_COEX_TBL_SEL_MSK 0x3
+
+#define R_BE_BT_COEX_TABLE_0 0xDA34
+#define R_BE_BT_COEX_TABLE_0_C1 0xFA34
+#define B_BE_BT_COEX_TBL_0_SH 0
+#define B_BE_BT_COEX_TBL_0_MSK 0xffffffffL
+
+#define R_BE_BT_COEX_TABLE_1 0xDA38
+#define R_BE_BT_COEX_TABLE_1_C1 0xFA38
+#define B_BE_BT_COEX_TBL_1_SH 0
+#define B_BE_BT_COEX_TBL_1_MSK 0xffffffffL
+
+#define R_BE_BT_COEX_TABLE_2 0xDA3C
+#define R_BE_BT_COEX_TABLE_2_C1 0xFA3C
+#define B_BE_BT_COEX_TBL_2_SH 0
+#define B_BE_BT_COEX_TBL_2_MSK 0xffffffffL
+
+#define R_BE_BT_COEX_TABLE_3 0xDA40
+#define R_BE_BT_COEX_TABLE_3_C1 0xFA40
+#define B_BE_BT_COEX_TBL_3_SH 0
+#define B_BE_BT_COEX_TBL_3_MSK 0xffffffffL
+
+#define R_BE_BT_BREAK_TABLE 0xDA44
+#define R_BE_BT_BREAK_TABLE_C1 0xFA44
+#define B_BE_BREAK_WL_SH 16
+#define B_BE_BREAK_WL_MSK 0xffff
+#define B_BE_BREAK_BT_SH 0
+#define B_BE_BREAK_BT_MSK 0xffff
+
+#define R_BE_GNT_SW_CTRL 0xDA48
+#define R_BE_GNT_SW_CTRL_C1 0xFA48
+#define B_BE_WL_ACT2_VAL BIT(21)
+#define B_BE_WL_ACT2_SWCTRL BIT(20)
+#define B_BE_WL_ACT_VAL BIT(19)
+#define B_BE_WL_ACT_SWCTRL BIT(18)
+#define B_BE_GNT_BT_RX_VAL BIT(17)
+#define B_BE_GNT_BT_RX_SWCTRL BIT(16)
+#define B_BE_GNT_BT_TX_VAL BIT(15)
+#define B_BE_GNT_BT_TX_SWCTRL BIT(14)
+#define B_BE_GNT_WL_RX_VAL BIT(13)
+#define B_BE_GNT_WL_RX_SWCTRL BIT(12)
+#define B_BE_GNT_WL_TX_VAL BIT(11)
+#define B_BE_GNT_WL_TX_SWCTRL BIT(10)
+#define B_BE_GNT_BT_RFC_S1_VAL BIT(9)
+#define B_BE_GNT_BT_RFC_S1_SWCTRL BIT(8)
+#define B_BE_GNT_WL_RFC_S1_VAL BIT(7)
+#define B_BE_GNT_WL_RFC_S1_SWCTRL BIT(6)
+#define B_BE_GNT_BT_RFC_S0_VAL BIT(5)
+#define B_BE_GNT_BT_RFC_S0_SWCTRL BIT(4)
+#define B_BE_GNT_WL_RFC_S0_VAL BIT(3)
+#define B_BE_GNT_WL_RFC_S0_SWCTRL BIT(2)
+#define B_BE_GNT_WL_BB_VAL BIT(1)
+#define B_BE_GNT_WL_BB_SWCTRL BIT(0)
+
+#define R_BE_GNT_VAL 0xDA4C
+#define R_BE_GNT_VAL_C1 0xFA4C
+#define B_BE_WL_ACT2 BIT(10)
+#define B_BE_WL_ACT BIT(9)
+#define B_BE_GNT_BT_RX BIT(8)
+#define B_BE_GNT_BT_TX BIT(7)
+#define B_BE_GNT_WL_RX BIT(6)
+#define B_BE_GNT_WL_TX BIT(5)
+#define B_BE_GNT_BT_RFC_S1 BIT(4)
+#define B_BE_GNT_BT_RFC_S0 BIT(3)
+#define B_BE_GNT_WL_RFC_S1 BIT(2)
+#define B_BE_GNT_WL_RFC_S0 BIT(1)
+#define B_BE_GNT_WL_BB BIT(0)
+
+#define R_BE_BTC_CFG_V2 0xDB00
+#define R_BE_BTC_CFG_V2_C1 0xFB00
+
+#define R_BE_RTK_MODE_CFG2 0xDB04
+#define R_BE_RTK_MODE_CFG2_C1 0xFB04
+#define B_BE_BT2_BLE_EN_V1 BIT(24)
+#define B_BE_BT2_ULTRA_EN BIT(16)
+#define B_BE_BT2_L_RX_ULTRA_SH 14
+#define B_BE_BT2_L_RX_ULTRA_MSK 0x3
+#define B_BE_BT2_L_TX_ULTRA_SH 12
+#define B_BE_BT2_L_TX_ULTRA_MSK 0x3
+#define B_BE_BT2_H_RX_ULTRA_SH 10
+#define B_BE_BT2_H_RX_ULTRA_MSK 0x3
+#define B_BE_BT2_H_TX_ULTRA_SH 8
+#define B_BE_BT2_H_TX_ULTRA_MSK 0x3
+#define B_BE_SAMPLE_CLK_2_SH 0
+#define B_BE_SAMPLE_CLK_2_MSK 0xff
+
+#define R_BE_CSR_MODE_CFG2 0xDB08
+#define R_BE_CSR_MODE_CFG2_C1 0xFB08
+#define B_BE_BT2_TIME_CNT_SH 16
+#define B_BE_BT2_TIME_CNT_MSK 0xff
+#define B_BE_CSR_DELAY_2_SH 8
+#define B_BE_CSR_DELAY_2_MSK 0xf
+#define B_BE_CSR_TRX_2_SH 4
+#define B_BE_CSR_TRX_2_MSK 0xf
+#define B_BE_CSR_PRI_2_SH 0
+#define B_BE_CSR_PRI_2_MSK 0xf
+
+#define R_BE_BT_CNT_CFG2 0xDB10
+#define R_BE_BT_CNT_CFG2_C1 0xFB10
+#define B_BE_BT2_CNT_RST_V1 BIT(1)
+#define B_BE_BT2_CNT_EN BIT(0)
+
+#define R_BE_BT_CNT_HI2 0xDB14
+#define R_BE_BT_CNT_HI2_C1 0xFB14
+#define B_BE_BT2_HI_RX_SH 16
+#define B_BE_BT2_HI_RX_MSK 0xffff
+#define B_BE_BT2_HI_TX_SH 0
+#define B_BE_BT2_HI_TX_MSK 0xffff
+
+#define R_BE_BT_CNT_LOW2 0xDB18
+#define R_BE_BT_CNT_LOW2_C1 0xFB18
+#define B_BE_BT2_LOW_RX_SH 16
+#define B_BE_BT2_LOW_RX_MSK 0xffff
+#define B_BE_BT2_LOW_TX_SH 0
+#define B_BE_BT2_LOW_TX_MSK 0xffff
+
+#define R_BE_RTK_CMD_ERR_RPT2 0xDB20
+#define R_BE_RTK_CMD_ERR_RPT2_C1 0xFB20
+#define B_BE_RTK_CMD_CRC_2 BIT(1)
+#define B_BE_RTK_CMD_INC_2 BIT(0)
+
+#define R_BE_BTC_COEX_SEL2 0xDB30
+#define R_BE_BTC_COEX_SEL2_C1 0xFB30
+#define B_BE_COEX_TBL_SEL_2_SH 0
+#define B_BE_COEX_TBL_SEL_2_MSK 0x3
+
+#define R_BE_BT_COEX_TABLE_0_2 0xDB34
+#define R_BE_BT_COEX_TABLE_0_2_C1 0xFB34
+#define B_BE_BT_COEX_TBL_0_2_SH 0
+#define B_BE_BT_COEX_TBL_0_2_MSK 0xffffffffL
+
+#define R_BE_BT_COEX_TABLE_1_2 0xDB38
+#define R_BE_BT_COEX_TABLE_1_2_C1 0xFB38
+#define B_BE_BT_COEX_TBL_1_2_SH 0
+#define B_BE_BT_COEX_TBL_1_2_MSK 0xffffffffL
+
+#define R_BE_BT_COEX_TABLE_2_2 0xDB3C
+#define R_BE_BT_COEX_TABLE_2_2_C1 0xFB3C
+#define B_BE_BT_COEX_TBL_2_2_SH 0
+#define B_BE_BT_COEX_TBL_2_2_MSK 0xffffffffL
+
+#define R_BE_BT_COEX_TABLE_3_2 0xDB40
+#define R_BE_BT_COEX_TABLE_3_2_C1 0xFB40
+#define B_BE_BT_COEX_TBL_3_2_SH 0
+#define B_BE_BT_COEX_TBL_3_2_MSK 0xffffffffL
+
+#define R_BE_BT_BREAK_TABLE_2 0xDB44
+#define R_BE_BT_BREAK_TABLE_2_C1 0xFB44
+#define B_BE_BREAK_WL_2_SH 16
+#define B_BE_BREAK_WL_2_MSK 0xffff
+#define B_BE_BREAK_BT_2_SH 0
+#define B_BE_BREAK_BT_2_MSK 0xffff
+
+//
+// WL_BE_Reg_HAXIDMA.xls
+//
+
+//
+// PCIE
+//
+
+#define R_BE_HAXI_INIT_CFG1 0x1000
+#define B_BE_CFG_WD_PERIOD_IDLE_SH 28
+#define B_BE_CFG_WD_PERIOD_IDLE_MSK 0xf
+#define B_BE_CFG_WD_PERIOD_ACTIVE_SH 24
+#define B_BE_CFG_WD_PERIOD_ACTIVE_MSK 0xf
+#define B_BE_EN_RO_IDX_UPD_BY_IO BIT(19)
+#define B_BE_RST_KEEP_REG BIT(18)
+#define B_BE_FLUSH_HAXI_MST BIT(17)
+#define B_BE_SET_BDRAM_BOUND BIT(16)
+#define B_BE_ADDRINFO_ALIGN4B_EN BIT(15)
+#define B_BE_RXBD_DONE_MODE_SH 13
+#define B_BE_RXBD_DONE_MODE_MSK 0x3
+#define B_BE_RXQ_RXBD_MODE_SH 11
+#define B_BE_RXQ_RXBD_MODE_MSK 0x3
+#define B_BE_DMA_MODE_SH 8
+#define B_BE_DMA_MODE_MSK 0x7
+#define B_BE_STOP_AXI_MST BIT(7)
+#define B_BE_RXDMA_ALIGN64B_EN BIT(6)
+#define B_BE_RXDMA_EN BIT(5)
+#define B_BE_TXDMA_EN BIT(4)
+#define B_BE_MAX_RXDMA_SH 2
+#define B_BE_MAX_RXDMA_MSK 0x3
+#define B_BE_MAX_TXDMA_SH 0
+#define B_BE_MAX_TXDMA_MSK 0x3
+
+#define R_BE_HAXI_DMA_RXQ_APPLEN 0x1004
+#define B_BE_RXDMA_EXT_LEN_SH 0
+#define B_BE_RXDMA_EXT_LEN_MSK 0x3fff
+
+#define R_BE_HAXI_TRIG_PCIE_L0 0x1008
+#define B_BE_AXIDMA_TRIG_PCIEL0_LTR_EN BIT(3)
+#define B_BE_AXIDMA_TRIG_PCIEL0_WP_EN BIT(2)
+#define B_BE_AXIDMA_TRIG_PCIEL0_RX_EN BIT(1)
+#define B_BE_AXIDMA_TRIG_PCIEL0_TX_EN BIT(0)
+
+#define R_BE_HAXI_DMA_STOP1 0x1010
+#define B_BE_STOP_WPDMA BIT(31)
+#define B_BE_STOP_CH14 BIT(14)
+#define B_BE_STOP_CH13 BIT(13)
+#define B_BE_STOP_CH12 BIT(12)
+#define B_BE_STOP_CH11 BIT(11)
+#define B_BE_STOP_CH10 BIT(10)
+#define B_BE_STOP_CH9 BIT(9)
+#define B_BE_STOP_CH8 BIT(8)
+#define B_BE_STOP_CH7 BIT(7)
+#define B_BE_STOP_CH6 BIT(6)
+#define B_BE_STOP_CH5 BIT(5)
+#define B_BE_STOP_CH4 BIT(4)
+#define B_BE_STOP_CH3 BIT(3)
+#define B_BE_STOP_CH2 BIT(2)
+#define B_BE_STOP_CH1 BIT(1)
+#define B_BE_STOP_CH0 BIT(0)
+
+#define R_BE_TXBD_RWPTR_CLR1 0x1014
+#define B_BE_CLR_CH14_IDX BIT(14)
+#define B_BE_CLR_CH13_IDX BIT(13)
+#define B_BE_CLR_CH12_IDX BIT(12)
+#define B_BE_CLR_CH11_IDX BIT(11)
+#define B_BE_CLR_CH10_IDX BIT(10)
+#define B_BE_CLR_CH9_IDX BIT(9)
+#define B_BE_CLR_CH8_IDX BIT(8)
+#define B_BE_CLR_CH7_IDX BIT(7)
+#define B_BE_CLR_CH6_IDX BIT(6)
+#define B_BE_CLR_CH5_IDX BIT(5)
+#define B_BE_CLR_CH4_IDX BIT(4)
+#define B_BE_CLR_CH3_IDX BIT(3)
+#define B_BE_CLR_CH2_IDX BIT(2)
+#define B_BE_CLR_CH1_IDX BIT(1)
+#define B_BE_CLR_CH0_IDX BIT(0)
+
+#define R_BE_HAXI_DMA_BUSY1 0x101C
+#define B_BE_AXI_MST_BUSY BIT(31)
+#define B_BE_NOW_WP BIT(30)
+#define B_BE_CH14_BUSY BIT(14)
+#define B_BE_CH13_BUSY BIT(13)
+#define B_BE_CH12_BUSY BIT(12)
+#define B_BE_CH11_BUSY BIT(11)
+#define B_BE_CH10_BUSY BIT(10)
+#define B_BE_CH9_BUSY BIT(9)
+#define B_BE_CH8_BUSY BIT(8)
+#define B_BE_CH7_BUSY BIT(7)
+#define B_BE_CH6_BUSY BIT(6)
+#define B_BE_CH5_BUSY BIT(5)
+#define B_BE_CH4_BUSY BIT(4)
+#define B_BE_CH3_BUSY BIT(3)
+#define B_BE_CH2_BUSY BIT(2)
+#define B_BE_CH1_BUSY BIT(1)
+#define B_BE_CH0_BUSY BIT(0)
+
+#define R_BE_CH0_TXBD_NUM 0x1024
+#define B_BE_TX_FLAG_CH0 BIT(14)
+#define B_BE_TX_CH0_NUM_SH 0
+#define B_BE_TX_CH0_NUM_MSK 0x3ff
+
+#define R_BE_CH1_TXBD_NUM 0x1026
+#define B_BE_TX_FLAG_CH1 BIT(14)
+#define B_BE_TX_CH1_NUM_SH 0
+#define B_BE_TX_CH1_NUM_MSK 0x3ff
+
+#define R_BE_CH2_TXBD_NUM 0x1028
+#define B_BE_TX_FLAG_CH3 BIT(14)
+#define B_BE_TX_CH2_NUM_SH 0
+#define B_BE_TX_CH2_NUM_MSK 0x3ff
+
+#define R_BE_CH3_TXBD_NUM 0x102A
+#define B_BE_TX_CH3_NUM_SH 0
+#define B_BE_TX_CH3_NUM_MSK 0x3ff
+
+#define R_BE_CH4_TXBD_NUM 0x102C
+#define B_BE_TX_FLAG_CH4 BIT(14)
+#define B_BE_TX_CH4_NUM_SH 0
+#define B_BE_TX_CH4_NUM_MSK 0x3ff
+
+#define R_BE_CH5_TXBD_NUM 0x102E
+#define B_BE_TX_FLAG_CH5 BIT(14)
+#define B_BE_TX_CH5_NUM_SH 0
+#define B_BE_TX_CH5_NUM_MSK 0x3ff
+
+#define R_BE_CH6_TXBD_NUM 0x1030
+#define B_BE_TX_FLAG_CH6 BIT(14)
+#define B_BE_TX_CH6_NUM_SH 0
+#define B_BE_TX_CH6_NUM_MSK 0x3ff
+
+#define R_BE_CH7_TXBD_NUM 0x1032
+#define B_BE_TX_FLAG_CH7 BIT(14)
+#define B_BE_TX_CH7_NUM_SH 0
+#define B_BE_TX_CH7_NUM_MSK 0x3ff
+
+#define R_BE_CH8_TXBD_NUM 0x1034
+#define B_BE_TX_FLAG_CH8 BIT(14)
+#define B_BE_TX_CH8_NUM_SH 0
+#define B_BE_TX_CH8_NUM_MSK 0x3ff
+
+#define R_BE_CH9_TXBD_NUM 0x1036
+#define B_BE_TX_FLAG_CH9 BIT(14)
+#define B_BE_TX_CH9_NUM_SH 0
+#define B_BE_TX_CH9_NUM_MSK 0x3ff
+
+#define R_BE_CH10_TXBD_NUM 0x1038
+#define B_BE_TX_FLAG_CH10 BIT(14)
+#define B_BE_TX_CH10_NUM_SH 0
+#define B_BE_TX_CH10_NUM_MSK 0x3ff
+
+#define R_BE_CH11_TXBD_NUM 0x103A
+#define B_BE_TX_FLAG_CH11 BIT(14)
+#define B_BE_TX_CH11_NUM_SH 0
+#define B_BE_TX_CH11_NUM_MSK 0x3ff
+
+#define R_BE_CH12_TXBD_NUM 0x103C
+#define B_BE_TX_FLAG_CH12 BIT(14)
+#define B_BE_TX_CH12_NUM_SH 0
+#define B_BE_TX_CH12_NUM_MSK 0x3ff
+
+#define R_BE_CH13_TXBD_NUM 0x1040
+#define B_BE_TX_FLAG_CH13 BIT(14)
+#define B_BE_TX_CH13_NUM_SH 0
+#define B_BE_TX_CH13_NUM_MSK 0x3ff
+
+#define R_BE_CH14_TXBD_NUM 0x1042
+#define B_BE_TX_FLAG_CH14 BIT(14)
+#define B_BE_TX_CH14_NUM_SH 0
+#define B_BE_TX_CH14_NUM_MSK 0x3ff
+
+#define R_BE_CH0_TXBD_IDX 0x1058
+#define B_BE_TX_CH0_DMA_IDX_SH 16
+#define B_BE_TX_CH0_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH0_CPU_IDX_SH 0
+#define B_BE_TX_CH0_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH1_TXBD_IDX 0x105C
+#define B_BE_TX_CH1_DMA_IDX_SH 16
+#define B_BE_TX_CH1_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH1_CPU_IDX_SH 0
+#define B_BE_TX_CH1_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH2_TXBD_IDX 0x1060
+#define B_BE_TX_CH2_DMA_IDX_SH 16
+#define B_BE_TX_CH2_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH2_CPU_IDX_SH 0
+#define B_BE_TX_CH2_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH3_TXBD_IDX 0x1064
+#define B_BE_TX_CH3_DMA_IDX_SH 16
+#define B_BE_TX_CH3_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH3_CPU_IDX_SH 0
+#define B_BE_TX_CH3_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH4_TXBD_IDX 0x1068
+#define B_BE_TX_CH4_DMA_IDX_SH 16
+#define B_BE_TX_CH4_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH4_CPU_IDX_SH 0
+#define B_BE_TX_CH4_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH5_TXBD_IDX 0x106C
+#define B_BE_TX_CH5_DMA_IDX_SH 16
+#define B_BE_TX_CH5_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH5_CPU_IDX_SH 0
+#define B_BE_TX_CH5_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH6_TXBD_IDX 0x1070
+#define B_BE_TX_CH6_DMA_IDX_SH 16
+#define B_BE_TX_CH6_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH6_CPU_IDX_SH 0
+#define B_BE_TX_CH6_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH7_TXBD_IDX 0x1074
+#define B_BE_TX_CH7_DMA_IDX_SH 16
+#define B_BE_TX_CH7_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH7_CPU_IDX_SH 0
+#define B_BE_TX_CH7_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH8_TXBD_IDX 0x1078
+#define B_BE_TX_CH8_DMA_IDX_SH 16
+#define B_BE_TX_CH8_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH8_CPU_IDX_SH 0
+#define B_BE_TX_CH8_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH9_TXBD_IDX 0x107C
+#define B_BE_TX_CH9_DMA_IDX_SH 16
+#define B_BE_TX_CH9_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH9_CPU_IDX_SH 0
+#define B_BE_TX_CH9_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH10_TXBD_IDX 0x1080
+#define B_BE_TX_CH10_DMA_IDX_SH 16
+#define B_BE_TX_CH10_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH10_CPU_IDX_SH 0
+#define B_BE_TX_CH10_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH11_TXBD_IDX 0x1084
+#define B_BE_TX_CH11_DMA_IDX_SH 16
+#define B_BE_TX_CH11_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH11_CPU_IDX_SH 0
+#define B_BE_TX_CH11_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH12_TXBD_IDX 0x1088
+#define B_BE_TX_CH12_DMA_IDX_SH 16
+#define B_BE_TX_CH12_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH12_CPU_IDX_SH 0
+#define B_BE_TX_CH12_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH13_TXBD_IDX 0x108C
+#define B_BE_TX_CH13_DMA_IDX_SH 16
+#define B_BE_TX_CH13_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH13_CPU_IDX_SH 0
+#define B_BE_TX_CH13_CPU_IDX_MSK 0x3ff
+
+#define R_BE_CH14_TXBD_IDX 0x1090
+#define B_BE_TX_CH14_DMA_IDX_SH 16
+#define B_BE_TX_CH14_DMA_IDX_MSK 0x3ff
+#define B_BE_TX_CH14_CPU_IDX_SH 0
+#define B_BE_TX_CH14_CPU_IDX_MSK 0x3ff
+
+#define R_BE_HAXI_HIMR00 0x10B0
+#define B_BE_RPQBD_FULL_INT_EN BIT(24)
+#define B_BE_RDU_INT_EN BIT(23)
+#define B_BE_RXDMA_STUCK_INT_EN BIT(22)
+#define B_BE_TXDMA_STUCK_INT_EN BIT(21)
+#define B_BE_TXDMA_CH14_INT_EN BIT(20)
+#define B_BE_TXDMA_CH13_INT_EN BIT(19)
+#define B_BE_TXDMA_CH12_INT_EN BIT(18)
+#define B_BE_TXDMA_CH11_INT_EN BIT(17)
+#define B_BE_TXDMA_CH10_INT_EN BIT(16)
+#define B_BE_TXDMA_CH9_INT_EN BIT(15)
+#define B_BE_TXDMA_CH8_INT_EN BIT(14)
+#define B_BE_TXDMA_CH7_INT_EN BIT(13)
+#define B_BE_TXDMA_CH6_INT_EN BIT(12)
+#define B_BE_TXDMA_CH5_INT_EN BIT(11)
+#define B_BE_TXDMA_CH4_INT_EN BIT(10)
+#define B_BE_TXDMA_CH3_INT_EN BIT(9)
+#define B_BE_TXDMA_CH2_INT_EN BIT(8)
+#define B_BE_TXDMA_CH1_INT_EN BIT(7)
+#define B_BE_TXDMA_CH0_INT_EN BIT(6)
+#define B_BE_RPQ1DMA_INT_EN BIT(5)
+#define B_BE_RX1P1DMA_INT_EN BIT(4)
+#define B_BE_RX1DMA_INT_EN BIT(3)
+#define B_BE_RPQ0DMA_INT_EN BIT(2)
+#define B_BE_RX0P1DMA_INT_EN BIT(1)
+#define B_BE_RX0DMA_INT_EN BIT(0)
+
+#define R_BE_HAXI_HISR00 0x10B4
+#define B_BE_RPQBD_FULL_INT BIT(24)
+#define B_BE_RDU_INT BIT(23)
+#define B_BE_RXDMA_STUCK_INT BIT(22)
+#define B_BE_TXDMA_STUCK_INT BIT(21)
+#define B_BE_TXDMA_CH14_INT BIT(20)
+#define B_BE_TXDMA_CH13_INT BIT(19)
+#define B_BE_TXDMA_CH12_INT BIT(18)
+#define B_BE_TXDMA_CH11_INT BIT(17)
+#define B_BE_TXDMA_CH10_INT BIT(16)
+#define B_BE_TXDMA_CH9_INT BIT(15)
+#define B_BE_TXDMA_CH8_INT BIT(14)
+#define B_BE_TXDMA_CH7_INT BIT(13)
+#define B_BE_TXDMA_CH6_INT BIT(12)
+#define B_BE_TXDMA_CH5_INT BIT(11)
+#define B_BE_TXDMA_CH4_INT BIT(10)
+#define B_BE_TXDMA_CH3_INT BIT(9)
+#define B_BE_TXDMA_CH2_INT BIT(8)
+#define B_BE_TXDMA_CH1_INT BIT(7)
+#define B_BE_TXDMA_CH0_INT BIT(6)
+#define B_BE_RPQ1DMA_INT BIT(5)
+#define B_BE_RX1P1DMA_INT BIT(4)
+#define B_BE_RX1DMA_INT BIT(3)
+#define B_BE_RPQ0DMA_INT BIT(2)
+#define B_BE_RX0P1DMA_INT BIT(1)
+#define B_BE_RX0DMA_INT BIT(0)
+
+#define R_BE_HAXI_IDCT_MSK 0x10B8
+#define B_BE__TXBD_LEN0_ERR_IDCT_MSK BIT(3)
+#define B_BE__TXBD_4KBOUND_ERR_IDCT_MSK BIT(2)
+#define B_BE_RXMDA_STUCK_IDCT_MSK BIT(1)
+#define B_BE_TXMDA_STUCK_IDCT_MSK BIT(0)
+
+#define R_BE_HAXI_IDCT 0x10BC
+#define B_BE__TXBD_LEN0_ERR_IDCT BIT(3)
+#define B_BE__TXBD_4KBOUND_ERR_IDCT BIT(2)
+#define B_BE_RXMDA_STUCK_IDCT BIT(1)
+#define B_BE_TXMDA_STUCK_IDCT BIT(0)
+
+#define R_BE_HAXI_DBG_CTRL 0x1100
+#define B_BE_EN_CHKDSC_NO_RX_STUCK BIT(2)
+#define B_BE_EN_FIFO_FULL_NO_TX_STUCK BIT(1)
+#define B_BE_EN_DBG_STUCK BIT(0)
+
+#define R_BE_DBG_ERR_FLAG 0x1104
+#define B_BE_HAXI_MSTR_WDT_TO BIT(11)
+#define B_BE_HAXI_ROQ1_FULL BIT(10)
+#define B_BE_HAXI_RPQ1_FULL BIT(9)
+#define B_BE_HAXI_RXQ1_FULL BIT(8)
+#define B_BE_HAXI_ROQ0_FULL BIT(7)
+#define B_BE_HAXI_RPQ0_FULL BIT(6)
+#define B_BE_HAXI_RXQ0_FULL BIT(5)
+#define B_BE_RX_STUCK_V1 BIT(4)
+#define B_BE_TX_STUCK_V1 BIT(3)
+#define B_BE_HAXI_RXP1_ERR0 BIT(2)
+#define B_BE_HAXI_TXBD_LEN0 BIT(1)
+#define B_BE_HAXI_TXBD_4KBOUD_LENERR BIT(0)
+
+#define R_BE_HAXI_INFO 0x1108
+#define B_BE_RXDMA_IDLE BIT(1)
+#define B_BE_TXDMA_IDLE BIT(0)
+
+#define R_BE_HAXI_MST_WDT_TIMEOUT_SEL 0x110C
+#define B_BE_AXI_MST_WDT_TIMEOUT_SEL_SH 0
+#define B_BE_AXI_MST_WDT_TIMEOUT_SEL_MSK 0x1f
+
+#define R_BE_INT_MIT_TX 0x1180
+#define B_BE_TXMIT_CH12_SEL BIT(31)
+#define B_BE_TXMIT_CH11_SEL BIT(30)
+#define B_BE_TXMIT_CH10_SEL BIT(29)
+#define B_BE_TXMIT_CH9_SEL BIT(28)
+#define B_BE_TXMIT_CH8_SEL BIT(27)
+#define B_BE_TXMIT_ACH7_SEL BIT(26)
+#define B_BE_TXMIT_ACH6_SEL BIT(25)
+#define B_BE_TXMIT_ACH5_SEL BIT(24)
+#define B_BE_TXMIT_ACH4_SEL BIT(23)
+#define B_BE_TXMIT_ACH3_SEL BIT(22)
+#define B_BE_TXMIT_ACH2_SEL BIT(21)
+#define B_BE_TXMIT_ACH1_SEL BIT(20)
+#define B_BE_TXMIT_ACH0_SEL BIT(19)
+#define B_BE_MIT_TXTIMER_UNIT_SH 16
+#define B_BE_MIT_TXTIMER_UNIT_MSK 0x3
+#define B_BE_MIT_TXCOUNTER_MATCH_SH 8
+#define B_BE_MIT_TXCOUNTER_MATCH_MSK 0xff
+#define B_BE_MIT_TXTIMER_MATCH_SH 0
+#define B_BE_MIT_TXTIMER_MATCH_MSK 0xff
+
+#define R_BE_INT_MIT_RX 0x1184
+#define B_BE_RXMIT_RXQ1P2_SEL BIT(21)
+#define B_BE_RXMIT_RXQ1P1_SEL BIT(20)
+#define B_BE_RXMIT_RXQ0P2_SEL BIT(19)
+#define B_BE_RXMIT_RXQ0P1_SEL BIT(18)
+#define B_BE_MIT_RXTIMER_UNIT_SH 16
+#define B_BE_MIT_RXTIMER_UNIT_MSK 0x3
+#define B_BE_MIT_RXCOUNTER_MATCH_SH 8
+#define B_BE_MIT_RXCOUNTER_MATCH_MSK 0xff
+#define B_BE_MIT_RXTIMER_MATCH_SH 0
+#define B_BE_MIT_RXTIMER_MATCH_MSK 0xff
+
+#define R_BE_RXBD_RWPTR_CLR1 0x1200
+#define B_BE_CLR_ROQ1_IDX BIT(6)
+#define B_BE_CLR_RPQ1_IDX BIT(5)
+#define B_BE_CLR_RXQ1_IDX BIT(4)
+#define B_BE_CLR_ROQ0_IDX BIT(2)
+#define B_BE_CLR_RPQ0_IDX BIT(1)
+#define B_BE_CLR_RXQ0_IDX BIT(0)
+
+#define R_BE_HAXI_EXP_CTRL 0x1204
+#define B_BE_R_NO_SEC_ACCESS BIT(31)
+#define B_BE_MAX_OUSTD_NUM_SH 0
+#define B_BE_MAX_OUSTD_NUM_MSK 0x7
+
+#define R_BE_HAXI_DMA_BUSY2 0x1208
+#define B_BE_ROQ1_BUSY BIT(6)
+#define B_BE_RPQ1_BUSY BIT(5)
+#define B_BE_RXQ1_BUSY BIT(4)
+#define B_BE_ROQ0_BUSY BIT(2)
+#define B_BE_RPQ0_BUSY BIT(1)
+#define B_BE_RXQ0_BUSY BIT(0)
+
+#define R_BE_RXQ0_RXBD_NUM 0x1210
+#define B_BE_RXQ0_DESC_NUM_SH 0
+#define B_BE_RXQ0_DESC_NUM_MSK 0x3ff
+
+#define R_BE_RPQ0_RXBD_NUM 0x1212
+#define B_BE_RPQ0_DESC_NUM_SH 0
+#define B_BE_RPQ0_DESC_NUM_MSK 0x3ff
+
+#define R_BE_ROQ0_RXBD_NUM 0x1214
+#define B_BE_ROQ0_DESC_NUM_SH 0
+#define B_BE_ROQ0_DESC_NUM_MSK 0x3ff
+
+#define R_BE_RXQ1_RXBD_NUM 0x1218
+#define B_BE_RXQ1_DESC_NUM_SH 0
+#define B_BE_RXQ1_DESC_NUM_MSK 0x3ff
+
+#define R_BE_RPQ1_RXBD_NUM 0x121A
+#define B_BE_RPQ1_DESC_NUM_SH 0
+#define B_BE_RPQ1_DESC_NUM_MSK 0x3ff
+
+#define R_BE_ROQ1_RXBD_NUM 0x121C
+#define B_BE_ROQ1_DESC_NUM_SH 0
+#define B_BE_ROQ1_DESC_NUM_MSK 0x3ff
+
+#define R_BE_RXQ0_RXBD_IDX 0x1220
+#define B_BE_RX_CH0_DMA_IDX_SH 16
+#define B_BE_RX_CH0_DMA_IDX_MSK 0x3ff
+#define B_BE_RX_CH0_CPU_IDX_SH 0
+#define B_BE_RX_CH0_CPU_IDX_MSK 0x3ff
+
+#define R_BE_RPQ0_RXBD_IDX 0x1224
+#define B_BE_RX_CH1_DMA_IDX_SH 16
+#define B_BE_RX_CH1_DMA_IDX_MSK 0x3ff
+#define B_BE_RX_CH1_CPU_IDX_SH 0
+#define B_BE_RX_CH1_CPU_IDX_MSK 0x3ff
+
+#define R_BE_ROQ0_RXBD_IDX 0x1228
+#define B_BE_RX_CH2_DMA_IDX_SH 16
+#define B_BE_RX_CH2_DMA_IDX_MSK 0x3ff
+#define B_BE_RX_CH2_CPU_IDX_SH 0
+#define B_BE_RX_CH2_CPU_IDX_MSK 0x3ff
+
+#define R_BE_RXQ1_RXBD_IDX 0x122C
+#define B_BE_RX_CH4_DMA_IDX_SH 16
+#define B_BE_RX_CH4_DMA_IDX_MSK 0x3ff
+#define B_BE_RX_CH4_CPU_IDX_SH 0
+#define B_BE_RX_CH4_CPU_IDX_MSK 0x3ff
+
+#define R_BE_RPQ1_RXBD_IDX 0x1230
+#define B_BE_RX_CH5_DMA_IDX_SH 16
+#define B_BE_RX_CH5_DMA_IDX_MSK 0x3ff
+#define B_BE_RX_CH5_CPU_IDX_SH 0
+#define B_BE_RX_CH5_CPU_IDX_MSK 0x3ff
+
+#define R_BE_ROQ1_RXBD_IDX 0x1234
+#define B_BE_RX_CH6_DMA_IDX_SH 16
+#define B_BE_RX_CH6_DMA_IDX_MSK 0x3ff
+#define B_BE_RX_CH6_CPU_IDX_SH 0
+#define B_BE_RX_CH6_CPU_IDX_MSK 0x3ff
+
+#define R_BE_RXQ0_RXBD_DESA_L 0x1238
+#define B_BE_RX_CH0_DESA_L_SH 0
+#define B_BE_RX_CH0_DESA_L_MSK 0xffffffffL
+
+#define R_BE_RXQ0_RXBD_DESA_H 0x123C
+#define B_BE_RX_CH0_DESA_H_SH 0
+#define B_BE_RX_CH0_DESA_H_MSK 0xff
+
+#define R_BE_RPQ0_RXBD_DESA_L 0x1240
+#define B_BE_RX_CH1_DESA_L_SH 0
+#define B_BE_RX_CH1_DESA_L_MSK 0xffffffffL
+
+#define R_BE_RPQ0_RXBD_DESA_H 0x1244
+#define B_BE_RX_CH1_DESA_H_SH 0
+#define B_BE_RX_CH1_DESA_H_MSK 0xff
+
+#define R_BE_ROQ0_RXBD_DESA_L 0x1248
+#define B_BE_RX_CH2_DESA_L_SH 0
+#define B_BE_RX_CH2_DESA_L_MSK 0xffffffffL
+
+#define R_BE_ROQ0_RXBD_DESA_H 0x124C
+#define B_BE_RX_CH2_DESA_H_SH 0
+#define B_BE_RX_CH2_DESA_H_MSK 0xff
+
+#define R_BE_RXQ1_RXBD_DESA_L 0x1250
+#define B_BE_RX_CH4_DESA_L_SH 0
+#define B_BE_RX_CH4_DESA_L_MSK 0xffffffffL
+
+#define R_BE_RXQ1_RXBD_DESA_H 0x1254
+#define B_BE_RX_CH4_DESA_H_SH 0
+#define B_BE_RX_CH4_DESA_H_MSK 0xff
+
+#define R_BE_RPQ1_RXBD_DESA_L 0x1258
+#define B_BE_RX_CH5_DESA_L_SH 0
+#define B_BE_RX_CH5_DESA_L_MSK 0xffffffffL
+
+#define R_BE_RPQ1_RXBD_DESA_H 0x125C
+#define B_BE_RX_CH5_DESA_H_SH 0
+#define B_BE_RX_CH5_DESA_H_MSK 0xff
+
+#define R_BE_ROQ1_RXBD_DESA_L 0x1260
+#define B_BE_RX_CH6_DESA_L_SH 0
+#define B_BE_RX_CH6_DESA_L_MSK 0xffffffffL
+
+#define R_BE_ROQ1_RXBD_DESA_H 0x1264
+#define B_BE_RX_CH6_DESA_H_SH 0
+#define B_BE_RX_CH6_DESA_H_MSK 0xff
+
+#define R_BE_CH0_TXBD_DESA_L 0x1268
+#define B_BE_TX_CH0_DESA_L_SH 0
+#define B_BE_TX_CH0_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH0_TXBD_DESA_H 0x126C
+#define B_BE_TX_CH0_DESA_H_SH 0
+#define B_BE_TX_CH0_DESA_H_MSK 0xff
+
+#define R_BE_CH1_TXBD_DESA_L 0x1270
+#define B_BE_TX_CH1_DESA_L_SH 0
+#define B_BE_TX_CH1_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH1_TXBD_DESA_H 0x1274
+#define B_BE_TX_CH1_DESA_H_SH 0
+#define B_BE_TX_CH1_DESA_H_MSK 0xff
+
+#define R_BE_CH2_TXBD_DESA_L 0x1278
+#define B_BE_TX_CH2_DESA_L_SH 0
+#define B_BE_TX_CH2_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH2_TXBD_DESA_H 0x127C
+#define B_BE_TX_CH2_DESA_H_SH 0
+#define B_BE_TX_CH2_DESA_H_MSK 0xff
+
+#define R_BE_CH3_TXBD_DESA_L 0x1280
+#define B_BE_TX_CH3_DESA_L_SH 0
+#define B_BE_TX_CH3_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH3_TXBD_DESA_H 0x1284
+#define B_BE_TX_CH3_DESA_H_SH 0
+#define B_BE_TX_CH3_DESA_H_MSK 0xff
+
+#define R_BE_CH4_TXBD_DESA_L 0x1288
+#define B_BE_TX_CH4_DESA_L_SH 0
+#define B_BE_TX_CH4_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH4_TXBD_DESA_H 0x128C
+#define B_BE_TX_CH4_DESA_H_SH 0
+#define B_BE_TX_CH4_DESA_H_MSK 0xff
+
+#define R_BE_CH5_TXBD_DESA_L 0x1290
+#define B_BE_TX_CH5_DESA_L_SH 0
+#define B_BE_TX_CH5_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH5_TXBD_DESA_H 0x1294
+#define B_BE_TX_CH5_DESA_H_SH 0
+#define B_BE_TX_CH5_DESA_H_MSK 0xff
+
+#define R_BE_CH6_TXBD_DESA_L 0x1298
+#define B_BE_TX_CH6_DESA_L_SH 0
+#define B_BE_TX_CH6_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH6_TXBD_DESA_H 0x129C
+#define B_BE_TX_CH6_DESA_H_SH 0
+#define B_BE_TX_CH6_DESA_H_MSK 0xff
+
+#define R_BE_CH7_TXBD_DESA_L 0x12A0
+#define B_BE_TX_CH7_DESA_L_SH 0
+#define B_BE_TX_CH7_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH7_TXBD_DESA_H 0x12A4
+#define B_BE_TX_CH7_DESA_H_SH 0
+#define B_BE_TX_CH7_DESA_H_MSK 0xff
+
+#define R_BE_CH8_TXBD_DESA_L 0x12A8
+#define B_BE_TX_CH8_DESA_L_SH 0
+#define B_BE_TX_CH8_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH8_TXBD_DESA_H 0x12AC
+#define B_BE_TX_CH8_DESA_H_SH 0
+#define B_BE_TX_CH8_DESA_H_MSK 0xff
+
+#define R_BE_CH9_TXBD_DESA_L 0x12B0
+#define B_BE_TX_CH9_DESA_L_SH 0
+#define B_BE_TX_CH9_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH9_TXBD_DESA_H 0x12B4
+#define B_BE_TX_CH9_DESA_H_SH 0
+#define B_BE_TX_CH9_DESA_H_MSK 0xff
+
+#define R_BE_CH10_TXBD_DESA_L 0x12B8
+#define B_BE_TX_CH10_DESA_L_SH 0
+#define B_BE_TX_CH10_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH10_TXBD_DESA_H 0x12BC
+#define B_BE_TX_CH10_DESA_H_SH 0
+#define B_BE_TX_CH10_DESA_H_MSK 0xff
+
+#define R_BE_CH11_TXBD_DESA_L 0x12C0
+#define B_BE_TX_CH11_DESA_L_SH 0
+#define B_BE_TX_CH11_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH11_TXBD_DESA_H 0x12C4
+#define B_BE_TX_CH11_DESA_H_SH 0
+#define B_BE_TX_CH11_DESA_H_MSK 0xff
+
+#define R_BE_CH12_TXBD_DESA_L 0x12C8
+#define B_BE_TX_CH12_DESA_L_SH 0
+#define B_BE_TX_CH12_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH12_TXBD_DESA_H 0x12CC
+#define B_BE_TX_CH12_DESA_H_SH 0
+#define B_BE_TX_CH12_DESA_H_MSK 0xff
+
+#define R_BE_CH13_TXBD_DESA_L 0x12D0
+#define B_BE_TX_CH13_DESA_L_SH 0
+#define B_BE_TX_CH13_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH13_TXBD_DESA_H 0x12D4
+#define B_BE_TX_CH13_DESA_H_SH 0
+#define B_BE_TX_CH13_DESA_H_MSK 0xff
+
+#define R_BE_CH14_TXBD_DESA_L 0x12D8
+#define B_BE_TX_CH14_DESA_L_SH 0
+#define B_BE_TX_CH14_DESA_L_MSK 0xffffffffL
+
+#define R_BE_CH14_TXBD_DESA_H 0x12DC
+#define B_BE_TX_CH14_DESA_H_SH 0
+#define B_BE_TX_CH14_DESA_H_MSK 0xff
+
+#define R_BE_RX_CH0_CH1_CLOSE_TAG 0x12E0
+#define B_BE_CH1_RXBUF_CLOSE_TAG_SH 16
+#define B_BE_CH1_RXBUF_CLOSE_TAG_MSK 0x1fff
+#define B_BE_CH0_RXBUF_CLOSE_TAG_SH 0
+#define B_BE_CH0_RXBUF_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_RX_CH2_CH3_CLOSE_TAG 0x12E4
+#define B_BE_CH3_RXBUF_CLOSE_TAG_SH 16
+#define B_BE_CH3_RXBUF_CLOSE_TAG_MSK 0x1fff
+#define B_BE_CH2_RXBUF_CLOSE_TAG_SH 0
+#define B_BE_CH2_RXBUF_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_BD_ADDR_H 0x12F0
+#define B_BE_BD_ADDR_H_SH 8
+#define B_BE_BD_ADDR_H_MSK 0xffffff
+
+#define R_BE_WD_ADDR_H 0x12F4
+#define B_BE_WD_ADDR_H_SH 8
+#define B_BE_WD_ADDR_H_MSK 0xffffff
+
+#define R_BE_WP_ADDR_H 0x12F8
+#define B_BE_WP_ADDR_H_SH 8
+#define B_BE_WP_ADDR_H_MSK 0xffffff
+
+#define R_BE_RXP1_ADDR_H 0x12FC
+#define B_BE_RXP1_ADDR_H_SH 8
+#define B_BE_RXP1_ADDR_H_MSK 0xffffff
+
+#define R_BE_RX_ADDR_H 0x1300
+#define B_BE_RX_ADDR_H_SH 8
+#define B_BE_RX_ADDR_H_MSK 0xffffff
+
+#define R_BE_CH0_BDRAM_CTRL 0x1400
+#define B_BE_CH0_BDRAM_MIN_SH 16
+#define B_BE_CH0_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH0_BDRAM_NUM_SH 8
+#define B_BE_CH0_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH0_BDRAM_SIDX_SH 0
+#define B_BE_CH0_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH1_BDRAM_CTRL 0x1404
+#define B_BE_CH1_BDRAM_MIN_SH 16
+#define B_BE_CH1_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH1_BDRAM_NUM_SH 8
+#define B_BE_CH1_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH1_BDRAM_SIDX_SH 0
+#define B_BE_CH1_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH2_BDRAM_CTRL 0x1408
+#define B_BE_CH2_BDRAM_MIN_SH 16
+#define B_BE_CH2_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH2_BDRAM_NUM_SH 8
+#define B_BE_CH2_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH2_BDRAM_SIDX_SH 0
+#define B_BE_CH2_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH3_BDRAM_CTRL 0x140C
+#define B_BE_CH3_BDRAM_MIN_SH 16
+#define B_BE_CH3_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH3_BDRAM_NUM_SH 8
+#define B_BE_CH3_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH3_BDRAM_SIDX_SH 0
+#define B_BE_CH3_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH4_BDRAM_CTRL 0x1410
+#define B_BE_CH4_BDRAM_MIN_SH 16
+#define B_BE_CH4_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH4_BDRAM_NUM_SH 8
+#define B_BE_CH4_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH4_BDRAM_SIDX_SH 0
+#define B_BE_CH4_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH5_BDRAM_CTRL 0x1414
+#define B_BE_CH5_BDRAM_MIN_SH 16
+#define B_BE_CH5_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH5_BDRAM_NUM_SH 8
+#define B_BE_CH5_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH5_BDRAM_SIDX_SH 0
+#define B_BE_CH5_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH6_BDRAM_CTRL 0x1418
+#define B_BE_CH6_BDRAM_MIN_SH 16
+#define B_BE_CH6_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH6_BDRAM_NUM_SH 8
+#define B_BE_CH6_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH6_BDRAM_SIDX_SH 0
+#define B_BE_CH6_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH7_BDRAM_CTRL 0x141C
+#define B_BE_CH7_BDRAM_MIN_SH 16
+#define B_BE_CH7_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH7_BDRAM_NUM_SH 8
+#define B_BE_CH7_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH7_BDRAM_SIDX_SH 0
+#define B_BE_CH7_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH8_BDRAM_CTRL 0x1420
+#define B_BE_CH8_BDRAM_MIN_SH 16
+#define B_BE_CH8_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH8_BDRAM_NUM_SH 8
+#define B_BE_CH8_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH8_BDRAM_SIDX_SH 0
+#define B_BE_CH8_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH9_BDRAM_CTRL 0x1424
+#define B_BE_CH9_BDRAM_MIN_SH 16
+#define B_BE_CH9_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH9_BDRAM_NUM_SH 8
+#define B_BE_CH9_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH9_BDRAM_SIDX_SH 0
+#define B_BE_CH9_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH10_BDRAM_CTRL 0x1428
+#define B_BE_CH10_BDRAM_MIN_SH 16
+#define B_BE_CH10_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH10_BDRAM_NUM_SH 8
+#define B_BE_CH10_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH10_BDRAM_SIDX_SH 0
+#define B_BE_CH10_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH11_BDRAM_CTRL 0x142C
+#define B_BE_CH11_BDRAM_MIN_SH 16
+#define B_BE_CH11_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH11_BDRAM_NUM_SH 8
+#define B_BE_CH11_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH11_BDRAM_SIDX_SH 0
+#define B_BE_CH11_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH12_BDRAM_CTRL 0x1430
+#define B_BE_CH12_BDRAM_MIN_SH 16
+#define B_BE_CH12_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH12_BDRAM_NUM_SH 8
+#define B_BE_CH12_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH12_BDRAM_SIDX_SH 0
+#define B_BE_CH12_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH13_BDRAM_CTRL 0x1434
+#define B_BE_CH13_BDRAM_MIN_SH 16
+#define B_BE_CH13_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH13_BDRAM_NUM_SH 8
+#define B_BE_CH13_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH13_BDRAM_SIDX_SH 0
+#define B_BE_CH13_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_CH14_BDRAM_CTRL 0x1438
+#define B_BE_CH14_BDRAM_MIN_SH 16
+#define B_BE_CH14_BDRAM_MIN_MSK 0x3f
+#define B_BE_CH14_BDRAM_NUM_SH 8
+#define B_BE_CH14_BDRAM_NUM_MSK 0x3f
+#define B_BE_CH14_BDRAM_SIDX_SH 0
+#define B_BE_CH14_BDRAM_SIDX_MSK 0x3f
+
+#define R_BE_SEL_BDRAM_RWPTR 0x143C
+#define B_BE_SEL_BDRAM_PTR_CH_SH 16
+#define B_BE_SEL_BDRAM_PTR_CH_MSK 0xf
+#define B_BE_SEL_BDRAM_WPTR_SH 8
+#define B_BE_SEL_BDRAM_WPTR_MSK 0x3f
+#define B_BE_SEL_BDRAM_RPTR_SH 0
+#define B_BE_SEL_BDRAM_RPTR_MSK 0x3f
+
+#define R_BE_WP_ADDR_H_SEL0_3 0x1440
+#define B_BE_WP_ADDR_H_SEL3_SH 24
+#define B_BE_WP_ADDR_H_SEL3_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL2_SH 16
+#define B_BE_WP_ADDR_H_SEL2_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL1_SH 8
+#define B_BE_WP_ADDR_H_SEL1_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL0_SH 0
+#define B_BE_WP_ADDR_H_SEL0_MSK 0xff
+
+#define R_BE_WP_ADDR_H_SEL4_7 0x1444
+#define B_BE_WP_ADDR_H_SEL7_SH 24
+#define B_BE_WP_ADDR_H_SEL7_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL6_SH 16
+#define B_BE_WP_ADDR_H_SEL6_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL5_SH 8
+#define B_BE_WP_ADDR_H_SEL5_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL4_SH 0
+#define B_BE_WP_ADDR_H_SEL4_MSK 0xff
+
+#define R_BE_WP_ADDR_H_SEL8_11 0x1448
+#define B_BE_WP_ADDR_H_SEL11_SH 24
+#define B_BE_WP_ADDR_H_SEL11_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL10_SH 16
+#define B_BE_WP_ADDR_H_SEL10_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL9_SH 8
+#define B_BE_WP_ADDR_H_SEL9_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL8_SH 0
+#define B_BE_WP_ADDR_H_SEL8_MSK 0xff
+
+#define R_BE_WP_ADDR_H_SEL12_15 0x144C
+#define B_BE_WP_ADDR_H_SEL15_SH 24
+#define B_BE_WP_ADDR_H_SEL15_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL14_SH 16
+#define B_BE_WP_ADDR_H_SEL14_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL13_SH 8
+#define B_BE_WP_ADDR_H_SEL13_MSK 0xff
+#define B_BE_WP_ADDR_H_SEL12_SH 0
+#define B_BE_WP_ADDR_H_SEL12_MSK 0xff
+
+#define R_BE_WR_TXBD_DATA 0x1500
+#define B_BE_WRITE_TXBD_DATA_SH 0
+#define B_BE_WRITE_TXBD_DATA_MSK 0xffffffffL
+
+#define R_BE_WR_PRECOST_REQ 0x1504
+#define B_BE_REQ_CH_PG_SH 0
+#define B_BE_REQ_CH_PG_MSK 0x1fff
+
+#define R_BE_LTR_DECISION_CTRL 0x1600
+#define B_BE_LAT_LTR_IDX_DRV_VLD BIT(16)
+#define B_BE_LAT_LTR_IDX_DRV_SH 14
+#define B_BE_LAT_LTR_IDX_DRV_MSK 0x3
+#define B_BE_LAT_LTR_IDX_FW_VLD BIT(13)
+#define B_BE_LAT_LTR_IDX_FW_SH 11
+#define B_BE_LAT_LTR_IDX_FW_MSK 0x3
+#define B_BE_LAT_LTR_IDX_HW_VLD BIT(10)
+#define B_BE_LAT_LTR_IDX_HW_SH 8
+#define B_BE_LAT_LTR_IDX_HW_MSK 0x3
+#define B_BE_LTR_REQ_DRV BIT(7)
+#define B_BE_LTR_IDX_DRV_SH 5
+#define B_BE_LTR_IDX_DRV_MSK 0x3
+#define B_BE_LTR_EN_PORT_SH 2
+#define B_BE_LTR_EN_PORT_MSK 0x7
+#define B_BE_LTR_SPACE_IDX_SH 0
+#define B_BE_LTR_SPACE_IDX_MSK 0x3
+
+#define R_BE_LTR_LATENCY_IDX0 0x1604
+#define B_BE_LTR_LATENCY_IDX0_SH 0
+#define B_BE_LTR_LATENCY_IDX0_MSK 0xffffffffL
+
+#define R_BE_LTR_LATENCY_IDX1 0x1608
+#define B_BE_LTR_LATENCY_IDX1_SH 0
+#define B_BE_LTR_LATENCY_IDX1_MSK 0xffffffffL
+
+#define R_BE_LTR_LATENCY_IDX2 0x160C
+#define B_BE_LTR_LATENCY_IDX2_SH 0
+#define B_BE_LTR_LATENCY_IDX2_MSK 0xffffffffL
+
+#define R_BE_LTR_LATENCY_IDX3 0x1610
+#define B_BE_LTR_LATENCY_IDX3_SH 0
+#define B_BE_LTR_LATENCY_IDX3_MSK 0xffffffffL
+
+#define R_BE_CURRENT_LTR_LATENCY 0x1614
+#define B_BE_CUR_LTR_LATENCY_SH 0
+#define B_BE_CUR_LTR_LATENCY_MSK 0xffffffffL
+
+#define R_BE_HCI_FC_CTRL 0x1700
+#define B_BE_HCI_FC_CH12_FULL_COND_SH 10
+#define B_BE_HCI_FC_CH12_FULL_COND_MSK 0x3
+#define B_BE_HCI_FC_WP_CH811_FULL_COND_SH 8
+#define B_BE_HCI_FC_WP_CH811_FULL_COND_MSK 0x3
+#define B_BE_HCI_FC_WP_CH07_FULL_COND_SH 6
+#define B_BE_HCI_FC_WP_CH07_FULL_COND_MSK 0x3
+#define B_BE_HCI_FC_WD_FULL_COND_SH 4
+#define B_BE_HCI_FC_WD_FULL_COND_MSK 0x3
+#define B_BE_HCI_FC_CH12_EN BIT(3)
+#define B_BE_HCI_FC_MODE_SH 1
+#define B_BE_HCI_FC_MODE_MSK 0x3
+#define B_BE_HCI_FC_EN BIT(0)
+
+#define R_BE_CH_PAGE_CTRL 0x1704
+#define B_BE_PREC_PAGE_CH12_SH 16
+#define B_BE_PREC_PAGE_CH12_MSK 0x1ff
+#define B_BE_PREC_PAGE_CH011_SH 0
+#define B_BE_PREC_PAGE_CH011_MSK 0x1ff
+
+#define R_BE_CH_PAGE_CTRL2 0x1708
+#define B_BE_PREC_WD_PAGE_CH13_SH 0
+#define B_BE_PREC_WD_PAGE_CH13_MSK 0x1ff
+
+#define R_BE_CH_PAGE_CTRL3 0x170C
+#define B_BE_PREC_WP_PAGE_CH14_SH 16
+#define B_BE_PREC_WP_PAGE_CH14_MSK 0x1ff
+#define B_BE_PREC_WP_PAGE_CH07_13_SH 0
+#define B_BE_PREC_WP_PAGE_CH07_13_MSK 0x1ff
+
+#define R_BE_ACH011_INTRPT_STAT 0x1710
+#define B_BE_CH11_INTRPT_STAT BIT(11)
+#define B_BE_CH10_INTRPT_STAT BIT(10)
+#define B_BE_CH9_INTRPT_STAT BIT(9)
+#define B_BE_CH8_INTRPT_STAT BIT(8)
+#define B_BE_CH7_INTRPT_STAT BIT(7)
+#define B_BE_CH6_INTRPT_STAT BIT(6)
+#define B_BE_CH5_INTRPT_STAT BIT(5)
+#define B_BE_CH4_INTRPT_STAT BIT(4)
+#define B_BE_CH3_INTRPT_STAT BIT(3)
+#define B_BE_CH2_INTRPT_STAT BIT(2)
+#define B_BE_CH1_INTRPT_STAT BIT(1)
+#define B_BE_CH0_INTRPT_STAT BIT(0)
+
+#define R_BE_HCI_FC_ERR_FLAG 0x1714
+#define B_BE_PUB_AVAL_PG_UFW BIT(3)
+#define B_BE_PUB_USE_PG_UFW BIT(2)
+#define B_BE_CH011_USE_PG_UFW BIT(1)
+#define B_BE_CH011_AVAL_PG_UFW BIT(0)
+
+#define R_BE_CH0_PAGE_CTRL 0x1718
+#define B_BE_CH0_GRP BIT(31)
+#define B_BE_CH0_MAX_PG_SH 16
+#define B_BE_CH0_MAX_PG_MSK 0x1fff
+#define B_BE_CH0_MIN_PG_SH 0
+#define B_BE_CH0_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH1_PAGE_CTRL 0x171C
+#define B_BE_CH1_GRP BIT(31)
+#define B_BE_CH1_MAX_PG_SH 16
+#define B_BE_CH1_MAX_PG_MSK 0x1fff
+#define B_BE_CH1_MIN_PG_SH 0
+#define B_BE_CH1_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH2_PAGE_CTRL 0x1720
+#define B_BE_CH2_GRP BIT(31)
+#define B_BE_CH2_MAX_PG_SH 16
+#define B_BE_CH2_MAX_PG_MSK 0x1fff
+#define B_BE_CH2_MIN_PG_SH 0
+#define B_BE_CH2_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH3_PAGE_CTRL 0x1724
+#define B_BE_CH3_GRP BIT(31)
+#define B_BE_CH3_MAX_PG_SH 16
+#define B_BE_CH3_MAX_PG_MSK 0x1fff
+#define B_BE_CH3_MIN_PG_SH 0
+#define B_BE_CH3_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH4_PAGE_CTRL 0x1728
+#define B_BE_CH4_GRP BIT(31)
+#define B_BE_CH4_MAX_PG_SH 16
+#define B_BE_CH4_MAX_PG_MSK 0x1fff
+#define B_BE_CH4_MIN_PG_SH 0
+#define B_BE_CH4_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH5_PAGE_CTRL 0x172C
+#define B_BE_CH5_GRP BIT(31)
+#define B_BE_CH5_MAX_PG_SH 16
+#define B_BE_CH5_MAX_PG_MSK 0x1fff
+#define B_BE_CH5_MIN_PG_SH 0
+#define B_BE_CH5_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH6_PAGE_CTRL 0x1730
+#define B_BE_CH6_GRP BIT(31)
+#define B_BE_CH6_MAX_PG_SH 16
+#define B_BE_CH6_MAX_PG_MSK 0x1fff
+#define B_BE_CH6_MIN_PG_SH 0
+#define B_BE_CH6_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH7_PAGE_CTRL 0x1734
+#define B_BE_CH7_GRP BIT(31)
+#define B_BE_CH7_MAX_PG_SH 16
+#define B_BE_CH7_MAX_PG_MSK 0x1fff
+#define B_BE_CH7_MIN_PG_SH 0
+#define B_BE_CH7_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH8_PAGE_CTRL 0x1738
+#define B_BE_CH8_GRP BIT(31)
+#define B_BE_CH8_MAX_PG_SH 16
+#define B_BE_CH8_MAX_PG_MSK 0x1fff
+#define B_BE_CH8_MIN_PG_SH 0
+#define B_BE_CH8_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH9_PAGE_CTRL 0x173C
+#define B_BE_CH9_GRP BIT(31)
+#define B_BE_CH9_MAX_PG_SH 16
+#define B_BE_CH9_MAX_PG_MSK 0x1fff
+#define B_BE_CH9_MIN_PG_SH 0
+#define B_BE_CH9_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH10_PAGE_CTRL 0x1740
+#define B_BE_CH10_GRP BIT(31)
+#define B_BE_CH10_MAX_PG_SH 16
+#define B_BE_CH10_MAX_PG_MSK 0x1fff
+#define B_BE_CH10_MIN_PG_SH 0
+#define B_BE_CH10_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH11_PAGE_CTRL 0x1744
+#define B_BE_CH11_GRP BIT(31)
+#define B_BE_CH11_MAX_PG_SH 16
+#define B_BE_CH11_MAX_PG_MSK 0x1fff
+#define B_BE_CH11_MIN_PG_SH 0
+#define B_BE_CH11_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH13_PAGE_CTRL 0x1748
+#define B_BE_CH13_GRP BIT(31)
+#define B_BE_CH13_MAX_PG_SH 16
+#define B_BE_CH13_MAX_PG_MSK 0x1fff
+#define B_BE_CH13_MIN_PG_SH 0
+#define B_BE_CH13_MIN_PG_MSK 0x1fff
+
+#define R_BE_CH0_PAGE_INFO 0x1750
+#define B_BE_CH0_AVAL_PG_SH 16
+#define B_BE_CH0_AVAL_PG_MSK 0x1fff
+#define B_BE_CH0_USE_PG_SH 0
+#define B_BE_CH0_USE_PG_MSK 0x1fff
+
+#define R_BE_CH1_PAGE_INFO 0x1754
+#define B_BE_CH1_AVAL_PG_SH 16
+#define B_BE_CH1_AVAL_PG_MSK 0x1fff
+#define B_BE_CH1_USE_PG_SH 0
+#define B_BE_CH1_USE_PG_MSK 0x1fff
+
+#define R_BE_CH2_PAGE_INFO 0x1758
+#define B_BE_CH2_AVAL_PG_SH 16
+#define B_BE_CH2_AVAL_PG_MSK 0x1fff
+#define B_BE_CH2_USE_PG_SH 0
+#define B_BE_CH2_USE_PG_MSK 0x1fff
+
+#define R_BE_CH3_PAGE_INFO 0x175C
+#define B_BE_CH3_AVAL_PG_SH 16
+#define B_BE_CH3_AVAL_PG_MSK 0x1fff
+#define B_BE_CH3_USE_PG_SH 0
+#define B_BE_CH3_USE_PG_MSK 0x1fff
+
+#define R_BE_CH4_PAGE_INFO 0x1760
+#define B_BE_CH4_AVAL_PG_SH 16
+#define B_BE_CH4_AVAL_PG_MSK 0x1fff
+#define B_BE_CH4_USE_PG_SH 0
+#define B_BE_CH4_USE_PG_MSK 0x1fff
+
+#define R_BE_CH5_PAGE_INFO 0x1764
+#define B_BE_CH5_AVAL_PG_SH 16
+#define B_BE_CH5_AVAL_PG_MSK 0x1fff
+#define B_BE_CH5_USE_PG_SH 0
+#define B_BE_CH5_USE_PG_MSK 0x1fff
+
+#define R_BE_CH6_PAGE_INFO 0x1768
+#define B_BE_CH6_AVAL_PG_SH 16
+#define B_BE_CH6_AVAL_PG_MSK 0x1fff
+#define B_BE_CH6_USE_PG_SH 0
+#define B_BE_CH6_USE_PG_MSK 0x1fff
+
+#define R_BE_CH7_PAGE_INFO 0x176C
+#define B_BE_CH7_AVAL_PG_SH 16
+#define B_BE_CH7_AVAL_PG_MSK 0x1fff
+#define B_BE_CH7_USE_PG_SH 0
+#define B_BE_CH7_USE_PG_MSK 0x1fff
+
+#define R_BE_CH8_PAGE_INFO 0x1770
+#define B_BE_CH8_AVAL_PG_SH 16
+#define B_BE_CH8_AVAL_PG_MSK 0x1fff
+#define B_BE_CH8_USE_PG_SH 0
+#define B_BE_CH8_USE_PG_MSK 0x1fff
+
+#define R_BE_CH9_PAGE_INFO 0x1774
+#define B_BE_CH9_AVAL_PG_SH 16
+#define B_BE_CH9_AVAL_PG_MSK 0x1fff
+#define B_BE_CH9_USE_PG_SH 0
+#define B_BE_CH9_USE_PG_MSK 0x1fff
+
+#define R_BE_CH10_PAGE_INFO 0x1778
+#define B_BE_CH10_AVAL_PG_SH 16
+#define B_BE_CH10_AVAL_PG_MSK 0x1fff
+#define B_BE_CH10_USE_PG_SH 0
+#define B_BE_CH10_USE_PG_MSK 0x1fff
+
+#define R_BE_CH11_PAGE_INFO 0x177C
+#define B_BE_CH11_AVAL_PG_SH 16
+#define B_BE_CH11_AVAL_PG_MSK 0x1fff
+#define B_BE_CH11_USE_PG_SH 0
+#define B_BE_CH11_USE_PG_MSK 0x1fff
+
+#define R_BE_CH12_PAGE_INFO 0x1780
+#define B_BE_CH12_AVAL_PG_SH 16
+#define B_BE_CH12_AVAL_PG_MSK 0x1fff
+
+#define R_BE_CH13_PAGE_INFO 0x1784
+#define B_BE_CH13_AVAL_PG_SH 16
+#define B_BE_CH13_AVAL_PG_MSK 0x1fff
+#define B_BE_CH13_USE_PG_SH 0
+#define B_BE_CH13_USE_PG_MSK 0x1fff
+
+#define R_BE_H2D_TMP_PAGE_INFO 0x1788
+#define B_BE_H2DCMD_AVAL_PG_SH 16
+#define B_BE_H2DCMD_AVAL_PG_MSK 0x1fff
+#define B_BE_H2DTWD_AVAL_PG_SH 0
+#define B_BE_H2DTWD_AVAL_PG_MSK 0x1fff
+
+#define R_BE_PUB_PAGE_INFO3 0x178C
+#define B_BE_G1_AVAL_PG_SH 16
+#define B_BE_G1_AVAL_PG_MSK 0x1fff
+#define B_BE_G0_AVAL_PG_SH 0
+#define B_BE_G0_AVAL_PG_MSK 0x1fff
+
+#define R_BE_PUB_PAGE_CTRL1 0x1790
+#define B_BE_PUBPG_G1_SH 16
+#define B_BE_PUBPG_G1_MSK 0x1fff
+#define B_BE_PUBPG_G0_SH 0
+#define B_BE_PUBPG_G0_MSK 0x1fff
+
+#define R_BE_PUB_PAGE_CTRL2 0x1794
+#define B_BE_PUBPG_ALL_SH 0
+#define B_BE_PUBPG_ALL_MSK 0x1fff
+
+#define R_BE_PUB_PAGE_CTRL3 0x1798
+#define B_BE_H2DCMD_PLE_PG_SH 16
+#define B_BE_H2DCMD_PLE_PG_MSK 0x1fff
+#define B_BE_H2DTWD_PLE_PG_SH 0
+#define B_BE_H2DTWD_PLE_PG_MSK 0x1fff
+
+#define R_BE_PUB_PAGE_INFO1 0x179C
+#define B_BE_G1_USE_PG_SH 16
+#define B_BE_G1_USE_PG_MSK 0x1fff
+#define B_BE_G0_USE_PG_SH 0
+#define B_BE_G0_USE_PG_MSK 0x1fff
+
+#define R_BE_PUB_PAGE_INFO2 0x17A0
+#define B_BE_PUB_AVAL_PG_SH 0
+#define B_BE_PUB_AVAL_PG_MSK 0x1fff
+
+#define R_BE_WP_PAGE_CTRL1 0x17A4
+#define B_BE_PREC_PAGE_WP_CH811_SH 16
+#define B_BE_PREC_PAGE_WP_CH811_MSK 0x1ff
+#define B_BE_PREC_PAGE_WP_CH07_SH 0
+#define B_BE_PREC_PAGE_WP_CH07_MSK 0x1ff
+
+#define R_BE_WP_PAGE_CTRL2 0x17A8
+#define B_BE_WP_THRD_SH 0
+#define B_BE_WP_THRD_MSK 0x1fff
+
+#define R_BE_WP_PAGE_INFO1 0x17AC
+#define B_BE_WP_AVAL_PG_SH 16
+#define B_BE_WP_AVAL_PG_MSK 0x1fff
+
+#define R_BE_CH0_THR 0x17B0
+#define B_BE_CH0_INTRPT_EN BIT(31)
+#define B_BE_CH0_THR_WP_SH 16
+#define B_BE_CH0_THR_WP_MSK 0x1fff
+#define B_BE_CH0_THR_WD_SH 0
+#define B_BE_CH0_THR_WD_MSK 0x1fff
+
+#define R_BE_CH1_THR 0x17B4
+#define B_BE_CH1_INTRPT_EN BIT(31)
+#define B_BE_CH1_THR_WP_SH 16
+#define B_BE_CH1_THR_WP_MSK 0x1fff
+#define B_BE_CH1_THR_WD_SH 0
+#define B_BE_CH1_THR_WD_MSK 0x1fff
+
+#define R_BE_CH2_THR 0x17B8
+#define B_BE_CH2_INTRPT_EN BIT(31)
+#define B_BE_CH2_THR_WP_SH 16
+#define B_BE_CH2_THR_WP_MSK 0x1fff
+#define B_BE_CH2_THR_WD_SH 0
+#define B_BE_CH2_THR_WD_MSK 0x1fff
+
+#define R_BE_CH3_THR 0x17BC
+#define B_BE_CH3_INTRPT_EN BIT(31)
+#define B_BE_CH3_THR_WP_SH 16
+#define B_BE_CH3_THR_WP_MSK 0x1fff
+#define B_BE_CH3_THR_WD_SH 0
+#define B_BE_CH3_THR_WD_MSK 0x1fff
+
+#define R_BE_CH4_THR 0x17C0
+#define B_BE_CH4_INTRPT_EN BIT(31)
+#define B_BE_CH4_THR_WP_SH 16
+#define B_BE_CH4_THR_WP_MSK 0x1fff
+#define B_BE_CH4_THR_WD_SH 0
+#define B_BE_CH4_THR_WD_MSK 0x1fff
+
+#define R_BE_CH5_THR 0x17C4
+#define B_BE_CH5_INTRPT_EN BIT(31)
+#define B_BE_CH5_THR_WP_SH 16
+#define B_BE_CH5_THR_WP_MSK 0x1fff
+#define B_BE_CH5_THR_WD_SH 0
+#define B_BE_CH5_THR_WD_MSK 0x1fff
+
+#define R_BE_CH6_THR 0x17C8
+#define B_BE_CH6_INTRPT_EN BIT(31)
+#define B_BE_CH6_THR_WP_SH 16
+#define B_BE_CH6_THR_WP_MSK 0x1fff
+#define B_BE_CH6_THR_WD_SH 0
+#define B_BE_CH6_THR_WD_MSK 0x1fff
+
+#define R_BE_CH7_THR 0x17CC
+#define B_BE_CH7_INTRPT_EN BIT(31)
+#define B_BE_CH7_THR_WP_SH 16
+#define B_BE_CH7_THR_WP_MSK 0x1fff
+#define B_BE_CH7_THR_WD_SH 0
+#define B_BE_CH7_THR_WD_MSK 0x1fff
+
+#define R_BE_CH8_THR 0x17D0
+#define B_BE_CH8_INTRPT_EN BIT(31)
+#define B_BE_CH8_THR_WP_SH 16
+#define B_BE_CH8_THR_WP_MSK 0x1fff
+#define B_BE_CH8_THR_WD_SH 0
+#define B_BE_CH8_THR_WD_MSK 0x1fff
+
+#define R_BE_CH9_THR 0x17D4
+#define B_BE_CH9_INTRPT_EN BIT(31)
+#define B_BE_CH9_THR_WP_SH 16
+#define B_BE_CH9_THR_WP_MSK 0x1fff
+#define B_BE_CH9_THR_WD_SH 0
+#define B_BE_CH9_THR_WD_MSK 0x1fff
+
+#define R_BE_CH10_THR 0x17D8
+#define B_BE_CH10_INTRPT_EN BIT(31)
+#define B_BE_CH10_THR_WP_SH 16
+#define B_BE_CH10_THR_WP_MSK 0x1fff
+#define B_BE_CH10_THR_WD_SH 0
+#define B_BE_CH10_THR_WD_MSK 0x1fff
+
+#define R_BE_CH11_THR 0x17DC
+#define B_BE_CH11_INTRPT_EN BIT(31)
+#define B_BE_CH11_THR_WP_SH 16
+#define B_BE_CH11_THR_WP_MSK 0x1fff
+#define B_BE_CH11_THR_WD_SH 0
+#define B_BE_CH11_THR_WD_MSK 0x1fff
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pcie_reg.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pcie_reg.h
new file mode 100644
index 000000000000..5c2af6b0d486
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pcie_reg.h
@@ -0,0 +1,142 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2016 - 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef __HALMAC_PCIE_REG_H__
+#define __HALMAC_PCIE_REG_H__
+
+#define RAC_DIRECT_OFFSET_G1 0x3800
+#define RAC_DIRECT_OFFSET_G2 0x3880
+#define RAC_MULT 2
+
+/* PCIE PHY register */
+#define RAC_CTRL_PPR			0x00
+#define RAC_ANA0C			0x0C
+#define RAC_ANA0A			0x0A
+#define BAC_EQ_SEL			BIT(5)
+#define RAC_ANA10			0x10
+#define PCIE_BIT_PINOUT_DIS		BIT(3)
+#define RAC_ANA19			0x19
+#define PCIE_BIT_RD_SEL			BIT(2)
+
+#define RAC_REG_REV2			0x1B
+#define BAC_CMU_EN_DLY_SH		12
+#define BAC_CMU_EN_DLY_MSK		0xF
+
+#define RAC_REG_FLD_0			0x1D
+#define BAC_AUTOK_N_SH			2
+#define BAC_AUTOK_N_MSK			0x3
+
+#define RAC_ANA1F			0x1F
+#define RAC_SET_PPR			0x20
+#define RAC_TRG_PPR			0x21
+#define RAC_ANA20			0x20
+#define RAC_ANA21			0x21
+#define RAC_ANA23			0x23
+#define RAC_ANA24			0x24
+#define RAC_ANA26			0x26
+#define RAC_ANA2F			0x2F
+
+#define RAC_CTRL_PPR_V1			0x30
+#define BAC_AUTOK_DIV_SH		14
+#define BAC_AUTOK_DIV_MSK		0x3
+#define BAC_AUTOK_EN			BIT(13)
+#define BAC_AUTOK_ONCE_EN		BIT(12)
+#define BAC_AUTOK_HW_TAR_SH		0
+#define BAC_AUTOK_HW_TAR_MSK		0xFFF
+
+#define RAC_SET_PPR_V1			0x31
+#define BAC_AUTOK_MGN_SH		12
+#define BAC_AUTOK_MGN_MSK		0xF
+#define BAC_AUTOK_TAR_SH		0
+#define BAC_AUTOK_TAR_MSK		0xFFF
+
+/* PCIE CFG register */
+#define PCIE_L1_STS			0x80
+#define BCFG_LINK_SPEED_SH		16
+#define BCFG_LINK_SPEED_MSK		0xF
+#define PCIE_PHY_RATE			0x82
+#define PCIE_L1SS_CTRL			0x718
+#define PCIE_L1_CTRL			0x719
+#define PCIE_ACK_NFTS			0x70D
+#define PCIE_COM_CLK_NFTS		0x70E
+#define PCIE_FTS			0x80C
+#define PCIE_ASPM_CTRL			0x70F
+#define PCIE_CLK_CTRL			0x725
+#define CFG_RST_MSTATE			0xB48
+#define PCIE_L1SS_CAP			0x160
+#define PCIE_L1SS_SUP			0x164
+#define PCIE_L1SS_STS			0x168
+#define FILTER_OUT_EQ_SH		10
+#define FILTER_OUT_EQ_MSK		0x1F
+#define REG_FILTER_OUT_SH		2
+#define REG_FILTER_OUT_MSK		0x1F
+#define PCIE_LINK_SPEED_32BIT   0x80
+
+/*PCIE SPEED*/
+#define PCIE_LINK_SPEED_SH      16
+#define PCIE_LINK_SPEED_BITS_MSK 0XF
+#define PCIE_CAPABILITY_SPEED    0x7C
+#define PCIE_SUPPORT_GEN_SH      0
+#define PCIE_LINK_CHANGE_SPEED   0xA0
+#define PCIE_POLLING_BIT         BIT(17)
+
+/* 8852C PCIE bit */
+#define PCIE_L1_STS_V1			0x2080
+#define PCIE_ASPM_CTRL_V1		0x270C
+#define PCIE_L1SS_CAP_V1		0x2160
+#define PCIE_L1SS_SUP_V1		0x2164
+#define PCIE_L1SS_STS_V1		0x2168
+
+/* PCIE CFG bit */
+#define PCIE_BIT_STS_L0S		BIT(0)
+#define PCIE_BIT_STS_L1			BIT(1)
+#define PCIE_BIT_WAKE			BIT(2)
+#define PCIE_BIT_L1			BIT(3)
+#define PCIE_BIT_CLK			BIT(4)
+#define PCIE_BIT_L0S			BIT(7)
+#define PCIE_BIT_L1SS			BIT(5)
+#define PCIE_BIT_L1SSSUP		BIT(4)
+#define PCIE_BIT_ASPM_L11		BIT(3)
+#define PCIE_BIT_ASPM_L12		BIT(2)
+#define PCIE_BIT_PCI_L11		BIT(1)
+#define PCIE_BIT_PCI_L12		BIT(0)
+
+/* 8852C PCIE bit */
+#define PCIE_BIT_L1_V1			BIT(17)
+#define PCIE_BIT_L0S_V1			BIT(16)
+#define PCIE_BIT_PSAVE			BIT(15)
+
+/* PCIE ASPM mask*/
+#define SHFT_L1DLY			3
+#define SHFT_L0SDLY			0
+#define SHFT_L1DLY_V1			27
+#define SHFT_L0SDLY_V1			24
+#define PCIE_ASPMDLY_MASK		0x07
+#define PCIE_L1SS_MASK			0x0F
+#define PCIE_L1SS_ID_MASK		0xFFFF
+
+/* PCIE Capability */
+#define PCIE_L1SS_ID			0x001E
+
+/* PCIE MAC register */
+#define LINK_CTRL2_REG_OFFSET		0xA0
+#define GEN2_CTRL_OFFSET		0x80C
+#define LINK_STATUS_REG_OFFSET		0x82
+
+#define PCIE_GEN1_SPEED			0x01
+#define PCIE_GEN2_SPEED			0x02
+
+#endif/* __HALMAC_PCIE_REG_H__ */
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/plat_reg_ax.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/plat_reg_ax.h
new file mode 100644
index 000000000000..b7273373a002
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/plat_reg_ax.h
@@ -0,0 +1,1988 @@
+#ifndef __PLAT_REG_AX_H__
+#define __PLAT_REG_AX_H__
+
+//
+// WL_AX_Reg_AXIDMA.xls
+//
+
+//
+// AXIDMA_Reg_Spec
+//
+
+#define R_PL_AXIDMA_INIT_CFG1 0x0000
+#define B_PL_AXIDMA_MASTER_STOP BIT(20)
+#define B_PL_AXIDMA_RESET_KEEP_REG BIT(19)
+#define B_PL_AXIDMA_RX_EN BIT(13)
+#define B_PL_AXIDMA_TX_EN BIT(11)
+
+#define R_PL_AXIDMA_DMA_STOP 0x0004
+#define B_PL_AXIDMA_WPDMA_STOP BIT(12)
+#define B_PL_AXIDMA_CH3_TX_STOP BIT(11)
+#define B_PL_AXIDMA_CH2_TX_STOP BIT(10)
+#define B_PL_AXIDMA_CH1_TX_STOP BIT(9)
+#define B_PL_AXIDMA_CH0_TX_STOP BIT(8)
+
+#define R_PL_AXIDMA_INIT_CFG2 0x0008
+#define B_PL_AXIDMA_WD_ITVL_ACT_SH 24
+#define B_PL_AXIDMA_WD_ITVL_ACT_MSK 0x7
+#define B_PL_AXIDMA_WD_ITVL_IDLE_SH 16
+#define B_PL_AXIDMA_WD_ITVL_IDLE_MSK 0x7
+
+#define R_PL_AXIDMA_INFO 0x0100
+#define B_PL_AXIDMA_MASTER_IDLE BIT(16)
+#define B_PL_AXIDMA_RX_IDLE BIT(1)
+#define B_PL_AXIDMA_TX_IDLE BIT(0)
+
+#define R_PL_AXIDMA_BUSY 0x0104
+#define B_PL_AXIDMA_WPDMA_BUSY BIT(12)
+#define B_PL_AXIDMA_CH3_TX_BUSY BIT(11)
+#define B_PL_AXIDMA_CH2_TX_BUSY BIT(10)
+#define B_PL_AXIDMA_CH1_TX_BUSY BIT(9)
+#define B_PL_AXIDMA_CH0_TX_BUSY BIT(8)
+#define B_PL_AXIDMA_CH5_RX_BUSY BIT(5)
+#define B_PL_AXIDMA_CH4_RX_BUSY BIT(4)
+#define B_PL_AXIDMA_CH3_RX_BUSY BIT(3)
+#define B_PL_AXIDMA_CH2_RX_BUSY BIT(2)
+#define B_PL_AXIDMA_CH1_RX_BUSY BIT(1)
+#define B_PL_AXIDMA_CH0_RX_BUSY BIT(0)
+
+#define R_PL_AXIDMA_INT_MIT_TX 0x0200
+#define B_PL_AXIDMA_TXMIT_CH3_SEL BIT(22)
+#define B_PL_AXIDMA_TXMIT_CH2_SEL BIT(21)
+#define B_PL_AXIDMA_TXMIT_CH1_SEL BIT(20)
+#define B_PL_AXIDMA_TXMIT_CH0_SEL BIT(19)
+#define B_PL_AXIDMA_TXTIMER_UNIT_SH 16
+#define B_PL_AXIDMA_TXTIMER_UNIT_MSK 0x3
+#define B_PL_AXIDMA_TXCOUNTER_MATCH_SH 8
+#define B_PL_AXIDMA_TXCOUNTER_MATCH_MSK 0xff
+#define B_PL_AXIDMA_TXTIMER_MATCH_SH 0
+#define B_PL_AXIDMA_TXTIMER_MATCH_MSK 0xff
+
+#define R_PL_AXIDMA_INT_MIT_RX 0x0204
+#define B_PL_AXIDMA_RXMIT_CH5_SEL BIT(24)
+#define B_PL_AXIDMA_RXMIT_CH4_SEL BIT(23)
+#define B_PL_AXIDMA_RXMIT_CH3_SEL BIT(22)
+#define B_PL_AXIDMA_RXMIT_CH2_SEL BIT(21)
+#define B_PL_AXIDMA_RXMIT_CH1_SEL BIT(20)
+#define B_PL_AXIDMA_RXMIT_CH0_SEL BIT(19)
+#define B_PL_AXIDMA_RXTIMER_UNIT_SH 16
+#define B_PL_AXIDMA_RXTIMER_UNIT_MSK 0x3
+#define B_PL_AXIDMA_RXCOUNTER_MATCH_SH 8
+#define B_PL_AXIDMA_RXCOUNTER_MATCH_MSK 0xff
+#define B_PL_AXIDMA_RXTIMER_MATCH_SH 0
+#define B_PL_AXIDMA_RXTIMER_MATCH_MSK 0xff
+
+#define R_PL_AXIDMA_CH0_RXBD_NUM 0x0300
+#define B_PL_AXIDMA_CH0_RXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH0_RXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH1_RXBD_NUM 0x0302
+#define B_PL_AXIDMA_CH1_RXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH1_RXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH2_RXBD_NUM 0x0304
+#define B_PL_AXIDMA_CH2_RXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH2_RXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH3_RXBD_NUM 0x0306
+#define B_PL_AXIDMA_CH3_RXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH3_RXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH4_RXBD_NUM 0x0308
+#define B_PL_AXIDMA_CH4_RXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH4_RXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH5_RXBD_NUM 0x030A
+#define B_PL_AXIDMA_CH5_RXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH5_RXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH0_TXBD_NUM 0x0320
+#define B_PL_AXIDMA_CH0_TXBD_FLAG BIT(14)
+#define B_PL_AXIDMA_CH0_TXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH0_TXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH1_TXBD_NUM 0x0322
+#define B_PL_AXIDMA_CH1_TXBD_FLAG BIT(14)
+#define B_PL_AXIDMA_CH1_TXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH1_TXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH2_TXBD_NUM 0x0324
+#define B_PL_AXIDMA_CH2_TXBD_FLAG BIT(14)
+#define B_PL_AXIDMA_CH2_TXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH2_TXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH3_TXBD_NUM 0x0326
+#define B_PL_AXIDMA_CH3_TXBD_FLAG BIT(14)
+#define B_PL_AXIDMA_CH3_TXBD_NUM_SH 0
+#define B_PL_AXIDMA_CH3_TXBD_NUM_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH0_RXBD_IDX 0x0400
+#define B_PL_AXIDMA_CH0_RX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH0_RX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH0_RX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH0_RX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH1_RXBD_IDX 0x0404
+#define B_PL_AXIDMA_CH1_RX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH1_RX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH1_RX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH1_RX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH2_RXBD_IDX 0x0408
+#define B_PL_AXIDMA_CH2_RX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH2_RX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH2_RX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH2_RX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH3_RXBD_IDX 0x040C
+#define B_PL_AXIDMA_CH3_RX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH3_RX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH3_RX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH3_RX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH4_RXBD_IDX 0x0410
+#define B_PL_AXIDMA_CH4_RX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH4_RX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH4_RX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH4_RX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH5_RXBD_IDX 0x0414
+#define B_PL_AXIDMA_CH5_RX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH5_RX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH5_RX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH5_RX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH0_TXBD_IDX 0x0420
+#define B_PL_AXIDMA_CH0_TX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH0_TX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH0_TX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH0_TX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH1_TXBD_IDX 0x0424
+#define B_PL_AXIDMA_CH1_TX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH1_TX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH1_TX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH1_TX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH2_TXBD_IDX 0x0428
+#define B_PL_AXIDMA_CH2_TX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH2_TX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH2_TX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH2_TX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_CH3_TXBD_IDX 0x042C
+#define B_PL_AXIDMA_CH3_TX_HW_IDX_SH 16
+#define B_PL_AXIDMA_CH3_TX_HW_IDX_MSK 0x3ff
+#define B_PL_AXIDMA_CH3_TX_HOST_IDX_SH 0
+#define B_PL_AXIDMA_CH3_TX_HOST_IDX_MSK 0x3ff
+
+#define R_PL_AXIDMA_TXBD_RWPTR_CLR 0x0430
+#define B_PL_AXIDMA_CLR_CH3_TX_IDX BIT(3)
+#define B_PL_AXIDMA_CLR_CH2_TX_IDX BIT(2)
+#define B_PL_AXIDMA_CLR_CH1_TX_IDX BIT(1)
+#define B_PL_AXIDMA_CLR_CH0_TX_IDX BIT(0)
+
+#define R_PL_AXIDMA_RXBD_RWPTR_CLR 0x0434
+#define B_PL_AXIDMA_CLR_CH5_RX_IDX BIT(5)
+#define B_PL_AXIDMA_CLR_CH4_RX_IDX BIT(4)
+#define B_PL_AXIDMA_CLR_CH3_RX_IDX BIT(3)
+#define B_PL_AXIDMA_CLR_CH2_RX_IDX BIT(2)
+#define B_PL_AXIDMA_CLR_CH1_RX_IDX BIT(1)
+#define B_PL_AXIDMA_CLR_CH0_RX_IDX BIT(0)
+
+#define R_PL_AXIDMA_DBG_CTRL 0x0500
+#define B_PL_AXIDMA_DBG_SEL_SH 16
+#define B_PL_AXIDMA_DBG_SEL_MSK 0x1ff
+#define B_PL_AXIDMA_SEC_ACCESS BIT(2)
+#define B_PL_AXIDMA_EN_STUCK_DBG BIT(0)
+
+#define R_PL_AXIDMA_DBG_ERR_FLAG 0x0504
+#define B_PL_AXIDMA_CH1_RX_FULL BIT(29)
+#define B_PL_AXIDMA_CH0_RX_FULL BIT(28)
+#define B_PL_AXIDMA_RX_STUCK BIT(22)
+#define B_PL_AXIDMA_TX_STUCK BIT(21)
+#define B_PL_AXIDMA_DBG_TXERR BIT(16)
+#define B_PL_AXIDMA_CH5_RX_FULL BIT(5)
+#define B_PL_AXIDMA_CH4_RX_FULL BIT(4)
+#define B_PL_AXIDMA_CH3_RX_FULL BIT(3)
+#define B_PL_AXIDMA_CH2_RX_FULL BIT(2)
+#define B_PL_AXIDMA_TXBD_LEN0 BIT(1)
+#define B_PL_AXIDMA_TXBD_4KBOUD_LENERR BIT(0)
+
+#define R_PL_AXIDMA_CH0_RXBD_DESA_L 0x0600
+#define B_PL_AXIDMA_CH0_RXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH0_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH1_RXBD_DESA_L 0x0608
+#define B_PL_AXIDMA_CH1_RXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH1_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH2_RXBD_DESA_L 0x0610
+#define B_PL_AXIDMA_CH2_RXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH2_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH3_RXBD_DESA_L 0x0618
+#define B_PL_AXIDMA_CH3_RXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH3_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH4_RXBD_DESA_L 0x0620
+#define B_PL_AXIDMA_CH4_RXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH4_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH5_RXBD_DESA_L 0x0628
+#define B_PL_AXIDMA_CH5_RXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH5_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH0_TXBD_DESA_L 0x0640
+#define B_PL_AXIDMA_CH0_TXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH0_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH1_TXBD_DESA_L 0x0648
+#define B_PL_AXIDMA_CH1_TXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH1_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH2_TXBD_DESA_L 0x0650
+#define B_PL_AXIDMA_CH2_TXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH2_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_CH3_TXBD_DESA_L 0x0658
+#define B_PL_AXIDMA_CH3_TXBD_DESA_L_SH 0
+#define B_PL_AXIDMA_CH3_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_PL_AXIDMA_FC_CTRL1 0x0700
+#define B_PL_AXIDMA_FC_MODE BIT(2)
+#define B_PL_AXIDMA_SET1_FC_EN BIT(1)
+#define B_PL_AXIDMA_SET0_FC_EN BIT(0)
+
+#define R_PL_AXIDMA_FC_CTRL2 0x0704
+#define B_PL_AXIDMA_SET1_PREC_PAGE_SH 16
+#define B_PL_AXIDMA_SET1_PREC_PAGE_MSK 0x1ff
+#define B_PL_AXIDMA_SET0_PREC_PAGE_SH 0
+#define B_PL_AXIDMA_SET0_PREC_PAGE_MSK 0x1ff
+
+#define R_PL_AXIDMA_CH1_PAGE_CTRL 0x0710
+#define B_PL_AXIDMA_CH1_GRP BIT(31)
+#define B_PL_AXIDMA_CH1_MAX_PG_SH 16
+#define B_PL_AXIDMA_CH1_MAX_PG_MSK 0x1fff
+#define B_PL_AXIDMA_CH1_MIN_PG_SH 0
+#define B_PL_AXIDMA_CH1_MIN_PG_MSK 0x1fff
+
+#define R_PL_AXIDMA_CH3_PAGE_CTRL 0x0714
+#define B_PL_AXIDMA_CH3_GRP BIT(31)
+#define B_PL_AXIDMA_CH3_MAX_PG_SH 16
+#define B_PL_AXIDMA_CH3_MAX_PG_MSK 0x1fff
+#define B_PL_AXIDMA_CH3_MIN_PG_SH 0
+#define B_PL_AXIDMA_CH3_MIN_PG_MSK 0x1fff
+
+#define R_PL_AXIDMA_CH1_PAGE_INFO 0x0720
+#define B_PL_AXIDMA_CH1_AVAIL_PG_SH 16
+#define B_PL_AXIDMA_CH1_AVAIL_PG_MSK 0x1fff
+#define B_PL_AXIDMA_CH1_USE_PG_SH 0
+#define B_PL_AXIDMA_CH1_USE_PG_MSK 0x1fff
+
+#define R_PL_AXIDMA_CH3_PAGE_INFO 0x0724
+#define B_PL_AXIDMA_CH3_AVAIL_PG_SH 16
+#define B_PL_AXIDMA_CH3_AVAIL_PG_MSK 0x1fff
+#define B_PL_AXIDMA_CH3_USE_PG_SH 0
+#define B_PL_AXIDMA_CH3_USE_PG_MSK 0x1fff
+
+#define R_PL_AXIDMA_SET0_PUB_PAGE_INFO 0x0730
+#define B_PL_AXIDMA_SET0_AVAL_PUBPG_SH 0
+#define B_PL_AXIDMA_SET0_AVAL_PUBPG_MSK 0x1fff
+
+#define R_PL_AXIDMA_SET1_PUB_PAGE_CTRL1 0x0740
+#define B_PL_AXIDMA_SET1_G1_MAX_PUBPG_SH 16
+#define B_PL_AXIDMA_SET1_G1_MAX_PUBPG_MSK 0x1fff
+#define B_PL_AXIDMA_SET1_G0_MAX_PUBPG_SH 0
+#define B_PL_AXIDMA_SET1_G0_MAX_PUBPG_MSK 0x1fff
+
+#define R_PL_AXIDMA_SET1_PUB_PAGE_CTRL2 0x0744
+#define B_PL_AXIDMA_SET1_ALL_MAX_PUBPG_SH 0
+#define B_PL_AXIDMA_SET1_ALL_MAX_PUBPG_MSK 0x1fff
+
+#define R_PL_AXIDMA_SET1_PUB_PAGE_INFO1 0x0748
+#define B_PL_AXIDMA_SET1_G1_USE_PUBPG_SH 16
+#define B_PL_AXIDMA_SET1_G1_USE_PUBPG_MSK 0x1fff
+#define B_PL_AXIDMA_SET1_G0_USE_PUBPG_SH 0
+#define B_PL_AXIDMA_SET1_G0_USE_PUBPG_MSK 0x1fff
+
+#define R_PL_AXIDMA_SET1_PUB_PAGE_INFO2 0x074C
+#define B_PL_AXIDMA_SET1_AVAL_PUBPG_SH 0
+#define B_PL_AXIDMA_SET1_AVAL_PUBPG_MSK 0x1fff
+
+#define R_PL_AXIDMA_SET1_PUB_PAGE_INFO3 0x0750
+#define B_PL_AXIDMA_SET1_G1_AVAL_PUBPG_SH 16
+#define B_PL_AXIDMA_SET1_G1_AVAL_PUBPG_MSK 0x1fff
+#define B_PL_AXIDMA_SET1_G0_AVAL_PUBPG_SH 0
+#define B_PL_AXIDMA_SET1_G0_AVAL_PUBPG_MSK 0x1fff
+
+#define R_PL_AXIDMA_WP_PAGE_CTRL1 0x0760
+#define B_PL_AXIDMA_PREC_PAGE_WP_SH 16
+#define B_PL_AXIDMA_PREC_PAGE_WP_MSK 0x1ff
+
+#define R_PL_AXIDMA_WP_PAGE_CTRL2 0x0764
+#define B_PL_AXIDMA_WP_THRD_SH 0
+#define B_PL_AXIDMA_WP_THRD_MSK 0x1fff
+
+#define R_PL_AXIDMA_WP_PAGE_INFO 0x0768
+#define B_PL_AXIDMA_WP_AVAL_PG_SH 16
+#define B_PL_AXIDMA_WP_AVAL_PG_MSK 0x1fff
+
+#define R_PL_AXIDMA_FC_ERR_FLAG 0x0770
+#define B_PL_AXIDMA_SET1_PUB_USE_PG_OFW BIT(24)
+#define B_PL_AXIDMA_SET1_PUB_USE_PG_UFW BIT(23)
+#define B_PL_AXIDMA_SET1_USE_PG_OFW BIT(22)
+#define B_PL_AXIDMA_SET1_USE_PG_UFW BIT(21)
+#define B_PL_AXIDMA_SET1_AVAL_PG_OFW BIT(20)
+#define B_PL_AXIDMA_SET1_AVAL_PG_UFW BIT(19)
+#define B_PL_AXIDMA_SET1_WP_REQ_PG_ERR BIT(18)
+
+#define R_PL_AXIDMA_FWIMR0 0x0900
+#define B_PL_AXIDMA_CH5_RX_RDU_MSK BIT(21)
+#define B_PL_AXIDMA_CH4_RX_RDU_MSK BIT(20)
+#define B_PL_AXIDMA_CH3_RX_RDU_MSK BIT(19)
+#define B_PL_AXIDMA_CH2_RX_RDU_MSK BIT(18)
+#define B_PL_AXIDMA_CH1_RX_RDU_MSK BIT(17)
+#define B_PL_AXIDMA_CH0_RX_RDU_MSK BIT(16)
+#define B_PL_AXIDMA_CH5_RX_DERR_MSK BIT(13)
+#define B_PL_AXIDMA_CH4_RX_DERR_MSK BIT(12)
+#define B_PL_AXIDMA_CH3_RX_DERR_MSK BIT(11)
+#define B_PL_AXIDMA_CH2_RX_DERR_MSK BIT(10)
+#define B_PL_AXIDMA_CH1_RX_DERR_MSK BIT(9)
+#define B_PL_AXIDMA_CH0_RX_DERR_MSK BIT(8)
+#define B_PL_AXIDMA_CH5_RX_DOK_MSK BIT(5)
+#define B_PL_AXIDMA_CH4_RX_DOK_MSK BIT(4)
+#define B_PL_AXIDMA_CH3_RX_DOK_MSK BIT(3)
+#define B_PL_AXIDMA_CH2_RX_DOK_MSK BIT(2)
+#define B_PL_AXIDMA_CH1_RX_DOK_MSK BIT(1)
+#define B_PL_AXIDMA_CH0_RX_DOK_MSK BIT(0)
+
+#define R_PL_AXIDMA_FWIMR1 0x0904
+#define B_PL_AXIDMA_CH3_TX_DOK_MSK BIT(3)
+#define B_PL_AXIDMA_CH2_TX_DOK_MSK BIT(2)
+#define B_PL_AXIDMA_CH1_TX_DOK_MSK BIT(1)
+#define B_PL_AXIDMA_CH0_TX_DOK_MSK BIT(0)
+
+#define R_PL_AXIDMA_FWISR0 0x0908
+#define B_PL_AXIDMA_CH5_RX_RDU BIT(21)
+#define B_PL_AXIDMA_CH4_RX_RDU BIT(20)
+#define B_PL_AXIDMA_CH3_RX_RDU BIT(19)
+#define B_PL_AXIDMA_CH2_RX_RDU BIT(18)
+#define B_PL_AXIDMA_CH1_RX_RDU BIT(17)
+#define B_PL_AXIDMA_CH0_RX_RDU BIT(16)
+#define B_PL_AXIDMA_CH5_RX_DERR BIT(13)
+#define B_PL_AXIDMA_CH4_RX_DERR BIT(12)
+#define B_PL_AXIDMA_CH3_RX_DERR BIT(11)
+#define B_PL_AXIDMA_CH2_RX_DERR BIT(10)
+#define B_PL_AXIDMA_CH1_RX_DERR BIT(9)
+#define B_PL_AXIDMA_CH0_RX_DERR BIT(8)
+#define B_PL_AXIDMA_CH5_RX_DOK BIT(5)
+#define B_PL_AXIDMA_CH4_RX_DOK BIT(4)
+#define B_PL_AXIDMA_CH3_RX_DOK BIT(3)
+#define B_PL_AXIDMA_CH2_RX_DOK BIT(2)
+#define B_PL_AXIDMA_CH1_RX_DOK BIT(1)
+#define B_PL_AXIDMA_CH0_RX_DOK BIT(0)
+
+#define R_PL_AXIDMA_FWISR1 0x090C
+#define B_PL_AXIDMA_CH3_TX_DOK BIT(3)
+#define B_PL_AXIDMA_CH2_TX_DOK BIT(2)
+#define B_PL_AXIDMA_CH1_TX_DOK BIT(1)
+#define B_PL_AXIDMA_CH0_TX_DOK BIT(0)
+
+#define R_PL_AXIDMA_BURST_CFG 0x0A00
+#define B_PL_AXIDMA_RX_BURST_LEN_SH 16
+#define B_PL_AXIDMA_RX_BURST_LEN_MSK 0x3
+#define B_PL_AXIDMA_MAX_TX_BURST_SH 0
+#define B_PL_AXIDMA_MAX_TX_BURST_MSK 0x3
+
+//
+// WL_AX_Reg_AXIDMA.xls
+//
+
+//
+// AXIDMA_Reg_Spec
+//
+
+//
+// WL_AX_Reg_AXIDMA.xls
+//
+
+//
+// AXIDMA_Reg_Spec
+//
+#define B_AX_EN_HW_IDX_UPD BIT(5)
+#define B_AX_FLUSH_AXI_MST BIT(4)
+#define B_PL_AXIDMA_MASTER_BUSY BIT(16)
+#define B_PL_AXIDMA_DBG_CH2_RX_FULL BIT(6)
+#define B_PL_AXIDMA_DBG_CH1_RX_FULL BIT(5)
+#define B_PL_AXIDMA_DBG_CH0_RX_FULL BIT(4)
+#define B_PL_AXIDMA_DBG_TXBD_ZERO_LENGTH BIT(3)
+#define B_PL_AXIDMA_DBG_TXBD_CROSS_BOUNDARY BIT(2)
+#define B_PL_AXIDMA_DBG_RX_STUCK BIT(1)
+#define B_PL_AXIDMA_DBG_TX_STUCK BIT(0)
+#define B_PL_AXIDMA_SET1_PUB_USE_PG_OVFUDF BIT(3)
+#define B_PL_AXIDMA_SET1_USE_PG_OVFUDF BIT(2)
+#define B_PL_AXIDMA_SET1_AVAL_PG_OVFUDF BIT(1)
+#define B_PL_AXIDMA_SET1_WP_REQ_PG_ERR_V1 BIT(0)
+#define B_PL_AXIDMA_CH2_RX_RDU_MSK_V1 BIT(5)
+#define B_PL_AXIDMA_CH1_RX_RDU_MSK_V1 BIT(4)
+#define B_PL_AXIDMA_CH0_RX_RDU_MSK_V1 BIT(3)
+#define B_PL_AXIDMA_CH2_RX_DOK_MSK_V1 BIT(2)
+#define B_PL_AXIDMA_CH1_RX_DOK_MSK_V1 BIT(1)
+#define B_PL_AXIDMA_CH0_RX_DOK_MSK_V1 BIT(0)
+#define B_PL_AXIDMA_CH2_RX_RDU_V1 BIT(5)
+#define B_PL_AXIDMA_CH1_RX_RDU_V1 BIT(4)
+#define B_PL_AXIDMA_CH0_RX_RDU_V1 BIT(3)
+
+#define R_PL_AXIDMA_IDCT_MSK 0x0910
+#define B_PL_AXIDMA_RRESP_ERR_MSK BIT(6)
+#define B_PL_AXIDMA_BRESP_ERR_MSK BIT(5)
+#define B_PL_AXIDMA_FCS_ERR_MSK BIT(4)
+#define B_PL_AXIDMA_TXBD_ZERO_LENGTH_MSK BIT(3)
+#define B_PL_AXIDMA_TXBD_CROSS_BOUNDARY_MSK BIT(2)
+#define B_PL_AXIDMA_RX_STUCK_MSK BIT(1)
+#define B_PL_AXIDMA_TX_STUCK_MSK BIT(0)
+
+#define R_PL_AXIDMA_IDCT 0x0914
+#define B_PL_AXIDMA_IDCT_AXI_RRESP_ERR BIT(6)
+#define B_PL_AXIDMA_IDCT_AXI_BRESP_ERR BIT(5)
+#define B_PL_AXIDMA_IDCT_FC_ERR BIT(4)
+#define B_PL_AXIDMA_IDCT_TXBD_ZERO_LENGTH_ BIT(3)
+#define B_PL_AXIDMA_IDCT_TXBD_CROSS_BOUNDARY_MSK BIT(2)
+#define B_PL_AXIDMA_IDCT_RX_STUCK_MSK BIT(1)
+#define B_PL_AXIDMA_IDCT_TX_STUCK_MSK BIT(0)
+
+//
+// WL_AX_Reg_AXIDMA.xls
+//
+
+//
+// AXIDMA_Reg_Spec
+//
+
+//
+// WL_AX_Reg_HIOE.xls
+//
+
+//
+// HIOE_Reg_Spec
+//
+
+#define R_PL_HIOE_CTRL 0x0000
+#define B_PL_HIOE_RESTORE_REQ BIT(31)
+#define B_PL_HIOE_RETAIN_REQ BIT(30)
+#define B_PL_HIOE_DDMA_CH1_REQ BIT(29)
+#define B_PL_HIOE_DDMA_CH2_REQ BIT(28)
+#define B_PL_HIOE_DDMA_CH1_CHKSUM_STATUS BIT(27)
+#define B_PL_HIOE_DDMA_CH2_CHKSUM_STATUS BIT(26)
+#define B_PL_HIOE_INST_FORMAT_ERR BIT(25)
+#define B_PL_HIOE_OP_TIMEOUT_ERR BIT(24)
+#define B_PL_HIOE_OP_TIMEOUT_SH 16
+#define B_PL_HIOE_OP_TIMEOUT_MSK 0xff
+#define B_PL_HIOE_ADDR_CHECKSUM_SH 0
+#define B_PL_HIOE_ADDR_CHECKSUM_MSK 0xffff
+
+#define R_PL_HIOE_CFG_FILE_START 0x0004
+#define B_PL_HIOE_CFG_FILE_START_SH 0
+#define B_PL_HIOE_CFG_FILE_START_MSK 0xffffffffL
+
+#define R_PL_HIOE_CFG_FILE_END 0x0008
+#define B_PL_HIOE_CFG_FILE_END_SH 0
+#define B_PL_HIOE_CFG_FILE_END_MSK 0xffffffffL
+
+#define R_PL_HIOE_CUR_INST_ADDR 0x000C
+#define B_PL_HIOE_CUR_INST_ADDR_SH 0
+#define B_PL_HIOE_CUR_INST_ADDR_MSK 0xffffffffL
+
+//
+// WL_AX_Reg_HIOE.xls
+//
+
+//
+// HIOE_Reg_Spec
+//
+
+//
+// WL_AX_Reg_HIOE.xls
+//
+
+//
+// HIOE_Reg_Spec
+//
+
+//
+// WL_AX_Reg_HIOE.xls
+//
+
+//
+// HIOE_Reg_Spec
+//
+
+//
+// WL_AX_Reg_IDDMA.xls
+//
+
+//
+// IDDMA_Reg_Spec
+//
+
+#define R_PL_IDDMA_CH0_SA 0x0000
+#define B_PL_IDDMA_CH0_SA_SH 0
+#define B_PL_IDDMA_CH0_SA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH0_DA 0x0004
+#define B_PL_IDDMA_CH0_DA_SH 0
+#define B_PL_IDDMA_CH0_DA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH0_CTRL 0x0008
+#define B_PL_IDDMA_CH0_OWN BIT(31)
+#define B_PL_IDDMA_CH0_CHKSUM_EN BIT(29)
+#define B_PL_IDDMA_CH0_DA_W_DISABLE BIT(28)
+#define B_PL_IDDMA_CH0_CHKSUM_STATUS BIT(27)
+#define B_PL_IDDMA_CH0_CHKSUM_CONT BIT(24)
+#define B_PL_IDDMA_CH0_DLEN_SH 0
+#define B_PL_IDDMA_CH0_DLEN_MSK 0x3ffff
+
+#define R_PL_IDDMA_CH1_SA 0x0010
+#define B_PL_IDDMA_CH1_SA_SH 0
+#define B_PL_IDDMA_CH1_SA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH1_DA 0x0014
+#define B_PL_IDDMA_CH1_DA_SH 0
+#define B_PL_IDDMA_CH1_DA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH1_CTRL 0x0018
+#define B_PL_IDDMA_CH1_OWN BIT(31)
+#define B_PL_IDDMA_CH1_CHKSUM_EN BIT(29)
+#define B_PL_IDDMA_CH1_DA_W_DISABLE BIT(28)
+#define B_PL_IDDMA_CH1_CHKSUM_STATUS BIT(27)
+#define B_PL_IDDMA_CH1_DLEN_SH 0
+#define B_PL_IDDMA_CH1_DLEN_MSK 0x3ffff
+
+#define R_PL_IDDMA_CH2_SA 0x0020
+#define B_PL_IDDMA_CH2_SA_SH 0
+#define B_PL_IDDMA_CH2_SA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH2_DA 0x0024
+#define B_PL_IDDMA_CH2_DA_SH 0
+#define B_PL_IDDMA_CH2_DA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH2_CTRL 0x0028
+#define B_PL_IDDMA_CH2_OWN BIT(31)
+#define B_PL_IDDMA_CH2_CHKSUM_EN BIT(29)
+#define B_PL_IDDMA_CH2_DA_W_DISABLE BIT(28)
+#define B_PL_IDDMA_CH2_CHKSUM_STATUS BIT(27)
+#define B_PL_IDDMA_CH2_DLEN_SH 0
+#define B_PL_IDDMA_CH2_DLEN_MSK 0x3ffff
+
+#define R_PL_IDDMA_CH3_SA 0x0030
+#define B_PL_IDDMA_CH3_SA_SH 0
+#define B_PL_IDDMA_CH3_SA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH3_DA 0x0034
+#define B_PL_IDDMA_CH3_DA_SH 0
+#define B_PL_IDDMA_CH3_DA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH3_CTRL 0x0038
+#define B_PL_IDDMA_CH3_OWN BIT(31)
+#define B_PL_IDDMA_CH3_CHKSUM_EN BIT(29)
+#define B_PL_IDDMA_CH3_DA_W_DISABLE BIT(28)
+#define B_PL_IDDMA_CH3_CHKSUM_STATUS BIT(27)
+#define B_PL_IDDMA_CH3_DLEN_SH 0
+#define B_PL_IDDMA_CH3_DLEN_MSK 0x3ffff
+
+#define R_PL_IDDMA_CH4_SA 0x0040
+#define B_PL_IDDMA_CH4_SA_SH 0
+#define B_PL_IDDMA_CH4_SA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH4_DA 0x0044
+#define B_PL_IDDMA_CH4_DA_SH 0
+#define B_PL_IDDMA_CH4_DA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH4_CTRL 0x0048
+#define B_PL_IDDMA_CH4_OWN BIT(31)
+#define B_PL_IDDMA_CH4_CHKSUM_EN BIT(29)
+#define B_PL_IDDMA_CH4_DA_W_DISABLE BIT(28)
+#define B_PL_IDDMA_CH4_CHKSUM_STATUS BIT(27)
+#define B_PL_IDDMA_CH4_DLEN_SH 0
+#define B_PL_IDDMA_CH4_DLEN_MSK 0x3ffff
+
+#define R_PL_IDDMA_CH5_SA 0x0050
+#define B_PL_IDDMA_CH5_SA_SH 0
+#define B_PL_IDDMA_CH5_SA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH5_DA 0x0054
+#define B_PL_IDDMA_CH5_DA_SH 0
+#define B_PL_IDDMA_CH5_DA_MSK 0xffffffffL
+
+#define R_PL_IDDMA_CH5_CTRL 0x0058
+#define B_PL_IDDMA_CH5_OWN BIT(31)
+#define B_PL_IDDMA_CH5_CHKSUM_EN BIT(29)
+#define B_PL_IDDMA_CH5_DA_W_DISABLE BIT(28)
+#define B_PL_IDDMA_CH5_CHKSUM_STATUS BIT(27)
+#define B_PL_IDDMA_CH5_DLEN_SH 0
+#define B_PL_IDDMA_CH5_DLEN_MSK 0x3ffff
+
+#define R_PL_IDDMA_FWIMR 0x00E0
+#define B_PL_IDDMA_CH5_INT_MSK BIT(5)
+#define B_PL_IDDMA_CH4_INT_MSK BIT(4)
+#define B_PL_IDDMA_CH3_INT_MSK BIT(3)
+#define B_PL_IDDMA_CH2_INT_MSK BIT(2)
+#define B_PL_IDDMA_CH1_INT_MSK BIT(1)
+#define B_PL_IDDMA_CH0_INT_MSK BIT(0)
+
+#define R_PL_IDDMA_FWISR 0x00E4
+#define B_PL_IDDMA_CH5_INT BIT(5)
+#define B_PL_IDDMA_CH4_INT BIT(4)
+#define B_PL_IDDMA_CH3_INT BIT(3)
+#define B_PL_IDDMA_CH2_INT BIT(2)
+#define B_PL_IDDMA_CH1_INT BIT(1)
+#define B_PL_IDDMA_CH0_INT BIT(0)
+
+#define R_PL_IDDMA_CH_STATUS 0x00E8
+#define B_PL_IDDMA_CH5_BUSY BIT(5)
+#define B_PL_IDDMA_CH4_BUSY BIT(4)
+#define B_PL_IDDMA_CH3_BUSY BIT(3)
+#define B_PL_IDDMA_CH2_BUSY BIT(2)
+#define B_PL_IDDMA_CH1_BUSY BIT(1)
+#define B_PL_IDDMA_CH0_BUSY BIT(0)
+
+#define R_PL_IDDMA_CHKSUM_CONTROL 0x00EC
+#define B_PL_IDDMA_CHKSUM_RESET BIT(0)
+
+#define R_PL_IDDMA_CHKSUM 0x00F0
+#define B_PL_IDDMA_CHKSUM_RESULT_SH 0
+#define B_PL_IDDMA_CHKSUM_RESULT_MSK 0xffff
+
+#define R_PL_IDDMA_MONITOR 0x00FC
+#define B_PL_IDDMA_CH5_DOK BIT(21)
+#define B_PL_IDDMA_CH4_DOK BIT(20)
+#define B_PL_IDDMA_CH3_DOK BIT(19)
+#define B_PL_IDDMA_CH2_DOK BIT(18)
+#define B_PL_IDDMA_CH1_DOK BIT(17)
+#define B_PL_IDDMA_CH0_DOK BIT(16)
+#define B_PL_IDDMA_DATA_UNDERFLOW BIT(14)
+#define B_PL_IDDMA_FIFO_UNDERFLOW BIT(13)
+#define B_PL_IDDMA_FIFO_OVERFLOW BIT(12)
+#define B_PL_IDDMA_CH5_ERROR BIT(5)
+#define B_PL_IDDMA_CH4_ERROR BIT(4)
+#define B_PL_IDDMA_CH3_ERROR BIT(3)
+#define B_PL_IDDMA_CH2_ERROR BIT(2)
+#define B_PL_IDDMA_CH1_ERROR BIT(1)
+#define B_PL_IDDMA_CH0_ERROR BIT(0)
+
+//
+// WL_AX_Reg_IDDMA.xls
+//
+
+//
+// IDDMA_Reg_Spec
+//
+
+//
+// WL_AX_Reg_IDDMA.xls
+//
+
+//
+// IDDMA_Reg_Spec
+//
+
+//
+// WL_AX_Reg_IDDMA.xls
+//
+
+//
+// IDDMA_Reg_Spec
+//
+
+//
+// WL_AX_Reg_IPSec.xls
+//
+
+//
+// IPSec_Reg
+//
+
+#define R_PL_REG_SDSR 0x0000
+#define B_PL_SRC_RST BIT(31)
+#define B_PL_PK_UP BIT(30)
+#define B_PL_SRC_FAIL_STATUS_SH 25
+#define B_PL_SRC_FAIL_STATUS_MSK 0x3
+#define B_PL_SRC_FAIL BIT(24)
+#define B_PL_SRPTR_SH 16
+#define B_PL_SRPTR_MSK 0xff
+#define B_PL_SWPTR_SH 8
+#define B_PL_SWPTR_MSK 0xff
+#define B_PL_FIFO_EMPTY_CNT_SH 0
+#define B_PL_FIFO_EMPTY_CNT_MSK 0xff
+
+#define R_PL_REG_SDFWR 0x0004
+#define B_PL_SDFW_SH 0
+#define B_PL_SDFW_MSK 0xffffffffL
+
+#define R_PL_REG_SDSWR 0x0008
+#define B_PL_SDSW_SH 0
+#define B_PL_SDSW_MSK 0xffffffffL
+
+#define R_PL_REG_IPSCSR_RSTEACONFISR 0x0010
+#define B_PL_IPSEC_RST BIT(31)
+#define B_PL_CLEAR_OK_INT_NUM_SH 16
+#define B_PL_CLEAR_OK_INT_NUM_MSK 0xff
+#define B_PL_OK_INTR_CNT_SH 8
+#define B_PL_OK_INTR_CNT_MSK 0xff
+#define B_PL_INTR_MODE BIT(7)
+#define B_PL_CMD_OK BIT(4)
+#define B_PL_DMA_BUSY BIT(3)
+#define B_PL_SOFT_RST BIT(0)
+
+#define R_PL_REG_IPSCSR_INTM 0x0014
+#define B_PL_DES_ERR5_M BIT(18)
+#define B_PL_DES_ERR4_M BIT(17)
+#define B_PL_DES_ERR3_M BIT(16)
+#define B_PL_DES_ERR2_M BIT(15)
+#define B_PL_DES_ERR1_M BIT(14)
+#define B_PL_DES_ERR0_M BIT(13)
+#define B_PL_SRC_ERR9_M BIT(12)
+#define B_PL_SRC_ERR8_M BIT(11)
+#define B_PL_SRC_ERR7_M BIT(10)
+#define B_PL_SRC_ERR6_M BIT(9)
+#define B_PL_SRC_ERR5_M BIT(8)
+#define B_PL_SRC_ERR4_M BIT(7)
+#define B_PL_SRC_ERR3_M BIT(6)
+#define B_PL_SRC_ERR2_M BIT(5)
+#define B_PL_SRC_ERR1_M BIT(4)
+#define B_PL_SRC_ERR0_M BIT(3)
+#define B_PL_DES_FAIL_M BIT(2)
+#define B_PL_SRC_FAIL_M BIT(1)
+#define B_PL_CMD_OK_M BIT(0)
+
+#define R_PL_REG_IPSCSR_DBG 0x0018
+#define B_PL_DEBUG_WB BIT(31)
+#define B_PL_MST_BAD_SEL_SH 28
+#define B_PL_MST_BAD_SEL_MSK 0x3
+#define B_PL_ENGINE_CLK_EN BIT(24)
+#define B_PL_DEBUG_PORT_SEL_SH 20
+#define B_PL_DEBUG_PORT_SEL_MSK 0xf
+#define B_PL_ARBITER_MODE BIT(16)
+#define B_PL_DMA_WAIT_CYCLE_SH 0
+#define B_PL_DMA_WAIT_CYCLE_MSK 0xffff
+
+#define R_PL_REG_IPSCSR_ERR_INT 0x001C
+#define B_PL_DES_ERR5 BIT(15)
+#define B_PL_DES_ERR4 BIT(14)
+#define B_PL_DES_ERR3 BIT(13)
+#define B_PL_DES_ERR2 BIT(12)
+#define B_PL_DES_ERR1 BIT(11)
+#define B_PL_DES_ERR0 BIT(10)
+#define B_PL_SRC_ERR9 BIT(9)
+#define B_PL_SRC_ERR8 BIT(8)
+#define B_PL_SRC_ERR7 BIT(7)
+#define B_PL_SRC_ERR6 BIT(6)
+#define B_PL_SRC_ERR5 BIT(5)
+#define B_PL_SRC_ERR4 BIT(4)
+#define B_PL_SRC_ERR3 BIT(3)
+#define B_PL_SRC_ERR2 BIT(2)
+#define B_PL_SRC_ERR1 BIT(1)
+#define B_PL_SRC_ERR0 BIT(0)
+
+#define R_PL_REG_IPSCSR_SAADLR 0x0020
+#define B_PL_A2EO_SUM_SH 0
+#define B_PL_A2EO_SUM_MSK 0x7ff
+
+#define R_PL_REG_IPSCSR_SENLR 0x0024
+#define B_PL_ENL_SUM_SH 0
+#define B_PL_ENL_SUM_MSK 0xffffff
+
+#define R_PL_REG_IPSCSR_SAPLR 0x0028
+#define B_PL_APL_SUM_SH 0
+#define B_PL_APL_SUM_MSK 0xfff
+
+#define R_PL_REG_IPSCSR_SEPLR 0x002C
+#define B_PL_EPL_SUM_SH 0
+#define B_PL_EPL_SUM_MSK 0x3f
+
+#define R_PL_REG_IPSCSR_SWAPABURSTR 0x0030
+#define B_PL_MD5_INPUT_DATA_BYTE_SWAP BIT(25)
+#define B_PL_MD5_OUTPUT_DATA_BYTE_SWAP BIT(24)
+#define B_PL_DMA_BURST_LENGTH_SH 16
+#define B_PL_DMA_BURST_LENGTH_MSK 0x3f
+#define B_PL_AUTO_PADDING_SWAP BIT(13)
+#define B_PL_TX_WD_SWAP BIT(12)
+#define B_PL_RX_WD_SWAP BIT(11)
+#define B_PL_MAC_OUT_LITTLE_ENDIAN BIT(10)
+#define B_PL_DATA_OUT_LITTLE_ENDIAN BIT(9)
+#define B_PL_TX_BYTE_SWAP BIT(8)
+#define B_PL_DATA_IN_LITTLE_ENDIAN BIT(4)
+#define B_PL_HASH_INITIAL_VALUE_SWAP BIT(3)
+#define B_PL_KEY_PAD_SWAP BIT(2)
+#define B_PL_KEY_IV_SWAP BIT(1)
+#define B_PL_SET_SWAP BIT(0)
+
+#define R_PL_REG_DDSR 0x1000
+#define B_PL_DES_RST BIT(31)
+#define B_PL_DES_FAIL_STATUS_SH 25
+#define B_PL_DES_FAIL_STATUS_MSK 0x3
+#define B_PL_DES_FAIL BIT(24)
+#define B_PL_DRPTR_SH 16
+#define B_PL_DRPTR_MSK 0xff
+#define B_PL_DWPTR_SH 8
+#define B_PL_DWPTR_MSK 0xff
+
+#define R_PL_REG_DDFWR 0x1004
+#define B_PL_DDFW_SH 0
+#define B_PL_DDFW_MSK 0xffffffffL
+
+#define R_PL_REG_DDSWR 0x1008
+#define B_PL_DDSW_SH 0
+#define B_PL_DDSW_MSK 0xffffffffL
+
+#define R_PL_REG_DES_PKTCONF 0x100C
+#define B_PL_DBG_DPTR_SH 8
+#define B_PL_DBG_DPTR_MSK 0xff
+#define B_PL_DBG_SPTR_SH 0
+#define B_PL_DBG_SPTR_MSK 0xff
+
+#define R_PL_REG_DBGSDR 0x1010
+#define B_PL_DBG_SD_SH 0
+#define B_PL_DBG_SD_MSK 0xffffffffL
+
+#define R_PL_REG_DBGDDR 0x1014
+#define B_PL_DBG_DD_SH 0
+#define B_PL_DBG_DD_MSK 0xffffffffL
+
+//
+// WL_AX_Reg_IPSec.xls
+//
+
+//
+// IPSec_Reg
+//
+
+//
+// WL_AX_Reg_IPSec.xls
+//
+
+//
+// IPSec_Reg
+//
+
+//
+// WL_AX_Reg_IPSec.xls
+//
+
+//
+// IPSec_Reg
+//
+
+//
+// WL_AX_Reg_RXI300.xls
+//
+
+//
+// RXI300
+//
+
+#define R_AX_RXI300_NAME 0x0000
+#define B_AX_RXI300_NAME_SH 0
+#define B_AX_RXI300_NAME_MSK 0xffffffffL
+
+#define R_AX_RXI300_VER 0x0004
+#define B_AX_RXI300_VER_SH 0
+#define B_AX_RXI300_VER_MSK 0xffffffffL
+
+#define R_AX_RXI300_REV 0x0008
+#define B_AX_RXI300_REV_SH 0
+#define B_AX_RXI300_REV_MSK 0xffffffffL
+
+#define R_AX_RXI300_INST 0x000C
+#define B_AX_RXI300_INST_SH 0
+#define B_AX_RXI300_INST_MSK 0xffffffffL
+
+#define R_AX_RXI300_IMPL_Y 0x0010
+#define B_AX_RXI300_IMPL_Y_SH 0
+#define B_AX_RXI300_IMPL_Y_MSK 0xffffffffL
+
+#define R_AX_RXI300_IMPL_D 0x0014
+#define B_AX_RXI300_IMPL_D_SH 0
+#define B_AX_RXI300_IMPL_D_MSK 0xffffffffL
+
+#define R_AX_RXI300_DEV 0x0018
+#define B_AX_RXI300_DEV_SH 0
+#define B_AX_RXI300_DEV_MSK 0xffffffffL
+
+#define R_AX_RXI300_PRO_NUM 0x001C
+#define B_AX_RXI300_PRO_NUM_SH 0
+#define B_AX_RXI300_PRO_NUM_MSK 0xffffffffL
+
+#define R_AX_RXI300_ELR_0_PLD0 0x0200
+#define B_AX_ERR_BSTINDEX_SH 24
+#define B_AX_ERR_BSTINDEX_MSK 0xff
+#define B_AX_ERR_BSTLEN_SH 16
+#define B_AX_ERR_BSTLEN_MSK 0xff
+#define B_AX_ERR_BSTTYPE_SH 11
+#define B_AX_ERR_BSTTYPE_MSK 0x7
+#define B_AX_ERR_CMD_SH 8
+#define B_AX_ERR_CMD_MSK 0x7
+#define B_AX_ERR_SRC_SH 0
+#define B_AX_ERR_SRC_MSK 0xff
+
+#define R_AX_RXI300_ELR_0_PLD1 0x0204
+#define B_AX_ERR_MREQINFO_SH 23
+#define B_AX_ERR_MREQINFO_MSK 0x1ff
+#define B_AX_ERR_SIZE_SH 16
+#define B_AX_ERR_SIZE_MSK 0x7
+#define B_AX_ERR_BYTEEN_SH 0
+#define B_AX_ERR_BYTEEN_MSK 0xffff
+
+#define R_AX_RXI300_ELR_0_ID 0x0208
+#define B_AX_ERR_ID_SH 0
+#define B_AX_ERR_ID_MSK 0xffffffffL
+
+#define R_AX_RXI300_ELR_0_ADR0 0x020C
+#define B_AX_ERR_ADR0_SH 0
+#define B_AX_ERR_ADR0_MSK 0xffffffffL
+
+#define R_AX_RXI300_ELR_0_ADR1 0x0210
+#define B_AX_ERR_ADR1_SH 0
+#define B_AX_ERR_ADR1_MSK 0xffffffffL
+
+#define R_AX_RXI300_ELR_0_CODE 0x0230
+#define B_AX_ELR_CODE_SH 0
+#define B_AX_ELR_CODE_MSK 0xff
+
+#define R_AX_RXI300_ELR_0_INTR_CLR 0x023C
+#define B_AX_ELR_INTR_CLR BIT(0)
+
+#define R_AX_RXI300_ICG_CTRL0 0x0300
+#define B_AX_RXI300_ICG_CTRL0_SH 0
+#define B_AX_RXI300_ICG_CTRL0_MSK 0xffffffffL
+
+#define R_AX_RXI300_ICG_CTRL1 0x0304
+#define B_AX_RXI300_ICG_CTRL1_SH 0
+#define B_AX_RXI300_ICG_CTRL1_MSK 0xffffffffL
+
+#define R_AX_RXI300_TIME_MON 0x0308
+#define B_AX_RXI300_TM_AXI_APB_BBRF_RST BIT(26)
+#define B_AX_RXI300_TM_AXI_APB_SA_RST BIT(25)
+#define B_AX_RXI300_TM_AXI2AHB_RST BIT(24)
+#define B_AX_RXI300_TM_AXI_APB_BBRF_EN BIT(18)
+#define B_AX_RXI300_TM_AXI_APB_SA_EN BIT(17)
+#define B_AX_RXI300_TM_AXI2AHB_EN BIT(16)
+#define B_AX_RXI300_TM_GRADE_SH 8
+#define B_AX_RXI300_TM_GRADE_MSK 0xf
+#define B_AX_RXI300_TM_TRSH_SH 0
+#define B_AX_RXI300_TM_TRSH_MSK 0xff
+
+#define R_AX_RXI300_ICG_STAT0 0x0320
+#define B_AX_RXI300_ICG_STAT0_SH 0
+#define B_AX_RXI300_ICG_STAT0_MSK 0xffffffffL
+
+#define R_AX_RXI300_ICG_STAT1 0x0324
+#define B_AX_RXI300_ICG_STAT1_SH 0
+#define B_AX_RXI300_ICG_STAT1_MSK 0xffffffffL
+
+//
+// WL_AX_Reg_RXI300.xls
+//
+
+//
+// RXI300
+//
+
+//
+// WL_AX_Reg_RXI300.xls
+//
+
+//
+// RXI300
+//
+
+#define R_AX_RXI300_TIME_MON_V1 0x0408
+#define B_AX_RXI300_TM_BBRF_RST BIT(26)
+#define B_AX_RXI300_TM_APB_RST BIT(25)
+#define B_AX_RXI300_TM_WPA_RST BIT(24)
+#define B_AX_RXI300_TM_AXI_BBRF_EN BIT(18)
+#define B_AX_RXI300_TM_AXI_APB_EN BIT(17)
+#define B_AX_RXI300_TM_WPA_EN BIT(16)
+
+//
+// WL_AX_Reg_RXI300.xls
+//
+
+//
+// RXI300
+//
+
+//
+// WL_AX_Reg_SPIC.xls
+//
+
+//
+// SPIC
+//
+
+#define R_AX_SPIC_CTRLR0 0x0000
+#define B_AX_PRM_2ND_PHASE BIT(31)
+#define B_AX_DDR_EN_SH 28
+#define B_AX_DDR_EN_MSK 0x7
+#define B_AX_CK_MTIMES_SH 23
+#define B_AX_CK_MTIMES_MSK 0x1f
+#define B_AX_FAST_RD BIT(22)
+#define B_AX_CMD_CH_SH 20
+#define B_AX_CMD_CH_MSK 0x3
+#define B_AX_DATA_CH_SH 18
+#define B_AX_DATA_CH_MSK 0x3
+#define B_AX_ADDR_CH_SH 16
+#define B_AX_ADDR_CH_MSK 0x3
+#define B_AX_TMOD_SH 8
+#define B_AX_TMOD_MSK 0x3
+#define B_AX_SCPOL BIT(7)
+#define B_AX_SCPH BIT(6)
+
+#define R_AX_SPIC_CTRLR1 0x0004
+#define B_AX_NDF_SH 0
+#define B_AX_NDF_MSK 0xffff
+
+#define R_AX_SPIC_SSIENR 0x0008
+#define B_AX_PGM_RST_TEST_EN BIT(4)
+#define B_AX_ATCK_CMD BIT(1)
+#define B_AX_FUNC_EN BIT(0)
+
+#define R_AX_SPIC_SER 0x0010
+#define B_AX_SER BIT(0)
+
+#define R_AX_SPIC_BAUDR 0x0014
+#define B_AX_SCKDV_SH 0
+#define B_AX_SCKDV_MSK 0xfff
+
+#define R_AX_SPIC_TXFTLR 0x0018
+#define B_AX_TFT_SH 0
+#define B_AX_TFT_MSK 0x7f
+
+#define R_AX_SPIC_RXFTLR 0x001C
+#define B_AX_RFT_SH 0
+#define B_AX_RFT_MSK 0x7f
+
+#define R_AX_SPIC_TXFLR 0x0020
+#define B_AX_TXFLR_SH 0
+#define B_AX_TXFLR_MSK 0xff
+
+#define R_AX_SPIC_RXFLR 0x0024
+#define B_AX_RXFLR_SH 0
+#define B_AX_RXFLR_MSK 0xff
+
+#define R_AX_SPIC_SR 0x0028
+#define B_AX_BOOT_FIN BIT(7)
+#define B_AX_DCOL BIT(6)
+#define B_AX_TXE BIT(5)
+#define B_AX_RFF BIT(4)
+#define B_AX_RFNE BIT(3)
+#define B_AX_TFE BIT(2)
+#define B_AX_TFNF BIT(1)
+#define B_AX_BUSY BIT(0)
+
+#define R_AX_SPIC_IMR 0x002C
+#define B_AX_ACSIM BIT(11)
+#define B_AX_RXSIM BIT(10)
+#define B_AX_TXSIM BIT(9)
+#define B_AX_ACEIM BIT(8)
+#define B_AX_BYEIM BIT(7)
+#define B_AX_WBEIM BIT(6)
+#define B_AX_FSEIM BIT(5)
+#define B_AX_RXFIM BIT(4)
+#define B_AX_RXOIM BIT(3)
+#define B_AX_RXUIM BIT(2)
+#define B_AX_TXOIM BIT(1)
+#define B_AX_TXEIM BIT(0)
+
+#define R_AX_SPIC_ISR 0x0030
+#define B_AX_ACSIS BIT(11)
+#define B_AX_RXSIS BIT(10)
+#define B_AX_TXSIS BIT(9)
+#define B_AX_ACEIS BIT(8)
+#define B_AX_BYEIS BIT(7)
+#define B_AX_WBEIS BIT(6)
+#define B_AX_FSEIS BIT(5)
+#define B_AX_RXFIS BIT(4)
+#define B_AX_RXOIS BIT(3)
+#define B_AX_RXUIS BIT(2)
+#define B_AX_TXOIS BIT(1)
+#define B_AX_TXEIS BIT(0)
+
+#define R_AX_SPIC_RISR 0x0034
+#define B_AX_ACSIR BIT(11)
+#define B_AX_RXSIR BIT(10)
+#define B_AX_TXSIR BIT(9)
+#define B_AX_ACEIR BIT(8)
+#define B_AX_BYEIR BIT(7)
+#define B_AX_WBEIR BIT(6)
+#define B_AX_FSEIR BIT(5)
+#define B_AX_RXFIR BIT(4)
+#define B_AX_RXOIR BIT(3)
+#define B_AX_RXUIR BIT(2)
+#define B_AX_TXOIR BIT(1)
+#define B_AX_TXEIR BIT(0)
+
+#define R_AX_SPIC_TXOICR 0x0038
+#define B_AX_TXOICR BIT(0)
+
+#define R_AX_SPIC_RXOICR 0x003C
+#define B_AX_RXOICR BIT(0)
+
+#define R_AX_SPIC_RXUICR 0x0040
+#define B_AX_RXUICR BIT(0)
+
+#define R_AX_SPIC_MSTICR 0x0044
+#define B_AX_MSTICR BIT(0)
+
+#define R_AX_SPIC_ICR 0x0048
+#define B_AX_ICR BIT(0)
+
+#define R_AX_SPIC_DMACR 0x004C
+#define B_AX_TX_DMAC_EN BIT(1)
+#define B_AX_RX_DMAC_EN BIT(0)
+
+#define R_AX_SPIC_DMATDLR 0x0050
+#define B_AX_DMATDL_SH 0
+#define B_AX_DMATDL_MSK 0x7f
+
+#define R_AX_SPIC_DMARDLR 0x0054
+#define B_AX_DMARDL_SH 0
+#define B_AX_DMARDL_MSK 0x7f
+
+#define R_AX_SPIC_IDR 0x0058
+#define B_AX_IDCODE_SH 0
+#define B_AX_IDCODE_MSK 0xffffffffL
+
+#define R_AX_SPIC_VERSION 0x005C
+#define B_AX_VERSION_SH 0
+#define B_AX_VERSION_MSK 0xffffffffL
+
+#define R_AX_SPIC_DR_WORD 0x0060
+#define B_AX_DR_WORD_SH 0
+#define B_AX_DR_WORD_MSK 0xffffffffL
+
+#define R_AX_SPIC_DR_HALF_WORD 0x0060
+#define B_AX_DR_HALF_WORD_SH 0
+#define B_AX_DR_HALF_WORD_MSK 0xffff
+
+#define R_AX_SPIC_DR_BYTE 0x0060
+#define B_AX_DR_BYTE_SH 0
+#define B_AX_DR_BYTE_MSK 0xff
+
+#define R_AX_SPIC_READ_FAST_SINGLE 0x00E0
+#define B_AX_FRD_CMD_SH 0
+#define B_AX_FRD_CMD_MSK 0xffff
+
+#define R_AX_SPIC_READ_DUAL_DATA 0x00E4
+#define B_AX_RD_DUAL_O_CMD_SH 0
+#define B_AX_RD_DUAL_O_CMD_MSK 0xff
+
+#define R_AX_SPIC_READ_DUAL_ADDR_DATA 0x00E8
+#define B_AX_RD_DUAL_IO_CMD_SH 0
+#define B_AX_RD_DUAL_IO_CMD_MSK 0xff
+
+#define R_AX_SPIC_READ_QUAD_DATA 0x00EC
+#define B_AX_RD_QUAD_O_CMD_SH 0
+#define B_AX_RD_QUAD_O_CMD_MSK 0xff
+
+#define R_AX_SPIC_READ_QUAD_ADDR_DATA 0x00F0
+#define B_AX_PRM_VALUE_SH 16
+#define B_AX_PRM_VALUE_MSK 0xff
+#define B_AX_RD_QUAD_IO_CMD_SH 0
+#define B_AX_RD_QUAD_IO_CMD_MSK 0xff
+
+#define R_AX_SPIC_WRITE_SINGLE 0x00F4
+#define B_AX_WR_CMD_SH 0
+#define B_AX_WR_CMD_MSK 0xffff
+
+#define R_AX_SPIC_WRITE_DUAL_DATA 0x00F8
+#define B_AX_WR_DUAL_I_CMD_SH 0
+#define B_AX_WR_DUAL_I_CMD_MSK 0xff
+
+#define R_AX_SPIC_WRITE_DUAL_ADDR_DATA 0x00FC
+#define B_AX_WR_DUAL_II_CMD_SH 0
+#define B_AX_WR_DUAL_II_CMD_MSK 0xff
+
+#define R_AX_SPIC_WRITE_QUAD_DATA 0x0100
+#define B_AX_WR_QUAD_I_CMD_SH 0
+#define B_AX_WR_QUAD_I_CMD_MSK 0xff
+
+#define R_AX_SPIC_WRITE_QUAD_ADDR_DATA 0x0104
+#define B_AX_WR_QUAD_II_CMD_SH 0
+#define B_AX_WR_QUAD_II_CMD_MSK 0xff
+
+#define R_AX_SPIC_WRITE_ENABLE 0x0108
+#define B_AX_WR_EN_CMD_SH 0
+#define B_AX_WR_EN_CMD_MSK 0xffff
+
+#define R_AX_SPIC_READ_STATUS 0x010C
+#define B_AX_ADDR_EN BIT(31)
+#define B_AX_ADDR_LEN_SH 29
+#define B_AX_ADDR_LEN_MSK 0x3
+#define B_AX_ADDR_SEL BIT(28)
+#define B_AX_INTERVAL_EN BIT(27)
+#define B_AX_RD_ST_CMD_SH 0
+#define B_AX_RD_ST_CMD_MSK 0xffff
+
+#define R_AX_SPIC_CTRLR2 0x0110
+#define B_AX_CS_ACTIVE_HOLD_SH 12
+#define B_AX_CS_ACTIVE_HOLD_MSK 0x3
+#define B_AX_RX_FIFO_ENTRY_SH 8
+#define B_AX_RX_FIFO_ENTRY_MSK 0xf
+#define B_AX_FIFO_ENTRY_SH 4
+#define B_AX_FIFO_ENTRY_MSK 0xf
+#define B_AX_SEQ_EN BIT(3)
+#define B_AX_WPN_DNUM BIT(2)
+#define B_AX_WPN_SET BIT(1)
+#define B_AX_SO_DNUM BIT(0)
+
+#define R_AX_SPIC_FBAUDR 0x0114
+#define B_AX_FSCKDV_SH 0
+#define B_AX_FSCKDV_MSK 0xfff
+
+#define R_AX_SPIC_ADDR_LENGTH 0x0118
+#define B_AX_ADDR_PHASE_LENGTH_SH 0
+#define B_AX_ADDR_PHASE_LENGTH_MSK 0x7
+
+#define R_AX_SPIC_AUTO_LENGTH 0x011C
+#define B_AX_ADDR_CS_H_WR_DUM_LEN_SH 28
+#define B_AX_ADDR_CS_H_WR_DUM_LEN_MSK 0xf
+#define B_AX_ADDR_CS_H_RD_DUM_LEN_SH 26
+#define B_AX_ADDR_CS_H_RD_DUM_LEN_MSK 0x3
+#define B_AX_ADDR_AUTO_DUM_LEN_SH 18
+#define B_AX_ADDR_AUTO_DUM_LEN_MSK 0xff
+#define B_AX_ADDR_AUTO_ADDR_LENGTH_SH 16
+#define B_AX_ADDR_AUTO_ADDR_LENGTH_MSK 0x3
+#define B_AX_ADDR_IN_PHYSICAL_CYC_SH 12
+#define B_AX_ADDR_IN_PHYSICAL_CYC_MSK 0xf
+
+#define R_AX_SPIC_VALID_CMD 0x0120
+#define B_AX_ADDR_SEQ_TRANS_EN BIT(14)
+#define B_AX_ADDR_CTRLR0_CH BIT(12)
+#define B_AX_ADDR_PRM_EN BIT(11)
+#define B_AX_ADDR_WR_BLOCKING BIT(9)
+#define B_AX_ADDR_WR_QUAD_II BIT(8)
+#define B_AX_ADDR_WR_QUAD_I BIT(7)
+#define B_AX_ADDR_WR_DUAL_II BIT(6)
+#define B_AX_ADDR_WR_DUAL_I BIT(5)
+#define B_AX_ADDR_RD_QUAD_IO BIT(4)
+#define B_AX_ADDR_RD_QUAD_O BIT(3)
+#define B_AX_ADDR_RD_DUAL_IO BIT(2)
+#define B_AX_ADDR_RD_DUAL_I BIT(1)
+#define B_AX_ADDR_FRD_SINGEL BIT(0)
+
+#define R_AX_SPIC_FLASH_SIZE 0x0124
+#define B_AX_FLASH_SIZE_SH 0
+#define B_AX_FLASH_SIZE_MSK 0xfff
+
+#define R_AX_SPIC_FLUSH_FIFO 0x0128
+#define B_AX_FLUSH_PGM_RST_FIFO BIT(1)
+#define B_AX_FLUSH_FIFO BIT(0)
+
+#define R_AX_SPIC_PGM_RST_FIFO 0x0140
+#define B_AX_PGM_RST_FIFO_SH 0
+#define B_AX_PGM_RST_FIFO_MSK 0xffff
+
+//
+// WL_AX_Reg_SPIC.xls
+//
+
+//
+// SPIC
+//
+
+//
+// WL_AX_Reg_SPIC.xls
+//
+
+//
+// SPIC
+//
+#define B_AX_SPIC_USER_MODE BIT(31)
+#define B_AX_SPIC_UAR BIT(30)
+#define B_AX_SPIC_CK_MTIMES_SH 23
+#define B_AX_SPIC_CK_MTIMES_MSK 0x1f
+#define B_AX_SPIC_FAST_RD BIT(22)
+#define B_AX_SPIC_CMD_CH_SH 20
+#define B_AX_SPIC_CMD_CH_MSK 0x3
+#define B_AX_SPIC_DATA_CH_SH 18
+#define B_AX_SPIC_DATA_CH_MSK 0x3
+#define B_AX_SPIC_ADDR_CH_SH 16
+#define B_AX_SPIC_ADDR_CH_MSK 0x3
+#define B_AX_SPIC_DDR_EN_V1_SH 13
+#define B_AX_SPIC_DDR_EN_V1_MSK 0x7
+#define B_AX_SPIC_GCLK_DIS BIT(10)
+#define B_AX_SPIC_TMOD_SH 8
+#define B_AX_SPIC_TMOD_MSK 0x3
+#define B_AX_SPIC_SCPOL BIT(7)
+#define B_AX_SPIC_SCPH BIT(6)
+#define B_AX_SPIC_SIPOL_EN BIT(5)
+#define B_AX_SPIC_SIPOL_SH 0
+#define B_AX_SPIC_SIPOL_MSK 0x1f
+
+#define R_AX_SPIC_RX_NDF 0x0004
+#define B_AX_SPIC_RX_NDF_SH 0
+#define B_AX_SPIC_RX_NDF_MSK 0xffff
+#define B_AX_SPIC_PGM_RST_TEST_EN BIT(4)
+#define B_AX_SPIC_ATCK_CMD BIT(1)
+#define B_AX_SPIC_SPIC_FUNC_EN BIT(0)
+#define B_AX_SPIC_SER BIT(0)
+#define B_AX_SPIC_SCKDV_SH 0
+#define B_AX_SPIC_SCKDV_MSK 0xfff
+#define B_AX_SPIC_TFT_SH 0
+#define B_AX_SPIC_TFT_MSK 0x7f
+#define B_AX_SPIC_RFT_SH 0
+#define B_AX_SPIC_RFT_MSK 0x7f
+#define B_AX_SPIC_TXFLR_SH 0
+#define B_AX_SPIC_TXFLR_MSK 0xff
+#define B_AX_SPIC_RXFLR_SH 0
+#define B_AX_SPIC_RXFLR_MSK 0xff
+#define B_AX_SPIC_ATWR_RDSR_N BIT(8)
+#define B_AX_SPIC_BOOT_FIN BIT(7)
+#define B_AX_SPIC_DCOL BIT(6)
+#define B_AX_SPIC_TXE BIT(5)
+#define B_AX_SPIC_RFF BIT(4)
+#define B_AX_SPIC_RFNE BIT(3)
+#define B_AX_SPIC_TFE BIT(2)
+#define B_AX_SPIC_TFNF BIT(1)
+#define B_AX_SPIC_BUSY BIT(0)
+#define B_AX_SPIC_NWEIM BIT(16)
+#define B_AX_SPIC_STFIM BIT(15)
+#define B_AX_SPIC_STOIM BIT(14)
+#define B_AX_SPIC_STUIM BIT(13)
+#define B_AX_SPIC_DREIM BIT(12)
+#define B_AX_SPIC_ACSIM BIT(11)
+#define B_AX_SPIC_TFSIM BIT(10)
+#define B_AX_SPIC_USEIM BIT(9)
+#define B_AX_SPIC_ACEIM BIT(8)
+#define B_AX_SPIC_BYEIM BIT(7)
+#define B_AX_SPIC_WBEIM BIT(6)
+#define B_AX_SPIC_FSEIM BIT(5)
+#define B_AX_SPIC_RXFIM BIT(4)
+#define B_AX_SPIC_RXOIM BIT(3)
+#define B_AX_SPIC_RXUIM BIT(2)
+#define B_AX_SPIC_TXOIM BIT(1)
+#define B_AX_SPIC_TXEIM BIT(0)
+#define B_AX_SPIC_NWEIS BIT(16)
+#define B_AX_SPIC_STFIS BIT(15)
+#define B_AX_SPIC_STOIS BIT(14)
+#define B_AX_SPIC_STUIS BIT(13)
+#define B_AX_SPIC_DREIS BIT(12)
+#define B_AX_SPIC_ACSIS BIT(11)
+#define B_AX_SPIC_TFSIS BIT(10)
+#define B_AX_SPIC_USEIS BIT(9)
+#define B_AX_SPIC_ACEIS BIT(8)
+#define B_AX_SPIC_BYEIS BIT(7)
+#define B_AX_SPIC_WBEIS BIT(6)
+#define B_AX_SPIC_FSEIS BIT(5)
+#define B_AX_SPIC_RXFIS BIT(4)
+#define B_AX_SPIC_RXOIS BIT(3)
+#define B_AX_SPIC_RXUIS BIT(2)
+#define B_AX_SPIC_TXOIS BIT(1)
+#define B_AX_SPIC_TXEIS BIT(0)
+#define B_AX_SPIC_NWEIR BIT(16)
+#define B_AX_SPIC_STFIR BIT(15)
+#define B_AX_SPIC_STOIR BIT(14)
+#define B_AX_SPIC_STUIR BIT(13)
+#define B_AX_SPIC_DREIR BIT(12)
+#define B_AX_SPIC_ACSIR BIT(11)
+#define B_AX_SPIC_TFSIR BIT(10)
+#define B_AX_SPIC_USEIR BIT(9)
+#define B_AX_SPIC_ACEIR BIT(8)
+#define B_AX_SPIC_BYEIR BIT(7)
+#define B_AX_SPIC_WBEIR BIT(6)
+#define B_AX_SPIC_FSEIR BIT(5)
+#define B_AX_SPIC_RXFIR BIT(4)
+#define B_AX_SPIC_RXOIR BIT(3)
+#define B_AX_SPIC_RXUIR BIT(2)
+#define B_AX_SPIC_TXOIR BIT(1)
+#define B_AX_SPIC_TXEIR BIT(0)
+#define B_AX_SPIC_TXOICR BIT(0)
+#define B_AX_SPIC_RXOICR BIT(0)
+#define B_AX_SPIC_RXUICR BIT(0)
+#define B_AX_SPIC_MSTICR BIT(0)
+#define B_AX_SPIC_ICR BIT(0)
+#define B_AX_SPIC_TX_DMAC_EN BIT(1)
+#define B_AX_SPIC_RX_DMAC_EN BIT(0)
+#define B_AX_SPIC_DMATDL_SH 0
+#define B_AX_SPIC_DMATDL_MSK 0x7f
+#define B_AX_SPIC_DMARDL_SH 0
+#define B_AX_SPIC_DMARDL_MSK 0x7f
+#define B_AX_SPIC_IDCODE_SH 0
+#define B_AX_SPIC_IDCODE_MSK 0xffffffffL
+#define B_AX_SPIC_SPIC_VERSION_SH 0
+#define B_AX_SPIC_SPIC_VERSION_MSK 0xffffffffL
+
+#define R_AX_SPIC_DR 0x0060
+#define B_AX_SPIC_DR_SH 0
+#define B_AX_SPIC_DR_MSK 0xffffffffL
+
+#define R_AX_SPIC_DM_DR 0x00A0
+#define B_AX_SPIC_DATA_EN_DR BIT(1)
+#define B_AX_SPIC_DATA_MASK_DR BIT(0)
+#define B_AX_SPIC_FRD_CMD_SH 0
+#define B_AX_SPIC_FRD_CMD_MSK 0xffff
+#define B_AX_SPIC_RD_DUAL_O_CMD_SH 0
+#define B_AX_SPIC_RD_DUAL_O_CMD_MSK 0xff
+#define B_AX_SPIC_RD_DUAL_IO_CMD_SH 0
+#define B_AX_SPIC_RD_DUAL_IO_CMD_MSK 0xff
+#define B_AX_SPIC_RD_QUAD_O_CMD_SH 0
+#define B_AX_SPIC_RD_QUAD_O_CMD_MSK 0xff
+#define B_AX_SPIC_EXIT_PRM_CMD_SH 24
+#define B_AX_SPIC_EXIT_PRM_CMD_MSK 0xff
+#define B_AX_SPIC_PRM_VALUE_SH 16
+#define B_AX_SPIC_PRM_VALUE_MSK 0xff
+#define B_AX_SPIC_EXIT_PRM_DUM_LEN_SH 8
+#define B_AX_SPIC_EXIT_PRM_DUM_LEN_MSK 0xff
+#define B_AX_SPIC_RD_QUAD_IO_CMD_SH 0
+#define B_AX_SPIC_RD_QUAD_IO_CMD_MSK 0xff
+#define B_AX_SPIC_WR_CMD_SH 0
+#define B_AX_SPIC_WR_CMD_MSK 0xffff
+#define B_AX_SPIC_WR_DUAL_I_CMD_SH 0
+#define B_AX_SPIC_WR_DUAL_I_CMD_MSK 0xff
+#define B_AX_SPIC_WR_DUAL_II_CMD_SH 0
+#define B_AX_SPIC_WR_DUAL_II_CMD_MSK 0xff
+#define B_AX_SPIC_WR_QUAD_I_CMD_SH 0
+#define B_AX_SPIC_WR_QUAD_I_CMD_MSK 0xff
+#define B_AX_SPIC_WR_QUAD_II_CMD_SH 0
+#define B_AX_SPIC_WR_QUAD_II_CMD_MSK 0xff
+#define B_AX_SPIC_WR_EN_CMD_2ND_BYTE_SH 8
+#define B_AX_SPIC_WR_EN_CMD_2ND_BYTE_MSK 0xff
+#define B_AX_SPIC_WR_EN_CMD_1ST_BYTE_SH 0
+#define B_AX_SPIC_WR_EN_CMD_1ST_BYTE_MSK 0xff
+#define B_AX_SPIC_INTERVAL_EN_V1 BIT(31)
+#define B_AX_SPIC_INTERVAL_ODD BIT(30)
+#define B_AX_SPIC_ST_CMD_LEN_SH 28
+#define B_AX_SPIC_ST_CMD_LEN_MSK 0x3
+#define B_AX_SPIC_ST_CMD_CH_SH 26
+#define B_AX_SPIC_ST_CMD_CH_MSK 0x3
+#define B_AX_SPIC_ST_CMD_DDR_EN BIT(25)
+#define B_AX_SPIC_RD_ST_CMD_3RD_BYTE_SH 16
+#define B_AX_SPIC_RD_ST_CMD_3RD_BYTE_MSK 0xff
+#define B_AX_SPIC_RD_ST_CMD_2ND_BYTE_SH 8
+#define B_AX_SPIC_RD_ST_CMD_2ND_BYTE_MSK 0xff
+#define B_AX_SPIC_RD_ST_CMD_1ST_BYTE_SH 0
+#define B_AX_SPIC_RD_ST_CMD_1ST_BYTE_MSK 0xff
+#define B_AX_SPIC_DIS_DM_CA BIT(14)
+#define B_AX_SPIC_FULL_WR BIT(13)
+#define B_AX_SPIC_DM_ACT BIT(12)
+#define B_AX_SPIC_RX_FIFO_ENTRY_SH 8
+#define B_AX_SPIC_RX_FIFO_ENTRY_MSK 0xf
+#define B_AX_SPIC_TX_FIFO_ENTRY_SH 4
+#define B_AX_SPIC_TX_FIFO_ENTRY_MSK 0xf
+#define B_AX_SPIC_WPN_DNUM BIT(2)
+#define B_AX_SPIC_WPN_SET BIT(1)
+#define B_AX_SPIC_SO_DNUM BIT(0)
+#define B_AX_SPIC_FSCKDV_SH 0
+#define B_AX_SPIC_FSCKDV_MSK 0xfff
+
+#define R_AX_SPIC_USER_LENGTH 0x0118
+#define B_AX_SPIC_USER_ADDR_LENGTH_SH 16
+#define B_AX_SPIC_USER_ADDR_LENGTH_MSK 0xf
+#define B_AX_SPIC_USER_CMD_LENGHT_SH 12
+#define B_AX_SPIC_USER_CMD_LENGHT_MSK 0x3
+#define B_AX_SPIC_AUTO_ADDR_LENGTH_SH 16
+#define B_AX_SPIC_AUTO_ADDR_LENGTH_MSK 0xf
+#define B_AX_SPIC_IN_PHYSICAL_CYC_SH 12
+#define B_AX_SPIC_IN_PHYSICAL_CYC_MSK 0xf
+#define B_AX_SPIC_SEQ_WR_EN BIT(15)
+#define B_AX_SPIC_SEQ_RD_EN BIT(14)
+#define B_AX_SPIC_DUM_EN BIT(13)
+#define B_AX_SPIC_CTRLR0_CH BIT(12)
+#define B_AX_SPIC_PRM_EN BIT(11)
+#define B_AX_SPIC_RM_WEN BIT(10)
+#define B_AX_SPIC_RM_RDSR BIT(9)
+#define B_AX_SPIC_WR_QUAD_II BIT(8)
+#define B_AX_SPIC_WR_QUAD_I BIT(7)
+#define B_AX_SPIC_WR_DUAL_II BIT(6)
+#define B_AX_SPIC_WR_DUAL_I BIT(5)
+#define B_AX_SPIC_RD_QUAD_IO BIT(4)
+#define B_AX_SPIC_RD_QUAD_O BIT(3)
+#define B_AX_SPIC_RD_DUAL_IO BIT(2)
+#define B_AX_SPIC_RD_DUAL_I BIT(1)
+#define B_AX_SPIC_FRD_SINGLE BIT(0)
+#define B_AX_SPIC_FLASH_SIZE_V1_SH 0
+#define B_AX_SPIC_FLASH_SIZE_V1_MSK 0xf
+#define B_AX_SPIC_FLUSH_ST_FIFO BIT(2)
+#define B_AX_SPIC_FLUSH_DR_FIFO BIT(1)
+#define B_AX_SPIC_FLUSH_ALL BIT(0)
+
+#define R_AX_SPIC_DUM_BYTE 0x012C
+#define B_AX_SPIC_DUM_BYTE_VAL_SH 0
+#define B_AX_SPIC_DUM_BYTE_VAL_MSK 0xff
+
+#define R_AX_SPIC_TX_NDF 0x0130
+#define B_AX_SPIC_TX_NDF_SH 0
+#define B_AX_SPIC_TX_NDF_MSK 0xffffff
+
+#define R_AX_SPIC_DEVICE_INFO 0x0134
+#define B_AX_SPIC_DATA_UNIT_2B BIT(12)
+#define B_AX_SPIC_JEDEC_P2CMF BIT(11)
+#define B_AX_SPIC_PSRAM BIT(10)
+#define B_AX_SPIC_NAND_FLASH BIT(9)
+#define B_AX_SPIC_NOR_FLASH BIT(8)
+#define B_AX_SPIC_RD_PAGE_EN BIT(5)
+#define B_AX_SPIC_WR_PAGE_EN BIT(4)
+#define B_AX_SPIC_PAGE_SIZE_SH 0
+#define B_AX_SPIC_PAGE_SIZE_MSK 0xf
+
+#define R_AX_SPIC_TPR0 0x0138
+#define B_AX_SPIC_CS_TCEM_SH 24
+#define B_AX_SPIC_CS_TCEM_MSK 0xff
+#define B_AX_SPIC_CS_SEQ_TIMEOUT_SH 16
+#define B_AX_SPIC_CS_SEQ_TIMEOUT_MSK 0xff
+#define B_AX_SPIC_CS_ACTIVE_HOLD_V1_SH 12
+#define B_AX_SPIC_CS_ACTIVE_HOLD_V1_MSK 0xf
+#define B_AX_SPIC_CS_H_WR_DUM_LEN_SH 6
+#define B_AX_SPIC_CS_H_WR_DUM_LEN_MSK 0x3f
+#define B_AX_SPIC_CS_H_RD_DUM_LEN_SH 0
+#define B_AX_SPIC_CS_H_RD_DUM_LEN_MSK 0x3f
+
+#define R_AX_SPIC_AUTO_LENGTH2 0x013C
+
+#define R_AX_SPIC_ST_DR 0x0180
+#define B_AX_SPIC_ST_DR_SH 0
+#define B_AX_SPIC_ST_DR_MSK 0xff
+
+#define R_AX_SPIC_STFLR 0x01C0
+#define B_AX_SPIC_STFLR_SH 0
+#define B_AX_SPIC_STFLR_MSK 0xff
+
+#define R_AX_SPIC_PAGE_READ 0x01D0
+#define B_AX_SPIC_PAGE_RD_ADDR_LEN_SH 18
+#define B_AX_SPIC_PAGE_RD_ADDR_LEN_MSK 0x3
+#define B_AX_SPIC_PAGE_RD_CH_SH 16
+#define B_AX_SPIC_PAGE_RD_CH_MSK 0x3
+#define B_AX_SPIC_PAGE_RD_CMD_SH 0
+#define B_AX_SPIC_PAGE_RD_CMD_MSK 0xff
+
+//
+// WL_AX_Reg_SPIC.xls
+//
+
+//
+// SPIC
+//
+
+//
+// WL_AX_Reg_UART.xls
+//
+
+//
+// UART
+//
+
+#define R_AX_UART_RBR 0x0000
+#define B_AX_RBR_SH 0
+#define B_AX_RBR_MSK 0xff
+
+#define R_AX_UART_THR 0x0000
+#define B_AX_THR_SH 0
+#define B_AX_THR_MSK 0xff
+
+#define R_AX_UART_DLH 0x0004
+#define B_AX_DLH_SH 0
+#define B_AX_DLH_MSK 0xff
+
+#define R_AX_UART_DLL 0x0000
+#define B_AX_DLL_SH 0
+#define B_AX_DLL_MSK 0xff
+
+#define R_AX_UART_IER 0x0004
+#define B_AX_IER_PTIME BIT(7)
+#define B_AX_IER_EDSSI BIT(3)
+#define B_AX_IER_ELSI BIT(2)
+#define B_AX_IER_ETBEI BIT(1)
+#define B_AX_IER_ERBFI BIT(0)
+
+#define R_AX_UART_IIR 0x0008
+#define B_AX_FIFOSE_SH 6
+#define B_AX_FIFOSE_MSK 0x3
+#define B_AX_IID_SH 0
+#define B_AX_IID_MSK 0xf
+
+#define R_AX_UART_FCR 0x0008
+#define B_AX_RT_SH 6
+#define B_AX_RT_MSK 0x3
+#define B_AX_TET_SH 4
+#define B_AX_TET_MSK 0x3
+#define B_AX_DMAM BIT(3)
+#define B_AX_XFIFOR BIT(2)
+#define B_AX_RFIFOR BIT(1)
+#define B_AX_FIFOE BIT(0)
+
+#define R_AX_UART_LCR 0x000C
+#define B_AX_DLAB BIT(7)
+#define B_AX_BC BIT(6)
+#define B_AX_EPS BIT(4)
+#define B_AX_PEN BIT(3)
+#define B_AX_STOP BIT(2)
+#define B_AX_DLS_SH 0
+#define B_AX_DLS_MSK 0x3
+
+#define R_AX_UART_MCR 0x0010
+#define B_AX_SIRE BIT(6)
+#define B_AX_AFCE BIT(5)
+#define B_AX_LB BIT(4)
+#define B_AX_OUT2 BIT(3)
+#define B_AX_OUT1 BIT(2)
+#define B_AX_RTS BIT(1)
+#define B_AX_DTR BIT(0)
+
+#define R_AX_UART_LSR 0x0014
+#define B_AX_RFE BIT(7)
+#define B_AX_TEMT BIT(6)
+#define B_AX_THRE BIT(5)
+#define B_AX_BI BIT(4)
+#define B_AX_FE BIT(3)
+#define B_AX_PE BIT(2)
+#define B_AX_OE BIT(1)
+#define B_AX_DR BIT(0)
+
+#define R_AX_UART_MSR 0x0018
+#define B_AX_DCD BIT(7)
+#define B_AX_RI BIT(6)
+#define B_AX_DSR BIT(5)
+#define B_AX_CTS BIT(4)
+#define B_AX_DDCD BIT(3)
+#define B_AX_TERI BIT(2)
+#define B_AX_DDSR BIT(1)
+#define B_AX_DCTS BIT(0)
+
+#define R_AX_UART_SCR 0x001C
+#define B_AX_SCR_SH 0
+#define B_AX_SCR_MSK 0xff
+
+#define R_AX_UART_LPDLL 0x001C
+#define B_AX_LPDLL_SH 0
+#define B_AX_LPDLL_MSK 0xff
+
+#define R_AX_UART_LPDLH 0x001C
+#define B_AX_LPDLH_SH 0
+#define B_AX_LPDLH_MSK 0xff
+
+#define R_AX_UART_FAR 0x0070
+#define B_AX_FAR BIT(0)
+
+#define R_AX_UART_TFR 0x0074
+#define B_AX_TFR_SH 0
+#define B_AX_TFR_MSK 0xff
+
+#define R_AX_UART_RFW 0x0078
+#define B_AX_RFFE BIT(9)
+#define B_AX_RFPE BIT(8)
+#define B_AX_RFWD_SH 0
+#define B_AX_RFWD_MSK 0xff
+
+#define R_AX_UART_USR 0x007C
+
+#define R_AX_UART_TFL 0x0080
+#define B_AX_TFL_SH 0
+#define B_AX_TFL_MSK 0xffffffffL
+
+#define R_AX_UART_RFL 0x0084
+#define B_AX_RFL_SH 0
+#define B_AX_RFL_MSK 0xffffffffL
+
+#define R_AX_UART_SRR 0x0088
+#define B_AX_XFR BIT(2)
+#define B_AX_RFR BIT(1)
+#define B_AX_UR BIT(0)
+
+#define R_AX_UART_HTX 0x00A4
+#define B_AX_HTX BIT(0)
+
+#define R_AX_UART_DMASA 0x00A8
+#define B_AX_DMASA BIT(0)
+
+#define R_AX_UART_CPR 0x00F4
+#define B_AX_FIFO_MODE_SH 16
+#define B_AX_FIFO_MODE_MSK 0xff
+#define B_AX_DMA_EXTRA BIT(13)
+#define B_AX_UART_ADD_ENCODED_PARAMS BIT(12)
+#define B_AX_SHADOW BIT(11)
+#define B_AX_FIFO_STAT BIT(10)
+#define B_AX_FIFO_ACCESS BIT(9)
+#define B_AX_ADDITIONAL_FEAT BIT(8)
+#define B_AX_SIR_LP_MODE BIT(7)
+#define B_AX_SIR_MODE BIT(6)
+#define B_AX_THRE_MODE BIT(5)
+#define B_AX_AFCE_MODE BIT(4)
+#define B_AX_APB_DATA_WIDTH_SH 0
+#define B_AX_APB_DATA_WIDTH_MSK 0x3
+
+#define R_AX_UART_UCV 0x00F8
+#define B_AX_UCV_SH 0
+#define B_AX_UCV_MSK 0xffffffffL
+
+#define R_AX_UART_CTR 0x00FC
+#define B_AX_PID_SH 0
+#define B_AX_PID_MSK 0xffffffffL
+
+//
+// WL_AX_Reg_UART.xls
+//
+
+//
+// UART
+//
+
+//
+// WL_AX_Reg_UART.xls
+//
+
+//
+// UART
+//
+
+//
+// WL_AX_Reg_UART.xls
+//
+
+//
+// UART
+//
+
+//
+// WL_AX_Reg_WLCPU_Local.xls
+//
+
+//
+// WLCPU_Local_Reg
+//
+
+#define R_AX_MAILBOX_WIFI2BT_DATA_L 0x0000
+#define B_AX_MBOX_WIFI2BT_DATA_L_SH 0
+#define B_AX_MBOX_WIFI2BT_DATA_L_MSK 0xffffffffL
+
+#define R_AX_MAILBOX_WIFI2BT_DATA_H 0x0004
+#define B_AX_MBOX_WIFI2BT_DATA_H_SH 0
+#define B_AX_MBOX_WIFI2BT_DATA_H_MSK 0xffffffffL
+
+#define R_AX_MAILBOX_WIFI2BT_READY 0x0008
+#define B_AX_MBOX_OUT_ABORT BIT(7)
+#define B_AX_MBOX_ACK_WIFI2BT BIT(0)
+
+#define R_AX_MAILBOX_BT2WIFI_DATA_L 0x0010
+#define B_AX_MBOX_BT2WIFI_DATA_L_SH 0
+#define B_AX_MBOX_BT2WIFI_DATA_L_MSK 0xffffffffL
+
+#define R_AX_MAILBOX_BT2WIFI_DATA_H 0x0014
+#define B_AX_MBOX_BT2WIFI_DATA_H_SH 0
+#define B_AX_MBOX_BT2WIFI_DATA_H_MSK 0xffffffffL
+
+#define R_AX_MAILBOX_CTRL 0x0018
+#define B_AX_MBOX_ACK_BT2WIFI BIT(0)
+
+#define R_AX_EXC_JUMP_ADDR 0x0020
+#define B_AX_WLCPU_EXC_JUMP_ADDR_SH 0
+#define B_AX_WLCPU_EXC_JUMP_ADDR_MSK 0xffffffffL
+
+#define R_AX_CPU_BOOT_ADDR 0x0024
+#define B_AX_WLCPU_BOOT_ADDR_SH 0
+#define B_AX_WLCPU_BOOT_ADDR_MSK 0xffffffffL
+
+#define R_AX_CPU_IDMEM_TO_CNT 0x0030
+#define B_AX_CPU_DMEM_TO_CNT_TH_SH 16
+#define B_AX_CPU_DMEM_TO_CNT_TH_MSK 0xffff
+#define B_AX_CPU_IMEM_TO_CNT_TH_SH 0
+#define B_AX_CPU_IMEM_TO_CNT_TH_MSK 0xffff
+
+#define R_AX_IO_HANG_ADDR  0x003C
+#define B_AX_IO_HANG_ADDR_SH 0
+#define B_AX_IO_HANG_ADDR_MSK 0xffffffffL
+
+#define R_AX_WDT_CTRL 0x0040
+#define B_AX_WDT_EN BIT(31)
+#define B_AX_WDT_OPT_RESET_PLATFORM_EN BIT(29)
+#define B_AX_IO_HANG_IMR BIT(27)
+#define B_AX_IO_HANG_CMAC_RDATA_EN BIT(26)
+#define B_AX_IO_HANG_DMAC_EN BIT(25)
+#define B_AX_WDT_CLR BIT(16)
+#define B_AX_WDT_COUNT_SH 0
+#define B_AX_WDT_COUNT_MSK 0xffff
+
+#define R_AX_WDT_STATUS 0x0044
+#define B_AX_FS_WDT_INT BIT(8)
+#define B_AX_FS_WDT_INT_MSK BIT(0)
+
+#define R_AX_WDT_CDC 0x0048
+#define B_AX_WDT_CDC_SH 0
+#define B_AX_WDT_CDC_MSK 0xffff
+
+#define R_AX_INT1_CTRL_IND 0x0050
+#define B_AX_FWC_INT_IND_SH 0
+#define B_AX_FWC_INT_IND_MSK 0xffffffffL
+
+#define R_AX_INT2_CTRL_IND 0x0054
+#define B_AX_FWD_INT_IND_SH 0
+#define B_AX_FWD_INT_IND_MSK 0x7
+
+#define R_AX_INT3_CTRL_IND 0x0058
+#define B_AX_FWS_INT_IND BIT(0)
+
+#define R_AX_INT4_CTRL_IND 0x005C
+#define B_AX_FWDA_INT_IND_SH 0
+#define B_AX_FWDA_INT_IND_MSK 0x7
+
+#define R_AX_INT5_CTRL_IND 0x0060
+#define B_AX_SUB_SYS_ERR_IND_SH 29
+#define B_AX_SUB_SYS_ERR_IND_MSK 0x7
+#define B_AX_BACKDOOR_IND BIT(28)
+#define B_AX_FWP_INT_IND_SH 0
+#define B_AX_FWP_INT_IND_MSK 0x7
+
+#define R_AX_USB_CTRL 0x0080
+#define B_AX_USB2_SUSB_STS BIT(7)
+#define B_AX_USB3_SUSB_STS BIT(6)
+#define B_AX_ALLOW_WAKE_HOST BIT(5)
+#define B_AX_WLCPU_WAKE_USB BIT(4)
+
+//
+// WL_AX_Reg_WLCPU_Local.xls
+//
+
+//
+// WLCPU_Local_Reg
+//
+
+//
+// WL_AX_Reg_WLCPU_Local.xls
+//
+
+//
+// WLCPU_Local_Reg
+//
+
+#define R_AX_TR9_MSMMUPFN 0x0028
+#define B_AX_TR9_MSMMUPFN_SH 0
+#define B_AX_TR9_MSMMUPFN_MSK 0xffffffffL
+
+#define R_AX_TR9_TIMER_BASE 0x002C
+#define B_AX_TR9_TIMER_BASE_SH 0
+#define B_AX_TR9_TIMER_BASE_MSK 0xffffffffL
+
+#define R_AX_TR9_TIMER_CLK 0x0038
+#define B_AX_TR9_TIMER_CLK_EN BIT(31)
+
+#define R_AX_APB_HANG_ADDR 0x003C
+#define B_AX_APB_HANG_ADDR_SH 0
+#define B_AX_APB_HANG_ADDR_MSK 0xffffffffL
+
+#define R_AX_INT0_CTRL_IND 0x004C
+#define B_AX_FWD0_INT_IND_SH 0
+#define B_AX_FWD0_INT_IND_MSK 0x7
+#define B_AX_FWS_INT_IND_V1_SH 0
+#define B_AX_FWS_INT_IND_V1_MSK 0x3
+#define B_AX_APB_HANG_IND BIT(28)
+#define B_AX_SUB_BB_ERR_IND_HIGH0 BIT(27)
+#define B_AX_SUB_BB_ERR_IND_LOW0 BIT(26)
+#define B_AX_SUB_BB_ERR_IND_HIGH1 BIT(25)
+#define B_AX_SUB_BB_ERR_IND_LOW1 BIT(24)
+#define B_AX_AHB_HANG_IND BIT(23)
+#define B_AX_HCI_ILLEGAL_CMD_IND BIT(22)
+
+#define R_AX_INT6_CTRL_IND 0x0064
+#define B_AX_RXI300_INT_IND BIT(0)
+
+#define R_AX_INT7_CTRL_IND 0x0068
+#define B_AX_PAXIDMA_INT_IND BIT(0)
+
+#define R_AX_INT8_CTRL_IND 0x006C
+#define B_AX_FWP_INT_IND_V1_SH 0
+#define B_AX_FWP_INT_IND_V1_MSK 0x3
+
+#define R_AX_SUB_BB_ERR_IMR 0x0070
+#define B_AX_SUB_BB_ERR_IMR_HIGH0 BIT(27)
+#define B_AX_SUB_BB_ERR_IMR_LOW0 BIT(26)
+#define B_AX_SUB_BB_ERR_IMR_HIGH1 BIT(25)
+#define B_AX_SUB_BB_ERR_IMR_LOW1 BIT(24)
+
+#define R_AX_SW_ISR_CTRL 0x0074
+#define B_AX_SW_ISR_EN BIT(31)
+#define B_AX_SW_ISR_CLR BIT(16)
+#define B_AX_SW_ISR_COUNT_SH 0
+#define B_AX_SW_ISR_COUNT_MSK 0xffff
+
+#define R_AX_SW_ISR_STATUS 0x0078
+#define B_AX_FS_SW_ISR_INT BIT(8)
+#define B_AX_FS_SW_ISR_MSK BIT(0)
+
+#define R_AX_SW_ISR_CDC 0x007C
+#define B_AX_SW_ISR_CDC_SH 0
+#define B_AX_SW_ISR_CDC_MSK 0xffff
+
+#define R_AX_APB_AHB 0x0080
+#define B_AX_AHB_FIXHANG_IMR BIT(29)
+#define B_AX_APB_FIXHANG_IMR BIT(28)
+#define B_AX_HCI_ILLEGAL_CMD_IMR BIT(27)
+#define B_AX_APB_SLAVE_EN_SH 0
+#define B_AX_APB_SLAVE_EN_MSK 0x3ff
+
+#define R_AX_AHB_HANG_ADDR 0x008C
+#define B_AX_AHB_HANG_ADDR_SH 0
+#define B_AX_AHB_HANG_ADDR_MSK 0xffffffffL
+
+#define R_AX_PHYREG_SET_V1 0x009C
+#define B_AX_PHYREG_SET_F_SH 9
+#define B_AX_PHYREG_SET_F_MSK 0x3
+#define B_AX_PHYREG_VALUE_X_SH 6
+#define B_AX_PHYREG_VALUE_X_MSK 0x7
+#define B_AX_PHYREG_VALUE_N_SH 3
+#define B_AX_PHYREG_VALUE_N_MSK 0x7
+#define B_AX_PHYREG_VALUE_Y_SH 0
+#define B_AX_PHYREG_VALUE_Y_MSK 0x7
+
+#define R_AX_BIST_MCU_CTRL1 0x0100
+#define B_AX_BIST_TMCK_W BIT(15)
+#define B_AX_BIST_DYN_READ_EN BIT(14)
+#define B_AX_BIST_LOOP_MODE BIT(13)
+#define B_AX_BIST_LVDRF_CLKDIS BIT(12)
+#define B_AX_BIST_ROM_MISR_SEL_SH 8
+#define B_AX_BIST_ROM_MISR_SEL_MSK 0xf
+#define B_AX_BIST_DRF_RESUME BIT(3)
+#define B_AX_BIST_DRF_MODE BIT(2)
+#define B_AX_BIST_MODE BIT(1)
+#define B_AX_BIST_RESET_ALL BIT(0)
+
+#define R_AX_BIST_MCU_CTRL2 0x0104
+#define B_AX_WLMCU_MEM_RMV_FABDBG_SH 30
+#define B_AX_WLMCU_MEM_RMV_FABDBG_MSK 0x3
+#define B_AX_WLMCU_RMV_SIGN BIT(29)
+#define B_AX_WLMCU_RMV_2PRF BIT(27)
+#define B_AX_WLMCU_RMV_1PRF BIT(26)
+#define B_AX_WLMCU_RMV_1PSR BIT(25)
+#define B_AX_WLMCU_RMV_ROM BIT(24)
+#define B_AX_WLMCU_READ_MARGIN_EN_SH 4
+#define B_AX_WLMCU_READ_MARGIN_EN_MSK 0xf
+
+#define R_AX_BIST_MCU_RESET 0x0108
+#define B_AX_WLMCU_MBIST_RESET_SH 0
+#define B_AX_WLMCU_MBIST_RESET_MSK 0x7ffffff
+
+#define R_AX_BIST_MCU_DONE 0x010C
+#define B_AX_WLMCU_MBIST_DONE_SH 0
+#define B_AX_WLMCU_MBIST_DONE_MSK 0x7ffffff
+
+#define R_AX_BIST_MCU_FAIL 0x0110
+#define B_AX_WLMCU_MBIST_FAIL_SH 0
+#define B_AX_WLMCU_MBIST_FAIL_MSK 0x7ffffff
+
+#define R_AX_BIST_MCU_DRF_PAUSE 0x0114
+#define B_AX_WLMCU_MBIST_DRF_PAUSE_SH 0
+#define B_AX_WLMCU_MBIST_DRF_PAUSE_MSK 0x7ffffff
+
+#define R_AX_BIST_MCU_ROM_MISR_OUT 0x0118
+#define B_AX_WLMCU_MBIST_ROM_MISR_OUT_SH 0
+#define B_AX_WLMCU_MBIST_ROM_MISR_OUT_MSK 0xffffffffL
+
+//
+// WL_AX_Reg_WLCPU_Local.xls
+//
+
+//
+// WLCPU_Local_Reg
+//
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/plat_reg_be.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/plat_reg_be.h
new file mode 100644
index 000000000000..708faed57279
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/plat_reg_be.h
@@ -0,0 +1,2129 @@
+#ifndef __PLAT_REG_BE_H__
+#define __PLAT_REG_BE_H__
+
+//
+// WL_BE_Reg_AXIDMA.xls
+//
+
+//
+// AXIDMA_Reg_Spec
+//
+
+#define R_BE_PL_AXIDMA_INIT_CFG1 0x0000
+#define B_BE_PL_AXIDMA_MASTER_STOP BIT(20)
+#define B_BE_PL_AXIDMA_RESET_KEEP_REG BIT(19)
+#define B_BE_PL_AXIDMA_RX_EN BIT(13)
+#define B_BE_PL_AXIDMA_TX_EN BIT(11)
+#define B_BE_PL_AXIDMA_CLOSETAG_UPD_EN BIT(5)
+#define B_BE_FLUSH_AXI_MST BIT(4)
+#define B_BE_PL_AXIDMA_WRITE_RXBDINFO_SEL_SH 0
+#define B_BE_PL_AXIDMA_WRITE_RXBDINFO_SEL_MSK 0x3
+
+#define R_BE_PL_AXIDMA_DMA_STOP 0x0004
+#define B_BE_PL_AXIDMA_WPDMA_STOP BIT(31)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TX_STOP BIT(5)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TX_STOP BIT(4)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TX_STOP BIT(3)
+#define B_BE_PL_AXIDMA_CH2_TX_STOP BIT(2)
+#define B_BE_PL_AXIDMA_CH1_TX_STOP BIT(1)
+#define B_BE_PL_AXIDMA_CH0_TX_STOP BIT(0)
+
+#define R_BE_PL_AXIDMA_INFO 0x0100
+#define B_BE_PL_AXIDMA_MASTER_BUSY BIT(16)
+#define B_BE_PL_AXIDMA_RX_IDLE BIT(1)
+#define B_BE_PL_AXIDMA_TX_IDLE BIT(0)
+
+#define R_BE_PL_AXIDMA_BUSY 0x0104
+#define B_BE_PL_AXIDMA_WPDMA_BUSY BIT(31)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TX_BUSY BIT(13)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TX_BUSY BIT(12)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TX_BUSY BIT(11)
+#define B_BE_PL_AXIDMA_CH2_TX_BUSY BIT(10)
+#define B_BE_PL_AXIDMA_CH1_TX_BUSY BIT(9)
+#define B_BE_PL_AXIDMA_CH0_TX_BUSY BIT(8)
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_BUSY BIT(7)
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_BUSY BIT(6)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_BUSY BIT(5)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_BUSY BIT(4)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_BUSY BIT(3)
+#define B_BE_PL_AXIDMA_CH2_RX_BUSY BIT(2)
+#define B_BE_PL_AXIDMA_CH1_RX_BUSY BIT(1)
+#define B_BE_PL_AXIDMA_CH0_RX_BUSY BIT(0)
+
+#define R_BE_PL_AXIDMA_INT_MIT_TX 0x0200
+#define B_BE_PL_AXIDMA_DATACPU_TXMIT_CH5_SEL BIT(24)
+#define B_BE_PL_AXIDMA_DATACPU_TXMIT_CH4_SEL BIT(23)
+#define B_BE_PL_AXIDMA_DATACPU_TXMIT_CH3_SEL BIT(22)
+#define B_BE_PL_AXIDMA_TXMIT_CH2_SEL BIT(21)
+#define B_BE_PL_AXIDMA_TXMIT_CH1_SEL BIT(20)
+#define B_BE_PL_AXIDMA_TXMIT_CH0_SEL BIT(19)
+#define B_BE_PL_AXIDMA_TXTIMER_UNIT_SH 16
+#define B_BE_PL_AXIDMA_TXTIMER_UNIT_MSK 0x3
+#define B_BE_PL_AXIDMA_TXCOUNTER_MATCH_SH 8
+#define B_BE_PL_AXIDMA_TXCOUNTER_MATCH_MSK 0xff
+#define B_BE_PL_AXIDMA_TXTIMER_MATCH_SH 0
+#define B_BE_PL_AXIDMA_TXTIMER_MATCH_MSK 0xff
+
+#define R_BE_PL_AXIDMA_INT_MIT_RX 0x0204
+#define B_BE_PL_AXIDMA_DATACPU_RXMIT_CH7_SEL BIT(26)
+#define B_BE_PL_AXIDMA_DATACPU_RXMIT_CH6_SEL BIT(25)
+#define B_BE_PL_AXIDMA_DATACPU_RXMIT_CH5_SEL BIT(24)
+#define B_BE_PL_AXIDMA_DATACPU_RXMIT_CH4_SEL BIT(23)
+#define B_BE_PL_AXIDMA_DATACPU_RXMIT_CH3_SEL BIT(22)
+#define B_BE_PL_AXIDMA_RXMIT_CH2_SEL BIT(21)
+#define B_BE_PL_AXIDMA_RXMIT_CH1_SEL BIT(20)
+#define B_BE_PL_AXIDMA_RXMIT_CH0_SEL BIT(19)
+#define B_BE_PL_AXIDMA_RXTIMER_UNIT_SH 16
+#define B_BE_PL_AXIDMA_RXTIMER_UNIT_MSK 0x3
+#define B_BE_PL_AXIDMA_RXCOUNTER_MATCH_SH 8
+#define B_BE_PL_AXIDMA_RXCOUNTER_MATCH_MSK 0xff
+#define B_BE_PL_AXIDMA_RXTIMER_MATCH_SH 0
+#define B_BE_PL_AXIDMA_RXTIMER_MATCH_MSK 0xff
+
+#define R_BE_PL_AXIDMA_CH0_RXBD_NUM 0x0300
+#define B_BE_PL_AXIDMA_CH0_RXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_CH0_RXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH1_RXBD_NUM 0x0302
+#define B_BE_PL_AXIDMA_CH1_RXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_CH1_RXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH2_RXBD_NUM 0x0304
+#define B_BE_PL_AXIDMA_CH2_RXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_CH2_RXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH3_RXBD_NUM 0x0306
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH4_RXBD_NUM 0x0308
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH5_RXBD_NUM 0x030A
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH6_RXBD_NUM 0x030C
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH7_RXBD_NUM 0x030E
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH0_TXBD_NUM 0x0320
+#define B_BE_PL_AXIDMA_CH0_TXBD_FLAG BIT(15)
+#define B_BE_PL_AXIDMA_CH0_TXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_CH0_TXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH1_TXBD_NUM 0x0322
+#define B_BE_PL_AXIDMA_CH1_TXBD_FLAG BIT(15)
+#define B_BE_PL_AXIDMA_CH1_TXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_CH1_TXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH2_TXBD_NUM 0x0324
+#define B_BE_PL_AXIDMA_CH2_TXBD_FLAG BIT(15)
+#define B_BE_PL_AXIDMA_CH2_TXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_CH2_TXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH3_TXBD_NUM 0x0326
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TXBD_FLAG BIT(15)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH4_TXBD_NUM 0x0328
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TXBD_FLAG BIT(15)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH5_TXBD_NUM 0x032A
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TXBD_FLAG BIT(15)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TXBD_NUM_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TXBD_NUM_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH0_RXBD_IDX 0x0400
+#define B_BE_PL_AXIDMA_CH0_RX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_CH0_RX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_CH0_RX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_CH0_RX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH1_RXBD_IDX 0x0404
+#define B_BE_PL_AXIDMA_CH1_RX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_CH1_RX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_CH1_RX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_CH1_RX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH2_RXBD_IDX 0x0408
+#define B_BE_PL_AXIDMA_CH2_RX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_CH2_RX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_CH2_RX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_CH2_RX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH3_RXBD_IDX 0x040C
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH4_RXBD_IDX 0x0410
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH5_RXBD_IDX 0x0414
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH6_RXBD_IDX 0x0418
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH7_RXBD_IDX 0x041C
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH0_TXBD_IDX 0x0420
+#define B_BE_PL_AXIDMA_CH0_TX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_CH0_TX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_CH0_TX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_CH0_TX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH1_TXBD_IDX 0x0424
+#define B_BE_PL_AXIDMA_CH1_TX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_CH1_TX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_CH1_TX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_CH1_TX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_CH2_TXBD_IDX 0x0428
+#define B_BE_PL_AXIDMA_CH2_TX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_CH2_TX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_CH2_TX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_CH2_TX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH3_TXBD_IDX 0x042C
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH4_TXBD_IDX 0x0430
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH5_TXBD_IDX 0x0434
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TX_DMA_IDX_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TX_DMA_IDX_MSK 0x3ff
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TX_CPU_IDX_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TX_CPU_IDX_MSK 0x3ff
+
+#define R_BE_PL_AXIDMA_TXBD_RWPTR_CLR 0x043C
+#define B_BE_PL_AXIDMA_DATACPU_CLR_CH5_TX_IDX BIT(5)
+#define B_BE_PL_AXIDMA_DATACPU_CLR_CH4_TX_IDX BIT(4)
+#define B_BE_PL_AXIDMA_DATACPU_CLR_CH3_TX_IDX BIT(3)
+#define B_BE_PL_AXIDMA_CLR_CH2_TX_IDX BIT(2)
+#define B_BE_PL_AXIDMA_CLR_CH1_TX_IDX BIT(1)
+#define B_BE_PL_AXIDMA_CLR_CH0_TX_IDX BIT(0)
+
+#define R_BE_PL_AXIDMA_RXBD_RWPTR_CLR 0x0440
+#define B_BE_PL_AXIDMA_DATACPU_CLR_CH7_RX_IDX BIT(7)
+#define B_BE_PL_AXIDMA_DATACPU_CLR_CH6_RX_IDX BIT(6)
+#define B_BE_PL_AXIDMA_DATACPU_CLR_CH5_RX_IDX BIT(5)
+#define B_BE_PL_AXIDMA_DATACPU_CLR_CH4_RX_IDX BIT(4)
+#define B_BE_PL_AXIDMA_DATACPU_CLR_CH3_RX_IDX BIT(3)
+#define B_BE_PL_AXIDMA_CLR_CH2_RX_IDX BIT(2)
+#define B_BE_PL_AXIDMA_CLR_CH1_RX_IDX BIT(1)
+#define B_BE_PL_AXIDMA_CLR_CH0_RX_IDX BIT(0)
+
+#define R_BE_PL_AXIDMA_DBG_CTRL 0x0500
+#define B_BE_PL_AXIDMA_DBG_SEL_SH 16
+#define B_BE_PL_AXIDMA_DBG_SEL_MSK 0xff
+#define B_BE_PL_AXIDMA_SEC_ACCESS BIT(2)
+#define B_BE_PL_AXIDMA_EN_STUCK_DBG BIT(0)
+
+#define R_BE_PL_AXIDMA_DBG_ERR_FLAG 0x0504
+#define B_BE_PL_AXIDMA_MASTER_WDT_TIMEOUT BIT(12)
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_FULL BIT(11)
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_FULL BIT(10)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_FULL BIT(9)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_FULL BIT(8)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_FULL BIT(7)
+#define B_BE_PL_AXIDMA_CH2_RX_FULL BIT(6)
+#define B_BE_PL_AXIDMA_CH1_RX_FULL BIT(5)
+#define B_BE_PL_AXIDMA_CH0_RX_FULL BIT(4)
+#define B_BE_PL_AXIDMA_TXBD_LEN0 BIT(3)
+#define B_BE_PL_AXIDMA_TXBD_4KBOUND_LENERR BIT(2)
+#define B_BE_PL_AXIDMA_RX_STUCK BIT(1)
+#define B_BE_PL_AXIDMA_TX_STUCK BIT(0)
+
+#define R_BE_PL_AXIMST_WDT_TIMEOUT_SEL 0x0508
+#define B_BE_PL_AXIMST_WDT_TIMEOUT_SEL_SH 0
+#define B_BE_PL_AXIMST_WDT_TIMEOUT_SEL_MSK 0x1f
+
+#define R_BE_PL_AXIDMA_CH0_RXBD_DESA_L 0x0600
+#define B_BE_PL_AXIDMA_CH0_RXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_CH0_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_CH1_RXBD_DESA_L 0x0604
+#define B_BE_PL_AXIDMA_CH1_RXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_CH1_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_CH2_RXBD_DESA_L 0x0608
+#define B_BE_PL_AXIDMA_CH2_RXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_CH2_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_DATACPU_CH3_RXBD_DESA_L 0x060C
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_DATACPU_CH4_RXBD_DESA_L 0x0610
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_DATACPU_CH5_RXBD_DESA_L 0x0614
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_DATACPU_CH6_RXBD_DESA_L 0x0618
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_DATACPU_CH7_RXBD_DESA_L 0x061C
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_CH0_TXBD_DESA_L 0x0620
+#define B_BE_PL_AXIDMA_CH0_TXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_CH0_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_CH1_TXBD_DESA_L 0x0624
+#define B_BE_PL_AXIDMA_CH1_TXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_CH1_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_CH2_TXBD_DESA_L 0x0628
+#define B_BE_PL_AXIDMA_CH2_TXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_CH2_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_DATACPU_CH3_TXBD_DESA_L 0x062C
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_DATACPU_CH4_TXBD_DESA_L 0x0630
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_DATACPU_CH5_TXBD_DESA_L 0x0634
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TXBD_DESA_L_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TXBD_DESA_L_MSK 0xffffffffL
+
+#define R_BE_PL_AXIDMA_RX_CH0_CLOSE_TAG 0x0640
+#define B_BE_PL_AXIDMA_RX_CH0_CLOSE_TAG_SH 0
+#define B_BE_PL_AXIDMA_RX_CH0_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_RX_CH1_CLOSE_TAG 0x0642
+#define B_BE_PL_AXIDMA_RX_CH1_CLOSE_TAG_SH 0
+#define B_BE_PL_AXIDMA_RX_CH1_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_RX_CH2_CLOSE_TAG 0x0644
+#define B_BE_PL_AXIDMA_RX_CH2_CLOSE_TAG_SH 0
+#define B_BE_PL_AXIDMA_RX_CH2_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_RX_CH3_CLOSE_TAG 0x0646
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH3_CLOSE_TAG_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH3_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_RX_CH4_CLOSE_TAG 0x0648
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH4_CLOSE_TAG_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH4_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_RX_CH5_CLOSE_TAG 0x064A
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH5_CLOSE_TAG_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH5_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_RX_CH6_CLOSE_TAG 0x064C
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH6_CLOSE_TAG_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH6_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_RX_CH7_CLOSE_TAG 0x064E
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH7_CLOSE_TAG_SH 0
+#define B_BE_PL_AXIDMA_DATACPU_RX_CH7_CLOSE_TAG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_FC_CTRL1 0x0700
+#define B_BE_PL_AXIDMA_FC_MODE BIT(4)
+#define B_BE_PL_AXIDMA_SET3_FC_EN BIT(3)
+#define B_BE_PL_AXIDMA_SET2_FC_EN BIT(2)
+#define B_BE_PL_AXIDMA_SET1_FC_EN BIT(1)
+#define B_BE_PL_AXIDMA_SET0_FC_EN BIT(0)
+
+#define R_BE_PL_AXIDMA_FC_CTRL2 0x0704
+#define B_BE_PL_AXIDMA_SET1_PREC_PAGE_SH 16
+#define B_BE_PL_AXIDMA_SET1_PREC_PAGE_MSK 0x1ff
+#define B_BE_PL_AXIDMA_SET0_PREC_PAGE_SH 0
+#define B_BE_PL_AXIDMA_SET0_PREC_PAGE_MSK 0x1ff
+
+#define R_BE_PL_AXIDMA_FC_CTRL3 0x0708
+#define B_BE_PL_AXIDMA_SET3_PREC_PAGE_SH 16
+#define B_BE_PL_AXIDMA_SET3_PREC_PAGE_MSK 0x1ff
+#define B_BE_PL_AXIDMA_SET2_PREC_PAGE_SH 0
+#define B_BE_PL_AXIDMA_SET2_PREC_PAGE_MSK 0x1ff
+
+#define R_BE_PL_AXIDMA_CH0_PAGE_CTRL 0x0710
+#define B_BE_PL_AXIDMA_CH0_MAX_PG_SH 16
+#define B_BE_PL_AXIDMA_CH0_MAX_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_CH1_PAGE_CTRL 0x0714
+#define B_BE_PL_AXIDMA_CH1_GRP BIT(31)
+#define B_BE_PL_AXIDMA_CH1_MAX_PG_SH 16
+#define B_BE_PL_AXIDMA_CH1_MAX_PG_MSK 0x1fff
+#define B_BE_PL_AXIDMA_CH1_MIN_PG_SH 0
+#define B_BE_PL_AXIDMA_CH1_MIN_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_CH2_PAGE_CTRL 0x0718
+#define B_BE_PL_AXIDMA_CH2_GRP BIT(31)
+#define B_BE_PL_AXIDMA_CH2_MAX_PG_SH 16
+#define B_BE_PL_AXIDMA_CH2_MAX_PG_MSK 0x1fff
+#define B_BE_PL_AXIDMA_CH2_MIN_PG_SH 0
+#define B_BE_PL_AXIDMA_CH2_MIN_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH3_PAGE_CTRL 0x071C
+#define B_BE_PL_AXIDMA_DTATCPU_CH3_MAX_PG_SH 16
+#define B_BE_PL_AXIDMA_DTATCPU_CH3_MAX_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_CH0_PAGE_INFO 0x0720
+#define B_BE_PL_AXIDMA_CH0_AVAIL_PG_SH 16
+#define B_BE_PL_AXIDMA_CH0_AVAIL_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_CH1_PAGE_INFO 0x0724
+#define B_BE_PL_AXIDMA_CH1_AVAIL_PG_SH 16
+#define B_BE_PL_AXIDMA_CH1_AVAIL_PG_MSK 0x1fff
+#define B_BE_PL_AXIDMA_CH1_USE_PG_SH 0
+#define B_BE_PL_AXIDMA_CH1_USE_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_CH2_PAGE_INFO 0x0728
+#define B_BE_PL_AXIDMA_CH2_AVAIL_PG_SH 16
+#define B_BE_PL_AXIDMA_CH2_AVAIL_PG_MSK 0x1fff
+#define B_BE_PL_AXIDMA_CH2_USE_PG_SH 0
+#define B_BE_PL_AXIDMA_CH2_USE_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH3_PAGE_INFO 0x072C
+#define B_BE_PL_AXIDMA_DATACPU_CH3_AVAIL_PG_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH3_AVAIL_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH4_PAGE_INFO 0x0730
+#define B_BE_PL_AXIDMA_DATACPU_CH4_AVAIL_PG_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH4_AVAIL_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_DATACPU_CH5_PAGE_INFO 0x0734
+#define B_BE_PL_AXIDMA_DATACPU_CH5_AVAIL_PG_SH 16
+#define B_BE_PL_AXIDMA_DATACPU_CH5_AVAIL_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_SET0_PUB_PAGE_INFO 0x0740
+#define B_BE_PL_AXIDMA_SET0_AVAL_PUBPG_SH 0
+#define B_BE_PL_AXIDMA_SET0_AVAL_PUBPG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_SET1_PUB_PAGE_CTRL1 0x0750
+#define B_BE_PL_AXIDMA_SET1_G1_MAX_PUBPG_SH 16
+#define B_BE_PL_AXIDMA_SET1_G1_MAX_PUBPG_MSK 0x1fff
+#define B_BE_PL_AXIDMA_SET1_G0_MAX_PUBPG_SH 0
+#define B_BE_PL_AXIDMA_SET1_G0_MAX_PUBPG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_SET1_PUB_PAGE_CTRL2 0x0754
+#define B_BE_PL_AXIDMA_SET1_ALL_MAX_PUBPG_SH 0
+#define B_BE_PL_AXIDMA_SET1_ALL_MAX_PUBPG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_SET1_PUB_PAGE_INFO1 0x0758
+#define B_BE_PL_AXIDMA_SET1_G1_USE_PUBPG_SH 16
+#define B_BE_PL_AXIDMA_SET1_G1_USE_PUBPG_MSK 0x1fff
+#define B_BE_PL_AXIDMA_SET1_G0_USE_PUBPG_SH 0
+#define B_BE_PL_AXIDMA_SET1_G0_USE_PUBPG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_SET1_PUB_PAGE_INFO2 0x075C
+#define B_BE_PL_AXIDMA_SET1_AVAL_PUBPG_SH 0
+#define B_BE_PL_AXIDMA_SET1_AVAL_PUBPG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_SET1_PUB_PAGE_INFO3 0x0760
+#define B_BE_PL_AXIDMA_SET1_G1_AVAL_PUBPG_SH 16
+#define B_BE_PL_AXIDMA_SET1_G1_AVAL_PUBPG_MSK 0x1fff
+#define B_BE_PL_AXIDMA_SET1_G0_AVAL_PUBPG_SH 0
+#define B_BE_PL_AXIDMA_SET1_G0_AVAL_PUBPG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_WP_PAGE_CTRL1 0x0770
+#define B_BE_PL_AXIDMA_PREC_PAGE_WP_SH 16
+#define B_BE_PL_AXIDMA_PREC_PAGE_WP_MSK 0x1ff
+
+#define R_BE_PL_AXIDMA_WP_PAGE_CTRL2 0x0774
+#define B_BE_PL_AXIDMA_WP_THRD_SH 0
+#define B_BE_PL_AXIDMA_WP_THRD_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_WP_PAGE_INFO 0x0778
+#define B_BE_PL_AXIDMA_WP_AVAL_PG_SH 16
+#define B_BE_PL_AXIDMA_WP_AVAL_PG_MSK 0x1fff
+
+#define R_BE_PL_AXIDMA_FC_ERR_FLAG 0x0780
+#define B_BE_PL_AXIDMA_SET1_FC_ERR_FLAG_SH 0
+#define B_BE_PL_AXIDMA_SET1_FC_ERR_FLAG_MSK 0xf
+
+#define R_BE_PL_AXIDMA_FWIMR_WLCPU 0x0900
+#define B_BE_PL_AXIDMA_CH2_TX_DOK_MSK BIT(8)
+#define B_BE_PL_AXIDMA_CH1_TX_DOK_MSK BIT(7)
+#define B_BE_PL_AXIDMA_CH0_TX_DOK_MSK BIT(6)
+#define B_BE_PL_AXIDMA_CH2_RX_RDU_MSK BIT(5)
+#define B_BE_PL_AXIDMA_CH1_RX_RDU_MSK BIT(4)
+#define B_BE_PL_AXIDMA_CH0_RX_RDU_MSK BIT(3)
+#define B_BE_PL_AXIDMA_CH2_RX_DOK_MSK BIT(2)
+#define B_BE_PL_AXIDMA_CH1_RX_DOK_MSK BIT(1)
+#define B_BE_PL_AXIDMA_CH0_RX_DOK_MSK BIT(0)
+
+#define R_BE_PL_AXIDMA_FWIMR_DCPU 0x0904
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TX_DOK_MSK BIT(12)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TX_DOK_MSK BIT(11)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TX_DOK_MSK BIT(10)
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_RDU_MSK BIT(9)
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_RDU_MSK BIT(8)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_RDU_MSK BIT(7)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_RDU_MSK BIT(6)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_RDU_MSK BIT(5)
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_DOK_MSK BIT(4)
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_DOK_MSK BIT(3)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_DOK_MSK BIT(2)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_DOK_MSK BIT(1)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_DOK_MSK BIT(0)
+
+#define R_BE_PL_AXIDMA_FWISR_WLCPU 0x0908
+#define B_BE_PL_AXIDMA_CH2_TX_DOK BIT(8)
+#define B_BE_PL_AXIDMA_CH1_TX_DOK BIT(7)
+#define B_BE_PL_AXIDMA_CH0_TX_DOK BIT(6)
+#define B_BE_PL_AXIDMA_CH2_RX_RDU BIT(5)
+#define B_BE_PL_AXIDMA_CH1_RX_RDU BIT(4)
+#define B_BE_PL_AXIDMA_CH0_RX_RDU BIT(3)
+#define B_BE_PL_AXIDMA_CH2_RX_DOK BIT(2)
+#define B_BE_PL_AXIDMA_CH1_RX_DOK BIT(1)
+#define B_BE_PL_AXIDMA_CH0_RX_DOK BIT(0)
+
+#define R_BE_PL_AXIDMA_FWISR_DCPU 0x090C
+#define B_BE_PL_AXIDMA_DATACPU_CH5_TX_DOK BIT(12)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_TX_DOK BIT(11)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_TX_DOK BIT(10)
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_RDU BIT(9)
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_RDU BIT(8)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_RDU BIT(7)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_RDU BIT(6)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_RDU BIT(5)
+#define B_BE_PL_AXIDMA_DATACPU_CH7_RX_DOK BIT(4)
+#define B_BE_PL_AXIDMA_DATACPU_CH6_RX_DOK BIT(3)
+#define B_BE_PL_AXIDMA_DATACPU_CH5_RX_DOK BIT(2)
+#define B_BE_PL_AXIDMA_DATACPU_CH4_RX_DOK BIT(1)
+#define B_BE_PL_AXIDMA_DATACPU_CH3_RX_DOK BIT(0)
+
+#define R_BE_PL_AXIDMA_IDCT_MSK 0x0910
+#define B_BE_PL_AXIDMA_RRESP_ERR_MASK BIT(6)
+#define B_BE_PL_AXIDMA_BRESP_ERR_MASK BIT(5)
+#define B_BE_PL_AXIDMA_FC_ERR_MASK BIT(4)
+#define B_BE_PL_AXIDMA_TXBD_LEN0_MASK BIT(3)
+#define B_BE_PL_AXIDMA_TXBD_4KBOUD_LENERR_MASK BIT(2)
+#define B_BE_PL_AXIDMA_TXBD_RX_STUCK_MASK BIT(1)
+#define B_BE_PL_AXIDMA_TXBD_TX_STUCK_MASK BIT(0)
+
+#define R_BE_PL_AXIDMA_IDCT 0x0914
+#define B_BE_PL_AXIDMA_RRESP_ERR BIT(6)
+#define B_BE_PL_AXIDMA_BRESP_ERR BIT(5)
+#define B_BE_PL_AXIDMA_FC_ERR BIT(4)
+#define B_BE_PL_AXIDMA_TXBD_4KBOUD_LENERR BIT(2)
+#define B_BE_PL_AXIDMA_TXBD_RX_STUCK BIT(1)
+#define B_BE_PL_AXIDMA_TXBD_TX_STUCK BIT(0)
+
+#define R_BE_PL_AXIDMA_BURST_CFG 0x0A00
+#define B_BE_PL_AXIDMA_RX_BURST_LEN_SH 16
+#define B_BE_PL_AXIDMA_RX_BURST_LEN_MSK 0x3
+#define B_BE_PL_AXIDMA_MAX_TX_BURST_SH 0
+#define B_BE_PL_AXIDMA_MAX_TX_BURST_MSK 0x3
+
+//
+// WL_BE_Reg_DCPU_Local.xls
+//
+
+//
+// DCPU_Local_Reg
+//
+
+#define R_BE_PL_DCPU_MAILBOX_WIFI2BT_DATA_L 0x0000
+#define B_BE_PL_DCPU_MBOX_WIFI2BT_DATA_L_SH 0
+#define B_BE_PL_DCPU_MBOX_WIFI2BT_DATA_L_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_MAILBOX_WIFI2BT_DATA_H 0x0004
+#define B_BE_PL_DCPU_MBOX_WIFI2BT_DATA_H_SH 0
+#define B_BE_PL_DCPU_MBOX_WIFI2BT_DATA_H_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_MAILBOX_WIFI2BT_READY 0x0008
+#define B_BE_PL_DCPU_MBOX_OUT_ABORT BIT(7)
+#define B_BE_PL_DCPU_MBOX_ACK_WIFI2BT BIT(0)
+
+#define R_BE_PL_DCPU_MAILBOX_BT2WIFI_DATA_L 0x0010
+#define B_BE_PL_DCPU_MBOX_BT2WIFI_DATA_L_SH 0
+#define B_BE_PL_DCPU_MBOX_BT2WIFI_DATA_L_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_MAILBOX_BT2WIFI_DATA_H 0x0014
+#define B_BE_PL_DCPU_MBOX_BT2WIFI_DATA_H_SH 0
+#define B_BE_PL_DCPU_MBOX_BT2WIFI_DATA_H_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_MAILBOX_CTRL 0x0018
+#define B_BE_PL_DCPU_I2C_MAILBOX_EN BIT(31)
+
+#define R_BE_PL_DCPU_EXC_JUMP_ADDR 0x0020
+#define B_BE_PL_DCPU_EXC_JUMP_ADDR_SH 0
+#define B_BE_PL_DCPU_EXC_JUMP_ADDR_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_CPU_BOOT_ADDR 0x0024
+#define B_BE_PL_DCPU_BOOT_ADDR_SH 0
+#define B_BE_PL_DCPU_BOOT_ADDR_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_TR9_MSMMUPFN 0x0028
+#define B_BE_PL_DCPU_TR9_MSMMUPFN_SH 0
+#define B_BE_PL_DCPU_TR9_MSMMUPFN_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_TR9_TIMER_BASE 0x002C
+#define B_BE_PL_DCPU_TR9_TIMER_BASE_SH 0
+#define B_BE_PL_DCPU_TR9_TIMER_BASE_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_CPU_IDMEM_TO_CNT 0x0030
+#define B_BE_PL_DCPU_CPU_DMEM_TO_CNT_TH_SH 16
+#define B_BE_PL_DCPU_CPU_DMEM_TO_CNT_TH_MSK 0xffff
+#define B_BE_PL_DCPU_CPU_IMEM_TO_CNT_TH_SH 0
+#define B_BE_PL_DCPU_CPU_IMEM_TO_CNT_TH_MSK 0xffff
+
+#define R_BE_PL_DCPU_TR9_TIMER_CLK 0x0038
+#define B_BE_PL_DCPU_TR9_TIMER_CLK_EN BIT(31)
+
+#define R_BE_PL_DCPU_APB_HANG_ADDR 0x003C
+#define B_BE_PL_DCPU_APB_HANG_ADDR_SH 0
+#define B_BE_PL_DCPU_APB_HANG_ADDR_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_WDT_CTRL 0x0040
+#define B_BE_PL_DCPU_WDT_EN BIT(31)
+#define B_BE_PL_DCPU_WDT_OPT_RESET_PLATFORM_EN BIT(29)
+#define B_BE_PL_DCPU_WDT_CLR BIT(16)
+#define B_BE_PL_DCPU_WDT_COUNT_SH 0
+#define B_BE_PL_DCPU_WDT_COUNT_MSK 0xffff
+
+#define R_BE_PL_DCPU_WDT_STATUS 0x0044
+#define B_BE_PL_DCPU_FS_WDT_INT BIT(8)
+#define B_BE_PL_DCPU_FS_WDT_INT_MSK BIT(0)
+
+#define R_BE_PL_DCPU_WDT_CDC 0x0048
+#define B_BE_PL_DCPU_WDT_CDC_SH 0
+#define B_BE_PL_DCPU_WDT_CDC_MSK 0xffff
+
+#define R_BE_PL_DCPU_INT5_CTRL_IND 0x004C
+#define B_BE_PL_DCPU_FWD0_INT_IND_SH 0
+#define B_BE_PL_DCPU_FWD0_INT_IND_MSK 0x7
+
+#define R_BE_PL_DCPU_INT9_CTRL_IND 0x0050
+#define B_BE_PL_DCPU_FWC_INT_IND_SH 0
+#define B_BE_PL_DCPU_FWC_INT_IND_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_INT8_CTRL_IND 0x0054
+#define B_BE_PL_DCPU_FWD_INT_IND_SH 0
+#define B_BE_PL_DCPU_FWD_INT_IND_MSK 0x7
+
+#define R_BE_PL_DCPU_INT7_CTRL_IND 0x0058
+#define B_BE_PL_DCPU_FWS_INT_IND_V1_SH 0
+#define B_BE_PL_DCPU_FWS_INT_IND_V1_MSK 0x3
+
+#define R_BE_PL_DCPU_INT10_CTRL_IND 0x005C
+#define B_BE_PL_DCPU_FWDA_INT_IND_SH 0
+#define B_BE_PL_DCPU_FWDA_INT_IND_MSK 0x7
+
+#define R_BE_PL_DCPU_INT3_CTRL_IND 0x0060
+#define B_BE_PL_DCPU_SUB_SYS_ERR_IND_SH 29
+#define B_BE_PL_DCPU_SUB_SYS_ERR_IND_MSK 0x7
+#define B_BE_PL_DCPU_APB_HANG_IND BIT(28)
+#define B_BE_PL_DCPU_SUB_BB_ERR_IND_HIGH0 BIT(27)
+#define B_BE_PL_DCPU_SUB_BB_ERR_IND_LOW0 BIT(26)
+#define B_BE_PL_DCPU_SUB_BB_ERR_IND_HIGH1 BIT(25)
+#define B_BE_PL_DCPU_SUB_BB_ERR_IND_LOW1 BIT(24)
+#define B_BE_PL_DCPU_AHB_HANG_IND BIT(23)
+#define B_BE_PL_DCPU_HCI_ILLEGAL_CMD_IND BIT(22)
+
+#define R_BE_PL_DCPU_INT1_CTRL_IND 0x0064
+#define B_BE_PL_DCPU_RXI300_INT_IND BIT(0)
+
+#define R_BE_PL_DCPU_INT6_CTRL_IND 0x0068
+#define B_BE_PL_DCPU_PAXIDMA_INT_IND BIT(0)
+
+#define R_BE_PL_DCPU_INT4_CTRL_IND 0x006C
+#define B_BE_PL_DCPU_FWP_INT_IND_V1_SH 0
+#define B_BE_PL_DCPU_FWP_INT_IND_V1_MSK 0x3
+
+#define R_BE_PL_DCPU_SUB_BB_ERR_IMR 0x0070
+#define B_BE_PL_DCPU_SUB_BB_ERR_IMR_HIGH0 BIT(27)
+#define B_BE_PL_DCPU_SUB_BB_ERR_IMR_LOW0 BIT(26)
+#define B_BE_PL_DCPU_SUB_BB_ERR_IMR_HIGH1 BIT(25)
+#define B_BE_PL_DCPU_SUB_BB_ERR_IMR_LOW1 BIT(24)
+
+#define R_BE_PL_DCPU_SW_ISR_CTRL 0x0074
+#define B_BE_PL_DCPU_SW_ISR_EN BIT(31)
+#define B_BE_PL_DCPU_SW_ISR_CLR BIT(16)
+#define B_BE_PL_DCPU_SW_ISR_COUNT_SH 0
+#define B_BE_PL_DCPU_SW_ISR_COUNT_MSK 0xffff
+
+#define R_BE_PL_DCPU_SW_ISR_STATUS 0x0078
+#define B_BE_PL_DCPU_FS_SW_ISR_INT BIT(8)
+#define B_BE_PL_DCPU_FS_SW_ISR_MSK BIT(0)
+
+#define R_BE_PL_DCPU_SW_ISR_CDC 0x007C
+#define B_BE_PL_DCPU_SW_ISR_CDC_SH 0
+#define B_BE_PL_DCPU_SW_ISR_CDC_MSK 0xffff
+
+#define R_BE_PL_DCPU_APB_AHB 0x0080
+#define B_BE_PL_DCPU_AHB_FIXHANG_IMR BIT(29)
+#define B_BE_PL_DCPU_APB_FIXHANG_IMR BIT(28)
+#define B_BE_PL_DCPU_HCI_ILLEGAL_CMD_IMR BIT(27)
+#define B_BE_PL_DCPU_APB_SLAVE_EN_SH 0
+#define B_BE_PL_DCPU_APB_SLAVE_EN_MSK 0x3ff
+
+#define R_BE_PL_DCPU_AHB_HANG_ADDR 0x008C
+#define B_BE_PL_DCPU_AHB_HANG_ADDR_SH 0
+#define B_BE_PL_DCPU_AHB_HANG_ADDR_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_DTW_SW_ISR_CTRL 0x0094
+#define B_BE_PL_DCPU_DTW_SW_ISR_EN BIT(31)
+#define B_BE_PL_DCPU_DTW_SW_ISR_CLR BIT(16)
+#define B_BE_PL_DCPU_DTW_SW_ISR_COUNT_SH 0
+#define B_BE_PL_DCPU_DTW_SW_ISR_COUNT_MSK 0xffff
+
+#define R_BE_PL_DCPU_DTW_SW_ISR_CDC 0x0098
+#define B_BE_PL_DCPU_DTW_SW_ISR_CDC_SH 0
+#define B_BE_PL_DCPU_DTW_SW_ISR_CDC_MSK 0xffff
+
+#define R_BE_PL_DCPU_PHYREG_SET_V1 0x009C
+#define B_BE_PL_DCPU_PHYREG_SET_F_SH 9
+#define B_BE_PL_DCPU_PHYREG_SET_F_MSK 0x3
+#define B_BE_PL_DCPU_PHYREG_VALUE_X_SH 6
+#define B_BE_PL_DCPU_PHYREG_VALUE_X_MSK 0x7
+#define B_BE_PL_DCPU_PHYREG_VALUE_N_SH 3
+#define B_BE_PL_DCPU_PHYREG_VALUE_N_MSK 0x7
+#define B_BE_PL_DCPU_PHYREG_VALUE_Y_SH 0
+#define B_BE_PL_DCPU_PHYREG_VALUE_Y_MSK 0x7
+
+#define R_BE_PL_DCPU_DTW_SW_ISR_STATUS 0x00A0
+#define B_BE_PL_DCPU_DTW_SW_ISR_INT BIT(8)
+#define B_BE_PL_DCPU_DTW_SW_ISR_MSK BIT(0)
+
+#define R_BE_PL_DCPU_ICC0_CTRL 0x00A8
+#define B_BE_PL_DCPU_ICC0_IN_USE BIT(31)
+#define B_BE_PL_DCPU_ICC0_CONTENT_SEL BIT(30)
+#define B_BE_PL_DCPU_ICC0_LENGTH_SH 0
+#define B_BE_PL_DCPU_ICC0_LENGTH_MSK 0x3ffff
+
+#define R_BE_PL_DCPU_ICC1_CTRL 0x00AC
+#define B_BE_PL_DCPU_ICC1_IN_USE BIT(31)
+#define B_BE_PL_DCPU_ICC1_CONTENT_SEL BIT(30)
+#define B_BE_PL_DCPU_ICC1_LENGTH_SH 0
+#define B_BE_PL_DCPU_ICC1_LENGTH_MSK 0x3ffff
+
+#define R_BE_PL_DCPU_ICC0_DR0 0x00B0
+#define B_BE_PL_DCPU_ICC0_DR0_SH 0
+#define B_BE_PL_DCPU_ICC0_DR0_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_ICC0_DR1 0x00B4
+#define B_BE_PL_DCPU_ICC0_DR1_SH 0
+#define B_BE_PL_DCPU_ICC0_DR1_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_ICC0_DR2 0x00B8
+#define B_BE_PL_DCPU_ICC0_DR2_SH 0
+#define B_BE_PL_DCPU_ICC0_DR2_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_ICC0_DR3 0x00BC
+#define B_BE_PL_DCPU_ICC0_DR3_SH 0
+#define B_BE_PL_DCPU_ICC0_DR3_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_ICC1_DR0 0x00C0
+#define B_BE_PL_DCPU_ICC1_DR0_SH 0
+#define B_BE_PL_DCPU_ICC1_DR0_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_ICC1_DR1 0x00C4
+#define B_BE_PL_DCPU_ICC1_DR1_SH 0
+#define B_BE_PL_DCPU_ICC1_DR1_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_ICC1_DR2 0x00C8
+#define B_BE_PL_DCPU_ICC1_DR2_SH 0
+#define B_BE_PL_DCPU_ICC1_DR2_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_ICC1_DR3 0x00CC
+#define B_BE_PL_DCPU_ICC1_DR3_SH 0
+#define B_BE_PL_DCPU_ICC1_DR3_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_ICC_D2W_ITR 0x00D0
+#define B_BE_PL_DCPU_ICC_D2W_ITR_WLCPU_REQ1 BIT(1)
+#define B_BE_PL_DCPU_ICC_D2W_ITR_WLCPU_REQ0 BIT(0)
+
+#define R_BE_PL_DCPU_ICC_W2D_ITR 0x00D4
+#define B_BE_PL_DCPU_ICC_ITR_DCPU_DONE1 BIT(1)
+#define B_BE_PL_DCPU_ICC_ITR_DCPU_DONE0 BIT(0)
+
+#define R_BE_PL_DCPU_ICC_IMR 0x00D8
+#define B_BE_PL_DCPU_ICC_IMR_DCPU_DONE1 BIT(17)
+#define B_BE_PL_DCPU_ICC_IMR_DCPU_DONE0 BIT(16)
+#define B_BE_PL_DCPU_ICC_IMR_DCPU_REQ1 BIT(1)
+#define B_BE_PL_DCPU_ICC_IMR_DCPU_REQ0 BIT(0)
+
+#define R_BE_PL_DCPU_ICC_ISR 0x00DC
+#define B_BE_PL_DCPU_ICC_ISR_DCPU_DONE1 BIT(17)
+#define B_BE_PL_DCPU_ICC_ISR_DCPU_DONE0 BIT(16)
+#define B_BE_PL_DCPU_ICC_ISR_DCPU_REQ1 BIT(1)
+#define B_BE_PL_DCPU_ICC_ISR_DCPU_REQ0 BIT(0)
+
+#define R_BE_PL_DCPU_BIST_MCU_CTRL1 0x0100
+#define B_BE_PL_DCPU_BIST_TMCK_W BIT(15)
+#define B_BE_PL_DCPU_BIST_DYN_READ_EN BIT(14)
+#define B_BE_PL_DCPU_BIST_LOOP_MODE BIT(13)
+#define B_BE_PL_DCPU_BIST_LVDRF_CLKDIS BIT(12)
+#define B_BE_PL_DCPU_BIST_ROM_MISR_SEL_SH 8
+#define B_BE_PL_DCPU_BIST_ROM_MISR_SEL_MSK 0xf
+#define B_BE_PL_DCPU_BIST_DRF_RESUME BIT(3)
+#define B_BE_PL_DCPU_BIST_DRF_MODE BIT(2)
+#define B_BE_PL_DCPU_BIST_MODE BIT(1)
+#define B_BE_PL_DCPU_BIST_RESET_ALL BIT(0)
+
+#define R_BE_PL_DCPU_BIST_MCU_CTRL2 0x0104
+#define B_BE_PL_DCPU_WLMCU_MEM_RMV_FABDBG_SH 30
+#define B_BE_PL_DCPU_WLMCU_MEM_RMV_FABDBG_MSK 0x3
+#define B_BE_PL_DCPU_WLMCU_RMV_SIGN BIT(29)
+#define B_BE_PL_DCPU_WLMCU_RMV_2PRF BIT(27)
+#define B_BE_PL_DCPU_WLMCU_RMV_1PRF BIT(26)
+#define B_BE_PL_DCPU_WLMCU_RMV_1PSR BIT(25)
+#define B_BE_PL_DCPU_WLMCU_RMV_ROM BIT(24)
+#define B_BE_PL_DCPU_WLMCU_READ_MARGIN_EN_SH 4
+#define B_BE_PL_DCPU_WLMCU_READ_MARGIN_EN_MSK 0xf
+
+#define R_BE_PL_DCPU_BIST_MCU_RESET 0x0108
+#define B_BE_PL_DCPU_WLMCU_MBIST_RESET_SH 0
+#define B_BE_PL_DCPU_WLMCU_MBIST_RESET_MSK 0x7ffffff
+
+#define R_BE_PL_DCPU_BIST_MCU_DONE 0x010C
+#define B_BE_PL_DCPU_WLMCU_MBIST_DONE_SH 0
+#define B_BE_PL_DCPU_WLMCU_MBIST_DONE_MSK 0x7ffffff
+
+#define R_BE_PL_DCPU_BIST_MCU_FAIL 0x0110
+#define B_BE_PL_DCPU_WLMCU_MBIST_FAIL_SH 0
+#define B_BE_PL_DCPU_WLMCU_MBIST_FAIL_MSK 0x7ffffff
+
+#define R_BE_PL_DCPU_BIST_MCU_DRF_PAUSE 0x0114
+#define B_BE_PL_DCPU_WLMCU_MBIST_DRF_PAUSE_SH 0
+#define B_BE_PL_DCPU_WLMCU_MBIST_DRF_PAUSE_MSK 0x7ffffff
+
+#define R_BE_PL_DCPU_BIST_MCU_ROM_MISR_OUT 0x0118
+#define B_BE_PL_DCPU_WLMCU_MBIST_ROM_MISR_OUT_SH 0
+#define B_BE_PL_DCPU_WLMCU_MBIST_ROM_MISR_OUT_MSK 0xffffffffL
+
+//
+// WL_BE_Reg_DCPU_RXI300.xls
+//
+
+//
+// RXI300
+//
+
+#define R_BE_PL_DCPU_RXI300_NAME 0x0000
+#define B_BE_PL_DCPU_RXI300_NAME_SH 0
+#define B_BE_PL_DCPU_RXI300_NAME_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_VER 0x0004
+#define B_BE_PL_DCPU_RXI300_VER_SH 0
+#define B_BE_PL_DCPU_RXI300_VER_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_REV 0x0008
+#define B_BE_PL_DCPU_RXI300_REV_SH 0
+#define B_BE_PL_DCPU_RXI300_REV_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_INST 0x000C
+#define B_BE_PL_DCPU_RXI300_INST_SH 0
+#define B_BE_PL_DCPU_RXI300_INST_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_IMPL_Y 0x0010
+#define B_BE_PL_DCPU_RXI300_IMPL_Y_SH 0
+#define B_BE_PL_DCPU_RXI300_IMPL_Y_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_IMPL_D 0x0014
+#define B_BE_PL_DCPU_RXI300_IMPL_D_SH 0
+#define B_BE_PL_DCPU_RXI300_IMPL_D_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_DEV 0x0018
+#define B_BE_PL_DCPU_RXI300_DEV_SH 0
+#define B_BE_PL_DCPU_RXI300_DEV_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_PRO_NUM 0x001C
+#define B_BE_PL_DCPU_RXI300_PRO_NUM_SH 0
+#define B_BE_PL_DCPU_RXI300_PRO_NUM_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_ELR_0_PLD0 0x0100
+#define B_BE_PL_DCPU_ERR_BSTINDEX_SH 24
+#define B_BE_PL_DCPU_ERR_BSTINDEX_MSK 0xff
+#define B_BE_PL_DCPU_ERR_BSTLEN_SH 16
+#define B_BE_PL_DCPU_ERR_BSTLEN_MSK 0xff
+#define B_BE_PL_DCPU_ERR_BSTTYPE_SH 11
+#define B_BE_PL_DCPU_ERR_BSTTYPE_MSK 0x7
+#define B_BE_PL_DCPU_ERR_CMD_SH 8
+#define B_BE_PL_DCPU_ERR_CMD_MSK 0x7
+#define B_BE_PL_DCPU_ERR_SRC_SH 0
+#define B_BE_PL_DCPU_ERR_SRC_MSK 0xff
+
+#define R_BE_PL_DCPU_RXI300_ELR_0_PLD1 0x0104
+#define B_BE_PL_DCPU_ERR_MREQINFO_SH 23
+#define B_BE_PL_DCPU_ERR_MREQINFO_MSK 0x1ff
+#define B_BE_PL_DCPU_ERR_SIZE_SH 16
+#define B_BE_PL_DCPU_ERR_SIZE_MSK 0x7
+#define B_BE_PL_DCPU_ERR_BYTEEN_SH 0
+#define B_BE_PL_DCPU_ERR_BYTEEN_MSK 0xffff
+
+#define R_BE_PL_DCPU_RXI300_ELR_0_ID 0x0108
+#define B_BE_PL_DCPU_ERR_ID_SH 0
+#define B_BE_PL_DCPU_ERR_ID_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_ELR_0_ADR0 0x010C
+#define B_BE_PL_DCPU_ERR_ADR0_SH 0
+#define B_BE_PL_DCPU_ERR_ADR0_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_ELR_0_ADR1 0x0110
+#define B_BE_PL_DCPU_ERR_ADR1_SH 0
+#define B_BE_PL_DCPU_ERR_ADR1_MSK 0xffffffffL
+
+#define R_BE_PL_DCPU_RXI300_ELR_0_CODE 0x0130
+#define B_BE_PL_DCPU_ERR_CODE_SH 0
+#define B_BE_PL_DCPU_ERR_CODE_MSK 0xff
+
+#define R_BE_PL_DCPU_RXI300_ELR_0_INTR_CLR 0x013C
+#define B_BE_PL_DCPU_ERR_INTR_CLR BIT(0)
+
+#define R_BE_PL_DCPU_RXI300_TIME_MON 0x0200
+#define B_BE_PL_DCPU_RXI300_TM_S3_AXISA_RST BIT(26)
+#define B_BE_PL_DCPU_RXI300_TM_S1_AXISA_RST BIT(25)
+#define B_BE_PL_DCPU_RXI300_TM_AXI2APB_RST BIT(24)
+#define B_BE_PL_DCPU_RXI300_TM_S3_AXISA_EN BIT(18)
+#define B_BE_PL_DCPU_RXI300_TM_S1_AXISA_EN BIT(17)
+#define B_BE_PL_DCPU_RXI300_TM_AXI2APB_EN BIT(16)
+#define B_BE_PL_DCPU_RXI300_TM_GRADE_SH 8
+#define B_BE_PL_DCPU_RXI300_TM_GRADE_MSK 0xf
+#define B_BE_PL_DCPU_RXI300_TM_TRSH_SH 0
+#define B_BE_PL_DCPU_RXI300_TM_TRSH_MSK 0xff
+
+//
+// WL_BE_Reg_HIOE.xls
+//
+
+//
+// HIOE_Reg_Spec
+//
+
+#define R_BE_PL_HIOE_CTRL 0x0000
+#define B_BE_PL_HIOE_RESTORE_REQ BIT(31)
+#define B_BE_PL_HIOE_RETAIN_REQ BIT(30)
+#define B_BE_PL_HIOE_DDMA_CH1_REQ BIT(29)
+#define B_BE_PL_HIOE_DDMA_CH2_REQ BIT(28)
+#define B_BE_PL_HIOE_DDMA_CH1_CHKSUM_STATUS BIT(27)
+#define B_BE_PL_HIOE_DDMA_CH2_CHKSUM_STATUS BIT(26)
+#define B_BE_PL_HIOE_INST_FORMAT_ERR BIT(25)
+#define B_BE_PL_HIOE_OP_TIMEOUT_ERR BIT(24)
+#define B_BE_PL_HIOE_OP_TIMEOUT_SH 16
+#define B_BE_PL_HIOE_OP_TIMEOUT_MSK 0xff
+#define B_BE_PL_HIOE_ADDR_CHECKSUM_SH 0
+#define B_BE_PL_HIOE_ADDR_CHECKSUM_MSK 0xffff
+
+#define R_BE_PL_HIOE_CFG_FILE_START 0x0004
+#define B_BE_PL_HIOE_CFG_FILE_START_SH 0
+#define B_BE_PL_HIOE_CFG_FILE_START_MSK 0xffffffffL
+
+#define R_BE_PL_HIOE_CFG_FILE_END 0x0008
+#define B_BE_PL_HIOE_CFG_FILE_END_SH 0
+#define B_BE_PL_HIOE_CFG_FILE_END_MSK 0xffffffffL
+
+#define R_BE_PL_HIOE_CUR_INST_ADDR 0x000C
+#define B_BE_PL_HIOE_CUR_INST_ADDR_SH 0
+#define B_BE_PL_HIOE_CUR_INST_ADDR_MSK 0xffffffffL
+
+//
+// WL_BE_Reg_IDDMA.xls
+//
+
+//
+// IDDMA_Reg_Spec
+//
+
+#define R_BE_PL_IDDMA_CH0_SA 0x0000
+#define B_BE_PL_IDDMA_CH0_SA_SH 0
+#define B_BE_PL_IDDMA_CH0_SA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH0_DA 0x0004
+#define B_BE_PL_IDDMA_CH0_DA_SH 0
+#define B_BE_PL_IDDMA_CH0_DA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH0_CTRL 0x0008
+#define B_BE_PL_IDDMA_CH0_OWN BIT(31)
+#define B_BE_PL_IDDMA_CH0_CHKSUM_EN BIT(29)
+#define B_BE_PL_IDDMA_CH0_DA_W_DISABLE BIT(28)
+#define B_BE_PL_IDDMA_CH0_CHKSUM_STATUS BIT(27)
+#define B_BE_PL_IDDMA_CH0_CHKSUM_CONT BIT(24)
+#define B_BE_PL_IDDMA_CH0_DLEN_SH 0
+#define B_BE_PL_IDDMA_CH0_DLEN_MSK 0x3ffff
+
+#define R_BE_PL_IDDMA_CH1_SA 0x0010
+#define B_BE_PL_IDDMA_CH1_SA_SH 0
+#define B_BE_PL_IDDMA_CH1_SA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH1_DA 0x0014
+#define B_BE_PL_IDDMA_CH1_DA_SH 0
+#define B_BE_PL_IDDMA_CH1_DA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH1_CTRL 0x0018
+#define B_BE_PL_IDDMA_CH1_OWN BIT(31)
+#define B_BE_PL_IDDMA_CH1_CHKSUM_EN BIT(29)
+#define B_BE_PL_IDDMA_CH1_DA_W_DISABLE BIT(28)
+#define B_BE_PL_IDDMA_CH1_CHKSUM_STATUS BIT(27)
+#define B_BE_PL_IDDMA_CH1_DLEN_SH 0
+#define B_BE_PL_IDDMA_CH1_DLEN_MSK 0x3ffff
+
+#define R_BE_PL_IDDMA_CH2_SA 0x0020
+#define B_BE_PL_IDDMA_CH2_SA_SH 0
+#define B_BE_PL_IDDMA_CH2_SA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH2_DA 0x0024
+#define B_BE_PL_IDDMA_CH2_DA_SH 0
+#define B_BE_PL_IDDMA_CH2_DA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH2_CTRL 0x0028
+#define B_BE_PL_IDDMA_CH2_OWN BIT(31)
+#define B_BE_PL_IDDMA_CH2_CHKSUM_EN BIT(29)
+#define B_BE_PL_IDDMA_CH2_DA_W_DISABLE BIT(28)
+#define B_BE_PL_IDDMA_CH2_CHKSUM_STATUS BIT(27)
+#define B_BE_PL_IDDMA_CH2_DLEN_SH 0
+#define B_BE_PL_IDDMA_CH2_DLEN_MSK 0x3ffff
+
+#define R_BE_PL_IDDMA_CH3_SA 0x0030
+#define B_BE_PL_IDDMA_CH3_SA_SH 0
+#define B_BE_PL_IDDMA_CH3_SA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH3_DA 0x0034
+#define B_BE_PL_IDDMA_CH3_DA_SH 0
+#define B_BE_PL_IDDMA_CH3_DA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH3_CTRL 0x0038
+#define B_BE_PL_IDDMA_CH3_OWN BIT(31)
+#define B_BE_PL_IDDMA_CH3_CHKSUM_EN BIT(29)
+#define B_BE_PL_IDDMA_CH3_DA_W_DISABLE BIT(28)
+#define B_BE_PL_IDDMA_CH3_CHKSUM_STATUS BIT(27)
+#define B_BE_PL_IDDMA_CH3_DLEN_SH 0
+#define B_BE_PL_IDDMA_CH3_DLEN_MSK 0x3ffff
+
+#define R_BE_PL_IDDMA_CH4_SA 0x0040
+#define B_BE_PL_IDDMA_CH4_SA_SH 0
+#define B_BE_PL_IDDMA_CH4_SA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH4_DA 0x0044
+#define B_BE_PL_IDDMA_CH4_DA_SH 0
+#define B_BE_PL_IDDMA_CH4_DA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH4_CTRL 0x0048
+#define B_BE_PL_IDDMA_CH4_OWN BIT(31)
+#define B_BE_PL_IDDMA_CH4_CHKSUM_EN BIT(29)
+#define B_BE_PL_IDDMA_CH4_DA_W_DISABLE BIT(28)
+#define B_BE_PL_IDDMA_CH4_CHKSUM_STATUS BIT(27)
+#define B_BE_PL_IDDMA_CH4_DLEN_SH 0
+#define B_BE_PL_IDDMA_CH4_DLEN_MSK 0x3ffff
+
+#define R_BE_PL_IDDMA_CH5_SA 0x0050
+#define B_BE_PL_IDDMA_CH5_SA_SH 0
+#define B_BE_PL_IDDMA_CH5_SA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH5_DA 0x0054
+#define B_BE_PL_IDDMA_CH5_DA_SH 0
+#define B_BE_PL_IDDMA_CH5_DA_MSK 0xffffffffL
+
+#define R_BE_PL_IDDMA_CH5_CTRL 0x0058
+#define B_BE_PL_IDDMA_CH5_OWN BIT(31)
+#define B_BE_PL_IDDMA_CH5_CHKSUM_EN BIT(29)
+#define B_BE_PL_IDDMA_CH5_DA_W_DISABLE BIT(28)
+#define B_BE_PL_IDDMA_CH5_CHKSUM_STATUS BIT(27)
+#define B_BE_PL_IDDMA_CH5_DLEN_SH 0
+#define B_BE_PL_IDDMA_CH5_DLEN_MSK 0x3ffff
+
+#define R_BE_PL_IDDMA_FWIMR 0x00E0
+#define B_BE_PL_IDDMA_CH5_INT_MSK BIT(5)
+#define B_BE_PL_IDDMA_CH4_INT_MSK BIT(4)
+#define B_BE_PL_IDDMA_CH3_INT_MSK BIT(3)
+#define B_BE_PL_IDDMA_CH2_INT_MSK BIT(2)
+#define B_BE_PL_IDDMA_CH1_INT_MSK BIT(1)
+#define B_BE_PL_IDDMA_CH0_INT_MSK BIT(0)
+
+#define R_BE_PL_IDDMA_FWISR 0x00E4
+#define B_BE_PL_IDDMA_CH5_INT BIT(5)
+#define B_BE_PL_IDDMA_CH4_INT BIT(4)
+#define B_BE_PL_IDDMA_CH3_INT BIT(3)
+#define B_BE_PL_IDDMA_CH2_INT BIT(2)
+#define B_BE_PL_IDDMA_CH1_INT BIT(1)
+#define B_BE_PL_IDDMA_CH0_INT BIT(0)
+
+#define R_BE_PL_IDDMA_CH_STATUS 0x00E8
+#define B_BE_PL_IDDMA_CH5_BUSY BIT(5)
+#define B_BE_PL_IDDMA_CH4_BUSY BIT(4)
+#define B_BE_PL_IDDMA_CH3_BUSY BIT(3)
+#define B_BE_PL_IDDMA_CH2_BUSY BIT(2)
+#define B_BE_PL_IDDMA_CH1_BUSY BIT(1)
+#define B_BE_PL_IDDMA_CH0_BUSY BIT(0)
+
+#define R_BE_PL_IDDMA_CHKSUM_CONTROL 0x00EC
+#define B_BE_PL_IDDMA_CHKSUM_RESET BIT(0)
+
+#define R_BE_PL_IDDMA_CHKSUM 0x00F0
+#define B_BE_PL_IDDMA_CHKSUM_RESULT_SH 0
+#define B_BE_PL_IDDMA_CHKSUM_RESULT_MSK 0xffff
+
+#define R_BE_PL_IDDMA_MONITOR 0x00FC
+#define B_BE_PL_IDDMA_DATA_UNDERFLOW BIT(14)
+#define B_BE_PL_IDDMA_FIFO_UNDERFLOW BIT(13)
+#define B_BE_PL_IDDMA_FIFO_OVERFLOW BIT(12)
+#define B_BE_PL_IDDMA_CH5_ERROR BIT(5)
+#define B_BE_PL_IDDMA_CH4_ERROR BIT(4)
+#define B_BE_PL_IDDMA_CH3_ERROR BIT(3)
+#define B_BE_PL_IDDMA_CH2_ERROR BIT(2)
+#define B_BE_PL_IDDMA_CH1_ERROR BIT(1)
+#define B_BE_PL_IDDMA_CH0_ERROR BIT(0)
+
+//
+// WL_BE_Reg_IPSec.xls
+//
+
+//
+// IPSec_Reg
+//
+
+#define R_BE_PL_REG_SDSR 0x0000
+#define B_BE_PL_SRC_RST BIT(31)
+#define B_BE_PL_PK_UP BIT(30)
+#define B_BE_PL_SRC_FAIL_STATUS_SH 25
+#define B_BE_PL_SRC_FAIL_STATUS_MSK 0x3
+#define B_BE_PL_SRC_FAIL BIT(24)
+#define B_BE_PL_SRPTR_SH 16
+#define B_BE_PL_SRPTR_MSK 0xff
+#define B_BE_PL_SWPTR_SH 8
+#define B_BE_PL_SWPTR_MSK 0xff
+#define B_BE_PL_FIFO_EMPTY_CNT_SH 0
+#define B_BE_PL_FIFO_EMPTY_CNT_MSK 0xff
+
+#define R_BE_PL_REG_SDFWR 0x0004
+#define B_BE_PL_SDFW_SH 0
+#define B_BE_PL_SDFW_MSK 0xffffffffL
+
+#define R_BE_PL_REG_SDSWR 0x0008
+#define B_BE_PL_SDSW_SH 0
+#define B_BE_PL_SDSW_MSK 0xffffffffL
+
+#define R_BE_PL_REG_IPSCSR_RSTEACONFISR 0x0010
+#define B_BE_PL_IPSEC_RST BIT(31)
+#define B_BE_PL_CLEAR_OK_INT_NUM_SH 16
+#define B_BE_PL_CLEAR_OK_INT_NUM_MSK 0xff
+#define B_BE_PL_OK_INTR_CNT_SH 8
+#define B_BE_PL_OK_INTR_CNT_MSK 0xff
+#define B_BE_PL_INTR_MODE BIT(7)
+#define B_BE_PL_CMD_OK BIT(4)
+#define B_BE_PL_DMA_BUSY BIT(3)
+#define B_BE_PL_SOFT_RST BIT(0)
+
+#define R_BE_PL_REG_IPSCSR_INTM 0x0014
+#define B_BE_PL_DES_ERR5_M BIT(18)
+#define B_BE_PL_DES_ERR4_M BIT(17)
+#define B_BE_PL_DES_ERR3_M BIT(16)
+#define B_BE_PL_DES_ERR2_M BIT(15)
+#define B_BE_PL_DES_ERR1_M BIT(14)
+#define B_BE_PL_DES_ERR0_M BIT(13)
+#define B_BE_PL_SRC_ERR9_M BIT(12)
+#define B_BE_PL_SRC_ERR8_M BIT(11)
+#define B_BE_PL_SRC_ERR7_M BIT(10)
+#define B_BE_PL_SRC_ERR6_M BIT(9)
+#define B_BE_PL_SRC_ERR5_M BIT(8)
+#define B_BE_PL_SRC_ERR4_M BIT(7)
+#define B_BE_PL_SRC_ERR3_M BIT(6)
+#define B_BE_PL_SRC_ERR2_M BIT(5)
+#define B_BE_PL_SRC_ERR1_M BIT(4)
+#define B_BE_PL_SRC_ERR0_M BIT(3)
+#define B_BE_PL_DES_FAIL_M BIT(2)
+#define B_BE_PL_SRC_FAIL_M BIT(1)
+#define B_BE_PL_CMD_OK_M BIT(0)
+
+#define R_BE_PL_REG_IPSCSR_DBG 0x0018
+#define B_BE_PL_DEBUG_WB BIT(31)
+#define B_BE_PL_MST_BAD_SEL_SH 28
+#define B_BE_PL_MST_BAD_SEL_MSK 0x3
+#define B_BE_PL_ENGINE_CLK_EN BIT(24)
+#define B_BE_PL_DEBUG_PORT_SEL_SH 20
+#define B_BE_PL_DEBUG_PORT_SEL_MSK 0xf
+#define B_BE_PL_ARBITER_MODE BIT(16)
+#define B_BE_PL_DMA_WAIT_CYCLE_SH 0
+#define B_BE_PL_DMA_WAIT_CYCLE_MSK 0xffff
+
+#define R_BE_PL_REG_IPSCSR_ERR_INT 0x001C
+#define B_BE_PL_DES_ERR5 BIT(15)
+#define B_BE_PL_DES_ERR4 BIT(14)
+#define B_BE_PL_DES_ERR3 BIT(13)
+#define B_BE_PL_DES_ERR2 BIT(12)
+#define B_BE_PL_DES_ERR1 BIT(11)
+#define B_BE_PL_DES_ERR0 BIT(10)
+#define B_BE_PL_SRC_ERR9 BIT(9)
+#define B_BE_PL_SRC_ERR8 BIT(8)
+#define B_BE_PL_SRC_ERR7 BIT(7)
+#define B_BE_PL_SRC_ERR6 BIT(6)
+#define B_BE_PL_SRC_ERR5 BIT(5)
+#define B_BE_PL_SRC_ERR4 BIT(4)
+#define B_BE_PL_SRC_ERR3 BIT(3)
+#define B_BE_PL_SRC_ERR2 BIT(2)
+#define B_BE_PL_SRC_ERR1 BIT(1)
+#define B_BE_PL_SRC_ERR0 BIT(0)
+
+#define R_BE_PL_REG_IPSCSR_SAADLR 0x0020
+#define B_BE_PL_A2EO_SUM_SH 0
+#define B_BE_PL_A2EO_SUM_MSK 0x7ff
+
+#define R_BE_PL_REG_IPSCSR_SENLR 0x0024
+#define B_BE_PL_ENL_SUM_SH 0
+#define B_BE_PL_ENL_SUM_MSK 0xffffff
+
+#define R_BE_PL_REG_IPSCSR_SAPLR 0x0028
+#define B_BE_PL_APL_SUM_SH 0
+#define B_BE_PL_APL_SUM_MSK 0xfff
+
+#define R_BE_PL_REG_IPSCSR_SEPLR 0x002C
+#define B_BE_PL_EPL_SUM_SH 0
+#define B_BE_PL_EPL_SUM_MSK 0x3f
+
+#define R_BE_PL_REG_IPSCSR_SWAPABURSTR 0x0030
+#define B_BE_PL_MD5_INPUT_DATA_BYTE_SWAP BIT(25)
+#define B_BE_PL_MD5_OUTPUT_DATA_BYTE_SWAP BIT(24)
+#define B_BE_PL_DMA_BURST_LENGTH_SH 16
+#define B_BE_PL_DMA_BURST_LENGTH_MSK 0x3f
+#define B_BE_PL_AUTO_PADDING_SWAP BIT(13)
+#define B_BE_PL_TX_WD_SWAP BIT(12)
+#define B_BE_PL_RX_WD_SWAP BIT(11)
+#define B_BE_PL_MAC_OUT_LITTLE_ENDIAN BIT(10)
+#define B_BE_PL_DATA_OUT_LITTLE_ENDIAN BIT(9)
+#define B_BE_PL_TX_BYTE_SWAP BIT(8)
+#define B_BE_PL_DATA_IN_LITTLE_ENDIAN BIT(4)
+#define B_BE_PL_HASH_INITIAL_VALUE_SWAP BIT(3)
+#define B_BE_PL_KEY_PAD_SWAP BIT(2)
+#define B_BE_PL_KEY_IV_SWAP BIT(1)
+#define B_BE_PL_SET_SWAP BIT(0)
+
+#define R_BE_PL_REG_DDSR 0x1000
+#define B_BE_PL_DES_RST BIT(31)
+#define B_BE_PL_DES_FAIL_STATUS_SH 25
+#define B_BE_PL_DES_FAIL_STATUS_MSK 0x3
+#define B_BE_PL_DES_FAIL BIT(24)
+#define B_BE_PL_DRPTR_SH 16
+#define B_BE_PL_DRPTR_MSK 0xff
+#define B_BE_PL_DWPTR_SH 8
+#define B_BE_PL_DWPTR_MSK 0xff
+
+#define R_BE_PL_REG_DDFWR 0x1004
+#define B_BE_PL_DDFW_SH 0
+#define B_BE_PL_DDFW_MSK 0xffffffffL
+
+#define R_BE_PL_REG_DDSWR 0x1008
+#define B_BE_PL_DDSW_SH 0
+#define B_BE_PL_DDSW_MSK 0xffffffffL
+
+#define R_BE_PL_REG_DES_PKTCONF 0x100C
+#define B_BE_PL_DBG_DPTR_SH 8
+#define B_BE_PL_DBG_DPTR_MSK 0xff
+#define B_BE_PL_DBG_SPTR_SH 0
+#define B_BE_PL_DBG_SPTR_MSK 0xff
+
+#define R_BE_PL_REG_DBGSDR 0x1010
+#define B_BE_PL_DBG_SD_SH 0
+#define B_BE_PL_DBG_SD_MSK 0xffffffffL
+
+#define R_BE_PL_REG_DBGDDR 0x1014
+#define B_BE_PL_DBG_DD_SH 0
+#define B_BE_PL_DBG_DD_MSK 0xffffffffL
+
+//
+// WL_BE_Reg_RXI300.xls
+//
+
+//
+// RXI300
+//
+
+#define R_BE_PL_WCPU_RXI300_NAME 0x0000
+#define B_BE_PL_WCPU_RXI300_NAME_SH 0
+#define B_BE_PL_WCPU_RXI300_NAME_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_VER 0x0004
+#define B_BE_PL_WCPU_RXI300_VER_SH 0
+#define B_BE_PL_WCPU_RXI300_VER_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_REV 0x0008
+#define B_BE_PL_WCPU_RXI300_REV_SH 0
+#define B_BE_PL_WCPU_RXI300_REV_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_INST 0x000C
+#define B_BE_PL_WCPU_RXI300_INST_SH 0
+#define B_BE_PL_WCPU_RXI300_INST_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_IMPL_Y 0x0010
+#define B_BE_PL_WCPU_RXI300_IMPL_Y_SH 0
+#define B_BE_PL_WCPU_RXI300_IMPL_Y_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_IMPL_D 0x0014
+#define B_BE_PL_WCPU_RXI300_IMPL_D_SH 0
+#define B_BE_PL_WCPU_RXI300_IMPL_D_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_DEV 0x0018
+#define B_BE_PL_WCPU_RXI300_DEV_SH 0
+#define B_BE_PL_WCPU_RXI300_DEV_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_PRO_NUM 0x001C
+#define B_BE_PL_WCPU_RXI300_PRO_NUM_SH 0
+#define B_BE_PL_WCPU_RXI300_PRO_NUM_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_ELR_0_PLD0 0x0200
+#define B_BE_PL_WCPU_ERR_BSTINDEX_SH 24
+#define B_BE_PL_WCPU_ERR_BSTINDEX_MSK 0xff
+#define B_BE_PL_WCPU_ERR_BSTLEN_SH 16
+#define B_BE_PL_WCPU_ERR_BSTLEN_MSK 0xff
+#define B_BE_PL_WCPU_ERR_BSTTYPE_SH 11
+#define B_BE_PL_WCPU_ERR_BSTTYPE_MSK 0x7
+#define B_BE_PL_WCPU_ERR_CMD_SH 8
+#define B_BE_PL_WCPU_ERR_CMD_MSK 0x7
+#define B_BE_PL_WCPU_ERR_SRC_SH 0
+#define B_BE_PL_WCPU_ERR_SRC_MSK 0xff
+
+#define R_BE_PL_WCPU_RXI300_ELR_0_PLD1 0x0204
+#define B_BE_PL_WCPU_ERR_MREQINFO_SH 23
+#define B_BE_PL_WCPU_ERR_MREQINFO_MSK 0x1ff
+#define B_BE_PL_WCPU_ERR_SIZE_SH 16
+#define B_BE_PL_WCPU_ERR_SIZE_MSK 0x7
+#define B_BE_PL_WCPU_ERR_BYTEEN_SH 0
+#define B_BE_PL_WCPU_ERR_BYTEEN_MSK 0xffff
+
+#define R_BE_PL_WCPU_RXI300_ELR_0_ID 0x0208
+#define B_BE_PL_WCPU_ERR_ID_SH 0
+#define B_BE_PL_WCPU_ERR_ID_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_ELR_0_ADR0 0x020C
+#define B_BE_PL_WCPU_ERR_ADR0_SH 0
+#define B_BE_PL_WCPU_ERR_ADR0_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_ELR_0_ADR1 0x0210
+#define B_BE_PL_WCPU_ERR_ADR1_SH 0
+#define B_BE_PL_WCPU_ERR_ADR1_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_RXI300_ELR_0_CODE 0x0230
+#define B_BE_PL_WCPU_ELR_CODE_SH 0
+#define B_BE_PL_WCPU_ELR_CODE_MSK 0xff
+
+#define R_BE_PL_WCPU_RXI300_ELR_0_INTR_CLR 0x023C
+#define B_BE_PL_WCPU_ELR_INTR_CLR BIT(0)
+
+#define R_BE_PL_WCPU_RXI300_TIME_MON_V1 0x0408
+#define B_BE_PL_WCPU_RXI300_TM_BBRF_RST BIT(26)
+#define B_BE_PL_WCPU_RXI300_TM_APB_RST BIT(25)
+#define B_BE_PL_WCPU_RXI300_TM_WPA_RST BIT(24)
+#define B_BE_PL_WCPU_RXI300_TM_AXI_BBRF_EN BIT(18)
+#define B_BE_PL_WCPU_RXI300_TM_AXI_APB_EN BIT(17)
+#define B_BE_PL_WCPU_RXI300_TM_WPA_EN BIT(16)
+#define B_BE_PL_WCPU_RXI300_TM_GRADE_SH 8
+#define B_BE_PL_WCPU_RXI300_TM_GRADE_MSK 0xf
+#define B_BE_PL_WCPU_RXI300_TM_TRSH_SH 0
+#define B_BE_PL_WCPU_RXI300_TM_TRSH_MSK 0xff
+
+//
+// WL_BE_Reg_SPIC.xls
+//
+
+//
+// SPIC
+//
+
+#define R_BE_PL_SPIC_CTRLR0 0x0000
+#define B_BE_PL_SPIC_USER_MODE BIT(31)
+#define B_BE_PL_SPIC_UAR BIT(30)
+#define B_BE_PL_SPIC_CK_MTIMES_SH 23
+#define B_BE_PL_SPIC_CK_MTIMES_MSK 0x1f
+#define B_BE_PL_SPIC_FAST_RD BIT(22)
+#define B_BE_PL_SPIC_CMD_CH_SH 20
+#define B_BE_PL_SPIC_CMD_CH_MSK 0x3
+#define B_BE_PL_SPIC_DATA_CH_SH 18
+#define B_BE_PL_SPIC_DATA_CH_MSK 0x3
+#define B_BE_PL_SPIC_ADDR_CH_SH 16
+#define B_BE_PL_SPIC_ADDR_CH_MSK 0x3
+#define B_BE_PL_SPIC_DDR_EN_V1_SH 13
+#define B_BE_PL_SPIC_DDR_EN_V1_MSK 0x7
+#define B_BE_PL_SPIC_GCLK_DIS BIT(10)
+#define B_BE_PL_SPIC_TMOD_SH 8
+#define B_BE_PL_SPIC_TMOD_MSK 0x3
+#define B_BE_PL_SPIC_SCPOL BIT(7)
+#define B_BE_PL_SPIC_SCPH BIT(6)
+#define B_BE_PL_SPIC_SIPOL_EN BIT(5)
+#define B_BE_PL_SPIC_SIPOL_SH 0
+#define B_BE_PL_SPIC_SIPOL_MSK 0x1f
+
+#define R_BE_PL_SPIC_RX_NDF 0x0004
+#define B_BE_PL_SPIC_RX_NDF_SH 0
+#define B_BE_PL_SPIC_RX_NDF_MSK 0xffff
+
+#define R_BE_PL_SPIC_SSIENR 0x0008
+#define B_BE_PL_SPIC_PGM_RST_TEST_EN BIT(4)
+#define B_BE_PL_SPIC_ATCK_CMD BIT(1)
+#define B_BE_PL_SPIC_SPIC_FUNC_EN BIT(0)
+
+#define R_BE_PL_SPIC_SER 0x0010
+#define B_BE_PL_SPIC_SER BIT(0)
+
+#define R_BE_PL_SPIC_BAUDR 0x0014
+#define B_BE_PL_SPIC_SCKDV_SH 0
+#define B_BE_PL_SPIC_SCKDV_MSK 0xfff
+
+#define R_BE_PL_SPIC_TXFTLR 0x0018
+#define B_BE_PL_SPIC_TFT_SH 0
+#define B_BE_PL_SPIC_TFT_MSK 0x7f
+
+#define R_BE_PL_SPIC_RXFTLR 0x001C
+#define B_BE_PL_SPIC_RFT_SH 0
+#define B_BE_PL_SPIC_RFT_MSK 0x7f
+
+#define R_BE_PL_SPIC_TXFLR 0x0020
+#define B_BE_PL_SPIC_TXFLR_SH 0
+#define B_BE_PL_SPIC_TXFLR_MSK 0xff
+
+#define R_BE_PL_SPIC_RXFLR 0x0024
+#define B_BE_PL_SPIC_RXFLR_SH 0
+#define B_BE_PL_SPIC_RXFLR_MSK 0xff
+
+#define R_BE_PL_SPIC_SR 0x0028
+#define B_BE_PL_SPIC_ATWR_RDSR_N BIT(8)
+#define B_BE_PL_SPIC_BOOT_FIN BIT(7)
+#define B_BE_PL_SPIC_DCOL BIT(6)
+#define B_BE_PL_SPIC_TXE BIT(5)
+#define B_BE_PL_SPIC_RFF BIT(4)
+#define B_BE_PL_SPIC_RFNE BIT(3)
+#define B_BE_PL_SPIC_TFE BIT(2)
+#define B_BE_PL_SPIC_TFNF BIT(1)
+#define B_BE_PL_SPIC_BUSY BIT(0)
+
+#define R_BE_PL_SPIC_IMR 0x002C
+#define B_BE_PL_SPIC_NWEIM BIT(16)
+#define B_BE_PL_SPIC_STFIM BIT(15)
+#define B_BE_PL_SPIC_STOIM BIT(14)
+#define B_BE_PL_SPIC_STUIM BIT(13)
+#define B_BE_PL_SPIC_DREIM BIT(12)
+#define B_BE_PL_SPIC_ACSIM BIT(11)
+#define B_BE_PL_SPIC_TFSIM BIT(10)
+#define B_BE_PL_SPIC_USEIM BIT(9)
+#define B_BE_PL_SPIC_ACEIM BIT(8)
+#define B_BE_PL_SPIC_BYEIM BIT(7)
+#define B_BE_PL_SPIC_WBEIM BIT(6)
+#define B_BE_PL_SPIC_FSEIM BIT(5)
+#define B_BE_PL_SPIC_RXFIM BIT(4)
+#define B_BE_PL_SPIC_RXOIM BIT(3)
+#define B_BE_PL_SPIC_RXUIM BIT(2)
+#define B_BE_PL_SPIC_TXOIM BIT(1)
+#define B_BE_PL_SPIC_TXEIM BIT(0)
+
+#define R_BE_PL_SPIC_ISR 0x0030
+#define B_BE_PL_SPIC_NWEIS BIT(16)
+#define B_BE_PL_SPIC_STFIS BIT(15)
+#define B_BE_PL_SPIC_STOIS BIT(14)
+#define B_BE_PL_SPIC_STUIS BIT(13)
+#define B_BE_PL_SPIC_DREIS BIT(12)
+#define B_BE_PL_SPIC_ACSIS BIT(11)
+#define B_BE_PL_SPIC_TFSIS BIT(10)
+#define B_BE_PL_SPIC_USEIS BIT(9)
+#define B_BE_PL_SPIC_ACEIS BIT(8)
+#define B_BE_PL_SPIC_BYEIS BIT(7)
+#define B_BE_PL_SPIC_WBEIS BIT(6)
+#define B_BE_PL_SPIC_FSEIS BIT(5)
+#define B_BE_PL_SPIC_RXFIS BIT(4)
+#define B_BE_PL_SPIC_RXOIS BIT(3)
+#define B_BE_PL_SPIC_RXUIS BIT(2)
+#define B_BE_PL_SPIC_TXOIS BIT(1)
+#define B_BE_PL_SPIC_TXEIS BIT(0)
+
+#define R_BE_PL_SPIC_RISR 0x0034
+#define B_BE_PL_SPIC_NWEIR BIT(16)
+#define B_BE_PL_SPIC_STFIR BIT(15)
+#define B_BE_PL_SPIC_STOIR BIT(14)
+#define B_BE_PL_SPIC_STUIR BIT(13)
+#define B_BE_PL_SPIC_DREIR BIT(12)
+#define B_BE_PL_SPIC_ACSIR BIT(11)
+#define B_BE_PL_SPIC_TFSIR BIT(10)
+#define B_BE_PL_SPIC_USEIR BIT(9)
+#define B_BE_PL_SPIC_ACEIR BIT(8)
+#define B_BE_PL_SPIC_BYEIR BIT(7)
+#define B_BE_PL_SPIC_WBEIR BIT(6)
+#define B_BE_PL_SPIC_FSEIR BIT(5)
+#define B_BE_PL_SPIC_RXFIR BIT(4)
+#define B_BE_PL_SPIC_RXOIR BIT(3)
+#define B_BE_PL_SPIC_RXUIR BIT(2)
+#define B_BE_PL_SPIC_TXOIR BIT(1)
+#define B_BE_PL_SPIC_TXEIR BIT(0)
+
+#define R_BE_PL_SPIC_TXOICR 0x0038
+#define B_BE_PL_SPIC_TXOICR BIT(0)
+
+#define R_BE_PL_SPIC_RXOICR 0x003C
+#define B_BE_PL_SPIC_RXOICR BIT(0)
+
+#define R_BE_PL_SPIC_RXUICR 0x0040
+#define B_BE_PL_SPIC_RXUICR BIT(0)
+
+#define R_BE_PL_SPIC_MSTICR 0x0044
+#define B_BE_PL_SPIC_MSTICR BIT(0)
+
+#define R_BE_PL_SPIC_ICR 0x0048
+#define B_BE_PL_SPIC_ICR BIT(0)
+
+#define R_BE_PL_SPIC_DMACR 0x004C
+#define B_BE_PL_SPIC_TX_DMAC_EN BIT(1)
+#define B_BE_PL_SPIC_RX_DMAC_EN BIT(0)
+
+#define R_BE_PL_SPIC_DMATDLR 0x0050
+#define B_BE_PL_SPIC_DMATDL_SH 0
+#define B_BE_PL_SPIC_DMATDL_MSK 0x7f
+
+#define R_BE_PL_SPIC_DMARDLR 0x0054
+#define B_BE_PL_SPIC_DMARDL_SH 0
+#define B_BE_PL_SPIC_DMARDL_MSK 0x7f
+
+#define R_BE_PL_SPIC_IDR 0x0058
+#define B_BE_PL_SPIC_IDCODE_SH 0
+#define B_BE_PL_SPIC_IDCODE_MSK 0xffffffffL
+
+#define R_BE_PL_SPIC_VERSION 0x005C
+#define B_BE_PL_SPIC_SPIC_VERSION_SH 0
+#define B_BE_PL_SPIC_SPIC_VERSION_MSK 0xffffffffL
+
+#define R_BE_PL_SPIC_DR 0x0060
+#define B_BE_PL_SPIC_DR_SH 0
+#define B_BE_PL_SPIC_DR_MSK 0xffffffffL
+
+#define R_BE_PL_SPIC_DM_DR 0x00A0
+#define B_BE_PL_SPIC_DATA_EN_DR BIT(1)
+#define B_BE_PL_SPIC_DATA_MASK_DR BIT(0)
+
+#define R_BE_PL_SPIC_READ_FAST_SINGLE 0x00E0
+#define B_BE_PL_SPIC_FRD_CMD_SH 0
+#define B_BE_PL_SPIC_FRD_CMD_MSK 0xffff
+
+#define R_BE_PL_SPIC_READ_DUAL_DATA 0x00E4
+#define B_BE_PL_SPIC_RD_DUAL_O_CMD_SH 0
+#define B_BE_PL_SPIC_RD_DUAL_O_CMD_MSK 0xff
+
+#define R_BE_PL_SPIC_READ_DUAL_ADDR_DATA 0x00E8
+#define B_BE_PL_SPIC_RD_DUAL_IO_CMD_SH 0
+#define B_BE_PL_SPIC_RD_DUAL_IO_CMD_MSK 0xff
+
+#define R_BE_PL_SPIC_READ_QUAD_DATA 0x00EC
+#define B_BE_PL_SPIC_RD_QUAD_O_CMD_SH 0
+#define B_BE_PL_SPIC_RD_QUAD_O_CMD_MSK 0xff
+
+#define R_BE_PL_SPIC_READ_QUAD_ADDR_DATA 0x00F0
+#define B_BE_PL_SPIC_EXIT_PRM_CMD_SH 24
+#define B_BE_PL_SPIC_EXIT_PRM_CMD_MSK 0xff
+#define B_BE_PL_SPIC_PRM_VALUE_SH 16
+#define B_BE_PL_SPIC_PRM_VALUE_MSK 0xff
+#define B_BE_PL_SPIC_EXIT_PRM_DUM_LEN_SH 8
+#define B_BE_PL_SPIC_EXIT_PRM_DUM_LEN_MSK 0xff
+#define B_BE_PL_SPIC_RD_QUAD_IO_CMD_SH 0
+#define B_BE_PL_SPIC_RD_QUAD_IO_CMD_MSK 0xff
+
+#define R_BE_PL_SPIC_WRITE_SINGLE 0x00F4
+#define B_BE_PL_SPIC_WR_CMD_SH 0
+#define B_BE_PL_SPIC_WR_CMD_MSK 0xffff
+
+#define R_BE_PL_SPIC_WRITE_DUAL_DATA 0x00F8
+#define B_BE_PL_SPIC_WR_DUAL_I_CMD_SH 0
+#define B_BE_PL_SPIC_WR_DUAL_I_CMD_MSK 0xff
+
+#define R_BE_PL_SPIC_WRITE_DUAL_ADDR_DATA 0x00FC
+#define B_BE_PL_SPIC_WR_DUAL_II_CMD_SH 0
+#define B_BE_PL_SPIC_WR_DUAL_II_CMD_MSK 0xff
+
+#define R_BE_PL_SPIC_WRITE_QUAD_DATA 0x0100
+#define B_BE_PL_SPIC_WR_QUAD_I_CMD_SH 0
+#define B_BE_PL_SPIC_WR_QUAD_I_CMD_MSK 0xff
+
+#define R_BE_PL_SPIC_WRITE_QUAD_ADDR_DATA 0x0104
+#define B_BE_PL_SPIC_WR_QUAD_II_CMD_SH 0
+#define B_BE_PL_SPIC_WR_QUAD_II_CMD_MSK 0xff
+
+#define R_BE_PL_SPIC_WRITE_ENABLE 0x0108
+#define B_BE_PL_SPIC_WR_EN_CMD_2ND_BYTE_SH 8
+#define B_BE_PL_SPIC_WR_EN_CMD_2ND_BYTE_MSK 0xff
+#define B_BE_PL_SPIC_WR_EN_CMD_1ST_BYTE_SH 0
+#define B_BE_PL_SPIC_WR_EN_CMD_1ST_BYTE_MSK 0xff
+
+#define R_BE_PL_SPIC_READ_STATUS 0x010C
+#define B_BE_PL_SPIC_INTERVAL_EN_V1 BIT(31)
+#define B_BE_PL_SPIC_INTERVAL_ODD BIT(30)
+#define B_BE_PL_SPIC_ST_CMD_LEN_SH 28
+#define B_BE_PL_SPIC_ST_CMD_LEN_MSK 0x3
+#define B_BE_PL_SPIC_ST_CMD_CH_SH 26
+#define B_BE_PL_SPIC_ST_CMD_CH_MSK 0x3
+#define B_BE_PL_SPIC_ST_CMD_DDR_EN BIT(25)
+#define B_BE_PL_SPIC_RD_ST_CMD_3RD_BYTE_SH 16
+#define B_BE_PL_SPIC_RD_ST_CMD_3RD_BYTE_MSK 0xff
+#define B_BE_PL_SPIC_RD_ST_CMD_2ND_BYTE_SH 8
+#define B_BE_PL_SPIC_RD_ST_CMD_2ND_BYTE_MSK 0xff
+#define B_BE_PL_SPIC_RD_ST_CMD_1ST_BYTE_SH 0
+#define B_BE_PL_SPIC_RD_ST_CMD_1ST_BYTE_MSK 0xff
+
+#define R_BE_PL_SPIC_CTRLR2 0x0110
+#define B_BE_PL_SPIC_DIS_DM_CA BIT(14)
+#define B_BE_PL_SPIC_FULL_WR BIT(13)
+#define B_BE_PL_SPIC_DM_ACT BIT(12)
+#define B_BE_PL_SPIC_RX_FIFO_ENTRY_SH 8
+#define B_BE_PL_SPIC_RX_FIFO_ENTRY_MSK 0xf
+#define B_BE_PL_SPIC_TX_FIFO_ENTRY_SH 4
+#define B_BE_PL_SPIC_TX_FIFO_ENTRY_MSK 0xf
+#define B_BE_PL_SPIC_WPN_DNUM BIT(2)
+#define B_BE_PL_SPIC_WPN_SET BIT(1)
+#define B_BE_PL_SPIC_SO_DNUM BIT(0)
+
+#define R_BE_PL_SPIC_FBAUDR 0x0114
+#define B_BE_PL_SPIC_FSCKDV_SH 0
+#define B_BE_PL_SPIC_FSCKDV_MSK 0xfff
+
+#define R_BE_PL_SPIC_USER_LENGTH 0x0118
+#define B_BE_PL_SPIC_USER_ADDR_LENGTH_SH 16
+#define B_BE_PL_SPIC_USER_ADDR_LENGTH_MSK 0xf
+#define B_BE_PL_SPIC_USER_CMD_LENGHT_SH 12
+#define B_BE_PL_SPIC_USER_CMD_LENGHT_MSK 0x3
+
+#define R_BE_PL_SPIC_AUTO_LENGTH 0x011C
+#define B_BE_PL_SPIC_AUTO_ADDR_LENGTH_SH 16
+#define B_BE_PL_SPIC_AUTO_ADDR_LENGTH_MSK 0xf
+#define B_BE_PL_SPIC_IN_PHYSICAL_CYC_SH 12
+#define B_BE_PL_SPIC_IN_PHYSICAL_CYC_MSK 0xf
+
+#define R_BE_PL_SPIC_VALID_CMD 0x0120
+#define B_BE_PL_SPIC_SEQ_WR_EN BIT(15)
+#define B_BE_PL_SPIC_SEQ_RD_EN BIT(14)
+#define B_BE_PL_SPIC_DUM_EN BIT(13)
+#define B_BE_PL_SPIC_CTRLR0_CH BIT(12)
+#define B_BE_PL_SPIC_PRM_EN BIT(11)
+#define B_BE_PL_SPIC_RM_WEN BIT(10)
+#define B_BE_PL_SPIC_RM_RDSR BIT(9)
+#define B_BE_PL_SPIC_WR_QUAD_II BIT(8)
+#define B_BE_PL_SPIC_WR_QUAD_I BIT(7)
+#define B_BE_PL_SPIC_WR_DUAL_II BIT(6)
+#define B_BE_PL_SPIC_WR_DUAL_I BIT(5)
+#define B_BE_PL_SPIC_RD_QUAD_IO BIT(4)
+#define B_BE_PL_SPIC_RD_QUAD_O BIT(3)
+#define B_BE_PL_SPIC_RD_DUAL_IO BIT(2)
+#define B_BE_PL_SPIC_RD_DUAL_I BIT(1)
+#define B_BE_PL_SPIC_FRD_SINGLE BIT(0)
+
+#define R_BE_PL_SPIC_FLASH_SIZE 0x0124
+#define B_BE_PL_SPIC_FLASH_SIZE_V1_SH 0
+#define B_BE_PL_SPIC_FLASH_SIZE_V1_MSK 0xf
+
+#define R_BE_PL_SPIC_FLUSH_FIFO 0x0128
+#define B_BE_PL_SPIC_FLUSH_ST_FIFO BIT(2)
+#define B_BE_PL_SPIC_FLUSH_DR_FIFO BIT(1)
+#define B_BE_PL_SPIC_FLUSH_ALL BIT(0)
+
+#define R_BE_PL_SPIC_DUM_BYTE 0x012C
+#define B_BE_PL_SPIC_DUM_BYTE_VAL_SH 0
+#define B_BE_PL_SPIC_DUM_BYTE_VAL_MSK 0xff
+
+#define R_BE_PL_SPIC_TX_NDF 0x0130
+#define B_BE_PL_SPIC_TX_NDF_SH 0
+#define B_BE_PL_SPIC_TX_NDF_MSK 0xffffff
+
+#define R_BE_PL_SPIC_DEVICE_INFO 0x0134
+#define B_BE_PL_SPIC_DATA_UNIT_2B BIT(12)
+#define B_BE_PL_SPIC_JEDEC_P2CMF BIT(11)
+#define B_BE_PL_SPIC_PSRAM BIT(10)
+#define B_BE_PL_SPIC_NAND_FLASH BIT(9)
+#define B_BE_PL_SPIC_NOR_FLASH BIT(8)
+#define B_BE_PL_SPIC_RD_PAGE_EN BIT(5)
+#define B_BE_PL_SPIC_WR_PAGE_EN BIT(4)
+#define B_BE_PL_SPIC_PAGE_SIZE_SH 0
+#define B_BE_PL_SPIC_PAGE_SIZE_MSK 0xf
+
+#define R_BE_PL_SPIC_TPR0 0x0138
+#define B_BE_PL_SPIC_CS_TCEM_SH 24
+#define B_BE_PL_SPIC_CS_TCEM_MSK 0xff
+#define B_BE_PL_SPIC_CS_SEQ_TIMEOUT_SH 16
+#define B_BE_PL_SPIC_CS_SEQ_TIMEOUT_MSK 0xff
+#define B_BE_PL_SPIC_CS_ACTIVE_HOLD_V1_SH 12
+#define B_BE_PL_SPIC_CS_ACTIVE_HOLD_V1_MSK 0xf
+#define B_BE_PL_SPIC_CS_H_WR_DUM_LEN_SH 6
+#define B_BE_PL_SPIC_CS_H_WR_DUM_LEN_MSK 0x3f
+#define B_BE_PL_SPIC_CS_H_RD_DUM_LEN_SH 0
+#define B_BE_PL_SPIC_CS_H_RD_DUM_LEN_MSK 0x3f
+
+#define R_BE_PL_SPIC_AUTO_LENGTH2 0x013C
+
+#define R_BE_PL_SPIC_ST_DR 0x0180
+#define B_BE_PL_SPIC_ST_DR_SH 0
+#define B_BE_PL_SPIC_ST_DR_MSK 0xff
+
+#define R_BE_PL_SPIC_STFLR 0x01C0
+#define B_BE_PL_SPIC_STFLR_SH 0
+#define B_BE_PL_SPIC_STFLR_MSK 0xff
+
+#define R_BE_PL_SPIC_PAGE_READ 0x01D0
+#define B_BE_PL_SPIC_PAGE_RD_ADDR_LEN_SH 18
+#define B_BE_PL_SPIC_PAGE_RD_ADDR_LEN_MSK 0x3
+#define B_BE_PL_SPIC_PAGE_RD_CH_SH 16
+#define B_BE_PL_SPIC_PAGE_RD_CH_MSK 0x3
+#define B_BE_PL_SPIC_PAGE_RD_CMD_SH 0
+#define B_BE_PL_SPIC_PAGE_RD_CMD_MSK 0xff
+
+//
+// WL_BE_Reg_UART.xls
+//
+
+//
+// UART
+//
+
+#define R_BE_PL_UART_RBR 0x0000
+#define B_BE_PL_RBR_SH 0
+#define B_BE_PL_RBR_MSK 0xff
+
+#define R_BE_PL_UART_THR 0x0000
+#define B_BE_PL_THR_SH 0
+#define B_BE_PL_THR_MSK 0xff
+
+#define R_BE_PL_UART_DLH 0x0004
+#define B_BE_PL_DLH_SH 0
+#define B_BE_PL_DLH_MSK 0xff
+
+#define R_BE_PL_UART_DLL 0x0000
+#define B_BE_PL_DLL_SH 0
+#define B_BE_PL_DLL_MSK 0xff
+
+#define R_BE_PL_UART_IER 0x0004
+#define B_BE_PL_IER_PTIME BIT(7)
+#define B_BE_PL_IER_EDSSI BIT(3)
+#define B_BE_PL_IER_ELSI BIT(2)
+#define B_BE_PL_IER_ETBEI BIT(1)
+#define B_BE_PL_IER_ERBFI BIT(0)
+
+#define R_BE_PL_UART_IIR 0x0008
+#define B_BE_PL_FIFOSE_SH 6
+#define B_BE_PL_FIFOSE_MSK 0x3
+#define B_BE_PL_IID_SH 0
+#define B_BE_PL_IID_MSK 0xf
+
+#define R_BE_PL_UART_FCR 0x0008
+#define B_BE_PL_RT_SH 6
+#define B_BE_PL_RT_MSK 0x3
+#define B_BE_PL_TET_SH 4
+#define B_BE_PL_TET_MSK 0x3
+#define B_BE_PL_DMAM BIT(3)
+#define B_BE_PL_XFIFOR BIT(2)
+#define B_BE_PL_RFIFOR BIT(1)
+#define B_BE_PL_FIFOE BIT(0)
+
+#define R_BE_PL_UART_LCR 0x000C
+#define B_BE_PL_DLAB BIT(7)
+#define B_BE_PL_BC BIT(6)
+#define B_BE_PL_EPS BIT(4)
+#define B_BE_PL_PEN BIT(3)
+#define B_BE_PL_STOP BIT(2)
+#define B_BE_PL_DLS_SH 0
+#define B_BE_PL_DLS_MSK 0x3
+
+#define R_BE_PL_UART_MCR 0x0010
+#define B_BE_PL_SIRE BIT(6)
+#define B_BE_PL_AFCE BIT(5)
+#define B_BE_PL_LB BIT(4)
+#define B_BE_PL_OUT2 BIT(3)
+#define B_BE_PL_OUT1 BIT(2)
+#define B_BE_PL_RTS BIT(1)
+#define B_BE_PL_DTR BIT(0)
+
+#define R_BE_PL_UART_LSR 0x0014
+#define B_BE_PL_RFE BIT(7)
+#define B_BE_PL_TEMT BIT(6)
+#define B_BE_PL_THRE BIT(5)
+#define B_BE_PL_BI BIT(4)
+#define B_BE_PL_FE BIT(3)
+#define B_BE_PL_PE BIT(2)
+#define B_BE_PL_OE BIT(1)
+#define B_BE_PL_DR BIT(0)
+
+#define R_BE_PL_UART_MSR 0x0018
+#define B_BE_PL_DCD BIT(7)
+#define B_BE_PL_RI BIT(6)
+#define B_BE_PL_DSR BIT(5)
+#define B_BE_PL_CTS BIT(4)
+#define B_BE_PL_DDCD BIT(3)
+#define B_BE_PL_TERI BIT(2)
+#define B_BE_PL_DDSR BIT(1)
+#define B_BE_PL_DCTS BIT(0)
+
+#define R_BE_PL_UART_SCR 0x001C
+#define B_BE_PL_SCR_SH 0
+#define B_BE_PL_SCR_MSK 0xff
+
+#define R_BE_PL_UART_LPDLL 0x001C
+#define B_BE_PL_LPDLL_SH 0
+#define B_BE_PL_LPDLL_MSK 0xff
+
+#define R_BE_PL_UART_LPDLH 0x001C
+#define B_BE_PL_LPDLH_SH 0
+#define B_BE_PL_LPDLH_MSK 0xff
+
+#define R_BE_PL_UART_FAR 0x0070
+#define B_BE_PL_FAR BIT(0)
+
+#define R_BE_PL_UART_TFR 0x0074
+#define B_BE_PL_TFR_SH 0
+#define B_BE_PL_TFR_MSK 0xff
+
+#define R_BE_PL_UART_RFW 0x0078
+#define B_BE_PL_RFFE BIT(9)
+#define B_BE_PL_RFPE BIT(8)
+#define B_BE_PL_RFWD_SH 0
+#define B_BE_PL_RFWD_MSK 0xff
+
+#define R_BE_PL_UART_USR 0x007C
+#define B_BE_PL_RFF BIT(4)
+#define B_BE_PL_RFNE BIT(3)
+#define B_BE_PL_TFE BIT(2)
+#define B_BE_PL_TFNF BIT(1)
+#define B_BE_PL_BUSY BIT(0)
+
+#define R_BE_PL_UART_TFL 0x0080
+#define B_BE_PL_TFL_SH 0
+#define B_BE_PL_TFL_MSK 0xffffffffL
+
+#define R_BE_PL_UART_RFL 0x0084
+#define B_BE_PL_RFL_SH 0
+#define B_BE_PL_RFL_MSK 0xffffffffL
+
+#define R_BE_PL_UART_SRR 0x0088
+#define B_BE_PL_XFR BIT(2)
+#define B_BE_PL_RFR BIT(1)
+#define B_BE_PL_UR BIT(0)
+
+#define R_BE_PL_UART_HTX 0x00A4
+#define B_BE_PL_HTX BIT(0)
+
+#define R_BE_PL_UART_DMASA 0x00A8
+#define B_BE_PL_DMASA BIT(0)
+
+#define R_BE_PL_UART_CPR 0x00F4
+#define B_BE_PL_FIFO_MODE_SH 16
+#define B_BE_PL_FIFO_MODE_MSK 0xff
+#define B_BE_PL_DMA_EXTRA BIT(13)
+#define B_BE_PL_UART_ADD_ENCODED_PARAMS BIT(12)
+#define B_BE_PL_SHADOW BIT(11)
+#define B_BE_PL_FIFO_STAT BIT(10)
+#define B_BE_PL_FIFO_ACCESS BIT(9)
+#define B_BE_PL_ADDITIONAL_FEAT BIT(8)
+#define B_BE_PL_SIR_LP_MODE BIT(7)
+#define B_BE_PL_SIR_MODE BIT(6)
+#define B_BE_PL_THRE_MODE BIT(5)
+#define B_BE_PL_AFCE_MODE BIT(4)
+#define B_BE_PL_APB_DATA_WIDTH_SH 0
+#define B_BE_PL_APB_DATA_WIDTH_MSK 0x3
+
+#define R_BE_PL_UART_UCV 0x00F8
+#define B_BE_PL_UCV_SH 0
+#define B_BE_PL_UCV_MSK 0xffffffffL
+
+#define R_BE_PL_UART_CTR 0x00FC
+#define B_BE_PL_PID_SH 0
+#define B_BE_PL_PID_MSK 0xffffffffL
+
+//
+// WL_BE_Reg_WLCPU_Local.xls
+//
+
+//
+// WLCPU_Local_Reg
+//
+
+#define R_BE_PL_WCPU_MAILBOX_WIFI2BT_DATA_L 0x0000
+#define B_BE_PL_WCPU_MBOX_WIFI2BT_DATA_L_SH 0
+#define B_BE_PL_WCPU_MBOX_WIFI2BT_DATA_L_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_MAILBOX_WIFI2BT_DATA_H 0x0004
+#define B_BE_PL_WCPU_MBOX_WIFI2BT_DATA_H_SH 0
+#define B_BE_PL_WCPU_MBOX_WIFI2BT_DATA_H_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_MAILBOX_WIFI2BT_READY 0x0008
+#define B_BE_PL_WCPU_MBOX_OUT_ABORT BIT(7)
+#define B_BE_PL_WCPU_MBOX_ACK_WIFI2BT BIT(0)
+
+#define R_BE_PL_WCPU_MAILBOX_BT2WIFI_DATA_L 0x0010
+#define B_BE_PL_WCPU_MBOX_BT2WIFI_DATA_L_SH 0
+#define B_BE_PL_WCPU_MBOX_BT2WIFI_DATA_L_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_MAILBOX_BT2WIFI_DATA_H 0x0014
+#define B_BE_PL_WCPU_MBOX_BT2WIFI_DATA_H_SH 0
+#define B_BE_PL_WCPU_MBOX_BT2WIFI_DATA_H_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_MAILBOX_CTRL 0x0018
+#define B_BE_PL_WCPU_I2C_MAILBOX_EN BIT(31)
+
+#define R_BE_PL_WCPU_EXC_JUMP_ADDR 0x0020
+#define B_BE_PL_WCPU_WLCPU_EXC_JUMP_ADDR_SH 0
+#define B_BE_PL_WCPU_WLCPU_EXC_JUMP_ADDR_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_CPU_BOOT_ADDR 0x0024
+#define B_BE_PL_WCPU_WLCPU_BOOT_ADDR_SH 0
+#define B_BE_PL_WCPU_WLCPU_BOOT_ADDR_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_TR9_MSMMUPFN 0x0028
+#define B_BE_PL_WCPU_TR9_MSMMUPFN_SH 0
+#define B_BE_PL_WCPU_TR9_MSMMUPFN_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_TR9_TIMER_BASE 0x002C
+#define B_BE_PL_WCPU_TR9_TIMER_BASE_SH 0
+#define B_BE_PL_WCPU_TR9_TIMER_BASE_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_CPU_IDMEM_TO_CNT 0x0030
+#define B_BE_PL_WCPU_CPU_DMEM_TO_CNT_TH_SH 16
+#define B_BE_PL_WCPU_CPU_DMEM_TO_CNT_TH_MSK 0xffff
+#define B_BE_PL_WCPU_CPU_IMEM_TO_CNT_TH_SH 0
+#define B_BE_PL_WCPU_CPU_IMEM_TO_CNT_TH_MSK 0xffff
+
+#define R_BE_PL_WCPU_TR9_TIMER_CLK 0x0038
+#define B_BE_PL_WCPU_TR9_TIMER_CLK_EN BIT(31)
+
+#define R_BE_PL_WCPU_APB_HANG_ADDR 0x003C
+#define B_BE_PL_WCPU_APB_HANG_ADDR_SH 0
+#define B_BE_PL_WCPU_APB_HANG_ADDR_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_WDT_CTRL 0x0040
+#define B_BE_PL_WCPU_WDT_EN BIT(31)
+#define B_BE_PL_WCPU_WDT_OPT_RESET_PLATFORM_EN BIT(29)
+#define B_BE_PL_WCPU_WDT_CLR BIT(16)
+#define B_BE_PL_WCPU_WDT_COUNT_SH 0
+#define B_BE_PL_WCPU_WDT_COUNT_MSK 0xffff
+
+#define R_BE_PL_WCPU_WDT_STATUS 0x0044
+#define B_BE_PL_WCPU_FS_WDT_INT BIT(8)
+#define B_BE_PL_WCPU_FS_WDT_INT_MSK BIT(0)
+
+#define R_BE_PL_WCPU_WDT_CDC 0x0048
+#define B_BE_PL_WCPU_WDT_CDC_SH 0
+#define B_BE_PL_WCPU_WDT_CDC_MSK 0xffff
+
+#define R_BE_PL_WCPU_INT5_CTRL_IND 0x004C
+#define B_BE_PL_WCPU_FWD0_INT_IND_SH 0
+#define B_BE_PL_WCPU_FWD0_INT_IND_MSK 0x7
+
+#define R_BE_PL_WCPU_INT9_CTRL_IND 0x0050
+#define B_BE_PL_WCPU_FWC_INT_IND_SH 0
+#define B_BE_PL_WCPU_FWC_INT_IND_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_INT8_CTRL_IND 0x0054
+#define B_BE_PL_WCPU_FWD_INT_IND_SH 0
+#define B_BE_PL_WCPU_FWD_INT_IND_MSK 0x7
+
+#define R_BE_PL_WCPU_INT7_CTRL_IND 0x0058
+#define B_BE_PL_WCPU_FWS_INT_IND_V1_SH 0
+#define B_BE_PL_WCPU_FWS_INT_IND_V1_MSK 0x3
+
+#define R_BE_PL_WCPU_INT10_CTRL_IND 0x005C
+#define B_BE_PL_WCPU_FWDA_INT_IND_SH 0
+#define B_BE_PL_WCPU_FWDA_INT_IND_MSK 0x7
+
+#define R_BE_PL_WCPU_INT3_CTRL_IND 0x0060
+#define B_BE_PL_WCPU_SUB_SYS_ERR_IND_SH 29
+#define B_BE_PL_WCPU_SUB_SYS_ERR_IND_MSK 0x7
+#define B_BE_PL_WCPU_APB_HANG_IND BIT(28)
+#define B_BE_PL_WCPU_SUB_BB_ERR_IND_HIGH0 BIT(27)
+#define B_BE_PL_WCPU_SUB_BB_ERR_IND_LOW0 BIT(26)
+#define B_BE_PL_WCPU_SUB_BB_ERR_IND_HIGH1 BIT(25)
+#define B_BE_PL_WCPU_SUB_BB_ERR_IND_LOW1 BIT(24)
+#define B_BE_PL_WCPU_AHB_HANG_IND BIT(23)
+#define B_BE_PL_WCPU_HCI_ILLEGAL_CMD_IND BIT(22)
+
+#define R_BE_PL_WCPU_INT1_CTRL_IND 0x0064
+#define B_BE_PL_WCPU_RXI300_INT_IND BIT(0)
+
+#define R_BE_PL_WCPU_INT6_CTRL_IND 0x0068
+#define B_BE_PL_WCPU_PAXIDMA_INT_IND BIT(0)
+
+#define R_BE_PL_WCPU_INT4_CTRL_IND 0x006C
+#define B_BE_PL_WCPU_FWP_INT_IND_V1_SH 0
+#define B_BE_PL_WCPU_FWP_INT_IND_V1_MSK 0x3
+
+#define R_BE_PL_WCPU_SUB_BB_ERR_IMR 0x0070
+#define B_BE_PL_WCPU_SUB_BB_ERR_IMR_HIGH0 BIT(27)
+#define B_BE_PL_WCPU_SUB_BB_ERR_IMR_LOW0 BIT(26)
+#define B_BE_PL_WCPU_SUB_BB_ERR_IMR_HIGH1 BIT(25)
+#define B_BE_PL_WCPU_SUB_BB_ERR_IMR_LOW1 BIT(24)
+
+#define R_BE_PL_WCPU_SW_ISR_CTRL 0x0074
+#define B_BE_PL_WCPU_SW_ISR_EN BIT(31)
+#define B_BE_PL_WCPU_SW_ISR_CLR BIT(16)
+#define B_BE_PL_WCPU_SW_ISR_COUNT_SH 0
+#define B_BE_PL_WCPU_SW_ISR_COUNT_MSK 0xffff
+
+#define R_BE_PL_WCPU_SW_ISR_STATUS 0x0078
+#define B_BE_PL_WCPU_FS_SW_ISR_INT BIT(8)
+#define B_BE_PL_WCPU_FS_SW_ISR_MSK BIT(0)
+
+#define R_BE_PL_WCPU_SW_ISR_CDC 0x007C
+#define B_BE_PL_WCPU_SW_ISR_CDC_SH 0
+#define B_BE_PL_WCPU_SW_ISR_CDC_MSK 0xffff
+
+#define R_BE_PL_WCPU_APB_AHB 0x0080
+#define B_BE_PL_WCPU_AHB_FIXHANG_IMR BIT(29)
+#define B_BE_PL_WCPU_APB_FIXHANG_IMR BIT(28)
+#define B_BE_PL_WCPU_HCI_ILLEGAL_CMD_IMR BIT(27)
+#define B_BE_PL_WCPU_APB_SLAVE_EN_SH 0
+#define B_BE_PL_WCPU_APB_SLAVE_EN_MSK 0x3ff
+
+#define R_BE_PL_WCPU_AHB_HANG_ADDR 0x008C
+#define B_BE_PL_WCPU_AHB_HANG_ADDR_SH 0
+#define B_BE_PL_WCPU_AHB_HANG_ADDR_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_WTD_SW_ISR_CTRL 0x0094
+#define B_BE_PL_WCPU_WTD_SW_ISR_EN BIT(31)
+#define B_BE_PL_WCPU_WTD_SW_ISR_CLR BIT(16)
+#define B_BE_PL_WCPU_WTD_SW_ISR_COUNT_SH 0
+#define B_BE_PL_WCPU_WTD_SW_ISR_COUNT_MSK 0xffff
+
+#define R_BE_PL_WCPU_WTD_SW_ISR_CDC 0x0098
+#define B_BE_PL_WCPU_WTD_SW_ISR_CDC_SH 0
+#define B_BE_PL_WCPU_WTD_SW_ISR_CDC_MSK 0xffff
+
+#define R_BE_PL_WCPU_PHYREG_SET_V1 0x009C
+#define B_BE_PL_WCPU_PHYREG_SET_F_SH 9
+#define B_BE_PL_WCPU_PHYREG_SET_F_MSK 0x3
+#define B_BE_PL_WCPU_PHYREG_VALUE_X_SH 6
+#define B_BE_PL_WCPU_PHYREG_VALUE_X_MSK 0x7
+#define B_BE_PL_WCPU_PHYREG_VALUE_N_SH 3
+#define B_BE_PL_WCPU_PHYREG_VALUE_N_MSK 0x7
+#define B_BE_PL_WCPU_PHYREG_VALUE_Y_SH 0
+#define B_BE_PL_WCPU_PHYREG_VALUE_Y_MSK 0x7
+
+#define R_BE_PL_WCPU_WTD_SW_ISR_STATUS 0x00A0
+#define B_BE_PL_WCPU_WTD_SW_ISR_INT BIT(8)
+#define B_BE_PL_WCPU_WTD_SW_ISR_MSK BIT(0)
+
+#define R_BE_PL_WCPU_ICC0_CTRL 0x00A8
+#define B_BE_PL_WCPU_ICC0_IN_USE BIT(31)
+#define B_BE_PL_WCPU_ICC0_CONTENT_SEL BIT(30)
+#define B_BE_PL_WCPU_ICC0_LENGTH_SH 0
+#define B_BE_PL_WCPU_ICC0_LENGTH_MSK 0x3ffff
+
+#define R_BE_PL_WCPU_ICC1_CTRL 0x00AC
+#define B_BE_PL_WCPU_ICC1_IN_USE BIT(31)
+#define B_BE_PL_WCPU_ICC1_CONTENT_SEL BIT(30)
+#define B_BE_PL_WCPU_ICC1_LENGTH_SH 0
+#define B_BE_PL_WCPU_ICC1_LENGTH_MSK 0x3ffff
+
+#define R_BE_PL_WCPU_ICC0_DR0 0x00B0
+#define B_BE_PL_WCPU_ICC0_DR0_SH 0
+#define B_BE_PL_WCPU_ICC0_DR0_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_ICC0_DR1 0x00B4
+#define B_BE_PL_WCPU_ICC0_DR1_SH 0
+#define B_BE_PL_WCPU_ICC0_DR1_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_ICC0_DR2 0x00B8
+#define B_BE_PL_WCPU_ICC0_DR2_SH 0
+#define B_BE_PL_WCPU_ICC0_DR2_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_ICC0_DR3 0x00BC
+#define B_BE_PL_WCPU_ICC0_DR3_SH 0
+#define B_BE_PL_WCPU_ICC0_DR3_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_ICC1_DR0 0x00C0
+#define B_BE_PL_WCPU_ICC1_DR0_SH 0
+#define B_BE_PL_WCPU_ICC1_DR0_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_ICC1_DR1 0x00C4
+#define B_BE_PL_WCPU_ICC1_DR1_SH 0
+#define B_BE_PL_WCPU_ICC1_DR1_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_ICC1_DR2 0x00C8
+#define B_BE_PL_WCPU_ICC1_DR2_SH 0
+#define B_BE_PL_WCPU_ICC1_DR2_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_ICC1_DR3 0x00CC
+#define B_BE_PL_WCPU_ICC1_DR3_SH 0
+#define B_BE_PL_WCPU_ICC1_DR3_MSK 0xffffffffL
+
+#define R_BE_PL_WCPU_ICC_W2D_ITR 0x00D0
+#define B_BE_PL_WCPU_ICC_W2D_ITR_DCPU_REQ1 BIT(1)
+#define B_BE_PL_WCPU_ICC_W2D_ITR_DCPU_REQ0 BIT(0)
+
+#define R_BE_PL_WCPU_ICC_D2W_ITR 0x00D4
+#define B_BE_PL_WCPU_ICC_ITR_WLCPU_DONE1 BIT(1)
+#define B_BE_PL_WCPU_ICC_ITR_WLCPU_DONE0 BIT(0)
+
+#define R_BE_PL_WCPU_ICC_IMR 0x00D8
+#define B_BE_PL_WCPU_ICC_IMR_WLCPU_DONE1 BIT(17)
+#define B_BE_PL_WCPU_ICC_IMR_WLCPU_DONE0 BIT(16)
+#define B_BE_PL_WCPU_ICC_IMR_WLCPU_REQ1 BIT(1)
+#define B_BE_PL_WCPU_ICC_IMR_WLCPU_REQ0 BIT(0)
+
+#define R_BE_PL_WCPU_ICC_ISR 0x00DC
+#define B_BE_PL_WCPU_ICC_ISR_WLCPU_DONE1 BIT(17)
+#define B_BE_PL_WCPU_ICC_ISR_WLCPU_DONE0 BIT(16)
+#define B_BE_PL_WCPU_ICC_ISR_WLCPU_REQ1 BIT(1)
+#define B_BE_PL_WCPU_ICC_ISR_WLCPU_REQ0 BIT(0)
+
+#define R_BE_PL_WCPU_BIST_MCU_CTRL1 0x0100
+#define B_BE_PL_WCPU_BIST_TMCK_W BIT(15)
+#define B_BE_PL_WCPU_BIST_DYN_READ_EN BIT(14)
+#define B_BE_PL_WCPU_BIST_LOOP_MODE BIT(13)
+#define B_BE_PL_WCPU_BIST_LVDRF_CLKDIS BIT(12)
+#define B_BE_PL_WCPU_BIST_ROM_MISR_SEL_SH 8
+#define B_BE_PL_WCPU_BIST_ROM_MISR_SEL_MSK 0xf
+#define B_BE_PL_WCPU_BIST_DRF_RESUME BIT(3)
+#define B_BE_PL_WCPU_BIST_DRF_MODE BIT(2)
+#define B_BE_PL_WCPU_BIST_MODE BIT(1)
+#define B_BE_PL_WCPU_BIST_RESET_ALL BIT(0)
+
+#define R_BE_PL_WCPU_BIST_MCU_CTRL2 0x0104
+#define B_BE_PL_WCPU_WLMCU_MEM_RMV_FABDBG_SH 30
+#define B_BE_PL_WCPU_WLMCU_MEM_RMV_FABDBG_MSK 0x3
+#define B_BE_PL_WCPU_WLMCU_RMV_SIGN BIT(29)
+#define B_BE_PL_WCPU_WLMCU_RMV_2PRF BIT(27)
+#define B_BE_PL_WCPU_WLMCU_RMV_1PRF BIT(26)
+#define B_BE_PL_WCPU_WLMCU_RMV_1PSR BIT(25)
+#define B_BE_PL_WCPU_WLMCU_RMV_ROM BIT(24)
+#define B_BE_PL_WCPU_WLMCU_READ_MARGIN_EN_SH 4
+#define B_BE_PL_WCPU_WLMCU_READ_MARGIN_EN_MSK 0xf
+
+#define R_BE_PL_WCPU_BIST_MCU_RESET 0x0108
+#define B_BE_PL_WCPU_WLMCU_MBIST_RESET_SH 0
+#define B_BE_PL_WCPU_WLMCU_MBIST_RESET_MSK 0x7ffffff
+
+#define R_BE_PL_WCPU_BIST_MCU_DONE 0x010C
+#define B_BE_PL_WCPU_WLMCU_MBIST_DONE_SH 0
+#define B_BE_PL_WCPU_WLMCU_MBIST_DONE_MSK 0x7ffffff
+
+#define R_BE_PL_WCPU_BIST_MCU_FAIL 0x0110
+#define B_BE_PL_WCPU_WLMCU_MBIST_FAIL_SH 0
+#define B_BE_PL_WCPU_WLMCU_MBIST_FAIL_MSK 0x7ffffff
+
+#define R_BE_PL_WCPU_BIST_MCU_DRF_PAUSE 0x0114
+#define B_BE_PL_WCPU_WLMCU_MBIST_DRF_PAUSE_SH 0
+#define B_BE_PL_WCPU_WLMCU_MBIST_DRF_PAUSE_MSK 0x7ffffff
+
+#define R_BE_PL_WCPU_BIST_MCU_ROM_MISR_OUT 0x0118
+#define B_BE_PL_WCPU_WLMCU_MBIST_ROM_MISR_OUT_SH 0
+#define B_BE_PL_WCPU_WLMCU_MBIST_ROM_MISR_OUT_MSK 0xffffffffL
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pltfm_cfg.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pltfm_cfg.h
new file mode 100644
index 000000000000..80fc18fc39e5
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pltfm_cfg.h
@@ -0,0 +1,175 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_PLTFM_H_
+#define _MAC_AX_PLTFM_H_
+
+#ifndef __cplusplus /* for win/linux driver */
+
+/* Include header file which contain the following definitions, */
+/* or modify this file to meet your platform */
+/*[Driver] use their own header files*/
+#include "../hal_headers_le.h"
+
+/*[Driver] provide the define of NULL, u8, u16, u32*/
+#ifndef NULL
+#define NULL		((void *)0)
+#endif
+
+/*[Driver] provide the type mutex*/
+/* Mutex type */
+#define mac_ax_mutex _os_mutex
+
+#ifndef ARRAY_SIZE
+#define ARRAY_SIZE(arr)		(sizeof(arr) / sizeof((arr)[0]))
+#endif
+
+#define _ASSERT_ BUG_ON
+
+/* 1: enable MAC debug messages */
+/* 0: disable MAC debug messages */
+#define MAC_AX_DBG_MSG_EN	1
+
+/* Set debug message level */
+#define MAC_AX_MSG_LEVEL_TRACE		3
+#define MAC_AX_MSG_LEVEL_WARNING	2
+#define MAC_AX_MSG_LEVEL_ERR		1
+#define MAC_AX_MSG_LEVEL_ALWAYS		0
+#define MAC_AX_MSG_LEVEL		MAC_AX_MSG_LEVEL_TRACE
+
+#define SET_CLR_WORD(_w, _v, _f)                                               \
+				(((_w) & ~((_f##_MSK) << (_f##_SH))) |         \
+				(((_v) & (_f##_MSK)) << (_f##_SH)))
+#define SET_WORD(_v, _f)	(((_v) & (_f##_MSK)) << (_f##_SH))
+#define GET_FIELD(_w, _f)         (((_w) >> (_f##_SH)) & (_f##_MSK))
+
+#define SET_CLR_WOR2(_w, _v, _sh, _msk) (((_w) & ~(_msk << _sh)) |             \
+					(((_v) & _msk) << _sh))
+#define SET_WOR2(_v, _sh, _msk)         (((_v) & _msk) << _sh)
+#define GET_FIEL2(_w, _sh, _msk)        (((_w) >> _sh) & _msk)
+
+#define GET_MSK(_f)         ((_f##_MSK) << (_f##_SH))
+
+#else /* for WD1 test program */
+
+/* Include header file which contain the following definitions, */
+/* or modify this file to meet your platform */
+#include <Windows.h> // critical_section
+#include <stdint.h>
+
+#define BIT(x)	(1 << (x))
+
+#ifndef NULL
+#define NULL	((void *)0)
+#endif
+
+typedef unsigned char	u8;
+typedef uint16_t	u16;
+typedef uint32_t	u32;
+typedef char		s8;
+typedef int16_t		s16;
+typedef int32_t		s32;
+
+#include "../hal_headers_le.h"
+
+typedef u16 __le16;
+typedef u32 __le32;
+typedef u16 __be16;
+typedef u32 __be32;
+
+typedef	CRITICAL_SECTION	mac_ax_mutex;
+
+#define ARRAY_SIZE(arr)		(sizeof(arr) / sizeof((arr)[0]))
+
+/* 1: the platform is Little Endian. */
+/* 0: the platform is Big Endian. */
+#define MAC_AX_IS_LITTLE_ENDIAN	1
+
+/* 1: enable MAC debug messages */
+/* 0: disable MAC debug messages */
+#define MAC_AX_DBG_MSG_EN	1
+
+/* Set debug message level */
+#define MAC_AX_MSG_LEVEL_TRACE		3
+#define MAC_AX_MSG_LEVEL_WARNING	2
+#define MAC_AX_MSG_LEVEL_ERR		1
+#define MAC_AX_MSG_LEVEL_ALWAYS		0
+#define MAC_AX_MSG_LEVEL		MAC_AX_MSG_LEVEL_TRACE
+
+#define SET_CLR_WORD(_w, _v, _f)                                               \
+				(((_w) & ~((_f##_MSK) << (_f##_SH))) |         \
+				(((_v) & (_f##_MSK)) << (_f##_SH)))
+#define SET_WORD(_v, _f)	(((_v) & (_f##_MSK)) << (_f##_SH))
+#define GET_FIELD(_w, _f)         (((_w) >> (_f##_SH)) & (_f##_MSK))
+
+#define SET_CLR_WOR2(_w, _v, _sh, _msk) (((_w) & ~(_msk << _sh)) |             \
+					(((_v) & _msk) << _sh))
+#define SET_WOR2(_v, _sh, _msk)         (((_v) & _msk) << _sh)
+#define GET_FIEL2(_w, _sh, _msk)        (((_w) >> _sh) & _msk)
+
+#define GET_MSK(_f)         ((_f##_MSK) << (_f##_SH))
+
+#define SWAP32(x)                                                              \
+	((u32)((((u32)(x) & (u32)0x000000ff) << 24) |                          \
+	       (((u32)(x) & (u32)0x0000ff00) << 8) |                           \
+	       (((u32)(x) & (u32)0x00ff0000) >> 8) |                           \
+	       (((u32)(x) & (u32)0xff000000) >> 24)))
+
+#define SWAP16(x)                                                              \
+	((u16)((((u16)(x) & (u16)0x00ff) << 8) |                               \
+	       (((u16)(x) & (u16)0xff00) >> 8)))
+
+#if MAC_AX_IS_LITTLE_ENDIAN
+#define cpu_to_le32(x)              ((u32)(x))
+#define le32_to_cpu(x)              ((u32)(x))
+#define cpu_to_le16(x)              ((u16)(x))
+#define le16_to_cpu(x)              ((u16)(x))
+#define cpu_to_be32(x)              SWAP32((x))
+#define be32_to_cpu(x)              SWAP32((x))
+#define cpu_to_be16(x)              SWAP16((x))
+#define be16_to_cpu(x)              SWAP16((x))
+#else
+#define cpu_to_le32(x)              SWAP32((x))
+#define le32_to_cpu(x)              SWAP32((x))
+#define cpu_to_le16(x)              SWAP16((x))
+#define le16_to_cpu(x)              SWAP16((x))
+#define cpu_to_be32(x)              ((u32)(x))
+#define be32_to_cpu(x)              ((u32)(x))
+#define cpu_to_be16(x)              ((u16)(x))
+#define be16_to_cpu(x)              ((u16)(x))
+#endif
+
+#ifndef __func__
+#define __func__ __FUNCTION__
+#endif
+
+#ifndef fallthrough
+	#if __GNUC__ >= 5 || defined(__clang__)
+		#ifndef __has_attribute
+			#define __has_attribute(x) 0
+		#endif
+		#if __has_attribute(__fallthrough__)
+			#define fallthrough __attribute__((__fallthrough__))
+		#endif
+	#endif
+	#ifndef fallthrough
+		#define fallthrough do {} while (0) /* fallthrough */
+	#endif
+#endif
+
+#endif // end of #else /* for WD1 test program */
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pltfm_cfg_drv.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pltfm_cfg_drv.h
new file mode 100644
index 000000000000..56d39a0cfe56
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/pltfm_cfg_drv.h
@@ -0,0 +1,69 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_PLTFM_H_
+#define _MAC_AX_PLTFM_H_
+
+/* Include header file which contain the following definitions, */
+/* or modify this file to meet your platform */
+/*[Driver] use their own header files*/
+#include "../hal_headers_le.h"
+
+/*[Driver] provide the define of NULL, u8, u16, u32*/
+#ifndef NULL
+#define NULL		((void *)0)
+#endif
+
+/*[Driver] provide the type mutex*/
+/* Mutex type */
+#define mac_ax_mutex _os_mutex
+
+#ifndef ARRAY_SIZE
+#define ARRAY_SIZE(arr)		(sizeof(arr) / sizeof((arr)[0]))
+#endif
+
+#define _ASSERT_ BUG_ON
+
+typedef u16 __le16;
+typedef u32 __le32;
+typedef u16 __be16;
+typedef u32 __be32;
+
+/* 1: enable MAC debug messages */
+/* 0: disable MAC debug messages */
+#define MAC_AX_DBG_MSG_EN	1
+
+/* Set debug message level */
+#define MAC_AX_MSG_LEVEL_TRACE		3
+#define MAC_AX_MSG_LEVEL_WARNING	2
+#define MAC_AX_MSG_LEVEL_ERR		1
+#define MAC_AX_MSG_LEVEL_ALWAYS		0
+#define MAC_AX_MSG_LEVEL		MAC_AX_MSG_LEVEL_TRACE
+
+#define SET_CLR_WORD(_w, _v, _f)                                               \
+				(((_w) & ~((_f##_MSK) << (_f##_SH))) |         \
+				(((_v) & (_f##_MSK)) << (_f##_SH)))
+#define SET_WORD(_v, _f)	(((_v) & (_f##_MSK)) << (_f##_SH))
+#define GET_FIELD(_w, _f)         (((_w) >> (_f##_SH)) & (_f##_MSK))
+
+#define SET_CLR_WOR2(_w, _v, _sh, _msk) (((_w) & ~(_msk << _sh)) |             \
+					(((_v) & _msk) << _sh))
+#define SET_WOR2(_v, _sh, _msk)         (((_v) & _msk) << _sh)
+#define GET_FIEL2(_w, _sh, _msk)        (((_w) >> _sh) & _msk)
+
+#define GET_MSK(_f)         ((_f##_MSK) << (_f##_SH))
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/rxdesc.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/rxdesc.h
new file mode 100644
index 000000000000..38d64854f260
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/rxdesc.h
@@ -0,0 +1,152 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_RXDESC_H_
+#define _MAC_AX_RXDESC_H_
+
+/* dword0 */
+#define AX_RXD_RPKT_LEN_SH		0
+#define AX_RXD_RPKT_LEN_MSK		0x3fff
+#define AX_RXD_SHIFT_SH		14
+#define AX_RXD_SHIFT_MSK		0x3
+#define AX_RXD_WL_HD_IV_LEN_SH		16
+#define AX_RXD_WL_HD_IV_LEN_MSK		0x3f
+#define AX_RXD_BB_SEL		BIT(22)
+#define AX_RXD_MAC_INFO_VLD		BIT(23)
+#define AX_RXD_RPKT_TYPE_SH		24
+#define AX_RXD_RPKT_TYPE_MSK		0xf
+#define AX_RXD_DRV_INFO_SIZE_SH		28
+#define AX_RXD_DRV_INFO_SIZE_MSK		0x7
+#define AX_RXD_LONG_RXD		BIT(31)
+
+/* dword1 */
+#define AX_RXD_PPDU_TYPE_SH		0
+#define AX_RXD_PPDU_TYPE_MSK		0xf
+#define AX_RXD_PPDU_CNT_SH		4
+#define AX_RXD_PPDU_CNT_MSK		0x7
+#define AX_RXD_SR_EN		BIT(7)
+#define AX_RXD_USER_ID_SH		8
+#define AX_RXD_USER_ID_MSK		0xff
+#define AX_RXD_USER_ID_v1_SH	8
+#define AX_RXD_USER_ID_v1_MSK	0x3f
+#define AX_RXD_RX_DATARATE_SH		16
+#define AX_RXD_RX_DATARATE_MSK		0x1ff
+#define AX_RXD_RX_GI_LTF_SH		25
+#define AX_RXD_RX_GI_LTF_MSK		0x7
+#define AX_RXD_NON_SRG_PPDU		BIT(28)
+#define AX_RXD_INTER_PPDU		BIT(29)
+#define AX_RXD_NON_SRG_PPDU_v1	BIT(14)
+#define AX_RXD_INTER_PPDU_v1	BIT(15)
+#define AX_RXD_BW_SH		30
+#define AX_RXD_BW_MSK		0x3
+#define AX_RXD_BW_v1_SH		29
+#define AX_RXD_BW_v1_MSK	0x7
+
+/* dword2 */
+#define AX_RXD_FREERUN_CNT_SH		0
+#define AX_RXD_FREERUN_CNT_MSK		0xffffffff
+
+/* dword3 */
+#define AX_RXD_A1_MATCH		BIT(0)
+#define AX_RXD_SW_DEC		BIT(1)
+#define AX_RXD_HW_DEC		BIT(2)
+#define AX_RXD_AMPDU		BIT(3)
+#define AX_RXD_AMPDU_END_PKT		BIT(4)
+#define AX_RXD_AMSDU		BIT(5)
+#define AX_RXD_AMSDU_CUT		BIT(6)
+#define AX_RXD_LAST_MSDU		BIT(7)
+#define AX_RXD_BYPASS		BIT(8)
+#define AX_RXD_CRC32_ERR		BIT(9)
+#define AX_RXD_ICV_ERR		BIT(10)
+#define AX_RXD_MAGIC_WAKE		BIT(11)
+#define AX_RXD_UNICAST_WAKE		BIT(12)
+#define AX_RXD_PATTERN_WAKE		BIT(13)
+#define AX_RXD_GET_CH_INFO_SH		14
+#define AX_RXD_GET_CH_INFO_MSK		0x3
+#define AX_RXD_PATTERN_IDX_SH		16
+#define AX_RXD_PATTERN_IDX_MSK		0x1f
+#define AX_RXD_TARGET_IDC_SH		21
+#define AX_RXD_TARGET_IDC_MSK		0x7
+#define AX_RXD_CHKSUM_OFFLOAD_EN		BIT(24)
+#define AX_RXD_WITH_LLC		BIT(25)
+#define AX_RXD_RX_STATISTICS		BIT(26)
+
+/* dword4 */
+#define AX_RXD_TYPE_SH		0
+#define AX_RXD_TYPE_MSK		0x3
+#define AX_RXD_MC		BIT(2)
+#define AX_RXD_BC		BIT(3)
+#define AX_RXD_MD		BIT(4)
+#define AX_RXD_MF		BIT(5)
+#define AX_RXD_PWR		BIT(6)
+#define AX_RXD_QOS		BIT(7)
+#define AX_RXD_TID_SH		8
+#define AX_RXD_TID_MSK		0xf
+#define AX_RXD_EOSP		BIT(12)
+#define AX_RXD_HTC		BIT(13)
+#define AX_RXD_QNULL		BIT(14)
+#define AX_RXD_SEQ_SH		16
+#define AX_RXD_SEQ_MSK		0xfff
+#define AX_RXD_FRAG_SH		28
+#define AX_RXD_FRAG_MSK		0xf
+
+/* dword5 */
+#define AX_RXD_SEC_CAM_IDX_SH		0
+#define AX_RXD_SEC_CAM_IDX_MSK		0xff
+#define AX_RXD_ADDR_CAM_SH		8
+#define AX_RXD_ADDR_CAM_MSK		0xff
+#define AX_RXD_MAC_ID_SH		16
+#define AX_RXD_MAC_ID_MSK		0xff
+#define AX_RXD_RX_PL_ID_SH		24
+#define AX_RXD_RX_PL_ID_MSK		0xf
+#define AX_RXD_ADDR_CAM_VLD		BIT(28)
+#define AX_RXD_ADDR_FWD_EN		BIT(29)
+#define AX_RXD_RX_PL_MATCH		BIT(30)
+
+/* dword6 */
+#define AX_RXD_MAC_ADDR_SH		0
+#define AX_RXD_MAC_ADDR_MSK		0xffffffff
+
+/* dword7 */
+#define AX_RXD_MAC_ADDR_H_SH		0
+#define AX_RXD_MAC_ADDR_H_MSK		0xffff
+#define AX_RXD_SMART_ANT			BIT(16)
+#define AX_RXD_SEC_TYPE_SH			17
+#define AX_RXD_SEC_TYPE_MSK			0xf
+#define AX_RXD_HDR_CNV				BIT(21)
+#define AX_RXD_HDR_OFFSET_SH		22
+#define AX_RXD_HDR_OFFSET_MSK		0x1f
+#define AX_RXD_BIP_KEYID			BIT(27)
+#define AX_RXD_BIP_ENC				BIT(28)
+
+#define RXD_S_RPKT_TYPE_WIFI		0
+#define RXD_S_RPKT_TYPE_PPDU		1
+#define RXD_S_RPKT_TYPE_CH_INFO		2
+#define RXD_S_RPKT_TYPE_BB_SCORE	3
+#define RXD_S_RPKT_TYPE_TXCMD_RPT	4
+#define RXD_S_RPKT_TYPE_SS2FW_RPT	5
+#define RXD_S_RPKT_TYPE_TXRPT		6
+#define RXD_S_RPKT_TYPE_PLDREL_HOST	7
+#define RXD_S_RPKT_TYPE_DFS_RPT		8
+#define RXD_S_RPKT_TYPE_PLDREL_WLCPU	9
+#define RXD_S_RPKT_TYPE_C2H		10
+#define RXD_S_RPKT_TYPE_CSI		11
+#define RXD_S_RPKT_TYPE_CQI		12
+#define RXD_S_RPKT_TYPE_H2C		13
+#define RXD_S_RPKT_TYPE_FWDL		14
+
+#endif
+
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/txdesc.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/txdesc.h
new file mode 100644
index 000000000000..6abfda31beaf
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/txdesc.h
@@ -0,0 +1,1520 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_TXDESC_H_
+#define _MAC_AX_TXDESC_H_
+
+#if MAC_AX_8852A_SUPPORT
+/* dword0 */
+#define AX_TXD_WP_OFFSET_SH		24
+#define AX_TXD_WP_OFFSET_MSK		0xff
+#define AX_TXD_MOREDATA		BIT(23)
+#define AX_TXD_WDINFO_EN		BIT(22)
+#define AX_TXD_PKT_OFFSET		BIT(21)
+#define AX_TXD_FWDL_EN		BIT(20)
+#define AX_TXD_CH_DMA_SH		16
+#define AX_TXD_CH_DMA_MSK		0xf
+#define AX_TXD_HDR_LLC_LEN_SH		11
+#define AX_TXD_HDR_LLC_LEN_MSK		0x1f
+#define AX_TXD_STF_MODE		BIT(10)
+#define AX_TXD_WP_INT		BIT(9)
+#define AX_TXD_CHK_EN		BIT(8)
+#define AX_TXD_WD_PAGE		BIT(7)
+#define AX_TXD_HW_AES_IV		BIT(6)
+#define AX_TXD_HWAMSDU		BIT(5)
+#define AX_TXD_SMH_EN		BIT(4)
+#define AX_TXD_HW_SSN_SEL_SH		2
+#define AX_TXD_HW_SSN_SEL_MSK		0x3
+#define AX_TXD_EN_HWSEQ_MODE_SH		0
+#define AX_TXD_EN_HWSEQ_MODE_MSK		0x3
+
+/* dword1 */
+#define AX_TXD_PLD_SH		16
+#define AX_TXD_PLD_MSK		0xffff
+#define AX_TXD_DMA_TXAGG_NUM_SH		8
+#define AX_TXD_DMA_TXAGG_NUM_MSK		0xff
+#define AX_TXD_SHCUT_CAMID_SH		0
+#define AX_TXD_SHCUT_CAMID_MSK		0xff
+
+/* dword2 */
+#define AX_TXD_MACID_SH		24
+#define AX_TXD_MACID_MSK		0x7f
+#define AX_TXD_TID_IND		BIT(23)
+#define AX_TXD_QSEL_SH		17
+#define AX_TXD_QSEL_MSK		0x3f
+#define AX_TXD_RU_TC_SH		14
+#define AX_TXD_RU_TC_MSK		0x7
+#define AX_TXD_TXPKTSIZE_SH		0
+#define AX_TXD_TXPKTSIZE_MSK		0x3fff
+
+/* dword3 */
+#define AX_TXD_MU_TC_SH		29
+#define AX_TXD_MU_TC_MSK		0x7
+#define AX_TXD_MU_2ND_TC_SH		26
+#define AX_TXD_MU_2ND_TC_MSK		0x7
+#define AX_TXD_DATA_TC_SH		20
+#define AX_TXD_DATA_TC_MSK		0x3f
+#define AX_TXD_RTS_TC_SH		14
+#define AX_TXD_RTS_TC_MSK		0x3f
+#define AX_TXD_BK		BIT(13)
+#define AX_TXD_AGG_EN		BIT(12)
+#define AX_TXD_WIFI_SEQ_SH		0
+#define AX_TXD_WIFI_SEQ_MSK		0xfff
+
+/* dword4 */
+#define AX_TXD_AES_IV_L_SH		16
+#define AX_TXD_AES_IV_L_MSK		0xffff
+#define AX_TXD_TXDESC_CHECKSUM_SH		0
+#define AX_TXD_TXDESC_CHECKSUM_MSK		0xffff
+
+/* dword5 */
+#define AX_TXD_AES_IV_H_SH		0
+#define AX_TXD_AES_IV_H_MSK		0xffffffff
+
+/* dword6 */
+#define AX_TXD_ACK_CH_INFO		BIT(31)
+#define AX_TXD_USERATE_SEL		BIT(30)
+#define AX_TXD_DATA_BW_SH		28
+#define AX_TXD_DATA_BW_MSK		0x3
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATARATE_SH		16
+#define AX_TXD_DATARATE_MSK		0x1ff
+#define AX_TXD_DATA_ER		BIT(15)
+#define AX_TXD_DATA_DCM		BIT(14)
+#define AX_TXD_DATA_STBC		BIT(12)
+#define AX_TXD_DATA_LDPC		BIT(11)
+#define AX_TXD_DISDATAFB		BIT(10)
+#define AX_TXD_DISRTSFB		BIT(9)
+#define AX_TXD_DATA_BW_ER		BIT(8)
+#define AX_TXD_MULTIPORT_ID_SH		4
+#define AX_TXD_MULTIPORT_ID_MSK		0x7
+#define AX_TXD_MBSSID_SH		0
+#define AX_TXD_MBSSID_MSK		0xf
+
+/* dword7 */
+#define AX_TXD_DATA_TXCNT_LMT_SEL		BIT(31)
+#define AX_TXD_DATA_TXCNT_LMT_SH		25
+#define AX_TXD_DATA_TXCNT_LMT_MSK		0x3f
+#define AX_TXD_DATA_RTY_LOWEST_RATE_SH		16
+#define AX_TXD_DATA_RTY_LOWEST_RATE_MSK		0x1ff
+#define AX_TXD_A_CTRL_CAS		BIT(15)
+#define AX_TXD_A_CTRL_BSR		BIT(14)
+#define AX_TXD_A_CTRL_UPH		BIT(13)
+#define AX_TXD_A_CTRL_BQR		BIT(12)
+#define AX_TXD_BMC		BIT(11)
+#define AX_TXD_NAVUSEHDR		BIT(10)
+#define AX_TXD_BCN_SRCH_SEQ_SH		8
+#define AX_TXD_BCN_SRCH_SEQ_MSK		0x3
+#define AX_TXD_MAX_AGG_NUM_SH		0
+#define AX_TXD_MAX_AGG_NUM_MSK		0xff
+
+/* dword8 */
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_SH		26
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_MSK		0xf
+#define AX_TXD_TXPWR_OFSET_TYPE_SH		22
+#define AX_TXD_TXPWR_OFSET_TYPE_MSK		0x7
+#define AX_TXD_LSIG_TXOP_EN		BIT(21)
+#define AX_TXD_AMPDU_DENSITY_SH		18
+#define AX_TXD_AMPDU_DENSITY_MSK		0x7
+#define AX_TXD_FORCE_TXOP		BIT(17)
+#define AX_TXD_LIFETIME_SEL_SH		13
+#define AX_TXD_LIFETIME_SEL_MSK		0x7
+#define AX_TXD_SECTYPE_SH		9
+#define AX_TXD_SECTYPE_MSK		0xf
+#define AX_TXD_SEC_HW_ENC		BIT(8)
+#define AX_TXD_SEC_CAM_IDX_SH		0
+#define AX_TXD_SEC_CAM_IDX_MSK		0xff
+
+/* dword9 */
+#define AX_TXD_FORCE_BSS_CLR		BIT(31)
+#define AX_TXD_SIGNALING_TA_PKT_SC_SH		27
+#define AX_TXD_SIGNALING_TA_PKT_SC_MSK		0xf
+#define AX_TXD_BCNPKT_TSF_CTRL		BIT(26)
+#define AX_TXD_GROUP_BIT_IE_OFFSET_SH		16
+#define AX_TXD_GROUP_BIT_IE_OFFSET_MSK		0xff
+#define AX_TXD_RAW		BIT(15)
+#define AX_TXD_NULL_1		BIT(14)
+#define AX_TXD_NULL_0		BIT(13)
+#define AX_TXD_TRI_FRAME		BIT(12)
+#define AX_TXD_BT_NULL		BIT(11)
+#define AX_TXD_SPE_RPT		BIT(10)
+#define AX_TXD_RTT_EN		BIT(9)
+#define AX_TXD_HT_DATA_SND		BIT(7)
+#define AX_TXD_SIFS_TX		BIT(6)
+#define AX_TXD_SND_PKT_SEL_SH		3
+#define AX_TXD_SND_PKT_SEL_MSK		0x7
+#define AX_TXD_NDPA_SH		1
+#define AX_TXD_NDPA_MSK		0x3
+#define AX_TXD_SIGNALING_TA_PKT_EN		BIT(0)
+
+/* dword10 */
+#define AX_TXD_HW_RTS_EN		BIT(31)
+#define AX_TXD_CCA_RTS_SH		29
+#define AX_TXD_CCA_RTS_MSK		0x3
+#define AX_TXD_CTS2SELF		BIT(28)
+#define AX_TXD_RTS_EN		BIT(27)
+#define AX_TXD_SW_DEFINE_SH		0
+#define AX_TXD_SW_DEFINE_MSK		0xf
+
+/* dword11 */
+#define AX_TXD_NDPA_DURATION_SH		16
+#define AX_TXD_NDPA_DURATION_MSK		0xffff
+
+/* dword12 */
+#define AX_TXD_VALID_1		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_1_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_1_MSK		0x7fff
+#define AX_TXD_VALID_0		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_0_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_0_MSK		0x7fff
+
+/* dword13 */
+#define AX_TXD_VALID_3		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_3_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_3_MSK		0x7fff
+#define AX_TXD_VALID_2		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_2_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_2_MSK		0x7fff
+
+#endif
+
+#if MAC_AX_8852B_SUPPORT
+/* dword0 */
+#define AX_TXD_WP_OFFSET_SH		24
+#define AX_TXD_WP_OFFSET_MSK		0xff
+#define AX_TXD_MOREDATA		BIT(23)
+#define AX_TXD_WDINFO_EN		BIT(22)
+#define AX_TXD_PKT_OFFSET		BIT(21)
+#define AX_TXD_FWDL_EN		BIT(20)
+#define AX_TXD_CH_DMA_SH		16
+#define AX_TXD_CH_DMA_MSK		0xf
+#define AX_TXD_HDR_LLC_LEN_SH		11
+#define AX_TXD_HDR_LLC_LEN_MSK		0x1f
+#define AX_TXD_STF_MODE		BIT(10)
+#define AX_TXD_WP_INT		BIT(9)
+#define AX_TXD_CHK_EN		BIT(8)
+#define AX_TXD_WD_PAGE		BIT(7)
+#define AX_TXD_HW_AES_IV		BIT(6)
+#define AX_TXD_HWAMSDU		BIT(5)
+#define AX_TXD_SMH_EN		BIT(4)
+#define AX_TXD_HW_SSN_SEL_SH		2
+#define AX_TXD_HW_SSN_SEL_MSK		0x3
+#define AX_TXD_EN_HWSEQ_MODE_SH		0
+#define AX_TXD_EN_HWSEQ_MODE_MSK		0x3
+
+/* dword1 */
+#define AX_TXD_PLD_SH		16
+#define AX_TXD_PLD_MSK		0xffff
+#define AX_TXD_DMA_TXAGG_NUM_SH		8
+#define AX_TXD_DMA_TXAGG_NUM_MSK		0xff
+#define AX_TXD_SHCUT_CAMID_SH		0
+#define AX_TXD_SHCUT_CAMID_MSK		0xff
+
+/* dword2 */
+#define AX_TXD_MACID_SH		24
+#define AX_TXD_MACID_MSK		0x7f
+#define AX_TXD_TID_IND		BIT(23)
+#define AX_TXD_QSEL_SH		17
+#define AX_TXD_QSEL_MSK		0x3f
+#define AX_TXD_RU_TC_SH		14
+#define AX_TXD_RU_TC_MSK		0x7
+#define AX_TXD_TXPKTSIZE_SH		0
+#define AX_TXD_TXPKTSIZE_MSK		0x3fff
+
+/* dword3 */
+#define AX_TXD_MU_TC_SH		29
+#define AX_TXD_MU_TC_MSK		0x7
+#define AX_TXD_MU_2ND_TC_SH		26
+#define AX_TXD_MU_2ND_TC_MSK		0x7
+#define AX_TXD_DATA_TC_SH		20
+#define AX_TXD_DATA_TC_MSK		0x3f
+#define AX_TXD_RTS_TC_SH		14
+#define AX_TXD_RTS_TC_MSK		0x3f
+#define AX_TXD_BK		BIT(13)
+#define AX_TXD_AGG_EN		BIT(12)
+#define AX_TXD_WIFI_SEQ_SH		0
+#define AX_TXD_WIFI_SEQ_MSK		0xfff
+
+/* dword4 */
+#define AX_TXD_AES_IV_L_SH		16
+#define AX_TXD_AES_IV_L_MSK		0xffff
+#define AX_TXD_TXDESC_CHECKSUM_SH		0
+#define AX_TXD_TXDESC_CHECKSUM_MSK		0xffff
+
+/* dword5 */
+#define AX_TXD_AES_IV_H_SH		0
+#define AX_TXD_AES_IV_H_MSK		0xffffffff
+
+/* dword6 */
+#define AX_TXD_ACK_CH_INFO		BIT(31)
+#define AX_TXD_USERATE_SEL		BIT(30)
+#define AX_TXD_DATA_BW_SH		28
+#define AX_TXD_DATA_BW_MSK		0x3
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATARATE_SH		16
+#define AX_TXD_DATARATE_MSK		0x1ff
+#define AX_TXD_DATA_ER		BIT(15)
+#define AX_TXD_DATA_DCM		BIT(14)
+#define AX_TXD_DATA_STBC		BIT(12)
+#define AX_TXD_DATA_LDPC		BIT(11)
+#define AX_TXD_DISDATAFB		BIT(10)
+#define AX_TXD_DISRTSFB		BIT(9)
+#define AX_TXD_DATA_BW_ER		BIT(8)
+#define AX_TXD_MULTIPORT_ID_SH		4
+#define AX_TXD_MULTIPORT_ID_MSK		0x7
+#define AX_TXD_MBSSID_SH		0
+#define AX_TXD_MBSSID_MSK		0xf
+
+/* dword7 */
+#define AX_TXD_DATA_TXCNT_LMT_SEL		BIT(31)
+#define AX_TXD_DATA_TXCNT_LMT_SH		25
+#define AX_TXD_DATA_TXCNT_LMT_MSK		0x3f
+#define AX_TXD_DATA_RTY_LOWEST_RATE_SH		16
+#define AX_TXD_DATA_RTY_LOWEST_RATE_MSK		0x1ff
+#define AX_TXD_A_CTRL_CAS		BIT(15)
+#define AX_TXD_A_CTRL_BSR		BIT(14)
+#define AX_TXD_A_CTRL_UPH		BIT(13)
+#define AX_TXD_A_CTRL_BQR		BIT(12)
+#define AX_TXD_BMC		BIT(11)
+#define AX_TXD_NAVUSEHDR		BIT(10)
+#define AX_TXD_BCN_SRCH_SEQ_SH		8
+#define AX_TXD_BCN_SRCH_SEQ_MSK		0x3
+#define AX_TXD_MAX_AGG_NUM_SH		0
+#define AX_TXD_MAX_AGG_NUM_MSK		0xff
+
+/* dword8 */
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_SH		26
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_MSK		0xf
+#define AX_TXD_TXPWR_OFSET_TYPE_SH		22
+#define AX_TXD_TXPWR_OFSET_TYPE_MSK		0x7
+#define AX_TXD_LSIG_TXOP_EN		BIT(21)
+#define AX_TXD_AMPDU_DENSITY_SH		18
+#define AX_TXD_AMPDU_DENSITY_MSK		0x7
+#define AX_TXD_FORCE_TXOP		BIT(17)
+#define AX_TXD_LIFETIME_SEL_SH		13
+#define AX_TXD_LIFETIME_SEL_MSK		0x7
+#define AX_TXD_SECTYPE_SH		9
+#define AX_TXD_SECTYPE_MSK		0xf
+#define AX_TXD_SEC_HW_ENC		BIT(8)
+#define AX_TXD_SEC_CAM_IDX_SH		0
+#define AX_TXD_SEC_CAM_IDX_MSK		0xff
+
+/* dword9 */
+#define AX_TXD_FORCE_BSS_CLR		BIT(31)
+#define AX_TXD_SIGNALING_TA_PKT_SC_SH		27
+#define AX_TXD_SIGNALING_TA_PKT_SC_MSK		0xf
+#define AX_TXD_BCNPKT_TSF_CTRL		BIT(26)
+#define AX_TXD_GROUP_BIT_IE_OFFSET_SH		16
+#define AX_TXD_GROUP_BIT_IE_OFFSET_MSK		0xff
+#define AX_TXD_RAW		BIT(15)
+#define AX_TXD_NULL_1		BIT(14)
+#define AX_TXD_NULL_0		BIT(13)
+#define AX_TXD_TRI_FRAME		BIT(12)
+#define AX_TXD_BT_NULL		BIT(11)
+#define AX_TXD_SPE_RPT		BIT(10)
+#define AX_TXD_RTT_EN		BIT(9)
+#define AX_TXD_HT_DATA_SND		BIT(7)
+#define AX_TXD_SIFS_TX		BIT(6)
+#define AX_TXD_SND_PKT_SEL_SH		3
+#define AX_TXD_SND_PKT_SEL_MSK		0x7
+#define AX_TXD_NDPA_SH		1
+#define AX_TXD_NDPA_MSK		0x3
+#define AX_TXD_SIGNALING_TA_PKT_EN		BIT(0)
+
+/* dword10 */
+#define AX_TXD_HW_RTS_EN		BIT(31)
+#define AX_TXD_CCA_RTS_SH		29
+#define AX_TXD_CCA_RTS_MSK		0x3
+#define AX_TXD_CTS2SELF		BIT(28)
+#define AX_TXD_RTS_EN		BIT(27)
+#define AX_TXD_SW_DEFINE_SH		0
+#define AX_TXD_SW_DEFINE_MSK		0xf
+
+/* dword11 */
+#define AX_TXD_NDPA_DURATION_SH		16
+#define AX_TXD_NDPA_DURATION_MSK		0xffff
+
+/* dword12 */
+#define AX_TXD_VALID_1		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_1_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_1_MSK		0x7fff
+#define AX_TXD_VALID_0		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_0_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_0_MSK		0x7fff
+
+/* dword13 */
+#define AX_TXD_VALID_3		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_3_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_3_MSK		0x7fff
+#define AX_TXD_VALID_2		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_2_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_2_MSK		0x7fff
+
+#endif
+
+#if MAC_AX_8852C_SUPPORT
+/* dword0 */
+#define AX_TXD_NO_ACK		BIT(31)
+#define AX_TXD_UPD_WLAN_HDR		BIT(30)
+#define AX_TXD_WP_OFFSET_V1_SH		24
+#define AX_TXD_WP_OFFSET_V1_MSK		0x1f
+#define AX_TXD_MOREDATA		BIT(23)
+#define AX_TXD_WDINFO_EN		BIT(22)
+#define AX_TXD_PKT_OFFSET		BIT(21)
+#define AX_TXD_FWDL_EN		BIT(20)
+#define AX_TXD_CH_DMA_SH		16
+#define AX_TXD_CH_DMA_MSK		0xf
+#define AX_TXD_HDR_LLC_LEN_SH		11
+#define AX_TXD_HDR_LLC_LEN_MSK		0x1f
+#define AX_TXD_STF_MODE		BIT(10)
+#define AX_TXD_WP_INT		BIT(9)
+#define AX_TXD_CHK_EN		BIT(8)
+#define AX_TXD_WD_PAGE		BIT(7)
+#define AX_TXD_HW_SEC_IV		BIT(6)
+#define AX_TXD_HWAMSDU		BIT(5)
+#define AX_TXD_SMH_EN		BIT(4)
+#define AX_TXD_HW_SSN_SEL_SH		2
+#define AX_TXD_HW_SSN_SEL_MSK		0x3
+#define AX_TXD_EN_HWSEQ_MODE_SH		0
+#define AX_TXD_EN_HWSEQ_MODE_MSK		0x3
+
+/* dword1 */
+#define AX_TXD_ADDR_INFO_NUM_SH		26
+#define AX_TXD_ADDR_INFO_NUM_MSK		0x3f
+#define AX_TXD_REUSE_START_NUM_SH		24
+#define AX_TXD_REUSE_START_NUM_MSK		0x3
+#define AX_TXD_REUSE_SIZE_SH		20
+#define AX_TXD_REUSE_SIZE_MSK		0xf
+#define AX_TXD_DMA_TXAGG_NUM_V1_SH		8
+#define AX_TXD_DMA_TXAGG_NUM_V1_MSK		0x7f
+#define AX_TXD_SW_SEC_IV		BIT(6)
+#define AX_TXD_SEC_KEYID_SH		4
+#define AX_TXD_SEC_KEYID_MSK		0x3
+#define AX_TXD_SEC_TYPE_SH		0
+#define AX_TXD_SEC_TYPE_MSK		0xf
+
+/* dword2 */
+#define AX_TXD_MACID_SH		24
+#define AX_TXD_MACID_MSK		0x7f
+#define AX_TXD_TID_IND		BIT(23)
+#define AX_TXD_QSEL_SH		17
+#define AX_TXD_QSEL_MSK		0x3f
+#define AX_TXD_MU_2ND_RTY		BIT(16)
+#define AX_TXD_MU_PRI_RTY		BIT(15)
+#define AX_TXD_RU_RTY		BIT(14)
+#define AX_TXD_TXPKTSIZE_SH		0
+#define AX_TXD_TXPKTSIZE_MSK		0x3fff
+
+/* dword3 */
+#define AX_TXD_TB_SR_RTY		BIT(31)
+#define AX_TXD_DATA_TC_SH		20
+#define AX_TXD_DATA_TC_MSK		0x3f
+#define AX_TXD_RTS_TC_SH		14
+#define AX_TXD_RTS_TC_MSK		0x3f
+#define AX_TXD_BK		BIT(13)
+#define AX_TXD_AGG_EN		BIT(12)
+#define AX_TXD_WIFI_SEQ_SH		0
+#define AX_TXD_WIFI_SEQ_MSK		0xfff
+
+/* dword4 */
+#define AX_TXD_SEC_IV_L_SH		16
+#define AX_TXD_SEC_IV_L_MSK		0xffff
+#define AX_TXD_TXDESC_CHECKSUM_SH		0
+#define AX_TXD_TXDESC_CHECKSUM_MSK		0xffff
+
+/* dword5 */
+#define AX_TXD_SEC_IV_H_SH		0
+#define AX_TXD_SEC_IV_H_MSK		0xffffffff
+
+/* dword6 */
+#define AX_TXD_RU_POS_SH		24
+#define AX_TXD_RU_POS_MSK		0xff
+#define AX_TXD_S_IDX_SH		16
+#define AX_TXD_S_IDX_MSK		0xff
+#define AX_TXD_RU_TC_V1_SH		5
+#define AX_TXD_RU_TC_V1_MSK		0x1f
+#define AX_TXD_MU_TC_V1_SH		0
+#define AX_TXD_MU_TC_V1_MSK		0x1f
+
+/* dword7 */
+#define AX_TXD_USERATE_SEL_V1		BIT(31)
+#define AX_TXD_DATA_DCM_V1		BIT(30)
+#define AX_TXD_DATA_BW_SH		28
+#define AX_TXD_DATA_BW_MSK		0x3
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATARATE_SH		16
+#define AX_TXD_DATARATE_MSK		0x1ff
+
+/* dword8 */
+#define AX_TXD_ACK_CH_INFO		BIT(31)
+#define AX_TXD_RLS_TO_CPUIO		BIT(30)
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATA_ER		BIT(15)
+#define AX_TXD_DATA_STBC		BIT(12)
+#define AX_TXD_DATA_LDPC		BIT(11)
+#define AX_TXD_DISDATAFB		BIT(10)
+#define AX_TXD_DISRTSFB		BIT(9)
+#define AX_TXD_DATA_BW_ER		BIT(8)
+#define AX_TXD_MULTIPORT_ID_SH		4
+#define AX_TXD_MULTIPORT_ID_MSK		0x7
+#define AX_TXD_MBSSID_SH		0
+#define AX_TXD_MBSSID_MSK		0xf
+
+/* dword9 */
+#define AX_TXD_DATA_TXCNT_LMT_SEL		BIT(31)
+#define AX_TXD_DATA_TXCNT_LMT_SH		25
+#define AX_TXD_DATA_TXCNT_LMT_MSK		0x3f
+#define AX_TXD_DATA_RTY_LOWEST_RATE_SH		16
+#define AX_TXD_DATA_RTY_LOWEST_RATE_MSK		0x1ff
+#define AX_TXD_A_CTRL_CAS		BIT(15)
+#define AX_TXD_A_CTRL_BSR		BIT(14)
+#define AX_TXD_A_CTRL_UPH		BIT(13)
+#define AX_TXD_A_CTRL_BQR		BIT(12)
+#define AX_TXD_BMC		BIT(11)
+#define AX_TXD_NAVUSEHDR		BIT(10)
+#define AX_TXD_BCN_SRCH_SEQ_SH		8
+#define AX_TXD_BCN_SRCH_SEQ_MSK		0x3
+#define AX_TXD_MAX_AGG_NUM_SH		0
+#define AX_TXD_MAX_AGG_NUM_MSK		0xff
+
+/* dword10 */
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_SH		26
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_MSK		0xf
+#define AX_TXD_TXPWR_OFSET_TYPE_SH		22
+#define AX_TXD_TXPWR_OFSET_TYPE_MSK		0x7
+#define AX_TXD_LSIG_TXOP_EN		BIT(21)
+#define AX_TXD_AMPDU_DENSITY_SH		18
+#define AX_TXD_AMPDU_DENSITY_MSK		0x7
+#define AX_TXD_FORCE_TXOP		BIT(17)
+#define AX_TXD_LIFETIME_SEL_SH		13
+#define AX_TXD_LIFETIME_SEL_MSK		0x7
+#define AX_TXD_FORCE_KEY_EN		BIT(8)
+#define AX_TXD_SEC_CAM_IDX_SH		0
+#define AX_TXD_SEC_CAM_IDX_MSK		0xff
+
+/* dword11 */
+#define AX_TXD_FORCE_BSS_CLR		BIT(31)
+#define AX_TXD_SIGNALING_TA_PKT_SC_SH		27
+#define AX_TXD_SIGNALING_TA_PKT_SC_MSK		0xf
+#define AX_TXD_BCNPKT_TSF_CTRL		BIT(26)
+#define AX_TXD_GROUP_BIT_IE_OFFSET_SH		16
+#define AX_TXD_GROUP_BIT_IE_OFFSET_MSK		0xff
+#define AX_TXD_RAW		BIT(15)
+#define AX_TXD_NULL_1		BIT(14)
+#define AX_TXD_NULL_0		BIT(13)
+#define AX_TXD_TRI_FRAME		BIT(12)
+#define AX_TXD_BT_NULL		BIT(11)
+#define AX_TXD_SPE_RPT		BIT(10)
+#define AX_TXD_RTT_EN		BIT(9)
+#define AX_TXD_HT_DATA_SND		BIT(7)
+#define AX_TXD_SIFS_TX		BIT(6)
+#define AX_TXD_SND_PKT_SEL_SH		3
+#define AX_TXD_SND_PKT_SEL_MSK		0x7
+#define AX_TXD_NDPA_SH		1
+#define AX_TXD_NDPA_MSK		0x3
+#define AX_TXD_SIGNALING_TA_PKT_EN		BIT(0)
+
+/* dword12 */
+#define AX_TXD_HW_RTS_EN		BIT(31)
+#define AX_TXD_CCA_RTS_SH		29
+#define AX_TXD_CCA_RTS_MSK		0x3
+#define AX_TXD_CTS2SELF		BIT(28)
+#define AX_TXD_RTS_EN		BIT(27)
+#define AX_TXD_SW_DEFINE_SH		0
+#define AX_TXD_SW_DEFINE_MSK		0xf
+
+/* dword13 */
+#define AX_TXD_NDPA_DURATION_SH		16
+#define AX_TXD_NDPA_DURATION_MSK		0xffff
+
+/* dword14 */
+#define AX_TXD_VALID_1		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_1_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_1_MSK		0x7fff
+#define AX_TXD_VALID_0		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_0_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_0_MSK		0x7fff
+
+/* dword15 */
+#define AX_TXD_VALID_3		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_3_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_3_MSK		0x7fff
+#define AX_TXD_VALID_2		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_2_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_2_MSK		0x7fff
+
+#endif
+
+#if MAC_AX_8192XB_SUPPORT
+/* dword0 */
+#define AX_TXD_NO_ACK		BIT(31)
+#define AX_TXD_UPD_WLAN_HDR		BIT(30)
+#define AX_TXD_WP_OFFSET_V1_SH		24
+#define AX_TXD_WP_OFFSET_V1_MSK		0x1f
+#define AX_TXD_MOREDATA		BIT(23)
+#define AX_TXD_WDINFO_EN		BIT(22)
+#define AX_TXD_PKT_OFFSET		BIT(21)
+#define AX_TXD_FWDL_EN		BIT(20)
+#define AX_TXD_CH_DMA_SH		16
+#define AX_TXD_CH_DMA_MSK		0xf
+#define AX_TXD_HDR_LLC_LEN_SH		11
+#define AX_TXD_HDR_LLC_LEN_MSK		0x1f
+#define AX_TXD_STF_MODE		BIT(10)
+#define AX_TXD_WP_INT		BIT(9)
+#define AX_TXD_CHK_EN		BIT(8)
+#define AX_TXD_WD_PAGE		BIT(7)
+#define AX_TXD_HW_SEC_IV		BIT(6)
+#define AX_TXD_HWAMSDU		BIT(5)
+#define AX_TXD_SMH_EN		BIT(4)
+#define AX_TXD_HW_SSN_SEL_SH		2
+#define AX_TXD_HW_SSN_SEL_MSK		0x3
+#define AX_TXD_EN_HWSEQ_MODE_SH		0
+#define AX_TXD_EN_HWSEQ_MODE_MSK		0x3
+
+/* dword1 */
+#define AX_TXD_ADDR_INFO_NUM_SH		26
+#define AX_TXD_ADDR_INFO_NUM_MSK		0x3f
+#define AX_TXD_REUSE_START_NUM_SH		24
+#define AX_TXD_REUSE_START_NUM_MSK		0x3
+#define AX_TXD_REUSE_SIZE_SH		20
+#define AX_TXD_REUSE_SIZE_MSK		0xf
+#define AX_TXD_DMA_TXAGG_NUM_V1_SH		8
+#define AX_TXD_DMA_TXAGG_NUM_V1_MSK		0x7f
+#define AX_TXD_SW_SEC_IV		BIT(6)
+#define AX_TXD_SEC_KEYID_SH		4
+#define AX_TXD_SEC_KEYID_MSK		0x3
+#define AX_TXD_SEC_TYPE_SH		0
+#define AX_TXD_SEC_TYPE_MSK		0xf
+
+/* dword2 */
+#define AX_TXD_MACID_SH		24
+#define AX_TXD_MACID_MSK		0x7f
+#define AX_TXD_TID_IND		BIT(23)
+#define AX_TXD_QSEL_SH		17
+#define AX_TXD_QSEL_MSK		0x3f
+#define AX_TXD_MU_2ND_RTY		BIT(16)
+#define AX_TXD_MU_PRI_RTY		BIT(15)
+#define AX_TXD_RU_RTY		BIT(14)
+#define AX_TXD_TXPKTSIZE_SH		0
+#define AX_TXD_TXPKTSIZE_MSK		0x3fff
+
+/* dword3 */
+#define AX_TXD_TB_SR_RTY		BIT(31)
+#define AX_TXD_DATA_TC_SH		20
+#define AX_TXD_DATA_TC_MSK		0x3f
+#define AX_TXD_RTS_TC_SH		14
+#define AX_TXD_RTS_TC_MSK		0x3f
+#define AX_TXD_BK		BIT(13)
+#define AX_TXD_AGG_EN		BIT(12)
+#define AX_TXD_WIFI_SEQ_SH		0
+#define AX_TXD_WIFI_SEQ_MSK		0xfff
+
+/* dword4 */
+#define AX_TXD_SEC_IV_L_SH		16
+#define AX_TXD_SEC_IV_L_MSK		0xffff
+#define AX_TXD_TXDESC_CHECKSUM_SH		0
+#define AX_TXD_TXDESC_CHECKSUM_MSK		0xffff
+
+/* dword5 */
+#define AX_TXD_SEC_IV_H_SH		0
+#define AX_TXD_SEC_IV_H_MSK		0xffffffff
+
+/* dword6 */
+#define AX_TXD_RU_POS_SH		24
+#define AX_TXD_RU_POS_MSK		0xff
+#define AX_TXD_S_IDX_SH		16
+#define AX_TXD_S_IDX_MSK		0xff
+#define AX_TXD_RU_TC_V1_SH		5
+#define AX_TXD_RU_TC_V1_MSK		0x1f
+#define AX_TXD_MU_TC_V1_SH		0
+#define AX_TXD_MU_TC_V1_MSK		0x1f
+
+/* dword7 */
+#define AX_TXD_USERATE_SEL_V1		BIT(31)
+#define AX_TXD_DATA_DCM_V1		BIT(30)
+#define AX_TXD_DATA_BW_SH		28
+#define AX_TXD_DATA_BW_MSK		0x3
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATARATE_SH		16
+#define AX_TXD_DATARATE_MSK		0x1ff
+
+/* dword8 */
+#define AX_TXD_ACK_CH_INFO		BIT(31)
+#define AX_TXD_RLS_TO_CPUIO		BIT(30)
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATA_ER		BIT(15)
+#define AX_TXD_DATA_STBC		BIT(12)
+#define AX_TXD_DATA_LDPC		BIT(11)
+#define AX_TXD_DISDATAFB		BIT(10)
+#define AX_TXD_DISRTSFB		BIT(9)
+#define AX_TXD_DATA_BW_ER		BIT(8)
+#define AX_TXD_MULTIPORT_ID_SH		4
+#define AX_TXD_MULTIPORT_ID_MSK		0x7
+#define AX_TXD_MBSSID_SH		0
+#define AX_TXD_MBSSID_MSK		0xf
+
+/* dword9 */
+#define AX_TXD_DATA_TXCNT_LMT_SEL		BIT(31)
+#define AX_TXD_DATA_TXCNT_LMT_SH		25
+#define AX_TXD_DATA_TXCNT_LMT_MSK		0x3f
+#define AX_TXD_DATA_RTY_LOWEST_RATE_SH		16
+#define AX_TXD_DATA_RTY_LOWEST_RATE_MSK		0x1ff
+#define AX_TXD_A_CTRL_CAS		BIT(15)
+#define AX_TXD_A_CTRL_BSR		BIT(14)
+#define AX_TXD_A_CTRL_UPH		BIT(13)
+#define AX_TXD_A_CTRL_BQR		BIT(12)
+#define AX_TXD_BMC		BIT(11)
+#define AX_TXD_NAVUSEHDR		BIT(10)
+#define AX_TXD_BCN_SRCH_SEQ_SH		8
+#define AX_TXD_BCN_SRCH_SEQ_MSK		0x3
+#define AX_TXD_MAX_AGG_NUM_SH		0
+#define AX_TXD_MAX_AGG_NUM_MSK		0xff
+
+/* dword10 */
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_SH		26
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_MSK		0xf
+#define AX_TXD_TXPWR_OFSET_TYPE_SH		22
+#define AX_TXD_TXPWR_OFSET_TYPE_MSK		0x7
+#define AX_TXD_LSIG_TXOP_EN		BIT(21)
+#define AX_TXD_AMPDU_DENSITY_SH		18
+#define AX_TXD_AMPDU_DENSITY_MSK		0x7
+#define AX_TXD_FORCE_TXOP		BIT(17)
+#define AX_TXD_LIFETIME_SEL_SH		13
+#define AX_TXD_LIFETIME_SEL_MSK		0x7
+#define AX_TXD_FORCE_KEY_EN		BIT(8)
+#define AX_TXD_SEC_CAM_IDX_SH		0
+#define AX_TXD_SEC_CAM_IDX_MSK		0xff
+
+/* dword11 */
+#define AX_TXD_FORCE_BSS_CLR		BIT(31)
+#define AX_TXD_SIGNALING_TA_PKT_SC_SH		27
+#define AX_TXD_SIGNALING_TA_PKT_SC_MSK		0xf
+#define AX_TXD_BCNPKT_TSF_CTRL		BIT(26)
+#define AX_TXD_GROUP_BIT_IE_OFFSET_SH		16
+#define AX_TXD_GROUP_BIT_IE_OFFSET_MSK		0xff
+#define AX_TXD_RAW		BIT(15)
+#define AX_TXD_NULL_1		BIT(14)
+#define AX_TXD_NULL_0		BIT(13)
+#define AX_TXD_TRI_FRAME		BIT(12)
+#define AX_TXD_BT_NULL		BIT(11)
+#define AX_TXD_SPE_RPT		BIT(10)
+#define AX_TXD_RTT_EN		BIT(9)
+#define AX_TXD_HT_DATA_SND		BIT(7)
+#define AX_TXD_SIFS_TX		BIT(6)
+#define AX_TXD_SND_PKT_SEL_SH		3
+#define AX_TXD_SND_PKT_SEL_MSK		0x7
+#define AX_TXD_NDPA_SH		1
+#define AX_TXD_NDPA_MSK		0x3
+#define AX_TXD_SIGNALING_TA_PKT_EN		BIT(0)
+
+/* dword12 */
+#define AX_TXD_HW_RTS_EN		BIT(31)
+#define AX_TXD_CCA_RTS_SH		29
+#define AX_TXD_CCA_RTS_MSK		0x3
+#define AX_TXD_CTS2SELF		BIT(28)
+#define AX_TXD_RTS_EN		BIT(27)
+#define AX_TXD_SW_DEFINE_SH		0
+#define AX_TXD_SW_DEFINE_MSK		0xf
+
+/* dword13 */
+#define AX_TXD_NDPA_DURATION_SH		16
+#define AX_TXD_NDPA_DURATION_MSK		0xffff
+
+/* dword14 */
+#define AX_TXD_VALID_1		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_1_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_1_MSK		0x7fff
+#define AX_TXD_VALID_0		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_0_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_0_MSK		0x7fff
+
+/* dword15 */
+#define AX_TXD_VALID_3		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_3_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_3_MSK		0x7fff
+#define AX_TXD_VALID_2		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_2_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_2_MSK		0x7fff
+
+#endif
+
+#if MAC_AX_8851B_SUPPORT
+/* dword0 */
+#define AX_TXD_WP_OFFSET_SH		24
+#define AX_TXD_WP_OFFSET_MSK		0xff
+#define AX_TXD_MOREDATA		BIT(23)
+#define AX_TXD_WDINFO_EN		BIT(22)
+#define AX_TXD_PKT_OFFSET		BIT(21)
+#define AX_TXD_FWDL_EN		BIT(20)
+#define AX_TXD_CH_DMA_SH		16
+#define AX_TXD_CH_DMA_MSK		0xf
+#define AX_TXD_HDR_LLC_LEN_SH		11
+#define AX_TXD_HDR_LLC_LEN_MSK		0x1f
+#define AX_TXD_STF_MODE		BIT(10)
+#define AX_TXD_WP_INT		BIT(9)
+#define AX_TXD_CHK_EN		BIT(8)
+#define AX_TXD_WD_PAGE		BIT(7)
+#define AX_TXD_HW_AES_IV		BIT(6)
+#define AX_TXD_HWAMSDU		BIT(5)
+#define AX_TXD_SMH_EN		BIT(4)
+#define AX_TXD_HW_SSN_SEL_SH		2
+#define AX_TXD_HW_SSN_SEL_MSK		0x3
+#define AX_TXD_EN_HWSEQ_MODE_SH		0
+#define AX_TXD_EN_HWSEQ_MODE_MSK		0x3
+
+/* dword1 */
+#define AX_TXD_PLD_SH		16
+#define AX_TXD_PLD_MSK		0xffff
+#define AX_TXD_DMA_TXAGG_NUM_SH		8
+#define AX_TXD_DMA_TXAGG_NUM_MSK		0xff
+#define AX_TXD_SHCUT_CAMID_SH		0
+#define AX_TXD_SHCUT_CAMID_MSK		0xff
+
+/* dword2 */
+#define AX_TXD_MACID_SH		24
+#define AX_TXD_MACID_MSK		0x7f
+#define AX_TXD_TID_IND		BIT(23)
+#define AX_TXD_QSEL_SH		17
+#define AX_TXD_QSEL_MSK		0x3f
+#define AX_TXD_RU_TC_SH		14
+#define AX_TXD_RU_TC_MSK		0x7
+#define AX_TXD_TXPKTSIZE_SH		0
+#define AX_TXD_TXPKTSIZE_MSK		0x3fff
+
+/* dword3 */
+#define AX_TXD_MU_TC_SH		29
+#define AX_TXD_MU_TC_MSK		0x7
+#define AX_TXD_MU_2ND_TC_SH		26
+#define AX_TXD_MU_2ND_TC_MSK		0x7
+#define AX_TXD_DATA_TC_SH		20
+#define AX_TXD_DATA_TC_MSK		0x3f
+#define AX_TXD_RTS_TC_SH		14
+#define AX_TXD_RTS_TC_MSK		0x3f
+#define AX_TXD_BK		BIT(13)
+#define AX_TXD_AGG_EN		BIT(12)
+#define AX_TXD_WIFI_SEQ_SH		0
+#define AX_TXD_WIFI_SEQ_MSK		0xfff
+
+/* dword4 */
+#define AX_TXD_AES_IV_L_SH		16
+#define AX_TXD_AES_IV_L_MSK		0xffff
+#define AX_TXD_TXDESC_CHECKSUM_SH		0
+#define AX_TXD_TXDESC_CHECKSUM_MSK		0xffff
+
+/* dword5 */
+#define AX_TXD_AES_IV_H_SH		0
+#define AX_TXD_AES_IV_H_MSK		0xffffffff
+
+/* dword6 */
+#define AX_TXD_ACK_CH_INFO		BIT(31)
+#define AX_TXD_USERATE_SEL		BIT(30)
+#define AX_TXD_DATA_BW_SH		28
+#define AX_TXD_DATA_BW_MSK		0x3
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATARATE_SH		16
+#define AX_TXD_DATARATE_MSK		0x1ff
+#define AX_TXD_DATA_ER		BIT(15)
+#define AX_TXD_DATA_DCM		BIT(14)
+#define AX_TXD_DATA_STBC		BIT(12)
+#define AX_TXD_DATA_LDPC		BIT(11)
+#define AX_TXD_DISDATAFB		BIT(10)
+#define AX_TXD_DISRTSFB		BIT(9)
+#define AX_TXD_DATA_BW_ER		BIT(8)
+#define AX_TXD_MULTIPORT_ID_SH		4
+#define AX_TXD_MULTIPORT_ID_MSK		0x7
+#define AX_TXD_MBSSID_SH		0
+#define AX_TXD_MBSSID_MSK		0xf
+
+/* dword7 */
+#define AX_TXD_DATA_TXCNT_LMT_SEL		BIT(31)
+#define AX_TXD_DATA_TXCNT_LMT_SH		25
+#define AX_TXD_DATA_TXCNT_LMT_MSK		0x3f
+#define AX_TXD_DATA_RTY_LOWEST_RATE_SH		16
+#define AX_TXD_DATA_RTY_LOWEST_RATE_MSK		0x1ff
+#define AX_TXD_A_CTRL_CAS		BIT(15)
+#define AX_TXD_A_CTRL_BSR		BIT(14)
+#define AX_TXD_A_CTRL_UPH		BIT(13)
+#define AX_TXD_A_CTRL_BQR		BIT(12)
+#define AX_TXD_BMC		BIT(11)
+#define AX_TXD_NAVUSEHDR		BIT(10)
+#define AX_TXD_BCN_SRCH_SEQ_SH		8
+#define AX_TXD_BCN_SRCH_SEQ_MSK		0x3
+#define AX_TXD_MAX_AGG_NUM_SH		0
+#define AX_TXD_MAX_AGG_NUM_MSK		0xff
+
+/* dword8 */
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_SH		26
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_MSK		0xf
+#define AX_TXD_TXPWR_OFSET_TYPE_SH		22
+#define AX_TXD_TXPWR_OFSET_TYPE_MSK		0x7
+#define AX_TXD_LSIG_TXOP_EN		BIT(21)
+#define AX_TXD_AMPDU_DENSITY_SH		18
+#define AX_TXD_AMPDU_DENSITY_MSK		0x7
+#define AX_TXD_FORCE_TXOP		BIT(17)
+#define AX_TXD_LIFETIME_SEL_SH		13
+#define AX_TXD_LIFETIME_SEL_MSK		0x7
+#define AX_TXD_SECTYPE_SH		9
+#define AX_TXD_SECTYPE_MSK		0xf
+#define AX_TXD_SEC_HW_ENC		BIT(8)
+#define AX_TXD_SEC_CAM_IDX_SH		0
+#define AX_TXD_SEC_CAM_IDX_MSK		0xff
+
+/* dword9 */
+#define AX_TXD_FORCE_BSS_CLR		BIT(31)
+#define AX_TXD_SIGNALING_TA_PKT_SC_SH		27
+#define AX_TXD_SIGNALING_TA_PKT_SC_MSK		0xf
+#define AX_TXD_BCNPKT_TSF_CTRL		BIT(26)
+#define AX_TXD_GROUP_BIT_IE_OFFSET_SH		16
+#define AX_TXD_GROUP_BIT_IE_OFFSET_MSK		0xff
+#define AX_TXD_RAW		BIT(15)
+#define AX_TXD_NULL_1		BIT(14)
+#define AX_TXD_NULL_0		BIT(13)
+#define AX_TXD_TRI_FRAME		BIT(12)
+#define AX_TXD_BT_NULL		BIT(11)
+#define AX_TXD_SPE_RPT		BIT(10)
+#define AX_TXD_RTT_EN		BIT(9)
+#define AX_TXD_HT_DATA_SND		BIT(7)
+#define AX_TXD_SIFS_TX		BIT(6)
+#define AX_TXD_SND_PKT_SEL_SH		3
+#define AX_TXD_SND_PKT_SEL_MSK		0x7
+#define AX_TXD_NDPA_SH		1
+#define AX_TXD_NDPA_MSK		0x3
+#define AX_TXD_SIGNALING_TA_PKT_EN		BIT(0)
+
+/* dword10 */
+#define AX_TXD_HW_RTS_EN		BIT(31)
+#define AX_TXD_CCA_RTS_SH		29
+#define AX_TXD_CCA_RTS_MSK		0x3
+#define AX_TXD_CTS2SELF		BIT(28)
+#define AX_TXD_RTS_EN		BIT(27)
+#define AX_TXD_SW_DEFINE_SH		0
+#define AX_TXD_SW_DEFINE_MSK		0xf
+
+/* dword11 */
+#define AX_TXD_NDPA_DURATION_SH		16
+#define AX_TXD_NDPA_DURATION_MSK		0xffff
+
+/* dword12 */
+#define AX_TXD_VALID_1		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_1_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_1_MSK		0x7fff
+#define AX_TXD_VALID_0		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_0_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_0_MSK		0x7fff
+
+/* dword13 */
+#define AX_TXD_VALID_3		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_3_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_3_MSK		0x7fff
+#define AX_TXD_VALID_2		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_2_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_2_MSK		0x7fff
+
+#endif
+
+#if MAC_AX_8851E_SUPPORT
+/* dword0 */
+#define AX_TXD_NO_ACK		BIT(31)
+#define AX_TXD_UPD_WLAN_HDR		BIT(30)
+#define AX_TXD_WP_OFFSET_V1_SH		24
+#define AX_TXD_WP_OFFSET_V1_MSK		0x1f
+#define AX_TXD_MOREDATA		BIT(23)
+#define AX_TXD_WDINFO_EN		BIT(22)
+#define AX_TXD_PKT_OFFSET		BIT(21)
+#define AX_TXD_FWDL_EN		BIT(20)
+#define AX_TXD_CH_DMA_SH		16
+#define AX_TXD_CH_DMA_MSK		0xf
+#define AX_TXD_HDR_LLC_LEN_SH		11
+#define AX_TXD_HDR_LLC_LEN_MSK		0x1f
+#define AX_TXD_STF_MODE		BIT(10)
+#define AX_TXD_WP_INT		BIT(9)
+#define AX_TXD_CHK_EN		BIT(8)
+#define AX_TXD_WD_PAGE		BIT(7)
+#define AX_TXD_HW_SEC_IV		BIT(6)
+#define AX_TXD_HWAMSDU		BIT(5)
+#define AX_TXD_SMH_EN		BIT(4)
+#define AX_TXD_HW_SSN_SEL_SH		2
+#define AX_TXD_HW_SSN_SEL_MSK		0x3
+#define AX_TXD_EN_HWSEQ_MODE_SH		0
+#define AX_TXD_EN_HWSEQ_MODE_MSK		0x3
+
+/* dword1 */
+#define AX_TXD_ADDR_INFO_NUM_SH		26
+#define AX_TXD_ADDR_INFO_NUM_MSK		0x3f
+#define AX_TXD_REUSE_START_NUM_SH		24
+#define AX_TXD_REUSE_START_NUM_MSK		0x3
+#define AX_TXD_REUSE_SIZE_SH		20
+#define AX_TXD_REUSE_SIZE_MSK		0xf
+#define AX_TXD_DMA_TXAGG_NUM_V1_SH		8
+#define AX_TXD_DMA_TXAGG_NUM_V1_MSK		0x7f
+#define AX_TXD_SW_SEC_IV		BIT(6)
+#define AX_TXD_SEC_KEYID_SH		4
+#define AX_TXD_SEC_KEYID_MSK		0x3
+#define AX_TXD_SEC_TYPE_SH		0
+#define AX_TXD_SEC_TYPE_MSK		0xf
+
+/* dword2 */
+#define AX_TXD_MACID_SH		24
+#define AX_TXD_MACID_MSK		0x7f
+#define AX_TXD_TID_IND		BIT(23)
+#define AX_TXD_QSEL_SH		17
+#define AX_TXD_QSEL_MSK		0x3f
+#define AX_TXD_MU_2ND_RTY		BIT(16)
+#define AX_TXD_MU_PRI_RTY		BIT(15)
+#define AX_TXD_RU_RTY		BIT(14)
+#define AX_TXD_TXPKTSIZE_SH		0
+#define AX_TXD_TXPKTSIZE_MSK		0x3fff
+
+/* dword3 */
+#define AX_TXD_TB_SR_RTY		BIT(31)
+#define AX_TXD_DATA_TC_SH		20
+#define AX_TXD_DATA_TC_MSK		0x3f
+#define AX_TXD_RTS_TC_SH		14
+#define AX_TXD_RTS_TC_MSK		0x3f
+#define AX_TXD_BK		BIT(13)
+#define AX_TXD_AGG_EN		BIT(12)
+#define AX_TXD_WIFI_SEQ_SH		0
+#define AX_TXD_WIFI_SEQ_MSK		0xfff
+
+/* dword4 */
+#define AX_TXD_SEC_IV_L_SH		16
+#define AX_TXD_SEC_IV_L_MSK		0xffff
+#define AX_TXD_TXDESC_CHECKSUM_SH		0
+#define AX_TXD_TXDESC_CHECKSUM_MSK		0xffff
+
+/* dword5 */
+#define AX_TXD_SEC_IV_H_SH		0
+#define AX_TXD_SEC_IV_H_MSK		0xffffffff
+
+/* dword6 */
+#define AX_TXD_RU_POS_SH		24
+#define AX_TXD_RU_POS_MSK		0xff
+#define AX_TXD_S_IDX_SH		16
+#define AX_TXD_S_IDX_MSK		0xff
+#define AX_TXD_RU_TC_V1_SH		5
+#define AX_TXD_RU_TC_V1_MSK		0x1f
+#define AX_TXD_MU_TC_V1_SH		0
+#define AX_TXD_MU_TC_V1_MSK		0x1f
+
+/* dword7 */
+#define AX_TXD_USERATE_SEL_V1		BIT(31)
+#define AX_TXD_DATA_DCM_V1		BIT(30)
+#define AX_TXD_DATA_BW_SH		28
+#define AX_TXD_DATA_BW_MSK		0x3
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATARATE_SH		16
+#define AX_TXD_DATARATE_MSK		0x1ff
+
+/* dword8 */
+#define AX_TXD_ACK_CH_INFO		BIT(31)
+#define AX_TXD_RLS_TO_CPUIO		BIT(30)
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATA_ER		BIT(15)
+#define AX_TXD_DATA_STBC		BIT(12)
+#define AX_TXD_DATA_LDPC		BIT(11)
+#define AX_TXD_DISDATAFB		BIT(10)
+#define AX_TXD_DISRTSFB		BIT(9)
+#define AX_TXD_DATA_BW_ER		BIT(8)
+#define AX_TXD_MULTIPORT_ID_SH		4
+#define AX_TXD_MULTIPORT_ID_MSK		0x7
+#define AX_TXD_MBSSID_SH		0
+#define AX_TXD_MBSSID_MSK		0xf
+
+/* dword9 */
+#define AX_TXD_DATA_TXCNT_LMT_SEL		BIT(31)
+#define AX_TXD_DATA_TXCNT_LMT_SH		25
+#define AX_TXD_DATA_TXCNT_LMT_MSK		0x3f
+#define AX_TXD_DATA_RTY_LOWEST_RATE_SH		16
+#define AX_TXD_DATA_RTY_LOWEST_RATE_MSK		0x1ff
+#define AX_TXD_A_CTRL_CAS		BIT(15)
+#define AX_TXD_A_CTRL_BSR		BIT(14)
+#define AX_TXD_A_CTRL_UPH		BIT(13)
+#define AX_TXD_A_CTRL_BQR		BIT(12)
+#define AX_TXD_BMC		BIT(11)
+#define AX_TXD_NAVUSEHDR		BIT(10)
+#define AX_TXD_BCN_SRCH_SEQ_SH		8
+#define AX_TXD_BCN_SRCH_SEQ_MSK		0x3
+#define AX_TXD_MAX_AGG_NUM_SH		0
+#define AX_TXD_MAX_AGG_NUM_MSK		0xff
+
+/* dword10 */
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_SH		26
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_MSK		0xf
+#define AX_TXD_TXPWR_OFSET_TYPE_SH		22
+#define AX_TXD_TXPWR_OFSET_TYPE_MSK		0x7
+#define AX_TXD_LSIG_TXOP_EN		BIT(21)
+#define AX_TXD_AMPDU_DENSITY_SH		18
+#define AX_TXD_AMPDU_DENSITY_MSK		0x7
+#define AX_TXD_FORCE_TXOP		BIT(17)
+#define AX_TXD_LIFETIME_SEL_SH		13
+#define AX_TXD_LIFETIME_SEL_MSK		0x7
+#define AX_TXD_FORCE_KEY_EN		BIT(8)
+#define AX_TXD_SEC_CAM_IDX_SH		0
+#define AX_TXD_SEC_CAM_IDX_MSK		0xff
+
+/* dword11 */
+#define AX_TXD_FORCE_BSS_CLR		BIT(31)
+#define AX_TXD_SIGNALING_TA_PKT_SC_SH		27
+#define AX_TXD_SIGNALING_TA_PKT_SC_MSK		0xf
+#define AX_TXD_BCNPKT_TSF_CTRL		BIT(26)
+#define AX_TXD_GROUP_BIT_IE_OFFSET_SH		16
+#define AX_TXD_GROUP_BIT_IE_OFFSET_MSK		0xff
+#define AX_TXD_RAW		BIT(15)
+#define AX_TXD_NULL_1		BIT(14)
+#define AX_TXD_NULL_0		BIT(13)
+#define AX_TXD_TRI_FRAME		BIT(12)
+#define AX_TXD_BT_NULL		BIT(11)
+#define AX_TXD_SPE_RPT		BIT(10)
+#define AX_TXD_RTT_EN		BIT(9)
+#define AX_TXD_HT_DATA_SND		BIT(7)
+#define AX_TXD_SIFS_TX		BIT(6)
+#define AX_TXD_SND_PKT_SEL_SH		3
+#define AX_TXD_SND_PKT_SEL_MSK		0x7
+#define AX_TXD_NDPA_SH		1
+#define AX_TXD_NDPA_MSK		0x3
+#define AX_TXD_SIGNALING_TA_PKT_EN		BIT(0)
+
+/* dword12 */
+#define AX_TXD_HW_RTS_EN		BIT(31)
+#define AX_TXD_CCA_RTS_SH		29
+#define AX_TXD_CCA_RTS_MSK		0x3
+#define AX_TXD_CTS2SELF		BIT(28)
+#define AX_TXD_RTS_EN		BIT(27)
+#define AX_TXD_SW_DEFINE_SH		0
+#define AX_TXD_SW_DEFINE_MSK		0xf
+
+/* dword13 */
+#define AX_TXD_NDPA_DURATION_SH		16
+#define AX_TXD_NDPA_DURATION_MSK		0xffff
+
+/* dword14 */
+#define AX_TXD_VALID_1		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_1_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_1_MSK		0x7fff
+#define AX_TXD_VALID_0		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_0_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_0_MSK		0x7fff
+
+/* dword15 */
+#define AX_TXD_VALID_3		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_3_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_3_MSK		0x7fff
+#define AX_TXD_VALID_2		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_2_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_2_MSK		0x7fff
+
+#endif
+
+#if MAC_AX_8852D_SUPPORT
+/* dword0 */
+#define AX_TXD_NO_ACK		BIT(31)
+#define AX_TXD_UPD_WLAN_HDR		BIT(30)
+#define AX_TXD_WP_OFFSET_V1_SH		24
+#define AX_TXD_WP_OFFSET_V1_MSK		0x1f
+#define AX_TXD_MOREDATA		BIT(23)
+#define AX_TXD_WDINFO_EN		BIT(22)
+#define AX_TXD_PKT_OFFSET		BIT(21)
+#define AX_TXD_FWDL_EN		BIT(20)
+#define AX_TXD_CH_DMA_SH		16
+#define AX_TXD_CH_DMA_MSK		0xf
+#define AX_TXD_HDR_LLC_LEN_SH		11
+#define AX_TXD_HDR_LLC_LEN_MSK		0x1f
+#define AX_TXD_STF_MODE		BIT(10)
+#define AX_TXD_WP_INT		BIT(9)
+#define AX_TXD_CHK_EN		BIT(8)
+#define AX_TXD_WD_PAGE		BIT(7)
+#define AX_TXD_HW_SEC_IV		BIT(6)
+#define AX_TXD_HWAMSDU		BIT(5)
+#define AX_TXD_SMH_EN		BIT(4)
+#define AX_TXD_HW_SSN_SEL_SH		2
+#define AX_TXD_HW_SSN_SEL_MSK		0x3
+#define AX_TXD_EN_HWSEQ_MODE_SH		0
+#define AX_TXD_EN_HWSEQ_MODE_MSK		0x3
+
+/* dword1 */
+#define AX_TXD_ADDR_INFO_NUM_SH		26
+#define AX_TXD_ADDR_INFO_NUM_MSK		0x3f
+#define AX_TXD_REUSE_START_NUM_SH		24
+#define AX_TXD_REUSE_START_NUM_MSK		0x3
+#define AX_TXD_REUSE_SIZE_SH		20
+#define AX_TXD_REUSE_SIZE_MSK		0xf
+#define AX_TXD_DMA_TXAGG_NUM_V1_SH		8
+#define AX_TXD_DMA_TXAGG_NUM_V1_MSK		0x7f
+#define AX_TXD_SW_SEC_IV		BIT(6)
+#define AX_TXD_SEC_KEYID_SH		4
+#define AX_TXD_SEC_KEYID_MSK		0x3
+#define AX_TXD_SEC_TYPE_SH		0
+#define AX_TXD_SEC_TYPE_MSK		0xf
+
+/* dword2 */
+#define AX_TXD_MACID_SH		24
+#define AX_TXD_MACID_MSK		0x7f
+#define AX_TXD_TID_IND		BIT(23)
+#define AX_TXD_QSEL_SH		17
+#define AX_TXD_QSEL_MSK		0x3f
+#define AX_TXD_MU_2ND_RTY		BIT(16)
+#define AX_TXD_MU_PRI_RTY		BIT(15)
+#define AX_TXD_RU_RTY		BIT(14)
+#define AX_TXD_TXPKTSIZE_SH		0
+#define AX_TXD_TXPKTSIZE_MSK		0x3fff
+
+/* dword3 */
+#define AX_TXD_TB_SR_RTY		BIT(31)
+#define AX_TXD_DATA_TC_SH		20
+#define AX_TXD_DATA_TC_MSK		0x3f
+#define AX_TXD_RTS_TC_SH		14
+#define AX_TXD_RTS_TC_MSK		0x3f
+#define AX_TXD_BK		BIT(13)
+#define AX_TXD_AGG_EN		BIT(12)
+#define AX_TXD_WIFI_SEQ_SH		0
+#define AX_TXD_WIFI_SEQ_MSK		0xfff
+
+/* dword4 */
+#define AX_TXD_SEC_IV_L_SH		16
+#define AX_TXD_SEC_IV_L_MSK		0xffff
+#define AX_TXD_TXDESC_CHECKSUM_SH		0
+#define AX_TXD_TXDESC_CHECKSUM_MSK		0xffff
+
+/* dword5 */
+#define AX_TXD_SEC_IV_H_SH		0
+#define AX_TXD_SEC_IV_H_MSK		0xffffffff
+
+/* dword6 */
+#define AX_TXD_RU_POS_SH		24
+#define AX_TXD_RU_POS_MSK		0xff
+#define AX_TXD_S_IDX_SH		16
+#define AX_TXD_S_IDX_MSK		0xff
+#define AX_TXD_RU_TC_V1_SH		5
+#define AX_TXD_RU_TC_V1_MSK		0x1f
+#define AX_TXD_MU_TC_V1_SH		0
+#define AX_TXD_MU_TC_V1_MSK		0x1f
+
+/* dword7 */
+#define AX_TXD_USERATE_SEL_V1		BIT(31)
+#define AX_TXD_DATA_DCM_V1		BIT(30)
+#define AX_TXD_DATA_BW_SH		28
+#define AX_TXD_DATA_BW_MSK		0x3
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATARATE_SH		16
+#define AX_TXD_DATARATE_MSK		0x1ff
+
+/* dword8 */
+#define AX_TXD_ACK_CH_INFO		BIT(31)
+#define AX_TXD_RLS_TO_CPUIO		BIT(30)
+#define AX_TXD_GI_LTF_SH		25
+#define AX_TXD_GI_LTF_MSK		0x7
+#define AX_TXD_DATA_ER		BIT(15)
+#define AX_TXD_DATA_STBC		BIT(12)
+#define AX_TXD_DATA_LDPC		BIT(11)
+#define AX_TXD_DISDATAFB		BIT(10)
+#define AX_TXD_DISRTSFB		BIT(9)
+#define AX_TXD_DATA_BW_ER		BIT(8)
+#define AX_TXD_MULTIPORT_ID_SH		4
+#define AX_TXD_MULTIPORT_ID_MSK		0x7
+#define AX_TXD_MBSSID_SH		0
+#define AX_TXD_MBSSID_MSK		0xf
+
+/* dword9 */
+#define AX_TXD_DATA_TXCNT_LMT_SEL		BIT(31)
+#define AX_TXD_DATA_TXCNT_LMT_SH		25
+#define AX_TXD_DATA_TXCNT_LMT_MSK		0x3f
+#define AX_TXD_DATA_RTY_LOWEST_RATE_SH		16
+#define AX_TXD_DATA_RTY_LOWEST_RATE_MSK		0x1ff
+#define AX_TXD_A_CTRL_CAS		BIT(15)
+#define AX_TXD_A_CTRL_BSR		BIT(14)
+#define AX_TXD_A_CTRL_UPH		BIT(13)
+#define AX_TXD_A_CTRL_BQR		BIT(12)
+#define AX_TXD_BMC		BIT(11)
+#define AX_TXD_NAVUSEHDR		BIT(10)
+#define AX_TXD_BCN_SRCH_SEQ_SH		8
+#define AX_TXD_BCN_SRCH_SEQ_MSK		0x3
+#define AX_TXD_MAX_AGG_NUM_SH		0
+#define AX_TXD_MAX_AGG_NUM_MSK		0xff
+
+/* dword10 */
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_SH		26
+#define AX_TXD_OBW_CTS2SELF_DUP_TYPE_MSK		0xf
+#define AX_TXD_TXPWR_OFSET_TYPE_SH		22
+#define AX_TXD_TXPWR_OFSET_TYPE_MSK		0x7
+#define AX_TXD_LSIG_TXOP_EN		BIT(21)
+#define AX_TXD_AMPDU_DENSITY_SH		18
+#define AX_TXD_AMPDU_DENSITY_MSK		0x7
+#define AX_TXD_FORCE_TXOP		BIT(17)
+#define AX_TXD_LIFETIME_SEL_SH		13
+#define AX_TXD_LIFETIME_SEL_MSK		0x7
+#define AX_TXD_FORCE_KEY_EN		BIT(8)
+#define AX_TXD_SEC_CAM_IDX_SH		0
+#define AX_TXD_SEC_CAM_IDX_MSK		0xff
+
+/* dword11 */
+#define AX_TXD_FORCE_BSS_CLR		BIT(31)
+#define AX_TXD_SIGNALING_TA_PKT_SC_SH		27
+#define AX_TXD_SIGNALING_TA_PKT_SC_MSK		0xf
+#define AX_TXD_BCNPKT_TSF_CTRL		BIT(26)
+#define AX_TXD_GROUP_BIT_IE_OFFSET_SH		16
+#define AX_TXD_GROUP_BIT_IE_OFFSET_MSK		0xff
+#define AX_TXD_RAW		BIT(15)
+#define AX_TXD_NULL_1		BIT(14)
+#define AX_TXD_NULL_0		BIT(13)
+#define AX_TXD_TRI_FRAME		BIT(12)
+#define AX_TXD_BT_NULL		BIT(11)
+#define AX_TXD_SPE_RPT		BIT(10)
+#define AX_TXD_RTT_EN		BIT(9)
+#define AX_TXD_HT_DATA_SND		BIT(7)
+#define AX_TXD_SIFS_TX		BIT(6)
+#define AX_TXD_SND_PKT_SEL_SH		3
+#define AX_TXD_SND_PKT_SEL_MSK		0x7
+#define AX_TXD_NDPA_SH		1
+#define AX_TXD_NDPA_MSK		0x3
+#define AX_TXD_SIGNALING_TA_PKT_EN		BIT(0)
+
+/* dword12 */
+#define AX_TXD_HW_RTS_EN		BIT(31)
+#define AX_TXD_CCA_RTS_SH		29
+#define AX_TXD_CCA_RTS_MSK		0x3
+#define AX_TXD_CTS2SELF		BIT(28)
+#define AX_TXD_RTS_EN		BIT(27)
+#define AX_TXD_SW_DEFINE_SH		0
+#define AX_TXD_SW_DEFINE_MSK		0xf
+
+/* dword13 */
+#define AX_TXD_NDPA_DURATION_SH		16
+#define AX_TXD_NDPA_DURATION_MSK		0xffff
+
+/* dword14 */
+#define AX_TXD_VALID_1		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_1_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_1_MSK		0x7fff
+#define AX_TXD_VALID_0		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_0_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_0_MSK		0x7fff
+
+/* dword15 */
+#define AX_TXD_VALID_3		BIT(31)
+#define AX_TXD_PCIE_SEQ_NUM_3_SH		16
+#define AX_TXD_PCIE_SEQ_NUM_3_MSK		0x7fff
+#define AX_TXD_VALID_2		BIT(15)
+#define AX_TXD_PCIE_SEQ_NUM_2_SH		0
+#define AX_TXD_PCIE_SEQ_NUM_2_MSK		0x7fff
+
+#endif
+
+#if MAC_AX_1115E_SUPPORT
+/* dword0 */
+#define BE_TXD_EN_HWSEQ_MODE_SH		0
+#define BE_TXD_EN_HWSEQ_MODE_MSK		0x3
+#define BE_TXD_HW_SSN_SEL_SH		2
+#define BE_TXD_HW_SSN_SEL_MSK		0x7
+#define BE_TXD_HWAMSDU		BIT(5)
+#define BE_TXD_HW_SEC_IV		BIT(6)
+#define BE_TXD_WD_PAGE		BIT(7)
+#define BE_TXD_CHK_EN		BIT(8)
+#define BE_TXD_WP_INT		BIT(9)
+#define BE_TXD_STF_MODE		BIT(10)
+#define BE_TXD_HDR_LLC_LEN_SH		11
+#define BE_TXD_HDR_LLC_LEN_MSK		0x1f
+#define BE_TXD_CHANNEL_DMA_SH		16
+#define BE_TXD_CHANNEL_DMA_MSK		0xf
+#define BE_TXD_SMH_EN		BIT(20)
+#define BE_TXD_PKT_OFFSET		BIT(21)
+#define BE_TXD_WDINFO_EN		BIT(22)
+#define BE_TXD_MOREDATA		BIT(23)
+#define BE_TXD_WP_OFFSET_SH		24
+#define BE_TXD_WP_OFFSET_MSK		0x1f
+#define BE_TXD_WD_SOURCE_SH		29
+#define BE_TXD_WD_SOURCE_MSK		0x3
+#define BE_TXD_HCI_SEQNUM_MODE		BIT(31)
+
+/* dword1 */
+#define BE_TXD_DMA_TXAGG_NUM_SH		0
+#define BE_TXD_DMA_TXAGG_NUM_MSK		0x7f
+#define BE_TXD_REUSE_NUM_SH		7
+#define BE_TXD_REUSE_NUM_MSK		0x1f
+#define BE_TXD_SEC_TYPE_SH		12
+#define BE_TXD_SEC_TYPE_MSK		0xf
+#define BE_TXD_SEC_KEYID_SH		16
+#define BE_TXD_SEC_KEYID_MSK		0x3
+#define BE_TXD_SW_SEC_IV		BIT(18)
+#define BE_TXD_REUSE_SIZE_SH		20
+#define BE_TXD_REUSE_SIZE_MSK		0xf
+#define BE_TXD_REUSE_START_OFFSET_SH		24
+#define BE_TXD_REUSE_START_OFFSET_MSK		0x3
+#define BE_TXD_ADDR_INFO_NUM_SH		26
+#define BE_TXD_ADDR_INFO_NUM_MSK		0x3f
+
+/* dword2 */
+#define BE_TXD_TXPKTSIZE_SH		0
+#define BE_TXD_TXPKTSIZE_MSK		0x3fff
+#define BE_TXD_AGG_EN		BIT(14)
+#define BE_TXD_BK		BIT(15)
+#define BE_TXD_QSEL_SH		17
+#define BE_TXD_QSEL_MSK		0x3f
+#define BE_TXD_TID_IND		BIT(23)
+#define BE_TXD_MACID_SH		24
+#define BE_TXD_MACID_MSK		0xff
+
+/* dword3 */
+#define BE_TXD_WIFI_SEQ_SH		0
+#define BE_TXD_WIFI_SEQ_MSK		0xfff
+#define BE_TXD_MLO_FLAG		BIT(12)
+#define BE_TXD_IS_MLD_SW_EN		BIT(13)
+#define BE_TXD_TRY_RATE		BIT(14)
+#define BE_TXD_SU_TC_SH		16
+#define BE_TXD_SU_TC_MSK		0x3f
+#define BE_TXD_TOTAL_TC_SH		22
+#define BE_TXD_TOTAL_TC_MSK		0x3f
+#define BE_TXD_RU_RTY		BIT(28)
+#define BE_TXD_MU_PRI_RTY		BIT(29)
+#define BE_TXD_MU_2ND_RTY		BIT(30)
+#define BE_TXD_TB_SR_RTY		BIT(31)
+
+/* dword4 */
+#define BE_TXD_TXDESC_CHECKSUM_SH		0
+#define BE_TXD_TXDESC_CHECKSUM_MSK		0xffff
+#define BE_TXD_SEC_IV_L_SH		16
+#define BE_TXD_SEC_IV_L_MSK		0xffff
+
+/* dword5 */
+#define BE_TXD_SEC_IV_H_SH		0
+#define BE_TXD_SEC_IV_H_MSK		0xffffffff
+
+/* dword6 */
+#define BE_TXD_MU_TC_SH		0
+#define BE_TXD_MU_TC_MSK		0x1f
+#define BE_TXD_RU_TC_SH		5
+#define BE_TXD_RU_TC_MSK		0x1f
+#define BE_TXD_CHG_LINK_FLAG		BIT(10)
+#define BE_TXD_BMC		BIT(11)
+#define BE_TXD_NO_ACK		BIT(12)
+#define BE_TXD_UPD_WLAN_HDR		BIT(13)
+#define BE_TXD_A4_HDR		BIT(14)
+#define BE_TXD_EOSP_BIT		BIT(15)
+#define BE_TXD_S_IDX_SH		16
+#define BE_TXD_S_IDX_MSK		0xff
+#define BE_TXD_RU_POS_SH		24
+#define BE_TXD_RU_POS_MSK		0xff
+
+/* dword7 */
+#define BE_TXD_RTS_TC_SH		0
+#define BE_TXD_RTS_TC_MSK		0x3f
+#define BE_TXD_MSDU_NUM_SH		6
+#define BE_TXD_MSDU_NUM_MSK		0xf
+#define BE_TXD_DATA_ER		BIT(10)
+#define BE_TXD_DATA_BW_ER		BIT(11)
+#define BE_TXD_DATA_DCM		BIT(12)
+#define BE_TXD_GI_LTF_SH		13
+#define BE_TXD_GI_LTF_MSK		0x7
+#define BE_TXD_DATARATE_SH		16
+#define BE_TXD_DATARATE_MSK		0xfff
+#define BE_TXD_DATA_BW_SH		28
+#define BE_TXD_DATA_BW_MSK		0x7
+#define BE_TXD_USERATE_SEL		BIT(31)
+
+/* dword8 */
+#define BE_TXD_MBSSID_SH		0
+#define BE_TXD_MBSSID_MSK		0xf
+#define BE_TXD_MULTIPORT_ID_SH		4
+#define BE_TXD_MULTIPORT_ID_MSK		0x7
+#define BE_TXD_DISRTSFB		BIT(9)
+#define BE_TXD_DISDATAFB		BIT(10)
+#define BE_TXD_DATA_LDPC		BIT(11)
+#define BE_TXD_DATA_STBC		BIT(12)
+#define BE_TXD_BYPASS_PUNC		BIT(13)
+#define BE_TXD_DATA_TXCNT_LMT_SH		16
+#define BE_TXD_DATA_TXCNT_LMT_MSK		0x3f
+#define BE_TXD_DATA_TXCNT_LMT_SEL		BIT(22)
+#define BE_TXD_RLS_TO_CPUIO		BIT(30)
+#define BE_TXD_ACK_CH_INFO		BIT(31)
+
+/* dword9 */
+#define BE_TXD_MAX_AGG_NUM_SH		0
+#define BE_TXD_MAX_AGG_NUM_MSK		0xff
+#define BE_TXD_BCN_SRCH_SEQ_SH		8
+#define BE_TXD_BCN_SRCH_SEQ_MSK		0x3
+#define BE_TXD_NAVUSEHDR		BIT(10)
+#define BE_TXD_A_CTRL_BQR		BIT(12)
+#define BE_TXD_A_CTRL_UPH		BIT(13)
+#define BE_TXD_A_CTRL_BSR		BIT(14)
+#define BE_TXD_A_CTRL_CAS		BIT(15)
+#define BE_TXD_DATA_RTY_LOWEST_RATE_SH		16
+#define BE_TXD_DATA_RTY_LOWEST_RATE_MSK		0xfff
+#define BE_TXD_SW_DEFINE_SH		28
+#define BE_TXD_SW_DEFINE_MSK		0xf
+
+/* dword10 */
+#define BE_TXD_SEC_CAM_IDX_SH		0
+#define BE_TXD_SEC_CAM_IDX_MSK		0xff
+#define BE_TXD_FORCE_KEY_EN		BIT(8)
+#define BE_TXD_LIFETIME_SEL_SH		13
+#define BE_TXD_LIFETIME_SEL_MSK		0x7
+#define BE_TXD_FORCE_TXOP		BIT(17)
+#define BE_TXD_AMPDU_DENSITY_SH		18
+#define BE_TXD_AMPDU_DENSITY_MSK		0x7
+#define BE_TXD_LSIG_TXOP_EN		BIT(21)
+#define BE_TXD_TXPWR_OFSET_TYPE_SH		22
+#define BE_TXD_TXPWR_OFSET_TYPE_MSK		0x7
+#define BE_TXD_OBW_CTS2SELF_DUP_TYPE_SH		26
+#define BE_TXD_OBW_CTS2SELF_DUP_TYPE_MSK		0xf
+
+/* dword11 */
+#define BE_TXD_NDPA_SH		0
+#define BE_TXD_NDPA_MSK		0x7
+#define BE_TXD_SND_PKT_SEL_SH		3
+#define BE_TXD_SND_PKT_SEL_MSK		0x7
+#define BE_TXD_SIFS_TX		BIT(6)
+#define BE_TXD_HT_DATA_SND		BIT(7)
+#define BE_TXD_CQI_SND		BIT(8)
+#define BE_TXD_RTT_EN		BIT(9)
+#define BE_TXD_SPE_RPT		BIT(10)
+#define BE_TXD_BT_NULL		BIT(11)
+#define BE_TXD_TRI_FRAME		BIT(12)
+#define BE_TXD_NULL_0		BIT(13)
+#define BE_TXD_NULL_1		BIT(14)
+#define BE_TXD_RAW		BIT(15)
+#define BE_TXD_GROUP_BIT_IE_OFFSET_SH		16
+#define BE_TXD_GROUP_BIT_IE_OFFSET_MSK		0xff
+#define BE_TXD_SIGNALING_TA_PKT_EN		BIT(25)
+#define BE_TXD_BCNPKT_TSF_CTRL		BIT(26)
+#define BE_TXD_SIGNALING_TA_PKT_SC_SH		27
+#define BE_TXD_SIGNALING_TA_PKT_SC_MSK		0xf
+#define BE_TXD_FORCE_BSS_CLR		BIT(31)
+
+/* dword12 */
+#define BE_TXD_PUNCTURE_PATTERN_SH		0
+#define BE_TXD_PUNCTURE_PATTERN_MSK		0x1ffff
+#define BE_TXD_RTS_EN		BIT(27)
+#define BE_TXD_CTS2SELF		BIT(28)
+#define BE_TXD_CCA_RTS_SH		29
+#define BE_TXD_CCA_RTS_MSK		0x3
+#define BE_TXD_HW_RTS_EN		BIT(31)
+
+/* dword13 */
+#define BE_TXD_NDPA_DURATION_SH		16
+#define BE_TXD_NDPA_DURATION_MSK		0xffff
+
+#endif
+
+#endif
diff --git a/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/type.h b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/type.h
new file mode 100644
index 000000000000..bbcb5515e85f
--- /dev/null
+++ b/drivers/net/wireless/realtek/rtl8852bs/phl/hal_g6/mac/type.h
@@ -0,0 +1,1840 @@
+/** @file */
+/******************************************************************************
+ *
+ * Copyright(c) 2019 Realtek Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of version 2 of the GNU General Public License as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ ******************************************************************************/
+
+#ifndef _MAC_AX_TYPE_H_
+#define _MAC_AX_TYPE_H_
+
+#include "mac_def.h"
+#include "mac_reg.h"
+#include "mac_hw_info.h"
+#include "txdesc.h"
+#include "rxdesc.h"
+#include "chip_cfg.h"
+
+#include "mac_ax/mac_ax_dfs.h"
+#include "mac_ax/mac_ax_mac_info.h"
+#include "mac_ax/eco_patch_check.h"
+
+#if MAC_AX_FEATURE_DBGPKG
+#include "mac_ax/dbgpkg.h"
+#if MAC_AX_8852A_SUPPORT
+#include "mac_ax/mac_8852a/dbgpkg_8852a.h"
+#endif
+#if MAC_AX_8852B_SUPPORT
+#include "mac_ax/mac_8852b/dbgpkg_8852b.h"
+#endif
+#if MAC_AX_8852C_SUPPORT
+#include "mac_ax/mac_8852c/dbgpkg_8852c.h"
+#endif
+#if MAC_AX_8192XB_SUPPORT
+#include "mac_ax/mac_8192xb/dbgpkg_8192xb.h"
+#endif
+#if MAC_AX_8851B_SUPPORT
+#include "mac_ax/mac_8851b/dbgpkg_8851b.h"
+#endif
+#if MAC_AX_8851E_SUPPORT
+#include "mac_ax/mac_8851e/dbgpkg_8851e.h"
+#endif
+#if MAC_AX_8852D_SUPPORT
+#include "mac_ax/mac_8852d/dbgpkg_8852d.h"
+#endif
+#if MAC_AX_1115E_SUPPORT
+#include "mac_ax/mac_1115e/dbgpkg_1115e.h"
+#endif
+#endif
+#if MAC_AX_FEATURE_HV
+#include "hv_type.h"
+#endif
+
+/*--------------------Define -------------------------------------------*/
+
+#ifdef CONFIG_NEW_HALMAC_INTERFACE
+#define PLTFM_SDIO_CMD52_R8(addr)                                              \
+	hal_sdio_cmd52_r8(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R8(addr)                                              \
+	hal_sdio_cmd53_r8(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R16(addr)                                             \
+	hal_sdio_cmd53_r16(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R32(addr)                                             \
+	hal_sdio_cmd53_r32(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_RN(addr, size, val)                                   \
+	hal_sdio_cmd53_rn(adapter->drv_adapter, addr, size, val)
+#define PLTFM_SDIO_CMD52_W8(addr, val)                                         \
+	hal_sdio_cmd52_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W8(addr, val)                                         \
+	hal_sdio_cmd53_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_WN(addr, size, val)                                   \
+	hal_sdio_cmd53_wn(adapter->drv_adapter, addr, size, val)
+#define PLTFM_SDIO_CMD53_W16(addr, val)                                        \
+	hal_sdio_cmd53_w16(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W32(addr, val)                                        \
+	hal_sdio_cmd53_w32(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD52_CIA_R8(addr)                                          \
+	hal_sdio_read_cia_r8(adapter->drv_adapter, addr)
+
+#define PLTFM_TX(buf, len)                                                     \
+	hal_tx(adapter->drv_adapter, buf, len)
+
+#define PLTFM_FREE(buf, size)                                                  \
+	hal_mem_free(adapter->drv_adapter, buf, size)
+#define PLTFM_MALLOC(size)                                                     \
+	hal_mem_alloc(adapter->drv_adapter, size)
+#define PLTFM_MEMCPY(dest, src, size)                                          \
+	hal_mem_cpy(adapter->drv_adapter, dest, src, size)
+#define PLTFM_MEMSET(addr, value, size)                                        \
+	hal_mem_set(adapter->drv_adapter, addr, value, size)
+#define PLTFM_MEMCMP(ptr1, ptr2, num)                                          \
+	hal_mem_cmp(adapter->drv_adapter, ptr1, ptr2, num)
+
+#define PLTFM_DELAY_US(us)                                                     \
+	hal_udelay(adapter->drv_adapter, us)
+#define PLTFM_DELAY_MS(ms)                                                     \
+	hal_mdelay(adapter->drv_adapter, ms)
+#define PLTFM_MUTEX_INIT(mutex)                                                \
+	hal_mutex_init(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_DEINIT(mutex)                                              \
+	hal_mutex_deinit(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_LOCK(mutex)                                                \
+	hal_mutex_lock(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_UNLOCK(mutex)                                              \
+	hal_mutex_unlock(adapter->drv_adapter, mutex)
+
+#define PLTFM_MSG_PRINT(...)	\
+	hal_mac_msg_print(drv_adapter, __VA_ARGS__)
+
+#define adapter_to_mac_ops(adapter) ((struct mac_ax_ops *)((adapter)->ops))
+#define adapter_to_intf_ops(adapter)                                           \
+	((struct mac_ax_intf_ops *)((adapter)->ops->intf_ops))
+
+#define PLTFM_REG_R8(addr)                                                     \
+	hal_read8(adapter->drv_adapter, addr)
+#define PLTFM_REG_R16(addr)                                                    \
+	hal_read16(adapter->drv_adapter, addr)
+#define PLTFM_REG_R32(addr)                                                    \
+	hal_read32(adapter->drv_adapter, addr)
+#define PLTFM_REG_W8(addr, val)                                                \
+	hal_write8(adapter->drv_adapter, addr, val)
+#define PLTFM_REG_W16(addr, val)                                               \
+	hal_write16(adapter->drv_adapter, addr, val)
+#define PLTFM_REG_W32(addr, val)                                               \
+	hal_write32(adapter->drv_adapter, addr, val)
+
+#define MAC_REG_R8(addr) hal_read8(adapter->drv_adapter, addr)
+#define MAC_REG_R16(addr) hal_read16(adapter->drv_adapter, addr)
+#define MAC_REG_R32(addr) hal_read32(adapter->drv_adapter, addr)
+#define MAC_REG_W8(addr, val) hal_write8(adapter->drv_adapter, addr, val)
+#define MAC_REG_W16(addr, val) hal_write16(adapter->drv_adapter, addr, val)
+#define MAC_REG_W32(addr, val) hal_write32(adapter->drv_adapter, addr, val)
+
+#if MAC_AX_FEATURE_DBGCMD
+#define PLTFM_SNPRINTF(s, sz, fmt, ...)                                               \
+	hal_sprintf(adapter->drv_adapter, s, sz, fmt, ##__VA_ARGS__)
+#define PLTFM_STRCMP(s1, s2)                                               \
+	hal_strcmp(adapter->drv_adapter, s1, s2)
+#define PLTFM_STRSEP(s, ct)                                               \
+	hal_strsep(adapter->drv_adapter, s, ct)
+#define PLTFM_STRLEN(s)                                               \
+	hal_strlen(adapter->drv_adapter, s)
+#define PLTFM_STRCPY(dest, src)                                               \
+	hal_strcpy(adapter->drv_adapter, dest, src)
+#define PLTFM_STRPBRK(cs, ct)                                               \
+	hal_strpbrk(adapter->drv_adapter, cs, ct)
+#define PLTFM_STRTOUL(buf, base)                                               \
+	hal_strtoul(adapter->drv_adapter, buf, base)
+#endif
+#else
+
+/* platform callback */
+#define PLTFM_SDIO_CMD52_R8(addr)                                              \
+	adapter->pltfm_cb->sdio_cmd52_r8(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R8(addr)                                              \
+	adapter->pltfm_cb->sdio_cmd53_r8(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R16(addr)                                             \
+	adapter->pltfm_cb->sdio_cmd53_r16(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_R32(addr)                                             \
+	adapter->pltfm_cb->sdio_cmd53_r32(adapter->drv_adapter, addr)
+#define PLTFM_SDIO_CMD53_RN(addr, size, val)                                   \
+	adapter->pltfm_cb->sdio_cmd53_rn(adapter->drv_adapter, addr, size, val)
+#define PLTFM_SDIO_CMD52_W8(addr, val)                                         \
+	adapter->pltfm_cb->sdio_cmd52_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W8(addr, val)                                         \
+	adapter->pltfm_cb->sdio_cmd53_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W16(addr, val)                                        \
+	adapter->pltfm_cb->sdio_cmd53_w16(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_W32(addr, val)                                        \
+	adapter->pltfm_cb->sdio_cmd53_w32(adapter->drv_adapter, addr, val)
+#define PLTFM_SDIO_CMD53_WN(addr, size, val)                                   \
+	adapter->pltfm_cb->sdio_cmd53_wn(adapter->drv_adapter, addr, size, val)
+#define PLTFM_SDIO_CMD52_CIA_R8(addr)                                          \
+	adapter->pltfm_cb->sdio_cmd52_cia_r8(adapter->drv_adapter, addr)
+
+#define PLTFM_REG_R8(addr)                                                     \
+	adapter->pltfm_cb->reg_r8(adapter->drv_adapter, addr)
+#define PLTFM_REG_R16(addr)                                                    \
+	adapter->pltfm_cb->reg_r16(adapter->drv_adapter, addr)
+#define PLTFM_REG_R32(addr)                                                    \
+	adapter->pltfm_cb->reg_r32(adapter->drv_adapter, addr)
+#define PLTFM_REG_W8(addr, val)                                                \
+	adapter->pltfm_cb->reg_w8(adapter->drv_adapter, addr, val)
+#define PLTFM_REG_W16(addr, val)                                               \
+	adapter->pltfm_cb->reg_w16(adapter->drv_adapter, addr, val)
+#define PLTFM_REG_W32(addr, val)                                               \
+	adapter->pltfm_cb->reg_w32(adapter->drv_adapter, addr, val)
+
+#if MAC_AX_PHL_H2C
+#define PLTFM_TX(buf)                                                          \
+	adapter->pltfm_cb->tx(adapter->phl_adapter, adapter->drv_adapter, buf)
+#define PLTFM_QUERY_H2C(type)                                                  \
+	adapter->pltfm_cb->rtl_query_h2c(adapter->phl_adapter,                 \
+					 adapter->drv_adapter, type)
+#else
+#define PLTFM_TX(buf, len)                                                     \
+	adapter->pltfm_cb->tx(adapter->drv_adapter, buf, len)
+#endif
+#define PLTFM_FREE(buf, size)                                                  \
+	adapter->pltfm_cb->rtl_free(adapter->drv_adapter, buf, size)
+#define PLTFM_MALLOC(size)                                                     \
+	adapter->pltfm_cb->rtl_malloc(adapter->drv_adapter, size)
+#define PLTFM_MEMCPY(dest, src, size)                                          \
+	adapter->pltfm_cb->rtl_memcpy(adapter->drv_adapter, dest, src, size)
+#define PLTFM_MEMSET(addr, value, size)                                        \
+	adapter->pltfm_cb->rtl_memset(adapter->drv_adapter, addr, value, size)
+#define PLTFM_MEMCMP(ptr1, ptr2, num)                                          \
+	adapter->pltfm_cb->rtl_memcmp(adapter->drv_adapter, ptr1, ptr2, num)
+#define PLTFM_DELAY_US(us)                                                     \
+	adapter->pltfm_cb->rtl_delay_us(adapter->drv_adapter, us)
+#define PLTFM_DELAY_MS(ms)                                                     \
+	adapter->pltfm_cb->rtl_delay_ms(adapter->drv_adapter, ms)
+#define PLTFM_SLEEP_US(us)                                                     \
+	adapter->pltfm_cb->rtl_sleep_us(adapter->drv_adapter, us)
+#define PLTFM_SLEEP_MS(ms)                                                     \
+	adapter->pltfm_cb->rtl_sleep_ms(adapter->drv_adapter, ms)
+
+#define PLTFM_MUTEX_INIT(mutex)                                                \
+	adapter->pltfm_cb->rtl_mutex_init(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_DEINIT(mutex)                                              \
+	adapter->pltfm_cb->rtl_mutex_deinit(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_LOCK(mutex)                                                \
+	adapter->pltfm_cb->rtl_mutex_lock(adapter->drv_adapter, mutex)
+#define PLTFM_MUTEX_UNLOCK(mutex)                                              \
+	adapter->pltfm_cb->rtl_mutex_unlock(adapter->drv_adapter, mutex)
+#define PLTFM_EVENT_NOTIFY(mac_ft, stat, buf, size)                            \
+	adapter->pltfm_cb->event_notify(adapter->drv_adapter, mac_ft, stat,    \
+					buf, size)
+#define PLTFM_L2_NOTIFY(void)                                                  \
+	adapter->pltfm_cb->ser_l2_notify(adapter->phl_adapter, adapter->drv_adapter)
+
+#define PLTFM_LD_FW_SYMBOL(name, buf, buf_size) \
+	adapter->pltfm_cb->ld_fw_symbol(adapter->phl_adapter, adapter->drv_adapter,\
+	name, buf, buf_size)
+
+#define adapter_to_mac_ops(adapter) ((struct mac_ax_ops *)((adapter)->ops))
+#define adapter_to_intf_ops(adapter)                                           \
+	((struct mac_ax_intf_ops *)((adapter)->ops->intf_ops))
+
+#define MAC_REG_R8(addr) ops->reg_read8(adapter, addr)
+#define MAC_REG_R16(addr) ops->reg_read16(adapter, addr)
+#define MAC_REG_R32(addr) ops->reg_read32(adapter, addr)
+#define MAC_REG_W8(addr, val) ops->reg_write8(adapter, addr, val)
+#define MAC_REG_W16(addr, val) ops->reg_write16(adapter, addr, val)
+#define MAC_REG_W32(addr, val) ops->reg_write32(adapter, addr, val)
+
+#if MAC_AX_FEATURE_DBGCMD
+#define PLTFM_SNPRINTF(s, sz, fmt, ...)                                               \
+	adapter->pltfm_cb->rtl_sprintf(adapter->drv_adapter, s, sz, fmt, ##__VA_ARGS__)
+#define PLTFM_STRCMP(s1, s2)                                               \
+	adapter->pltfm_cb->rtl_strcmp(adapter->drv_adapter, s1, s2)
+#define PLTFM_STRSEP(s, ct)                                               \
+	adapter->pltfm_cb->rtl_strsep(adapter->drv_adapter, s, ct)
+#define PLTFM_STRLEN(s)                                               \
+	adapter->pltfm_cb->rtl_strlen(adapter->drv_adapter, s)
+#define PLTFM_STRCPY(dest, src)                                               \
+	adapter->pltfm_cb->rtl_strcpy(adapter->drv_adapter, dest, src)
+#define PLTFM_STRPBRK(cs, ct)                                               \
+	adapter->pltfm_cb->rtl_strpbrk(adapter->drv_adapter, cs, ct)
+#define PLTFM_STRTOUL(buf, base)                                               \
+	adapter->pltfm_cb->rtl_strtoul(adapter->drv_adapter, buf, base)
+#endif
+#endif /*CONFIG_NEW_HALMAC_INTERFACE*/
+
+#define MAC_AX_WMM0_SEL		0
+#define MAC_AX_WMM1_SEL		1
+#define MAC_AX_WMM2_SEL		2
+#define MAC_AX_WMM3_SEL		3
+
+#define MAC_AX_HI0_SEL		17
+#define MAC_AX_MG0_SEL		18
+#define MAC_AX_HI1_SEL		25
+#define MAC_AX_MG1_SEL		26
+
+#define MAC_AX_HFC_CH_NUM	12
+
+#define MAC_AX_R32_EA		0xEAEAEAEA
+#define MAC_AX_R32_DEAD		0xDEADBEEF
+#define MAC_AX_R32_DEAD2	0xDEADDEAD
+#define MAC_AX_R32_FF		0xFFFFFFFF
+#define MAC_AX_R16_DEAD		0xDEAD
+
+#define MAC_REG_POOL_COUNT	10
+#define MAC_REG_OFFSET16	2
+#define MAC_REG_OFFSET		4
+#define MAC_REG_OFFSET_SH	8
+#define MAC_REG_OFFSET_SH_2	3
+#define R_AX_CMAC_REG_END	0xFFFF
+
+/* SRAM mem dump */
+#define R_AX_INDIR_ACCESS_ENTRY 0x40000
+#define MAC_MEM_DUMP_PAGE_SIZE	0x40000
+
+#define CPU_LOCAL_BASE_ADDR		0x18003000
+#define AXIDMA_BASE_ADDR		0x18006000
+#define	STA_SCHED_BASE_ADDR		0x18808000
+#define	RXPLD_FLTR_CAM_BASE_ADDR	0x18813000
+#define	SEC_CAM_BASE_ADDR		0x18814000
+#define	WOW_CAM_BASE_ADDR		0x18815000
+#define	CMAC_TBL_BASE_ADDR		0x18840000
+#define	ADDR_CAM_BASE_ADDR		0x18850000
+#define	BSSID_CAM_BASE_ADDR		0x18853000
+#define	BA_CAM_BASE_ADDR		0x18854000
+#define	BCN_IE_CAM0_BASE_ADDR		0x18855000
+#define	SHARED_BUF_BASE_ADDR		0x18700000
+#define	DMAC_TBL_BASE_ADDR		0x18800000
+#define	SHCUT_MACHDR_BASE_ADDR		0x18800800
+#define	BCN_IE_CAM1_BASE_ADDR		0x188A0000
+#define	TXD_FIFO_0_BASE_ADDR		0x18856200
+#define	TXD_FIFO_1_BASE_ADDR		0x188A1080
+#define WD_PAGE_BASE_ADDR		0x0
+#define	WCPU_DATA_BASE_ADDR			0x18E00000
+
+#define CCTL_INFO_SIZE		32
+#define DCTL_INFO_SIZE		16
+#define DCTL_INFO_SIZE_V1	32
+#define MACHDR_SIZE		56
+#define BA_CAM_SIZE		64
+#define BA_CAM_NUM_SH		3
+#define BCN_IE_CAM_SIZE		8
+#define BCN_IE_CAM_NUM		12
+#define AXIDMA_REG_SIZE		0x1000
+
+/*--------------------Define Enum---------------------------------------*/
+
+/**
+ * @enum mac_ax_data_ch
+ *
+ * @brief mac_ax_data_ch
+ *
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH0
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH1
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH2
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH3
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH4
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH5
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH6
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH7
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_HIQ
+ * Please Place Description here.
+ */
+
+/**
+ * @enum mac_ax_data_ch
+ *
+ * @brief mac_ax_data_ch
+ *
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH0
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH1
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH2
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH3
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH4
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH5
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH6
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_CH7
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_MGN
+ * Please Place Description here.
+ * @var mac_ax_data_ch::MAC_AX_DATA_HIQ
+ * Please Place Description here.
+ */
+enum mac_ax_data_ch {
+	MAC_AX_DATA_CH0 = 0,
+	MAC_AX_DATA_CH1 = 1,
+	MAC_AX_DATA_CH2 = 2,
+	MAC_AX_DATA_CH3 = 3,
+	MAC_AX_DATA_CH4 = 4,
+	MAC_AX_DATA_CH5 = 5,
+	MAC_AX_DATA_CH6 = 6,
+	MAC_AX_DATA_CH7 = 7,
+	MAC_AX_DATA_CH8 = 8,
+	MAC_AX_DATA_CH9 = 9,
+	MAC_AX_DATA_CH10 = 10,
+	MAC_AX_DATA_CH11 = 11,
+};
+
+/**
+ * @enum mac_ax_data_rate
+ *
+ * @brief mac_ax_data_rate
+ *
+ * @var mac_ax_data_rate::MAC_AX_CCK1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_CCK2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_CCK5_5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_CCK11
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_OFDM6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_OFDM9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_OFDM12
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_OFDM18
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_OFDM24
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_OFDM36
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_OFDM48
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_OFDM54
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS10
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS11
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS12
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS13
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS14
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS15
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS16
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS17
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS18
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS19
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS20
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS21
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS22
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS23
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS24
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS25
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS26
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS27
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS28
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS29
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS30
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_MCS31
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS1_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS2_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS3_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_VHT_NSS4_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS10
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS1_MCS11
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS10
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS2_MCS11
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS10
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS3_MCS11
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS0
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS1
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS2
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS3
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS4
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS5
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS6
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS7
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS8
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS9
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS10
+ * Please Place Description here.
+ * @var mac_ax_data_rate::MAC_AX_HE_NSS4_MCS11
+ * Please Place Description here.
+ */
+enum mac_ax_data_rate {
+	MAC_AX_CCK1		= 0x0,
+	MAC_AX_CCK2		= 0x1,
+	MAC_AX_CCK5_5		= 0x2,
+	MAC_AX_CCK11		= 0x3,
+	MAC_AX_OFDM6		= 0x4,
+	MAC_AX_OFDM9		= 0x5,
+	MAC_AX_OFDM12		= 0x6,
+	MAC_AX_OFDM18		= 0x7,
+	MAC_AX_OFDM24		= 0x8,
+	MAC_AX_OFDM36		= 0x9,
+	MAC_AX_OFDM48		= 0xA,
+	MAC_AX_OFDM54		= 0xB,
+	MAC_AX_MCS0		= 0x80,
+	MAC_AX_MCS1		= 0x81,
+	MAC_AX_MCS2		= 0x82,
+	MAC_AX_MCS3		= 0x83,
+	MAC_AX_MCS4		= 0x84,
+	MAC_AX_MCS5		= 0x85,
+	MAC_AX_MCS6		= 0x86,
+	MAC_AX_MCS7		= 0x87,
+	MAC_AX_MCS8		= 0x88,
+	MAC_AX_MCS9		= 0x89,
+	MAC_AX_MCS10		= 0x8A,
+	MAC_AX_MCS11		= 0x8B,
+	MAC_AX_MCS12		= 0x8C,
+	MAC_AX_MCS13		= 0x8D,
+	MAC_AX_MCS14		= 0x8E,
+	MAC_AX_MCS15		= 0x8F,
+	MAC_AX_MCS16		= 0x90,
+	MAC_AX_MCS17		= 0x91,
+	MAC_AX_MCS18		= 0x92,
+	MAC_AX_MCS19		= 0x93,
+	MAC_AX_MCS20		= 0x94,
+	MAC_AX_MCS21		= 0x95,
+	MAC_AX_MCS22		= 0x96,
+	MAC_AX_MCS23		= 0x97,
+	MAC_AX_MCS24		= 0x98,
+	MAC_AX_MCS25		= 0x99,
+	MAC_AX_MCS26		= 0x9A,
+	MAC_AX_MCS27		= 0x9B,
+	MAC_AX_MCS28		= 0x9C,
+	MAC_AX_MCS29		= 0x9D,
+	MAC_AX_MCS30		= 0x9E,
+	MAC_AX_MCS31		= 0x9F,
+	MAC_AX_VHT_NSS1_MCS0	= 0x100,
+	MAC_AX_VHT_NSS1_MCS1	= 0x101,
+	MAC_AX_VHT_NSS1_MCS2	= 0x102,
+	MAC_AX_VHT_NSS1_MCS3	= 0x103,
+	MAC_AX_VHT_NSS1_MCS4	= 0x104,
+	MAC_AX_VHT_NSS1_MCS5	= 0x105,
+	MAC_AX_VHT_NSS1_MCS6	= 0x106,
+	MAC_AX_VHT_NSS1_MCS7	= 0x107,
+	MAC_AX_VHT_NSS1_MCS8	= 0x108,
+	MAC_AX_VHT_NSS1_MCS9	= 0x109,
+	MAC_AX_VHT_NSS2_MCS0	= 0x110,
+	MAC_AX_VHT_NSS2_MCS1	= 0x111,
+	MAC_AX_VHT_NSS2_MCS2	= 0x112,
+	MAC_AX_VHT_NSS2_MCS3	= 0x113,
+	MAC_AX_VHT_NSS2_MCS4	= 0x114,
+	MAC_AX_VHT_NSS2_MCS5	= 0x115,
+	MAC_AX_VHT_NSS2_MCS6	= 0x116,
+	MAC_AX_VHT_NSS2_MCS7	= 0x117,
+	MAC_AX_VHT_NSS2_MCS8	= 0x118,
+	MAC_AX_VHT_NSS2_MCS9	= 0x119,
+	MAC_AX_VHT_NSS3_MCS0	= 0x120,
+	MAC_AX_VHT_NSS3_MCS1	= 0x121,
+	MAC_AX_VHT_NSS3_MCS2	= 0x122,
+	MAC_AX_VHT_NSS3_MCS3	= 0x123,
+	MAC_AX_VHT_NSS3_MCS4	= 0x124,
+	MAC_AX_VHT_NSS3_MCS5	= 0x125,
+	MAC_AX_VHT_NSS3_MCS6	= 0x126,
+	MAC_AX_VHT_NSS3_MCS7	= 0x127,
+	MAC_AX_VHT_NSS3_MCS8	= 0x128,
+	MAC_AX_VHT_NSS3_MCS9	= 0x129,
+	MAC_AX_VHT_NSS4_MCS0	= 0x130,
+	MAC_AX_VHT_NSS4_MCS1	= 0x131,
+	MAC_AX_VHT_NSS4_MCS2	= 0x132,
+	MAC_AX_VHT_NSS4_MCS3	= 0x133,
+	MAC_AX_VHT_NSS4_MCS4	= 0x134,
+	MAC_AX_VHT_NSS4_MCS5	= 0x135,
+	MAC_AX_VHT_NSS4_MCS6	= 0x136,
+	MAC_AX_VHT_NSS4_MCS7	= 0x137,
+	MAC_AX_VHT_NSS4_MCS8	= 0x138,
+	MAC_AX_VHT_NSS4_MCS9	= 0x139,
+	MAC_AX_HE_NSS1_MCS0	= 0x180,
+	MAC_AX_HE_NSS1_MCS1	= 0x181,
+	MAC_AX_HE_NSS1_MCS2	= 0x182,
+	MAC_AX_HE_NSS1_MCS3	= 0x183,
+	MAC_AX_HE_NSS1_MCS4	= 0x184,
+	MAC_AX_HE_NSS1_MCS5	= 0x185,
+	MAC_AX_HE_NSS1_MCS6	= 0x186,
+	MAC_AX_HE_NSS1_MCS7	= 0x187,
+	MAC_AX_HE_NSS1_MCS8	= 0x188,
+	MAC_AX_HE_NSS1_MCS9	= 0x189,
+	MAC_AX_HE_NSS1_MCS10	= 0x18A,
+	MAC_AX_HE_NSS1_MCS11	= 0x18B,
+	MAC_AX_HE_NSS2_MCS0	= 0x190,
+	MAC_AX_HE_NSS2_MCS1	= 0x191,
+	MAC_AX_HE_NSS2_MCS2	= 0x192,
+	MAC_AX_HE_NSS2_MCS3	= 0x193,
+	MAC_AX_HE_NSS2_MCS4	= 0x194,
+	MAC_AX_HE_NSS2_MCS5	= 0x195,
+	MAC_AX_HE_NSS2_MCS6	= 0x196,
+	MAC_AX_HE_NSS2_MCS7	= 0x197,
+	MAC_AX_HE_NSS2_MCS8	= 0x198,
+	MAC_AX_HE_NSS2_MCS9	= 0x199,
+	MAC_AX_HE_NSS2_MCS10	= 0x19A,
+	MAC_AX_HE_NSS2_MCS11	= 0x19B,
+	MAC_AX_HE_NSS3_MCS0	= 0x1A0,
+	MAC_AX_HE_NSS3_MCS1	= 0x1A1,
+	MAC_AX_HE_NSS3_MCS2	= 0x1A2,
+	MAC_AX_HE_NSS3_MCS3	= 0x1A3,
+	MAC_AX_HE_NSS3_MCS4	= 0x1A4,
+	MAC_AX_HE_NSS3_MCS5	= 0x1A5,
+	MAC_AX_HE_NSS3_MCS6	= 0x1A6,
+	MAC_AX_HE_NSS3_MCS7	= 0x1A7,
+	MAC_AX_HE_NSS3_MCS8	= 0x1A8,
+	MAC_AX_HE_NSS3_MCS9	= 0x1A9,
+	MAC_AX_HE_NSS3_MCS10	= 0x1AA,
+	MAC_AX_HE_NSS3_MCS11	= 0x1AB,
+	MAC_AX_HE_NSS4_MCS0	= 0x1B0,
+	MAC_AX_HE_NSS4_MCS1	= 0x1B1,
+	MAC_AX_HE_NSS4_MCS2	= 0x1B2,
+	MAC_AX_HE_NSS4_MCS3	= 0x1B3,
+	MAC_AX_HE_NSS4_MCS4	= 0x1B4,
+	MAC_AX_HE_NSS4_MCS5	= 0x1B5,
+	MAC_AX_HE_NSS4_MCS6	= 0x1B6,
+	MAC_AX_HE_NSS4_MCS7	= 0x1B7,
+	MAC_AX_HE_NSS4_MCS8	= 0x1B8,
+	MAC_AX_HE_NSS4_MCS9	= 0x1B9,
+	MAC_AX_HE_NSS4_MCS10	= 0x1BA,
+	MAC_AX_HE_NSS4_MCS11	= 0x1BB
+};
+
+/**
+ * @struct wd_body_t
+ * @brief wd_body_t
+ *
+ * @var wd_body_t::dword0
+ * Please Place Description here.
+ * @var wd_body_t::dword1
+ * Please Place Description here.
+ * @var wd_body_t::dword2
+ * Please Place Description here.
+ * @var wd_body_t::dword3
+ * Please Place Description here.
+ * @var wd_body_t::dword4
+ * Please Place Description here.
+ * @var wd_body_t::dword5
+ * Please Place Description here.
+ */
+struct wd_body_t {
+	u32 dword0;
+	u32 dword1;
+	u32 dword2;
+	u32 dword3;
+	u32 dword4;
+	u32 dword5;
+};
+
+/**
+ * @struct wd_info_t
+ * @brief wd_info_t
+ *
+ * @var wd_info_t::dword0
+ * Please Place Description here.
+ * @var wd_info_t::dword1
+ * Please Place Description here.
+ * @var wd_info_t::dword2
+ * Please Place Description here.
+ * @var wd_info_t::dword3
+ * Please Place Description here.
+ * @var wd_info_t::dword4
+ * Please Place Description here.
+ * @var wd_info_t::dword5
+ * Please Place Description here.
+ */
+struct wd_info_t {
+	u32 dword0;
+	u32 dword1;
+	u32 dword2;
+	u32 dword3;
+	u32 dword4;
+	u32 dword5;
+};
+
+#define WD_BODY_LEN	(sizeof(struct wd_body_t))
+#define WD_INFO_LEN	(sizeof(struct wd_info_t))
+
+/**
+ * @struct wd_body_t_v1
+ * @brief wd_body_t_v1
+ *
+ * @var wd_body_t::dword0
+ * Please Place Description here.
+ * @var wd_body_t::dword1
+ * Please Place Description here.
+ * @var wd_body_t::dword2
+ * Please Place Description here.
+ * @var wd_body_t::dword3
+ * Please Place Description here.
+ * @var wd_body_t::dword4
+ * Please Place Description here.
+ * @var wd_body_t::dword5
+ * Please Place Description here.
+ * @var wd_body_t::dword6
+ * Please Place Description here.
+ * @var wd_body_t::dword7
+ * Please Place Description here.
+ */
+struct wd_body_t_v1 {
+	u32 dword0;
+	u32 dword1;
+	u32 dword2;
+	u32 dword3;
+	u32 dword4;
+	u32 dword5;
+	u32 dword6;
+	u32 dword7;
+};
+
+#define WD_BODY_LEN_V1	(sizeof(struct wd_body_t_v1))
+
+/**
+ * @struct rxd_short_t
+ * @brief rxd_short_t
+ *
+ * @var rxd_short_t::dword0
+ * Please Place Description here.
+ * @var rxd_short_t::dword1
+ * Please Place Description here.
+ * @var rxd_short_t::dword2
+ * Please Place Description here.
+ * @var rxd_short_t::dword3
+ * Please Place Description here.
+ */
+struct rxd_short_t {
+	u32 dword0;
+	u32 dword1;
+	u32 dword2;
+	u32 dword3;
+};
+
+/**
+ * @struct rxd_long_t
+ * @brief rxd_long_t
+ *
+ * @var rxd_long_t::dword0
+ * Please Place Description here.
+ * @var rxd_long_t::dword1
+ * Please Place Description here.
+ * @var rxd_long_t::dword2
+ * Please Place Description here.
+ * @var rxd_long_t::dword3
+ * Please Place Description here.
+ * @var rxd_long_t::dword4
+ * Please Place Description here.
+ * @var rxd_long_t::dword5
+ * Please Place Description here.
+ * @var rxd_long_t::dword6
+ * Please Place Description here.
+ * @var rxd_long_t::dword7
+ * Please Place Description here.
+ */
+struct rxd_long_t {
+	u32 dword0;
+	u32 dword1;
+	u32 dword2;
+	u32 dword3;
+	u32 dword4;
+	u32 dword5;
+	u32 dword6;
+	u32 dword7;
+};
+
+#define RXD_SHORT_LEN	(sizeof(struct rxd_short_t))
+#define RXD_LONG_LEN	(sizeof(struct rxd_long_t))
+
+/**
+ * @struct txd_proc_type
+ * @brief txd_proc_type
+ *
+ * @var txd_proc_type::type
+ * Please Place Description here.
+ * @var txd_proc_type::handler
+ * Please Place Description here.
+ */
+struct txd_proc_type {
+	enum rtw_packet_type type;
+	u32 (*handler)(struct mac_ax_adapter *adapter,
+		       struct rtw_t_meta_data *info, u8 *buf, u32 len);
+};
+
+/**
+ * @struct rxd_parse_type
+ * @brief rxd_parse_type
+ *
+ * @var rxd_parse_type::type
+ * Please Place Description here.
+ * @var rxd_parse_type::handler
+ * Please Place Description here.
+ */
+struct rxd_parse_type {
+	u8 type;
+	u32 (*handler)(struct mac_ax_adapter *adapter,
+		       struct mac_ax_rxpkt_info *info, u8 *buf, u32 len);
+};
+
+/**
+ * @enum mac_ax_bw
+ *
+ * @brief mac_ax_bw
+ *
+ * @var mac_ax_bw::MAC_AX_BW_20M
+ * Please Place Description here.
+ * @var mac_ax_bw::MAC_AX_BW_40M
+ * Please Place Description here.
+ * @var mac_ax_bw::MAC_AX_BW_80M
+ * Please Place Description here.
+ * @var mac_ax_bw::MAC_AX_BW_160M
+ * Please Place Description here.
+ * @var mac_ax_bw::MAC_AX_BW_UNDEFINE
+ * Please Place Description here.
+ */
+enum mac_ax_bw {
+	MAC_AX_BW_20M = 0,
+	MAC_AX_BW_40M = 1,
+	MAC_AX_BW_80M = 2,
+	MAC_AX_BW_160M = 3,
+	MAC_AX_BW_UNDEFINE = 0x7F
+};
+
+/**
+ * @enum mac_ax_gi_ltf
+ *
+ * @brief mac_ax_gi_ltf
+ *
+ * @var mac_ax_gi_ltf::MAC_AX_LGI_4XHE32
+ * Please Place Description here.
+ * @var mac_ax_gi_ltf::MAC_AX_SGI_4XHE08
+ * Please Place Description here.
+ * @var mac_ax_gi_ltf::MAC_AX_2XHE16
+ * Please Place Description here.
+ * @var mac_ax_gi_ltf::MAC_AX_2XHE08
+ * Please Place Description here.
+ * @var mac_ax_gi_ltf::MAC_AX_1XHE16
+ * Please Place Description here.
+ * @var mac_ax_gi_ltf::MAC_AX_1XHE08
+ * Please Place Description here.
+ */
+enum mac_ax_gi_ltf {
+	MAC_AX_LGI_4XHE32 = 0,
+	MAC_AX_SGI_4XHE08 = 1,
+	MAC_AX_2XHE16 = 2,
+	MAC_AX_2XHE08 = 3,
+	MAC_AX_1XHE16 = 4,
+	MAC_AX_1XHE08 = 5
+};
+
+/**
+ * @enum mac_ax_stbc
+ *
+ * @brief mac_ax_stbc
+ *
+ * @var mac_ax_stbc::MAC_AX_STBC_DIS
+ * Please Place Description here.
+ * @var mac_ax_stbc::MAC_AX_STBC_EN
+ * Please Place Description here.
+ * @var mac_ax_stbc::MAC_AX_STBC_HT2
+ * Please Place Description here.
+ */
+enum mac_ax_stbc {
+	MAC_AX_STBC_DIS = 0,
+	MAC_AX_STBC_EN = 1,
+	MAC_AX_STBC_HT2 = 2
+};
+
+/**
+ * @enum mac_ax_delay_tx_en
+ *
+ * @brief mac_ax_delay_tx_en
+ *
+ * @var mac_ax_delay_tx_en::MAC_AX_DELAY_TX_DIS
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_en::MAC_AX_DELAY_TX_B0
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_en::MAC_AX_DELAY_TX_B1
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_en::MAC_AX_DELAY_TX_BOTH
+ * Please Place Description here.
+ */
+enum mac_ax_delay_tx_en {
+	MAC_AX_DELAY_TX_DIS = 0,
+	MAC_AX_DELAY_TX_B0 = 1,
+	MAC_AX_DELAY_TX_B1 = 2,
+	MAC_AX_DELAY_TX_BOTH = 3,
+};
+
+/**
+ * @enum mac_ax_hcifc_mode
+ *
+ * @brief mac_ax_hcifc_mode
+ *
+ * @var mac_ax_hcifc_mode::MAC_AX_HCIFC_POH
+ * Please Place Description here.
+ * @var mac_ax_hcifc_mode::MAC_AX_HCIFC_STF
+ * Please Place Description here.
+ * @var mac_ax_hcifc_mode::MAC_AX_HCIFC_SDIO
+ * Please Place Description here.
+ * @var mac_ax_hcifc_mode::MAC_AX_HCIFC_LAST
+ * Please Place Description here.
+ * @var mac_ax_hcifc_mode::MAC_AX_HCIFC_MODE_MAX
+ * Please Place Description here.
+ * @var mac_ax_hcifc_mode::MAC_AX_HCIFC_MODE_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_hcifc_mode {
+	MAC_AX_HCIFC_POH = 0,
+	MAC_AX_HCIFC_STF = 1,
+	MAC_AX_HCIFC_SDIO = 2,
+
+	/* keep last */
+	MAC_AX_HCIFC_LAST,
+	MAC_AX_HCIFC_MODE_MAX = MAC_AX_HCIFC_LAST,
+	MAC_AX_HCIFC_MODE_INVALID = MAC_AX_HCIFC_LAST,
+};
+
+/**
+ * @enum mac_ax_bcn_hit_rule
+ *
+ * @brief mac_ax_bcn_hit_rule
+ *
+ * @var mac_ax_bcn_hit_rule::MAC_AX_A3
+ * Please Place Description here.
+ * @var mac_ax_bcn_hit_rule::MAC_AX_A2
+ * Please Place Description here.
+ * @var mac_ax_bcn_hit_rule::MAC_AX_A2_AND_A3
+ * Please Place Description here.
+ * @var mac_ax_bcn_hit_rule::MAC_AX_A2_OR_A3
+ * Please Place Description here.
+ */
+enum mac_ax_bcn_hit_rule {
+	MAC_AX_A3,
+	MAC_AX_A2,
+	MAC_AX_A2_AND_A3,
+	MAC_AX_A2_OR_A3
+};
+
+/**
+ * @enum mac_ax_hit_rule
+ *
+ * @brief mac_ax_hit_rule
+ *
+ * @var mac_ax_hit_rule::MAC_AX_A1_AND_A2
+ * Please Place Description here.
+ * @var mac_ax_hit_rule::MAC_AX_A1_AND_A3
+ * Please Place Description here.
+ */
+enum mac_ax_hit_rule {
+	MAC_AX_A1_AND_A2,
+	MAC_AX_A1_AND_A3
+};
+
+/**
+ * @enum mac_ax_bb_sel
+ *
+ * @brief mac_ax_bb_sel
+ *
+ * @var mac_ax_bb_sel::MAC_AX_PHY_0
+ * Please Place Description here.
+ * @var mac_ax_bb_sel::MAC_AX_PHY_1
+ * Please Place Description here.
+ */
+enum mac_ax_bb_sel {
+	MAC_AX_PHY_0,
+	MAC_AX_PHY_1
+};
+
+/**
+ * @enum mac_ax_pps_sel
+ *
+ * @brief mac_ax_pps_sel
+ *
+ * @var mac_ax_pps_sel::MAC_AX_PPS_0
+ * Please Place Description here.
+ * @var mac_ax_pps_sel::MAC_AX_PPS_1
+ * Please Place Description here.
+ * @var mac_ax_pps_sel::MAC_AX_PPS_LAST
+ * Please Place Description here.
+ * @var mac_ax_pps_sel::MAC_AX_PPS_MAX
+ * Please Place Description here.
+ * @var mac_ax_pps_sel::MAC_AX_PPS_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_pps_sel {
+	MAC_AX_PPS_0 = 0,
+	MAC_AX_PPS_1,
+
+	/* keep last */
+	MAC_AX_PPS_LAST,
+	MAC_AX_PPS_MAX = MAC_AX_PPS_LAST,
+	MAC_AX_PPS_INVALID = MAC_AX_PPS_LAST,
+};
+
+/**
+ * @enum mac_ax_tgt_ind
+ *
+ * @brief mac_ax_tgt_ind
+ *
+ * @var mac_ax_tgt_ind::MAC_AX_TO_HOST
+ * Please Place Description here.
+ * @var mac_ax_tgt_ind::MAC_AX_TO_WLAN_CPU
+ * Please Place Description here.
+ * @var mac_ax_tgt_ind::MAC_AX_TO_DRIVER
+ * Please Place Description here.
+ */
+enum mac_ax_tgt_ind {
+	MAC_AX_TO_HOST,
+	MAC_AX_TO_WLAN_CPU,
+	MAC_AX_TO_DRIVER
+};
+
+/**
+ * @enum mac_ax_frm_tgt_ind
+ *
+ * @brief mac_ax_frm_tgt_ind
+ *
+ * @var mac_ax_frm_tgt_ind::MAC_AX_DIS_FRAM_TGT
+ * Please Place Description here.
+ * @var mac_ax_frm_tgt_ind::MAC_AX_MGT_FRAM_TGT
+ * Please Place Description here.
+ * @var mac_ax_frm_tgt_ind::MAC_AX_CTL_FRAM_TGT
+ * Please Place Description here.
+ * @var mac_ax_frm_tgt_ind::MAC_AX_MGT_CTL_FRAM_TGT
+ * Please Place Description here.
+ * @var mac_ax_frm_tgt_ind::MAC_AX_DATA_FRAM_TGT
+ * Please Place Description here.
+ * @var mac_ax_frm_tgt_ind::MAC_AX_MGT_DATA_FRAM_TGT
+ * Please Place Description here.
+ * @var mac_ax_frm_tgt_ind::MAC_AX_CTL_DATA_FRAM_TGT
+ * Please Place Description here.
+ * @var mac_ax_frm_tgt_ind::MAC_AX_MGT_CTL_DATA_FRAM_TGT
+ * Please Place Description here.
+ */
+enum mac_ax_frm_tgt_ind {
+	MAC_AX_DIS_FRAM_TGT,
+	MAC_AX_MGT_FRAM_TGT,
+	MAC_AX_CTL_FRAM_TGT,
+	MAC_AX_MGT_CTL_FRAM_TGT,
+	MAC_AX_DATA_FRAM_TGT,
+	MAC_AX_MGT_DATA_FRAM_TGT,
+	MAC_AX_CTL_DATA_FRAM_TGT,
+	MAC_AX_MGT_CTL_DATA_FRAM_TGT,
+};
+
+/**
+ * @enum mac_ax_txcnt_sel
+ *
+ * @brief mac_ax_txcnt_sel
+ *
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_LCCK
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_SCCK
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_OFDM
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_HT
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_HTGF
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_VHTSU
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_VHTMU
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_HESU
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_HEERSU
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_HEMU
+ * Please Place Description here.
+ * @var mac_ax_txcnt_sel::MAC_AX_TXCNT_HETB
+ * Please Place Description here.
+ */
+enum mac_ax_txcnt_sel {
+	MAC_AX_TXCNT_LCCK = 0,
+	MAC_AX_TXCNT_SCCK = 1,
+	MAC_AX_TXCNT_OFDM = 2,
+	MAC_AX_TXCNT_HT = 3,
+	MAC_AX_TXCNT_HTGF = 4,
+	MAC_AX_TXCNT_VHTSU = 5,
+	MAC_AX_TXCNT_VHTMU = 6,
+	MAC_AX_TXCNT_HESU = 7,
+	MAC_AX_TXCNT_HEERSU = 8,
+	MAC_AX_TXCNT_HEMU = 9,
+	MAC_AX_TXCNT_HETB = 0xA
+};
+
+/**
+ * @enum mac_ax_rxcnt_sel
+ *
+ * @brief mac_ax_rxcnt_sel
+ *
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_OFDM_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_OFDM_FAIL
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_OFDM_FAM
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_CCK_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_CCK_FAIL
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_CCK_FAM
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HT_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HT_FAIL
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HT_PPDU
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HT_FAM
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_VHTSU_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_VHTSU_FAIL
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_VHTSU_PPDU
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_VHTSU_FAM
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_VHTMU_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_VHTMU_FAIL
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_VHTMU_PPDU
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_VHTMU_FAM
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HESU_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HESU_FAIL
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HESU_PPDU
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HESU_FAM
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HEMU_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HEMU_FAIL
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HEMU_PPDU
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HEMU_FAM
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HETB_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HETB_FAIL
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HETB_PPDU
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_HETB_FAM
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_INVD
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_RECCA
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_FULLDRP
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_FULLDRP_PKT
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_RXDMA
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_USER0
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_USER1
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_USER2
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_USER3
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_CONT_FCS
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_PKTFLTR_DRP
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_CSIPKT_DMA_OK
+ * Please Place Description here.
+ * @var mac_ax_rxcnt_sel::MAC_AX_RXCNT_CSIPKT_DMA_DROP
+ * Please Place Description here.
+ */
+enum mac_ax_rxcnt_sel {
+	MAC_AX_RXCNT_OFDM_OK = 0,
+	MAC_AX_RXCNT_OFDM_FAIL = 1,
+	MAC_AX_RXCNT_OFDM_FAM = 2,
+	MAC_AX_RXCNT_CCK_OK = 3,
+	MAC_AX_RXCNT_CCK_FAIL = 4,
+	MAC_AX_RXCNT_CCK_FAM = 5,
+	MAC_AX_RXCNT_HT_OK = 6,
+	MAC_AX_RXCNT_HT_FAIL = 7,
+	MAC_AX_RXCNT_HT_PPDU = 8,
+	MAC_AX_RXCNT_HT_FAM = 9,
+	MAC_AX_RXCNT_VHTSU_OK = 0xA,
+	MAC_AX_RXCNT_VHTSU_FAIL = 0xB,
+	MAC_AX_RXCNT_VHTSU_PPDU = 0xC,
+	MAC_AX_RXCNT_VHTSU_FAM = 0xD,
+	MAC_AX_RXCNT_VHTMU_OK = 0xE,
+	MAC_AX_RXCNT_VHTMU_FAIL = 0xF,
+	MAC_AX_RXCNT_VHTMU_PPDU = 0x10,
+	MAC_AX_RXCNT_VHTMU_FAM = 0x11,
+	MAC_AX_RXCNT_HESU_OK = 0x12,
+	MAC_AX_RXCNT_HESU_FAIL = 0x13,
+	MAC_AX_RXCNT_HESU_PPDU = 0x14,
+	MAC_AX_RXCNT_HESU_FAM = 0x15,
+	MAC_AX_RXCNT_HEMU_OK = 0x16,
+	MAC_AX_RXCNT_HEMU_FAIL = 0x17,
+	MAC_AX_RXCNT_HEMU_PPDU = 0x18,
+	MAC_AX_RXCNT_HEMU_FAM = 0x19,
+	MAC_AX_RXCNT_HETB_OK = 0x1A,
+	MAC_AX_RXCNT_HETB_FAIL = 0x1B,
+	MAC_AX_RXCNT_HETB_PPDU = 0x1C,
+	MAC_AX_RXCNT_HETB_FAM = 0x1D,
+	MAC_AX_RXCNT_INVD = 0x1E,
+	MAC_AX_RXCNT_RECCA = 0x1F,
+	MAC_AX_RXCNT_FULLDRP = 0x20,
+	MAC_AX_RXCNT_FULLDRP_PKT = 0x21,
+	MAC_AX_RXCNT_RXDMA = 0x22,
+	MAC_AX_RXCNT_PKTFLTR_DRP = 0x23,
+	MAC_AX_RXCNT_CSIPKT_DMA_OK = 0x24,
+	MAC_AX_RXCNT_CSIPKT_DMA_DROP = 0x25,
+	MAC_AX_RXCNT_NDP_PPDU = 0x26,
+	MAC_AX_RXCNT_CONT_FCS = 0x27,
+	MAC_AX_RXCNT_USER0 = 0x28,
+	MAC_AX_RXCNT_USER1 = 0x29,
+	MAC_AX_RXCNT_USER2 = 0x2A,
+	MAC_AX_RXCNT_USER3 = 0x2B,
+	MAC_AX_RXCNT_USER4 = 0x2C,
+	MAC_AX_RXCNT_USER5 = 0x2D,
+	MAC_AX_RXCNT_USER6 = 0x2E,
+	MAC_AX_RXCNT_USER7 = 0x2F,
+};
+
+/**
+ * @enum mac_ax_wde_pg_size
+ *
+ * @brief mac_ax_wde_pg_size
+ *
+ * @var mac_ax_wde_pg_size::MAC_AX_WDE_PG_64
+ * Please Place Description here.
+ * @var mac_ax_wde_pg_size::MAC_AX_WDE_PG_128
+ * Please Place Description here.
+ * @var mac_ax_wde_pg_size::MAC_AX_WDE_PG_256
+ * Please Place Description here.
+ */
+enum mac_ax_wde_pg_size {
+	MAC_AX_WDE_PG_64 = 64,
+	MAC_AX_WDE_PG_128 = 128,
+	MAC_AX_WDE_PG_256 = 256
+};
+
+/**
+ * @enum mac_ax_ple_pg_size
+ *
+ * @brief mac_ax_ple_pg_size
+ *
+ * @var mac_ax_ple_pg_size::MAC_AX_PLE_PG_64
+ * Please Place Description here.
+ * @var mac_ax_ple_pg_size::MAC_AX_PLE_PG_128
+ * Please Place Description here.
+ * @var mac_ax_ple_pg_size::MAC_AX_PLE_PG_256
+ * Please Place Description here.
+ */
+enum mac_ax_ple_pg_size {
+	MAC_AX_PLE_PG_64 = 64,
+	MAC_AX_PLE_PG_128 = 128,
+	MAC_AX_PLE_PG_256 = 256
+};
+
+/**
+ * @enum mac_ax_iecam_type
+ *
+ * @brief mac_ax_iecam_type
+ *
+ * @var mac_ax_iecam_type::MAC_AX_IECAM_UNAVAL
+ * Please Place Description here.
+ * @var mac_ax_iecam_type::MAC_AX_IECAM_IESHW
+ * Please Place Description here.
+ * @var mac_ax_iecam_type::MAC_AX_IECAM_SPEOFT
+ * Please Place Description here.
+ * @var mac_ax_iecam_type::MAC_AX_IECAM_CRC
+ * Please Place Description here.
+ */
+enum mac_ax_iecam_type {
+	MAC_AX_IECAM_UNAVAL = 0,
+	MAC_AX_IECAM_IESHW = 1,
+	MAC_AX_IECAM_SPEOFT = 2,
+	MAC_AX_IECAM_CRC = 3
+};
+
+/**
+ * @enum mac_ax_tcpip_chksum_ofd_status
+ *
+ * @brief mac_ax_tcpip_chksum_ofd_status
+ *
+ * @var mac_ax_tcpip_chksum_ofd_status::MAC_AX_CHKSUM_OFD_IPV4_TCP_OK
+ * Please Place Description here.
+ * @var mac_ax_tcpip_chksum_ofd_status::MAC_AX_CHKSUM_OFD_IPV6_TCP_OK
+ * Please Place Description here.
+ * @var mac_ax_tcpip_chksum_ofd_status::MAC_AX_CHKSUM_OFD_IPV4_UDP_OK
+ * Please Place Description here.
+ * @var mac_ax_tcpip_chksum_ofd_status::MAC_AX_CHKSUM_OFD_IPV6_UDP_OK
+ * Please Place Description here.
+ * @var mac_ax_tcpip_chksum_ofd_status::MAC_AX_CHKSUM_OFD_CHKSUM_ERR
+ * Please Place Description here.
+ * @var mac_ax_tcpip_chksum_ofd_status::MAC_AX_CHKSUM_OFD_HW_NO_SUPPORT
+ * Please Place Description here.
+ * @var mac_ax_tcpip_chksum_ofd_status::MAC_AX_CHKSUM_OFD_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_tcpip_chksum_ofd_status {
+	MAC_AX_CHKSUM_OFD_IPV4_TCP_OK = 0,
+	MAC_AX_CHKSUM_OFD_IPV6_TCP_OK = 1,
+	MAC_AX_CHKSUM_OFD_IPV4_UDP_OK = 2,
+	MAC_AX_CHKSUM_OFD_IPV6_UDP_OK = 3,
+	MAC_AX_CHKSUM_OFD_CHKSUM_ERR = 4,
+	MAC_AX_CHKSUM_OFD_HW_NO_SUPPORT = 5,
+	MAC_AX_CHKSUM_OFD_INVALID = 6,
+};
+
+/**
+ * @enum mac_ax_io_byte_sel
+ *
+ * @brief mac_ax_io_byte_sel
+ *
+ * @var mac_ax_io_byte_sel::MAC_AX_BYTE_SEL_1
+ * Please Place Description here.
+ * @var mac_ax_io_byte_sel::MAC_AX_BYTE_SEL_2
+ * Please Place Description here.
+ * @var mac_ax_io_byte_sel::MAC_AX_BYTE_SEL_4
+ * Please Place Description here.
+ * @var mac_ax_io_byte_sel::MAC_AX_BYTE_SEL_LAST
+ * Please Place Description here.
+ * @var mac_ax_io_byte_sel::MAC_AX_BYTE_SEL_MAX
+ * Please Place Description here.
+ * @var mac_ax_io_byte_sel::MAC_AX_BYTE_SEL_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_io_byte_sel {
+	MAC_AX_BYTE_SEL_1 = 0,
+	MAC_AX_BYTE_SEL_2,
+	MAC_AX_BYTE_SEL_4,
+
+	/* keep last */
+	MAC_AX_BYTE_SEL_LAST,
+	MAC_AX_BYTE_SEL_MAX = MAC_AX_BYTE_SEL_LAST,
+	MAC_AX_BYTE_SEL_INVALID = MAC_AX_BYTE_SEL_LAST,
+};
+
+/**
+ * @enum RW_OFLD_BLOCK_ID
+ *
+ * @brief RW_OFLD_BLOCK_ID
+ *
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_UART
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_CPU_LOCAL
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_SPIC
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_RXI300
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_AXIDMA
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_HIOE
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_IDDMA
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_IPSEC
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_DMAC_CTRL
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_SCR_MACHDR
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_STA_SCH_AIRTIME
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_STA_SCH_CAP
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_STA_DL_GRP_TBL
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_STA_UL_GRP_TBL
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_RX_FILTER_CAM
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_SEC_CAM
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_WOW_CAM
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_CMAC_CTRL
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_ADDR_CAM
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_BSSID_CAM
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_BA_CAM
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_BCN_IE_CAM
+ * Please Place Description here.
+ * @var RW_OFLD_BLOCK_ID::RW_OFLD_MAX
+ * Please Place Description here.
+ */
+enum RW_OFLD_BLOCK_ID {
+	RW_OFLD_UART = 0,
+	RW_OFLD_CPU_LOCAL = 1,
+	RW_OFLD_SPIC,
+	RW_OFLD_RXI300,
+	RW_OFLD_AXIDMA,
+	RW_OFLD_HIOE,
+	RW_OFLD_IDDMA,
+	RW_OFLD_IPSEC,
+	RW_OFLD_DMAC_CTRL,
+	RW_OFLD_SCR_MACHDR,
+	RW_OFLD_STA_SCH_AIRTIME,
+	RW_OFLD_STA_SCH_CAP,
+	RW_OFLD_STA_DL_GRP_TBL,
+	RW_OFLD_STA_UL_GRP_TBL,
+	RW_OFLD_RX_FILTER_CAM,
+	RW_OFLD_SEC_CAM,
+	RW_OFLD_WOW_CAM,
+	RW_OFLD_CMAC_CTRL,
+	RW_OFLD_ADDR_CAM,
+	RW_OFLD_BSSID_CAM,
+	RW_OFLD_BA_CAM,
+	RW_OFLD_BCN_IE_CAM,
+	RW_OFLD_MAX
+};
+
+/**
+ * @enum mac_ax_cca
+ *
+ * @brief mac_ax_cca
+ *
+ * @var mac_ax_cca::MAC_AX_CCA
+ * Please Place Description here.
+ * @var mac_ax_cca::MAC_AX_SEC20_CCA
+ * Please Place Description here.
+ * @var mac_ax_cca::MAC_AX_SEC40_CCA
+ * Please Place Description here.
+ * @var mac_ax_cca::MAC_AX_SEC80_CCA
+ * Please Place Description here.
+ * @var mac_ax_cca::MAC_AX_EDCCA
+ * Please Place Description here.
+ * @var mac_ax_cca::MAC_AX_BTCCA
+ * Please Place Description here.
+ * @var mac_ax_cca::MAC_AX_CCA_LAST
+ * Please Place Description here.
+ * @var mac_ax_cca::MAC_AX_CCA_MAX
+ * Please Place Description here.
+ * @var mac_ax_cca::MAC_AX_CCA_INVALID
+ * Please Place Description here.
+ */
+enum mac_ax_block_tx_sel {
+	MAC_AX_CCA,
+	MAC_AX_SEC20_CCA,
+	MAC_AX_SEC40_CCA,
+	MAC_AX_SEC80_CCA,
+	MAC_AX_EDCCA,
+	MAC_AX_BTCCA,
+	MAC_AX_TX_NAV,
+
+	/* keep last */
+	MAC_AX_CCA_LAST,
+	MAC_AX_CCA_MAX = MAC_AX_CCA_LAST,
+	MAC_AX_CCA_INVALID = MAC_AX_CCA_LAST,
+};
+
+/**
+ * struct mac_ax_pkt_data - packet information of data type
+ * @hdr_len: Length of header+LLC.
+ *	For example,
+ *	1. 802.11 MPDU without encryption
+ *	    HEADERwLLC_LEN = (MAC header (without IV ) + LLC ) / 2
+ *	2. 802.11 MPDU encryption without HW_AES_IV
+ *	    HEADERwLLC_LEN = (MAC header (without IV ) + LLC ) / 2
+ *	3.802.11MPDU encryption with HW_AES_IV
+ *	   HEADERwLLC_LEN = (MAC header(reserved IV length)+LLC)/2
+ *	4.ETHERNET II MSDU without encryption
+ *	   HEADERwLLC_LEN = (DA+SA+TYPE) /2
+ *	5.ETHERNET II MSDU encryption without HW_AES_IV
+ *	   HEADERwLLC_LEN = (DA+SA+TYPE) /2
+ *	6.ETHERNET II MSDU encryption with HW_AES_IV
+ *	   HEADERwLLC_LEN = (DA+SA+TYPE) /2
+ *	7.SNAP MSDU without encryption
+ *	   HEADERwLLC_LEN = (DA+SA+LEN+LLC) /2
+ *	8.SNAP MSDU encryption without HW_AES_IV
+ *	   HEADERwLLC_LEN = (DA+SA+LEN+LLC) /2
+ *	9.SNAP MSDU encryption with HW_AES_IV
+ *	   HEADERwLLC_LEN = (DA+SA+LEN+LLC) /2
+ * @ch: Channel index, MAC_AX_CH_DMA_CH0~MAC_AX_CH_DMA_CH11.
+ * @macid: MAC ID.
+ */
+/*--------------------Define Struct-------------------------------------*/
+
+/**
+ * @struct sec_checker
+ * @brief sec_checker
+ *
+ * @var sec_checker::rx_desc_hw_dec
+ * Please Place Description here.
+ * @var sec_checker::rx_desc_sec_type
+ * Please Place Description here.
+ * @var sec_checker::rx_desc_icv_err
+ * Please Place Description here.
+ */
+struct sec_checker {
+	u8 rx_desc_hw_dec;
+	u8 rx_desc_sec_type;
+	u8 rx_desc_icv_err;
+};
+
+/**
+ * @struct mac_ax_delay_tx_cfg
+ * @brief mac_ax_delay_tx_cfg
+ *
+ * @var mac_ax_delay_tx_cfg::en
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_cfg::vovi_to_b0
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_cfg::bebk_to_b0
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_cfg::vovi_to_b1
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_cfg::bebk_to_b1
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_cfg::vovi_len_b0
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_cfg::bebk_len_b0
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_cfg::vovi_len_b1
+ * Please Place Description here.
+ * @var mac_ax_delay_tx_cfg::bebk_len_b1
+ * Please Place Description here.
+ */
+struct mac_ax_delay_tx_cfg {
+	enum mac_ax_delay_tx_en en;
+	u8 vovi_to_b0;
+	u8 bebk_to_b0;
+	u8 vovi_to_b1;
+	u8 bebk_to_b1;
+	u8 vovi_len_b0;
+	u8 bebk_len_b0;
+	u8 vovi_len_b1;
+	u8 bebk_len_b1;
+};
+
+/**
+ * @struct mac_ax_ofld_hdr
+ * @brief mac_ax_ofld_hdr
+ *
+ * @var mac_ax_ofld_hdr::ls
+ * Please Place Description here.
+ * @var mac_ax_ofld_hdr::masken
+ * Please Place Description here.
+ * @var mac_ax_ofld_hdr::polling
+ * Please Place Description here.
+ * @var mac_ax_ofld_hdr::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_ofld_hdr::value_len
+ * Please Place Description here.
+ * @var mac_ax_ofld_hdr::ofld_id
+ * Please Place Description here.
+ * @var mac_ax_ofld_hdr::entry_num
+ * Please Place Description here.
+ * @var mac_ax_ofld_hdr::offset
+ * Please Place Description here.
+ * @var mac_ax_ofld_hdr::rsvd2
+ * Please Place Description here.
+ */
+struct mac_ax_ofld_hdr {
+//Segment Hdr
+	u16 ls:1;
+	u16 masken:1;
+	u16 polling:1;
+	u16 rsvd1:2;
+	u16 value_len:11;
+	u8 ofld_id;
+	u8 entry_num;
+	u16 offset;
+	u16 rsvd2;
+};
+
+/**
+ * @struct mac_ax_outsrc_h2c_hdr
+ * @brief mac_ax_outsrc_h2c_hdr
+ *
+ * @var mac_ax_outsrc_h2c_hdr::h2c_class
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::h2c_func
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::seq_valid
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::seq
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::seq_stop
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::rec_ack
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::done_ack
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::rsvd1
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::content_len
+ * Please Place Description here.
+ * @var mac_ax_outsrc_h2c_hdr::rsvd2
+ * Please Place Description here.
+ */
+struct mac_ax_outsrc_h2c_hdr {
+	u8 h2c_class; //0x0~0x7: Phydm; 0x8~0xF: RF; 0x10~0x17: BTC
+	u8 h2c_func;
+	u8 seq_valid:1;
+	u8 seq:3;
+	u8 seq_stop:1;
+	u8 rec_ack:1; //Ack when receive H2C
+	u8 done_ack:1; //Ack when FW execute H2C cmd done
+	u8 rsvd1:1;
+	u16 content_len:12;
+	u16 rsvd2:4;
+};
+
+/**
+ * @struct mac_ax_wmmps_info
+ * @brief mac_ax_wmmps_info
+ *
+ * @var mac_ax_wmmps_info::listen_bcn_mode
+ * Please Place Description here.
+ * @var mac_ax_wmmps_info::awake_interval
+ * Please Place Description here.
+ * @var mac_ax_wmmps_info::vo_uapsd_en
+ * Please Place Description here.
+ * @var mac_ax_wmmps_info::vi_uapsd_en
+ * Please Place Description here.
+ * @var mac_ax_wmmps_info::be_uapsd_en
+ * Please Place Description here.
+ * @var mac_ax_wmmps_info::bk_uapsd_en
+ * Please Place Description here.
+ * @var mac_ax_wmmps_info::rsvd
+ * Please Place Description here.
+ */
+struct mac_ax_wmmps_info {
+	enum mac_ax_listern_bcn_mode listen_bcn_mode;
+	u8 awake_interval;
+	u8 vo_uapsd_en: 1;
+	u8 vi_uapsd_en: 1;
+	u8 be_uapsd_en: 1;
+	u8 bk_uapsd_en: 1;
+	u8 rsvd: 4;
+};
+
+/**
+ * @struct mac_ax_err_status
+ * @brief mac_ax_err_status
+ *
+ * @var mac_ax_err_status::err
+ * Please Place Description here.
+ * @var mac_ax_err_status::rst_en
+ * Please Place Description here.
+ */
+struct mac_ax_err_status {
+	enum mac_ax_err_info err;
+	u8 rst_en;
+};
+
+#endif
-- 
2.39.2

