Timing Analyzer report for traf_walk_vis_r
Fri Jul 16 16:30:52 2004
Version 4.0 Build 190 1/28/2004 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Settings
  3. Timing Analyzer Summary
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tco
  7. Minimum tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+----------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                               ;
+-----------------------------------------------------------------------------------------
; Option                                                ; Setting            ; From ; To ;
+-------------------------------------------------------+--------------------+------+----+
; Device name                                           ; EPM7128SLC84-7     ;      ;    ;
; Report IO Paths Separately                            ; Off                ;      ;    ;
; Ignore user-defined clock settings                    ; Off                ;      ;    ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;
; Cut off read during write signal paths                ; Off                ;      ;    ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;
; Run Minimum Analysis                                  ; On                 ;      ;    ;
; Use Minimum Timing Models                             ; Off                ;      ;    ;
; Minimum tpd to report                                 ; 0.0NS              ;      ;    ;
; Number of paths to report                             ; 200                ;      ;    ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;
+-------------------------------------------------------+--------------------+------+----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Type                   ; Slack ; Required Time ; Actual Time                      ; From                                                  ; To                                                   ;
+------------------------+-------+---------------+----------------------------------+-------------------------------------------------------+------------------------------------------------------+
; Worst-case tco         ; N/A   ; None          ; 14.500 ns                        ; traffic_walk_r:traffic_controller|outputs[1]          ; ewr                                                  ;
; Worst-case minimum tco ; N/A   ; None          ; 4.500 ns                         ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21] ; tick                                                 ;
; Clock Setup: 'clk'     ; N/A   ; None          ; 125.00 MHz ( period = 8.000 ns ) ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0] ;
+------------------------+-------+---------------+----------------------------------+-------------------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; clk             ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Slack                                   ; Actual fmax (period)                                       ; From                                                  ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[18] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[17] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[16] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[15] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[14] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[13] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[12] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[11] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[10] ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[3]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[2]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[0]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                           ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[1]  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Timing Settings (Assignments menu) ;                                                       ;                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------
; Slack ; Required tco ; Actual tco ; From                                                  ; To         ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------+------------+------------+
; N/A   ; None         ; 14.500 ns  ; traffic_walk_r:traffic_controller|outputs[1]          ; ewr        ; clk        ;
; N/A   ; None         ; 9.500 ns   ; traffic_walk_r:traffic_controller|outputs[3]          ; nsg        ; clk        ;
; N/A   ; None         ; 9.500 ns   ; traffic_walk_r:traffic_controller|outputs[7]          ; ns_walk_lt ; clk        ;
; N/A   ; None         ; 9.500 ns   ; traffic_walk_r:traffic_controller|outputs[1]          ; nsr        ; clk        ;
; N/A   ; None         ; 9.500 ns   ; traffic_walk_r:traffic_controller|outputs[9]          ; ew_walk_lt ; clk        ;
; N/A   ; None         ; 9.500 ns   ; traffic_walk_r:traffic_controller|outputs[6]          ; ewg        ; clk        ;
; N/A   ; None         ; 9.500 ns   ; traffic_walk_r:traffic_controller|outputs[5]          ; ewy        ; clk        ;
; N/A   ; None         ; 9.500 ns   ; traffic_walk_r:traffic_controller|outputs[2]          ; nsy        ; clk        ;
; N/A   ; None         ; 4.500 ns   ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21] ; tick       ; clk        ;
+-------+--------------+------------+-------------------------------------------------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum tco                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------
; Minimum Slack ; Required Min tco ; Actual Min tco ; From                                                  ; To         ; From Clock ;
+---------------+------------------+----------------+-------------------------------------------------------+------------+------------+
; N/A           ; None             ; 4.500 ns       ; clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21] ; tick       ; clk        ;
; N/A           ; None             ; 9.500 ns       ; traffic_walk_r:traffic_controller|outputs[2]          ; nsy        ; clk        ;
; N/A           ; None             ; 9.500 ns       ; traffic_walk_r:traffic_controller|outputs[5]          ; ewy        ; clk        ;
; N/A           ; None             ; 9.500 ns       ; traffic_walk_r:traffic_controller|outputs[6]          ; ewg        ; clk        ;
; N/A           ; None             ; 9.500 ns       ; traffic_walk_r:traffic_controller|outputs[9]          ; ew_walk_lt ; clk        ;
; N/A           ; None             ; 9.500 ns       ; traffic_walk_r:traffic_controller|outputs[1]          ; nsr        ; clk        ;
; N/A           ; None             ; 9.500 ns       ; traffic_walk_r:traffic_controller|outputs[7]          ; ns_walk_lt ; clk        ;
; N/A           ; None             ; 9.500 ns       ; traffic_walk_r:traffic_controller|outputs[3]          ; nsg        ; clk        ;
; N/A           ; None             ; 14.500 ns      ; traffic_walk_r:traffic_controller|outputs[1]          ; ewr        ; clk        ;
+---------------+------------------+----------------+-------------------------------------------------------+------------+------------+


+---------------------------+
; Timing Analyzer Messages  ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.0 Build 190 1/28/2004 SJ Full Version
    Info: Processing started: Fri Jul 16 16:30:51 2004
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off traf_walk_vis_r -c traf_walk_vis_r
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node clk is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21] as buffer
Info: Clock clk has Internal fmax of 125.0 MHz between source register clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] and destination register clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] (period= 8.0 ns)
    Info: + Longest register to register delay is 4.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC18; Fanout = 13; REG Node = 'clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]'
        Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC3; Fanout = 3; REG Node = 'clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19]'
        Info: Total cell delay = 3.000 ns ( 75.00 % )
        Info: Total interconnect delay = 1.000 ns ( 25.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock clk to destination register is 1.500 ns
            Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 22; CLK Node = 'clk'
            Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3; Fanout = 3; REG Node = 'clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19]'
            Info: Total cell delay = 1.500 ns ( 100.00 % )
        Info: - Longest clock path from clock clk to source register is 1.500 ns
            Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 22; CLK Node = 'clk'
            Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC18; Fanout = 13; REG Node = 'clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9]'
            Info: Total cell delay = 1.500 ns ( 100.00 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 3.000 ns
Info: tco from clock clk to destination pin ewr through register traffic_walk_r:traffic_controller|outputs[1] is 14.500 ns
    Info: + Longest clock path from clock clk to source register is 6.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 22; CLK Node = 'clk'
        Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC6; Fanout = 17; REG Node = 'clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]'
        Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC65; Fanout = 2; REG Node = 'traffic_walk_r:traffic_controller|outputs[1]'
        Info: Total cell delay = 5.500 ns ( 84.62 % )
        Info: Total interconnect delay = 1.000 ns ( 15.38 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Longest register to pin delay is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC65; Fanout = 2; REG Node = 'traffic_walk_r:traffic_controller|outputs[1]'
        Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC126; Fanout = 1; COMB Node = 'traffic_walk_r:traffic_controller|outputs[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = Pin_80; Fanout = 0; PIN Node = 'ewr'
        Info: Total cell delay = 6.000 ns ( 85.71 % )
        Info: Total interconnect delay = 1.000 ns ( 14.29 % )
Info: Minimum tco from clock clk to destination pin tick through register clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21] is 4.500 ns
    Info: + Shortest clock path from clock clk to source register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 22; CLK Node = 'clk'
        Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC6; Fanout = 17; REG Node = 'clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]'
        Info: Total cell delay = 1.500 ns ( 100.00 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Shortest register to pin delay is 2.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6; Fanout = 17; REG Node = 'clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[21]'
        Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_10; Fanout = 0; PIN Node = 'tick'
        Info: Total cell delay = 2.000 ns ( 100.00 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Fri Jul 16 16:30:52 2004
    Info: Elapsed time: 00:00:00


