# DigitalVLSI-ASIC
Files regarding synthesis and floorplanning of a RISC V proccessor, using Cadence Genus and Innovus. Project is park of class Digital VLSI-ASIC Design, 9th semester, ECE Aristotle University.
