Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Aug 10 17:35:19 2017
| Host         : ubuntu running 64-bit Ubuntu 17.04
| Command      : report_timing_summary -check_timing_verbose -verbose -warn_on_violation -max_paths 10 -file /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/report/timing.log
| Design       : single_port_blockram
| Device       : 7vx690t-ffg1761
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 72 input ports with no input delay specified. (HIGH)

access_en_in
access_set_addr_in[0]
access_set_addr_in[1]
access_set_addr_in[2]
access_set_addr_in[3]
access_set_addr_in[4]
access_set_addr_in[5]
write_element_in[0]
write_element_in[10]
write_element_in[11]
write_element_in[12]
write_element_in[13]
write_element_in[14]
write_element_in[15]
write_element_in[16]
write_element_in[17]
write_element_in[18]
write_element_in[19]
write_element_in[1]
write_element_in[20]
write_element_in[21]
write_element_in[22]
write_element_in[23]
write_element_in[24]
write_element_in[25]
write_element_in[26]
write_element_in[27]
write_element_in[28]
write_element_in[29]
write_element_in[2]
write_element_in[30]
write_element_in[31]
write_element_in[32]
write_element_in[33]
write_element_in[34]
write_element_in[35]
write_element_in[36]
write_element_in[37]
write_element_in[38]
write_element_in[39]
write_element_in[3]
write_element_in[40]
write_element_in[41]
write_element_in[42]
write_element_in[43]
write_element_in[44]
write_element_in[45]
write_element_in[46]
write_element_in[47]
write_element_in[48]
write_element_in[49]
write_element_in[4]
write_element_in[50]
write_element_in[51]
write_element_in[52]
write_element_in[53]
write_element_in[54]
write_element_in[55]
write_element_in[56]
write_element_in[57]
write_element_in[58]
write_element_in[59]
write_element_in[5]
write_element_in[60]
write_element_in[61]
write_element_in[62]
write_element_in[63]
write_element_in[6]
write_element_in[7]
write_element_in[8]
write_element_in[9]
write_en_in

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

read_element_out[0]
read_element_out[10]
read_element_out[11]
read_element_out[12]
read_element_out[13]
read_element_out[14]
read_element_out[15]
read_element_out[16]
read_element_out[17]
read_element_out[18]
read_element_out[19]
read_element_out[1]
read_element_out[20]
read_element_out[21]
read_element_out[22]
read_element_out[23]
read_element_out[24]
read_element_out[25]
read_element_out[26]
read_element_out[27]
read_element_out[28]
read_element_out[29]
read_element_out[2]
read_element_out[30]
read_element_out[31]
read_element_out[32]
read_element_out[33]
read_element_out[34]
read_element_out[35]
read_element_out[36]
read_element_out[37]
read_element_out[38]
read_element_out[39]
read_element_out[3]
read_element_out[40]
read_element_out[41]
read_element_out[42]
read_element_out[43]
read_element_out[44]
read_element_out[45]
read_element_out[46]
read_element_out[47]
read_element_out[48]
read_element_out[49]
read_element_out[4]
read_element_out[50]
read_element_out[51]
read_element_out[52]
read_element_out[53]
read_element_out[54]
read_element_out[55]
read_element_out[56]
read_element_out[57]
read_element_out[58]
read_element_out[59]
read_element_out[5]
read_element_out[60]
read_element_out[61]
read_element_out[62]
read_element_out[63]
read_element_out[6]
read_element_out[7]
read_element_out[8]
read_element_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA        5.817        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk_in  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                          5.817        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB18_X10Y102  blockram_reg_0/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB18_X10Y102  blockram_reg_0/CLKBWRCLK
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB18_X10Y114  blockram_reg_1/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB18_X10Y114  blockram_reg_1/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            1.600         8.000       6.400      BUFGCTRL_X0Y0   clk_in_IBUF_BUFG_inst/I



