set_property SRC_FILE_INFO {cfile:c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc rfile:../term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:rsa_soc_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.38997
