#Build: Synplify Pro E-2010.09A-1, Build 006R, Oct  6 2010
#install: d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1
#OS: Windows XP 5.1
#Hostname: HUST-OOC

#Implementation: synthesis

#Fri Oct 10 11:27:32 2014

$ Start of Compile
#Fri Oct 10 11:27:32 2014

Synopsys Verilog Compiler, version comp520rcp1, Build 028R, built Sep 23 2010
@N|Running in 32-bit mode
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@I::"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v"
@I::"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\vlog\hypermods.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\n_pluse_acq.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_change.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\qq_state.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\qq_coder.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_coder.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\qq_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_state.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\para_load.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\PLUSE\PLUSE.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_coder.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DDS\DDS.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\top_code.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_sustain_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\nsctrl_choice.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\1ms_dump_choice.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\off_on_state.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\off_on_coder.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\off_on_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP_OFF\DUMP_OFF.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_state.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\sd_sacq_inc\sd_sacq_inc.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\sd_acq_top\sd_acq_top.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\Timer_Cmp\Timer_Cmp.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_switch.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\timer_top\timer_top.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_dump_sw.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scan_scale_sw.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\s_acq_change.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_coder.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_state.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\pd_pluse_inc\pd_pluse_inc.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\pd_pluse_top\pd_pluse_top.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP_ON\DUMP_ON.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\cal_load.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\cal_div.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\CAL\CAL.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\topctrlchange.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_state.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_coder.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP\DUMP.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\long_timer.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\clk_div500.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\pllclk\pllclk.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\ClockManagement\ClockManagement.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\add_reg.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\s_clk_div.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\signalclkctrl.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\readata_choice.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\ctrl_addr.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\ten_choice_one.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\signal_acq\signal_acq.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\n_rdclk_syn.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noise_addr.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noiseclk.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noiseclkctrl.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\RAM\RAM.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\link.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\noise_acq\noise_acq.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\n_s_change.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\necount_inc\necount_inc.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\necount_cmp\necount_cmp.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\xwe_xzcs2_syn.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\tri_state.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\reset_module.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\GPMI\GPMI.v"
@I::"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\NMR_TOP\NMR_TOP.v"
Verilog syntax check successful!
Selecting top level module NMR_TOP
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\n_pluse_acq.v":3:7:3:17|Synthesizing module n_pluse_acq

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":1:7:1:16|Synthesizing module plusestate

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":100:31:100:39|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":101:31:101:38|Removing redundant assignment
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Register bit rt_sw is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Register bit sw_acq2 is always 1, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Register bit timecount[16] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Register bit timecount[17] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Register bit timecount[18] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Register bit timecount[19] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Pruning Register bit 19 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Pruning Register bit 18 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Pruning Register bit 17 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":144:0:144:5|Pruning Register bit 16 of timecount[19:0] 

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_change.v":3:7:3:16|Synthesizing module dds_change

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_change.v":61:40:61:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_change.v":62:40:62:47|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\qq_state.v":2:8:2:15|Synthesizing module qq_state

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\qq_coder.v":2:7:2:14|Synthesizing module qq_coder

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1163:7:1163:9|Synthesizing module GND

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_timer.v":2:7:2:15|Synthesizing module bri_timer

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_timer.v":45:31:45:35|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_coder.v":2:7:2:15|Synthesizing module bri_coder

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_coder.v":52:27:52:27|Removing redundant assignment
@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1864:7:1864:9|Synthesizing module VCC

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\qq_timer.v":2:7:2:14|Synthesizing module qq_timer

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_state.v":2:8:2:16|Synthesizing module bri_state

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_state.v":55:28:55:29|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\para_load.v":2:7:2:17|Synthesizing module bri_qq_load

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\para_load.v":40:31:40:39|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\para_load.v":41:31:41:38|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\para_load.v":42:31:42:38|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\para_load.v":43:31:43:38|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\PLUSE\PLUSE.v":5:7:5:11|Synthesizing module PLUSE

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\PLUSE\PLUSE.v":119:8:119:10|Pruning instance VCC - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\PLUSE\PLUSE.v":93:8:93:10|Pruning instance GND - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_timer.v":2:7:2:15|Synthesizing module dds_timer

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":2:7:2:15|Synthesizing module dds_state

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":83:39:83:42|Removing redundant assignment
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[0] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[33] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[34] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[35] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[36] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[37] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[38] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[39] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para_reg[40] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 40 of para_reg[40:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 39 of para_reg[40:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 38 of para_reg[40:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 37 of para_reg[40:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 36 of para_reg[40:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 35 of para_reg[40:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 34 of para_reg[40:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 33 of para_reg[40:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 0 of para_reg[40:0] 

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_coder.v":2:7:2:15|Synthesizing module dds_coder

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DDS\DDS.v":5:7:5:9|Synthesizing module DDS

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DDS\DDS.v":37:8:37:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DDS\DDS.v":36:8:36:10|Pruning instance VCC - not in use ...

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":2:7:2:10|Synthesizing module AND2

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\top_code.v":1:7:1:14|Synthesizing module top_code

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_sustain_timer.v":2:7:2:24|Synthesizing module dump_sustain_timer

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\nsctrl_choice.v":3:7:3:19|Synthesizing module nsctrl_choice

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1464:7:1464:9|Synthesizing module OR2

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\1ms_dump_choice.v":2:7:2:21|Synthesizing module state1ms_choice

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\off_on_state.v":2:7:2:18|Synthesizing module off_on_state

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\off_on_coder.v":2:7:2:18|Synthesizing module off_on_coder

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\off_on_timer.v":2:7:2:18|Synthesizing module off_on_timer

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP_OFF\DUMP_OFF.v":5:7:5:14|Synthesizing module DUMP_OFF

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP_OFF\DUMP_OFF.v":31:8:31:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP_OFF\DUMP_OFF.v":25:8:25:10|Pruning instance VCC - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v":2:7:2:19|Synthesizing module sd_sacq_coder

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v":108:34:108:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v":109:34:109:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v":110:34:110:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v":111:34:111:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v":112:34:112:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v":113:34:113:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_coder.v":114:34:114:46|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_state.v":2:8:2:20|Synthesizing module sd_sacq_state

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1929:7:1929:10|Synthesizing module XOR2

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":20:7:20:10|Synthesizing module AND3

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1283:7:1283:9|Synthesizing module INV

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\sd_sacq_inc\sd_sacq_inc.v":5:7:5:17|Synthesizing module sd_sacq_inc

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_timer.v":2:7:2:19|Synthesizing module sd_sacq_timer

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\sd_acq_top\sd_acq_top.v":5:7:5:16|Synthesizing module sd_acq_top

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\sd_acq_top\sd_acq_top.v":99:8:99:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\sd_acq_top\sd_acq_top.v":77:8:77:10|Pruning instance VCC - not in use ...

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1470:7:1470:10|Synthesizing module OR2A

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1905:7:1905:11|Synthesizing module XNOR2

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1374:7:1374:12|Synthesizing module NAND3A

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1416:7:1416:11|Synthesizing module NOR3A

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":104:7:104:10|Synthesizing module AO1C

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":86:7:86:9|Synthesizing module AO1

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":110:7:110:10|Synthesizing module AO1D

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1398:7:1398:11|Synthesizing module NOR2A

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\Timer_Cmp\Timer_Cmp.v":5:7:5:15|Synthesizing module Timer_Cmp

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\timer.v":21:7:21:11|Synthesizing module timer

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_switch.v":3:7:3:18|Synthesizing module state_switch

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\timer_top\timer_top.v":5:7:5:15|Synthesizing module timer_top

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\timer_top\timer_top.v":123:8:123:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\timer_top\timer_top.v":122:8:122:10|Pruning instance VCC - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_dump_sw.v":1:7:1:17|Synthesizing module bri_dump_sw

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scan_scale_sw.v":2:7:2:19|Synthesizing module scan_scale_sw

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scan_scale_sw.v":39:41:39:47|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\s_acq_change.v":3:7:3:18|Synthesizing module s_acq_change

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\s_acq_change.v":83:41:83:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\s_acq_change.v":84:41:84:45|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\s_acq_change.v":86:41:86:48|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\s_acq_change.v":87:41:87:50|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":3:7:3:15|Synthesizing module scanstate

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":87:28:87:34|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":88:28:88:34|Removing redundant assignment
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Register bit sw_acq1 is always 1, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Register bit timecount[16] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Register bit timecount[17] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Register bit timecount[18] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Register bit timecount[19] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Pruning Register bit 19 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Pruning Register bit 18 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Pruning Register bit 17 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":127:0:127:5|Pruning Register bit 16 of timecount[19:0] 

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":3:7:3:15|Synthesizing module state_1ms

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":99:32:99:41|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":100:32:100:40|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":101:32:101:41|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":102:32:102:41|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":103:32:103:38|Removing redundant assignment
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit M_DUMPTIME[16] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit M_DUMPTIME[17] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit M_DUMPTIME[18] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit M_DUMPTIME[19] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit PLUSECYCLE[16] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit PLUSECYCLE[17] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit PLUSECYCLE[18] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit PLUSECYCLE[19] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit PLUSETIME[16] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit PLUSETIME[17] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit PLUSETIME[18] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit PLUSETIME[19] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit S_DUMPTIME[16] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit S_DUMPTIME[17] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit S_DUMPTIME[18] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Register bit S_DUMPTIME[19] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 19 of M_DUMPTIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 18 of M_DUMPTIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 17 of M_DUMPTIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 16 of M_DUMPTIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 19 of PLUSECYCLE[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 18 of PLUSECYCLE[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 17 of PLUSECYCLE[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 16 of PLUSECYCLE[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 19 of PLUSETIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 18 of PLUSETIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 17 of PLUSETIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 16 of PLUSETIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 19 of S_DUMPTIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 18 of S_DUMPTIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 17 of S_DUMPTIME[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":66:0:66:5|Pruning Register bit 16 of S_DUMPTIME[19:0] 

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":3:7:3:16|Synthesizing module noisestate

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":81:28:81:34|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":82:28:82:34|Removing redundant assignment
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Register bit sw_acq1 is always 1, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Register bit timecount[16] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Register bit timecount[17] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Register bit timecount[18] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Register bit timecount[19] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Pruning Register bit 19 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Pruning Register bit 18 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Pruning Register bit 17 of timecount[19:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":121:0:121:5|Pruning Register bit 16 of timecount[19:0] 

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v":4:7:4:16|Synthesizing module bridge_div

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v":43:30:43:37|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v":44:30:44:36|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v":72:37:72:42|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_coder.v":1:7:1:20|Synthesizing module pd_pluse_coder

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_coder.v":58:35:58:48|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_coder.v":59:35:59:48|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_coder.v":60:35:60:48|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_state.v":1:8:1:21|Synthesizing module pd_pluse_state

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\pd_pluse_inc\pd_pluse_inc.v":5:7:5:18|Synthesizing module pd_pluse_inc

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_timer.v":2:7:2:20|Synthesizing module pd_pluse_timer

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\pd_pluse_top\pd_pluse_top.v":5:7:5:18|Synthesizing module pd_pluse_top

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\pd_pluse_top\pd_pluse_top.v":80:8:80:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\pd_pluse_top\pd_pluse_top.v":63:8:63:10|Pruning instance VCC - not in use ...

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1482:7:1482:9|Synthesizing module OR3

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP_ON\DUMP_ON.v":5:7:5:13|Synthesizing module DUMP_ON

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP_ON\DUMP_ON.v":31:8:31:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP_ON\DUMP_ON.v":25:8:25:10|Pruning instance VCC - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\cal_load.v":2:7:2:14|Synthesizing module cal_load

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\cal_load.v":22:29:22:40|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\cal_div.v":2:7:2:13|Synthesizing module cal_div

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\cal_div.v":40:43:40:45|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\CAL\CAL.v":5:7:5:9|Synthesizing module CAL

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\CAL\CAL.v":34:8:34:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\CAL\CAL.v":27:8:27:10|Pruning instance VCC - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\topctrlchange.v":3:7:3:19|Synthesizing module topctrlchange

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\topctrlchange.v":102:40:102:47|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\topctrlchange.v":103:40:103:44|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\topctrlchange.v":104:40:104:48|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\topctrlchange.v":105:40:105:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\topctrlchange.v":106:40:106:46|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_state.v":2:7:2:16|Synthesizing module dump_state

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_coder.v":2:7:2:16|Synthesizing module dump_coder

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_coder.v":70:27:70:31|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_coder.v":71:27:71:31|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_coder.v":72:27:72:31|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_coder.v":73:27:73:31|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_coder.v":74:27:74:31|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_coder.v":75:27:75:31|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_timer.v":2:7:2:16|Synthesizing module dump_timer

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP\DUMP.v":5:7:5:10|Synthesizing module DUMP

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP\DUMP.v":73:8:73:10|Pruning instance VCC - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\DUMP\DUMP.v":55:8:55:10|Pruning instance GND - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\long_timer.v":3:7:3:16|Synthesizing module long_timer

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\long_timer.v":63:41:63:46|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\clk_div500.v":2:7:2:16|Synthesizing module clk_div500

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\clk_div500.v":56:37:56:42|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\clk_div500.v":61:33:61:37|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\clk_div500.v":62:32:62:37|Removing redundant assignment
@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":2447:7:2447:9|Synthesizing module PLL

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\pllclk\pllclk.v":5:7:5:12|Synthesizing module pllclk

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\ClockManagement\ClockManagement.v":5:7:5:21|Synthesizing module ClockManagement

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\ClockManagement\ClockManagement.v":36:8:36:10|Pruning instance GND - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\add_reg.v":3:7:3:13|Synthesizing module add_reg

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\s_clk_div.v":3:7:3:16|Synthesizing module s_clk_div4

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\signalclkctrl.v":3:7:3:19|Synthesizing module signalclkctrl

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\signalclkctrl.v":59:20:59:23|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\signalclkctrl.v":60:26:60:35|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\signalclkctrl.v":61:25:61:33|Removing redundant assignment
@W: CL169 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\signalclkctrl.v":49:0:49:5|Pruning Register stripdata[11:0] 

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\readata_choice.v":3:7:3:18|Synthesizing module rdata_choice

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\ctrl_addr.v":3:7:3:15|Synthesizing module ctrl_addr

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\ctrl_addr.v":27:17:27:23|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\ten_choice_one.v":3:7:3:20|Synthesizing module ten_choice_one

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\signal_acq\signal_acq.v":5:7:5:16|Synthesizing module signal_acq

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\signal_acq\signal_acq.v":408:8:408:10|Pruning instance VCC - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\signal_acq\signal_acq.v":327:8:327:10|Pruning instance GND - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\n_rdclk_syn.v":2:7:2:17|Synthesizing module n_rdclk_syn

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noise_addr.v":3:7:3:16|Synthesizing module noise_addr

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noiseclk.v":3:7:3:14|Synthesizing module noiseclk

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noiseclk.v":39:20:39:27|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noiseclk.v":40:20:40:26|Removing redundant assignment
@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noiseclkctrl.v":3:7:3:18|Synthesizing module noiseclkctrl

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noiseclkctrl.v":29:19:29:22|Removing redundant assignment
@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1325:7:1325:9|Synthesizing module MX2

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1349:7:1349:11|Synthesizing module NAND2

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1392:7:1392:10|Synthesizing module NOR2

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":2086:8:2086:16|Synthesizing module RAM512X18

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":1953:7:1953:10|Synthesizing module BUFF

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":8:7:8:11|Synthesizing module AND2A

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":923:7:923:10|Synthesizing module DFN1

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\RAM\RAM.v":5:7:5:9|Synthesizing module RAM

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\RAM\RAM.v":994:9:994:19|Pruning instance AFF1_1_inst - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\RAM\RAM.v":986:9:986:19|Pruning instance AFF1_0_inst - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\RAM\RAM.v":859:9:859:19|Pruning instance AFF1_2_inst - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\RAM\RAM.v":327:9:327:19|Pruning instance AFF1_3_inst - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\link.v":3:7:3:10|Synthesizing module link

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\noise_acq\noise_acq.v":5:7:5:15|Synthesizing module noise_acq

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\noise_acq\noise_acq.v":59:8:59:10|Pruning instance VCC - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\n_s_change.v":3:7:3:16|Synthesizing module n_s_change

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v":5:7:5:22|Synthesizing module Signal_Noise_Acq

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v":139:8:139:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v":84:8:84:10|Pruning instance VCC - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\necount_inc\necount_inc.v":5:7:5:17|Synthesizing module necount_inc

@N: CG364 :"d:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v":122:7:122:10|Synthesizing module AOI1

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\smartgen\necount_cmp\necount_cmp.v":5:7:5:17|Synthesizing module necount_cmp

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":19:7:19:16|Synthesizing module scalestate

@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":270:39:270:49|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":271:39:271:50|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":272:39:272:46|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":273:39:273:48|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":280:39:280:45|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":281:39:281:44|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":282:39:282:47|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":283:39:283:48|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":284:39:284:49|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":285:39:285:52|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":286:39:286:53|Removing redundant assignment
@N: CG179 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":288:43:288:47|Removing redundant assignment
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":358:0:358:5|Register bit s_acqnum[12] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":358:0:358:5|Register bit s_acqnum[13] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":358:0:358:5|Register bit s_acqnum[14] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":358:0:358:5|Register bit s_acqnum[15] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":358:0:358:5|Pruning Register bit 15 of s_acqnum[15:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":358:0:358:5|Pruning Register bit 14 of s_acqnum[15:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":358:0:358:5|Pruning Register bit 13 of s_acqnum[15:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":358:0:358:5|Pruning Register bit 12 of s_acqnum[15:0] 

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\xwe_xzcs2_syn.v":2:7:2:19|Synthesizing module xwe_xzcs2_syn

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\tri_state.v":3:7:3:15|Synthesizing module tri_state

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\reset_module.v":22:7:22:18|Synthesizing module rst_n_module

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\GPMI\GPMI.v":5:7:5:10|Synthesizing module GPMI

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\GPMI\GPMI.v":32:8:32:10|Pruning instance GND - not in use ...

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\GPMI\GPMI.v":30:8:30:10|Pruning instance VCC - not in use ...

@N: CG364 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\NMR_TOP\NMR_TOP.v":5:7:5:13|Synthesizing module NMR_TOP

@W: CL168 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\component\work\NMR_TOP\NMR_TOP.v":695:8:695:10|Pruning instance VCC - not in use ...

@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scalestate.v":298:0:298:5|Trying to extract state machine for register CS
Extracted state machine for register CS
State machine has 21 reachable states with original encodings of:
   000000000000000000001
   000000000000000000010
   000000000000000000100
   000000000000000001000
   000000000000000010000
   000000000000000100000
   000000000000001000000
   000000000000010000000
   000000000000100000000
   000000000001000000000
   000000000010000000000
   000000000100000000000
   000000001000000000000
   000000010000000000000
   000000100000000000000
   000001000000000000000
   000010000000000000000
   000100000000000000000
   001000000000000000000
   010000000000000000000
   100000000000000000000
@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dump_state.v":39:0:39:5|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 8 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\pd_pluse_state.v":51:0:51:5|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v":34:0:34:5|Register bit dataall[4] is always 0, optimizing ...
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v":34:0:34:5|Register bit dataall[5] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v":34:0:34:5|Pruning Register bit 5 of dataall[5:0] 

@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bridge_div.v":34:0:34:5|Pruning Register bit 4 of dataall[5:0] 

@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\noisestate.v":90:0:90:5|Trying to extract state machine for register CS
Extracted state machine for register CS
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\state_1ms.v":111:0:111:5|Trying to extract state machine for register CS
Extracted state machine for register CS
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\scanstate.v":96:0:96:5|Trying to extract state machine for register CS
Extracted state machine for register CS
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\sd_acq_state.v":53:0:53:5|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 16 reachable states with original encodings of:
   000000000000000
   000000000000001
   000000000000010
   000000000000100
   000000000001000
   000000000010000
   000000000100000
   000000001000000
   000000010000000
   000000100000000
   000001000000000
   000010000000000
   000100000000000
   001000000000000
   010000000000000
   100000000000000
@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\off_on_state.v":31:0:31:5|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para[40] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 40 of para[40:0] 

@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para[39] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 39 of para[39:0] 

@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para[38] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 38 of para[38:0] 

@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":90:0:90:5|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 9 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL189 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Register bit para[37] is always 0, optimizing ...
@W: CL260 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\dds_state.v":61:0:61:5|Pruning Register bit 37 of para[37:0] 

@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\bri_state.v":46:0:46:5|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 14 reachable states with original encodings of:
   0000000000000
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\qq_state.v":39:0:39:5|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   1000
@N: CL201 :"F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\hdl\plusestate.v":109:0:109:5|Trying to extract state machine for register CS
Extracted state machine for register CS
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@END
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Oct 10 11:27:34 2014

###########################################################]
Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09A-1
Reading constraint file: F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\constraint\NMR_TOP_syn.sdc
Adding property syn_global_buffers, value 9 to view:work.NMR_TOP(verilog)
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[0]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[1]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[2]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[3]
Adding property syn_allow_retiming, value 1, to instance top_code_0.k1
Adding property syn_allow_retiming, value 1, to instance top_code_0.k2
Adding property syn_allow_retiming, value 1, to instance top_code_0.state_1ms_rst_n
Adding property syn_allow_retiming, value 1, to instance top_code_0.scale_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.state_1ms_start
Adding property syn_allow_retiming, value 1, to port top_code_0.scale_start
Adding property syn_allow_retiming, value 1, to port top_code_0.k1
Adding property syn_allow_retiming, value 1, to port top_code_0.k2
Adding property syn_allow_retiming, value 1, to port top_code_0.state_1ms_rst_n
Adding property syn_allow_retiming, value 1, to port top_code_0.state_1ms_start
Adding property syn_allow_retiming, value 1, to port bit top_code_0.relayclose_on[0]
Adding property syn_allow_retiming, value 1, to port bit top_code_0.relayclose_on[1]
Adding property syn_allow_retiming, value 1, to port bit top_code_0.relayclose_on[2]
Adding property syn_allow_retiming, value 1, to port bit top_code_0.relayclose_on[3]

Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[0]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[1]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[2]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[3]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\plusestate.v":144:0:144:5|Removing sequential instance plusestate_0.dump_start,  because it is equivalent to instance plusestate_0.soft_d
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\plusestate.v":144:0:144:5|Removing sequential instance plusestate_0.dumpoff_ctr,  because it is equivalent to instance plusestate_0.tetw_pluse
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\plusestate.v":144:0:144:5|Removing sequential instance plusestate_0.pluse_start,  because it is equivalent to instance plusestate_0.off_test
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\scanstate.v":127:0:127:5|Removing sequential instance scanstate_0.dumpon_ctr,  because it is equivalent to instance scanstate_0.dds_conf
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\scalestate.v":358:0:358:5|Removing sequential instance scalestate_0.state_over_n,  because it is equivalent to instance scalestate_0.tetw_pluse

Available hyper_sources - for debug and ip models
	None Found

Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[0]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[1]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[2]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[3]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[0]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[1]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[2]
Adding property syn_allow_retiming, value 1, to NInstance top_code_0.relayclose_on[3]
Finished RTL optimizations (Time elapsed 0h:00m:01s; Memory used current: 59MB peak: 61MB)

Encoding state machine work.plusestate(verilog)-CS[9:0]
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine work.qq_state(verilog)-cs[4:0]
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0100 -> 01000
   1000 -> 10000
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\bri_timer.v":35:0:35:5|Found counter in view:work.bri_timer(verilog) inst count[7:0]
@N: MF179 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\bri_coder.v":35:13:35:30|Found 8 bit by 8 bit '<' comparator, 'half'
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\qq_timer.v":22:0:22:5|Found counter in view:work.qq_timer(verilog) inst count[4:0]
Encoding state machine work.bri_state(verilog)-cs[13:0]
original code -> new code
   0000000000000 -> 00000000000001
   0000000000001 -> 00000000000010
   0000000000010 -> 00000000000100
   0000000000100 -> 00000000001000
   0000000001000 -> 00000000010000
   0000000010000 -> 00000000100000
   0000000100000 -> 00000001000000
   0000001000000 -> 00000010000000
   0000010000000 -> 00000100000000
   0000100000000 -> 00001000000000
   0001000000000 -> 00010000000000
   0010000000000 -> 00100000000000
   0100000000000 -> 01000000000000
   1000000000000 -> 10000000000000
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\dds_timer.v":22:0:22:5|Found counter in view:work.dds_timer(verilog) inst count[7:0]
Encoding state machine work.dds_state(verilog)-cs[8:0]
original code -> new code
   00000000 -> 000000001
   00000001 -> 000000010
   00000010 -> 000000100
   00000100 -> 000001000
   00001000 -> 000010000
   00010000 -> 000100000
   00100000 -> 001000000
   01000000 -> 010000000
   10000000 -> 100000000
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\dump_sustain_timer.v":23:0:23:5|Found counter in view:work.dump_sustain_timer(verilog) inst count[2:0]
Encoding state machine work.off_on_state(verilog)-cs[2:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\off_on_timer.v":23:0:23:5|Found counter in view:work.off_on_timer(verilog) inst count[4:0]
Encoding state machine work.sd_sacq_state(verilog)-cs[15:0]
original code -> new code
   000000000000000 -> 0000000000000001
   000000000000001 -> 0000000000000010
   000000000000010 -> 0000000000000100
   000000000000100 -> 0000000000001000
   000000000001000 -> 0000000000010000
   000000000010000 -> 0000000000100000
   000000000100000 -> 0000000001000000
   000000001000000 -> 0000000010000000
   000000010000000 -> 0000000100000000
   000000100000000 -> 0000001000000000
   000001000000000 -> 0000010000000000
   000010000000000 -> 0000100000000000
   000100000000000 -> 0001000000000000
   001000000000000 -> 0010000000000000
   010000000000000 -> 0100000000000000
   100000000000000 -> 1000000000000000
@N: MF238 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\timer.v":62:39:62:54|Found 22 bit incrementor, 'un2_timedata[21:0]'
Encoding state machine work.scanstate(verilog)-CS[7:0]
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine work.state_1ms(verilog)-CS[9:0]
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine work.noisestate(verilog)-CS[7:0]
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MF238 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\bridge_div.v":57:15:57:16|Found 6 bit incrementor, 'count_5[5:0]'
Encoding state machine work.pd_pluse_state(verilog)-cs[12:0]
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000
@N: MF238 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\cal_div.v":39:45:39:54|Found 6 bit incrementor, 'un3_count[5:0]'
Encoding state machine work.dump_state(verilog)-cs[7:0]
original code -> new code
   0000000 -> 00000001
   0000001 -> 00000010
   0000010 -> 00000100
   0000100 -> 00001000
   0001000 -> 00010000
   0010000 -> 00100000
   0100000 -> 01000000
   1000000 -> 10000000
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\dump_timer.v":23:0:23:5|Found counter in view:work.dump_timer(verilog) inst count[11:0]
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\long_timer.v":48:0:48:5|Found counter in view:work.long_timer(verilog) inst count[15:0]
@N: MF176 |Default generator successful 
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\signalclkctrl.v":65:0:65:5|Found counter in view:work.signalclkctrl(verilog) inst count[15:0]
@N: MF176 |Default generator successful 
@N: MF179 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\signalclkctrl.v":88:25:88:47|Found 16 bit by 16 bit '<' comparator, 'un1_count_1'
@N: MF238 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\signalclkctrl.v":77:29:77:39|Found 12 bit incrementor, 'un1_stripnum[12:0]'
@N: MF176 |Default generator successful 
@N: MF238 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\ctrl_addr.v":38:17:38:18|Found 4 bit incrementor, 'addrout_3[3:0]'
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\noise_addr.v":16:0:16:5|Found counter in view:work.noise_addr_noise_addr_0(verilog) inst addr[11:0]
@N: MF179 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\noiseclk.v":63:26:63:40|Found 5 bit by 5 bit '<' comparator, 'un1_count'
@N: MF176 |Default generator successful 
@N: MF238 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\noiseclk.v":61:36:61:45|Found 5 bit incrementor, 'un3_count[4:0]'
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\noiseclkctrl.v":32:0:32:5|Found counter in view:work.noiseclkctrl(verilog) inst count[11:0]
@N: MF179 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\noiseclkctrl.v":42:20:42:33|Found 12 bit by 12 bit '<' comparator, 'un1_count'
@N:"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\noise_addr.v":16:0:16:5|Found counter in view:work.noise_addr_noise_addr_1(verilog) inst addr[11:0]
Encoding state machine work.scalestate(verilog)-CS[20:0]
original code -> new code
   000000000000000000001 -> 000000000000000000001
   000000000000000000010 -> 000000000000000000010
   000000000000000000100 -> 000000000000000000100
   000000000000000001000 -> 000000000000000001000
   000000000000000010000 -> 000000000000000010000
   000000000000000100000 -> 000000000000000100000
   000000000000001000000 -> 000000000000001000000
   000000000000010000000 -> 000000000000010000000
   000000000000100000000 -> 000000000000100000000
   000000000001000000000 -> 000000000001000000000
   000000000010000000000 -> 000000000010000000000
   000000000100000000000 -> 000000000100000000000
   000000001000000000000 -> 000000001000000000000
   000000010000000000000 -> 000000010000000000000
   000000100000000000000 -> 000000100000000000000
   000001000000000000000 -> 000001000000000000000
   000010000000000000000 -> 000010000000000000000
   000100000000000000000 -> 000100000000000000000
   001000000000000000000 -> 001000000000000000000
   010000000000000000000 -> 010000000000000000000
   100000000000000000000 -> 100000000000000000000
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\qq_state.v":88:0:88:5|Removing sequential instance Q3Q6_Q4Q5,  because it is equivalent to instance cs[2]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\dds_state.v":144:0:144:5|Removing sequential instance DDS_0.dds_state_0.reset_reg,  because it is equivalent to instance DDS_0.dds_state_0.cs[1]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\sd_acq_state.v":169:0:169:5|Removing sequential instance sd_acq_top_0.sd_sacq_state_0.en1,  because it is equivalent to instance sd_acq_top_0.sd_sacq_state_0.cs[3]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\pd_pluse_state.v":153:0:153:5|Removing sequential instance pd_pluse_top_0.pd_pluse_state_0.en2,  because it is equivalent to instance pd_pluse_top_0.pd_pluse_state_0.cs[6]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\dump_state.v":107:0:107:5|Removing sequential instance DUMP_0.dump_state_0.on_start,  because it is equivalent to instance DUMP_0.dump_state_0.cs[5]
Finished factoring (Time elapsed 0h:00m:04s; Memory used current: 72MB peak: 73MB)

@N: BN116 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\scanstate.v":127:0:127:5|Removing sequential instance scanstate_0.resetout of view:PrimLib.dff(prim) because there are no references to its outputs 
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\pd_pluse_coder.v":80:0:80:5|Removing sequential instance pd_pluse_top_0.pd_pluse_coder_0.i[1],  because it is equivalent to instance sd_acq_top_0.sd_sacq_coder_0.i[1]
Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:05s; Memory used current: 72MB peak: 74MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:06s; Memory used current: 81MB peak: 82MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:07s; Memory used current: 83MB peak: 83MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:17s; Memory used current: 85MB peak: 86MB)

@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_0.off_on_state_0.off_on,  because it is equivalent to instance DUMP_0.off_on_state_0.cs[0]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_0.off_on_state_1.off_on,  because it is equivalent to instance DUMP_0.off_on_state_1.cs[0]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_OFF_1.off_on_state_0.off_on,  because it is equivalent to instance DUMP_OFF_1.off_on_state_0.cs[0]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_ON_0.off_on_state_0.off_on,  because it is equivalent to instance DUMP_ON_0.off_on_state_0.cs[0]
@W: BN132 :"f:\project\tmp\2dnmrecbp\final_one\2d_nmr_ec_fpga_1010\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_OFF_0.off_on_state_0.off_on,  because it is equivalent to instance DUMP_OFF_0.off_on_state_0.cs[0]
Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:18s; Memory used current: 84MB peak: 86MB)

Finished preparing to map (Time elapsed 0h:00m:19s; Memory used current: 93MB peak: 93MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                         Fanout, notes                   
---------------------------------------------------------------------------------------------------
GPMI_0.rst_n_module_0.rst_nr2 / Q                                  198 : 38 asynchronous set/reset 
top_code_0.noise_rst / Q                                           25                              
top_code_0.pluse_rst / Q                                           37                              
n_acq_change_0.n_rst_n / Q                                         46 : 25 asynchronous set/reset  
top_code_0.change[0] / Q                                           40                              
top_code_0.change[1] / Q                                           38                              
top_code_0.scan_rst / Q                                            29                              
bri_dump_sw_0.reset_out / Q                                        41 : 21 asynchronous set/reset  
top_code_0.bridge_load / Q                                         32                              
top_code_0.dds_load / Q                                            72                              
top_code_0.scale_rst / Q                                           190                             
top_code_0.dump_cho[2] / Q                                         30                              
top_code_0.state_1ms_rst_n / Q                                     37                              
top_code_0.n_s_ctrl / Q                                            49                              
timer_top_0.state_switch_0.clk_en_scale / Q                        29                              
s_acq_change_0.s_load / Q                                          25                              
s_acq_change_0.s_rst / Q                                           186 : 185 asynchronous set/reset
scalestate_0.CS[11] / Q                                            32                              
scalestate_0.CS[6] / Q                                             27                              
DDS_0.dds_coder_0.i[0] / Q                                         70                              
xa_pad[0] / Y                                                      33                              
xa_pad[7] / Y                                                      25                              
un1_GPMI_0_1[0] / Y                                                26                              
un1_GPMI_0_1[1] / Y                                                26                              
un1_GPMI_0_1[2] / Y                                                25                              
scalestate_0.NS_0_o3[8] / Y                                        31                              
timer_top_0.state_switch_0.state_start5_0_0_a2_6 / Y               35                              
Signal_Noise_Acq_0.un1_n_s_change_0_1[1] / Y                       25                              
Signal_Noise_Acq_0.signal_acq_0.signal_data_0_iv_i_o17[12] / Y     30                              
DDS_0.dds_state_0.para_reg_18_e / Y                                52                              
DDS_0.dds_state_0.para_reg_34_e / Y                                49                              
DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2 / Y                         37                              
Signal_Noise_Acq_0.signal_acq_0.signal_data_iv_0_a2_14[0] / Y      28                              
===================================================================================================

@N: FP130 |Promoting Net Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0_clk_add on CLKINT  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add_keep 
@N: FP130 |Promoting Net ddsclkout_c on CLKBUF  ddsclkout_pad 
@N: FP130 |Promoting Net net_27 on CLKINT  I_142 
@N: FP130 |Promoting Net top_code_0_scale_rst on CLKINT  I_143 
@N: FP130 |Promoting Net s_acq_change_0_s_rst on CLKINT  I_144 
@N: FP130 |Promoting Net top_code_0_dds_load on CLKINT  I_145 
@N: FP130 |Promoting Net DDS_0.un1_dds_coder_0[0] on CLKINT  I_146 
Replicating Combinational Instance Signal_Noise_Acq_0.signal_acq_0.signal_data_iv_0_a2_14[0], fanout 28 segments 2
Replicating Combinational Instance DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2, fanout 37 segments 2
Replicating Combinational Instance DDS_0.dds_state_0.para_reg_34_e, fanout 49 segments 3
Replicating Combinational Instance DDS_0.dds_state_0.para_reg_18_e, fanout 52 segments 3
Replicating Combinational Instance Signal_Noise_Acq_0.signal_acq_0.signal_data_0_iv_i_o17[12], fanout 30 segments 2
Replicating Combinational Instance Signal_Noise_Acq_0.un1_n_s_change_0_1[1], fanout 25 segments 2
Replicating Combinational Instance timer_top_0.state_switch_0.state_start5_0_0_a2_6, fanout 35 segments 2
Replicating Combinational Instance scalestate_0.NS_0_o3[8], fanout 31 segments 2
Replicating Combinational Instance un1_GPMI_0_1[2], fanout 25 segments 2
Replicating Combinational Instance un1_GPMI_0_1[1], fanout 26 segments 2
Replicating Combinational Instance un1_GPMI_0_1[0], fanout 26 segments 2
Buffering xa_c[7], fanout 25 segments 2
Buffering xa_c[0], fanout 33 segments 2
Replicating Sequential Instance scalestate_0.CS[6], fanout 27 segments 2
Replicating Sequential Instance scalestate_0.CS[11], fanout 32 segments 2
Replicating Sequential Instance s_acq_change_0.s_load, fanout 25 segments 2
Replicating Sequential Instance timer_top_0.state_switch_0.clk_en_scale, fanout 29 segments 2
Replicating Sequential Instance top_code_0.n_s_ctrl, fanout 50 segments 3
Replicating Sequential Instance top_code_0.state_1ms_rst_n, fanout 37 segments 2
Replicating Sequential Instance top_code_0.dump_cho[2], fanout 30 segments 2
Replicating Sequential Instance top_code_0.bridge_load, fanout 32 segments 2
Replicating Sequential Instance bri_dump_sw_0.reset_out, fanout 41 segments 2
Replicating Sequential Instance top_code_0.scan_rst, fanout 29 segments 2
Replicating Sequential Instance top_code_0.change[1], fanout 38 segments 2
Replicating Sequential Instance top_code_0.change[0], fanout 40 segments 2
Replicating Sequential Instance n_acq_change_0.n_rst_n, fanout 46 segments 2
Replicating Sequential Instance top_code_0.pluse_rst, fanout 37 segments 2
Replicating Sequential Instance top_code_0.noise_rst, fanout 25 segments 2
Finished technology mapping (Time elapsed 0h:00m:26s; Memory used current: 99MB peak: 103MB)

@N: MF322 |Retiming summary: 0 registers retimed to 0 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 0

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		None


		#####   END RETIMING REPORT  #####

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:26s; Memory used current: 99MB peak: 103MB)


Added 2 Buffers
Added 29 Cells via replication
	Added 16 Sequential Cells via replication
	Added 13 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:26s; Memory used current: 100MB peak: 103MB)

Writing Analyst data base F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\synthesis\NMR_TOP.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:28s; Memory used current: 97MB peak: 103MB)

Writing EDIF Netlist and constraint files
E-2010.09A-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:29s; Memory used current: 98MB peak: 103MB)

Found clock ddsclkout with period 20.00ns 
Found clock Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout with period 50.00ns 
Found clock Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk with period 20.00ns 
Found clock Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add with period 50.00ns 
Found clock Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout with period 50.00ns 
Found clock ClockManagement_0.pllclk_0.GLA with period 9.09ns 
Found clock clk_5K with period 1000.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Oct 10 11:28:05 2014
#


Top view:               NMR_TOP
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    F:\Project\tmp\2DNMRECBP\Final_One\2D_NMR_EC_FPGA_1010\constraint\NMR_TOP_syn.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: 0.394

                                                            Requested     Estimated     Requested     Estimated                 Clock        Clock 
Starting Clock                                              Frequency     Frequency     Period        Period        Slack       Type         Group 
---------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.pllclk_0.GLA                              110.0 MHz     115.0 MHz     9.091         8.697         0.394       declared     100MHz
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk        50.0 MHz      113.3 MHz     20.000        8.828         5.586       declared     DSP   
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout            20.0 MHz      118.6 MHz     50.000        8.429         20.786      declared     50MHz 
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout         20.0 MHz      99.9 MHz      50.000        10.006        39.994      declared     8MHz  
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     20.0 MHz      27.6 MHz      50.000        36.213        6.894       declared     8MHz  
clk_5K                                                      1.0 MHz       315.6 MHz     1000.000      3.168         996.832     declared     1ML   
ddsclkout                                                   50.0 MHz      112.2 MHz     20.000        8.909         11.091      declared     32MHz 
===================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.pllclk_0.GLA                           |  9.091       0.394    |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           ddsclkout                                                |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  Diff grp    -        |  No paths    -       |  Diff grp    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           clk_5K                                                   |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ddsclkout                                                ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ddsclkout                                                ddsclkout                                                |  20.000      11.091   |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  50.000      31.761   |  50.000      42.942  |  No paths    -      |  25.000      6.894 
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      ddsclkout                                                |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  50.000      39.994   |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  50.000      42.114   |  50.000      41.685  |  No paths    -      |  25.000      20.786
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  No paths    -        |  20.000      11.685  |  No paths    -      |  10.000      5.586 
clk_5K                                                   ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
clk_5K                                                   clk_5K                                                   |  1000.000    996.832  |  No paths    -       |  No paths    -      |  No paths    -     
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: ClockManagement_0.pllclk_0.GLA
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                 Arrival          
Instance                                       Reference                          Type       Pin     Net                Time        Slack
                                               Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------
GPMI_0.xwe_xzcs2_syn_0.code_en                 ClockManagement_0.pllclk_0.GLA     DFN1       Q       GPMI_0_code_en     0.434       0.394
scalestate_0.CS[4]                             ClockManagement_0.pllclk_0.GLA     DFN1       Q       CS[4]              0.550       0.443
scalestate_0.CS[10]                            ClockManagement_0.pllclk_0.GLA     DFN1       Q       CS[10]             0.550       0.475
scalestate_0.CS[11]                            ClockManagement_0.pllclk_0.GLA     DFN1       Q       CS[11]             0.550       0.483
top_code_0.scale_rst                           ClockManagement_0.pllclk_0.GLA     DFN1       Q       scale_rst          0.550       0.618
scalestate_0.CS[17]                            ClockManagement_0.pllclk_0.GLA     DFN1       Q       CS[17]             0.550       0.640
scalestate_0.CS[7]                             ClockManagement_0.pllclk_0.GLA     DFN1       Q       CS[7]              0.550       0.793
ClockManagement_0.clk_div500_0.clk_5M_reg1     ClockManagement_0.pllclk_0.GLA     DFN1       Q       clk_5M_reg1        0.550       0.826
scalestate_0.necount_LE_NE                     ClockManagement_0.pllclk_0.GLA     DFN1       Q       necount_LE_NE      0.550       0.919
ClockManagement_0.long_timer_0.count[0]        ClockManagement_0.pllclk_0.GLA     DFN1E1     Q       count[0]           0.434       0.941
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                   Required          
Instance                       Reference                          Type       Pin     Net                  Time         Slack
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
top_code_0.state_1ms_start     ClockManagement_0.pllclk_0.GLA     DFN1       D       N_93                 8.689        0.394
scalestate_0.timecount[0]      ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[0]      8.663        0.443
scalestate_0.timecount[8]      ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[8]      8.663        0.443
scalestate_0.timecount[10]     ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[10]     8.663        0.443
scalestate_0.timecount[11]     ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[11]     8.663        0.443
scalestate_0.timecount[14]     ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[14]     8.663        0.443
scalestate_0.timecount[15]     ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[15]     8.663        0.443
scalestate_0.timecount[2]      ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[2]      8.689        0.483
scalestate_0.timecount[7]      ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[7]      8.689        0.483
scalestate_0.timecount[9]      ClockManagement_0.pllclk_0.GLA     DFN1E1     D       timecount_18[9]      8.689        0.483
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      8.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.394

    Number of logic level(s):                7
    Starting point:                          GPMI_0.xwe_xzcs2_syn_0.code_en / Q
    Ending point:                            top_code_0.state_1ms_start / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                            Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
GPMI_0.xwe_xzcs2_syn_0.code_en                  DFN1      Q        Out     0.434     0.434       -         
GPMI_0_code_en                                  Net       -        -       1.276     -           10        
top_code_0.un1_state_1ms_rst_n113_28_i_o2       OR2A      A        In      -         1.709       -         
top_code_0.un1_state_1ms_rst_n113_28_i_o2       OR2A      Y        Out     0.401     2.110       -         
N_1558                                          Net       -        -       1.063     -           6         
top_code_0.state_1ms_load_3_i_o2_2              OR2       A        In      -         3.174       -         
top_code_0.state_1ms_load_3_i_o2_2              OR2       Y        Out     0.379     3.553       -         
N_129                                           Net       -        -       0.884     -           4         
top_code_0.un1_state_1ms_rst_n113_43_i_o2_3     OR3A      B        In      -         4.436       -         
top_code_0.un1_state_1ms_rst_n113_43_i_o2_3     OR3A      Y        Out     0.533     4.970       -         
N_151                                           Net       -        -       0.602     -           3         
top_code_0.state_1ms_start_RNO_2                OR3A      C        In      -         5.572       -         
top_code_0.state_1ms_start_RNO_2                OR3A      Y        Out     0.561     6.133       -         
N_190                                           Net       -        -       0.240     -           1         
top_code_0.state_1ms_start_RNO_1                OR3C      C        In      -         6.373       -         
top_code_0.state_1ms_start_RNO_1                OR3C      Y        Out     0.479     6.852       -         
N_1554                                          Net       -        -       0.240     -           1         
top_code_0.state_1ms_start_RNO_0                MX2       S        In      -         7.092       -         
top_code_0.state_1ms_start_RNO_0                MX2       Y        Out     0.358     7.450       -         
N_783                                           Net       -        -       0.240     -           1         
top_code_0.state_1ms_start_RNO                  NOR2B     A        In      -         7.690       -         
top_code_0.state_1ms_start_RNO                  NOR2B     Y        Out     0.365     8.055       -         
N_93                                            Net       -        -       0.240     -           1         
top_code_0.state_1ms_start                      DFN1      D        In      -         8.295       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.697 is 3.912(45.0%) logic and 4.786(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                 Arrival          
Instance                                                 Reference                                                Type       Pin     Net          Time        Slack
                                                         Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10]     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[10]     0.488       5.586
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[8]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[8]      0.488       5.607
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[9]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[9]      0.488       5.710
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[11]     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[11]     0.488       5.766
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[0]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[0]      0.488       7.583
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[1]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[1]      0.488       7.617
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[3]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[3]      0.488       7.617
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[5]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[5]      0.488       7.617
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[7]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[7]      0.488       7.617
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[2]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[2]      0.488       7.651
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                          Required          
Instance                                           Reference                                                Type          Pin     Net                Time         Slack
                                                   Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_0_net      9.825        5.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R1C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_1_net      9.825        5.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R2C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_2_net      9.825        5.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R3C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_3_net      9.825        5.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R4C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_4_net      9.825        5.607
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R8C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_8_net      9.825        5.607
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R12C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_12_net     9.825        5.607
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R5C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_5_net      9.961        5.761
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R6C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_6_net      9.961        5.761
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R7C0      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_7_net      9.961        5.761
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.825

    - Propagation time:                      4.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.586

    Number of logic level(s):                3
    Starting point:                          Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10] / Q
    Ending point:                            Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0 / REN
    The start point is clocked by            Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk [rising] on pin RCLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10]               DFN0C0        Q        Out     0.488     0.488       -         
addr[10]                                                           Net           -        -       1.140     -           7         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_3                        NOR2          B        In      -         1.628       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_3                        NOR2          Y        Out     0.483     2.110       -         
NOR2_3_Y                                                           Net           -        -       0.884     -           4         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRB_0_inst     NAND2         B        In      -         2.994       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRB_0_inst     NAND2         Y        Out     0.386     3.380       -         
ENABLE_ADDRB_0_net                                                 Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORB_GATE_0_inst               OR2           A        In      -         3.620       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORB_GATE_0_inst               OR2           Y        Out     0.379     3.999       -         
BLKB_EN_0_net                                                      Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0                      RAM512X18     REN      In      -         4.239       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.414 is 1.911(43.3%) logic and 2.504(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                               Arrival           
Instance                                                 Reference                                            Type       Pin     Net            Time        Slack 
                                                         Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10]     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[10]     0.488       20.786
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[8]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[8]      0.488       20.806
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[9]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[9]      0.488       20.870
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[11]     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[11]     0.488       20.894
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[0]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[0]      0.488       22.584
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[1]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[1]      0.488       22.618
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[3]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[3]      0.488       22.618
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[5]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[5]      0.488       22.618
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[7]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[7]      0.488       22.618
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[2]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[2]      0.488       22.652
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                      Required           
Instance                                           Reference                                            Type          Pin     Net                Time         Slack 
                                                   Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_0_net      24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R1C0      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_1_net      24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R2C0      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_2_net      24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R3C0      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_3_net      24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R4C0      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_4_net      24.909       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R5C0      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_5_net      24.909       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R6C0      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_6_net      24.909       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R7C0      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_7_net      24.909       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R12C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_12_net     24.909       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R13C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_13_net     24.909       20.786
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.948

    - Propagation time:                      4.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.786

    Number of logic level(s):                3
    Starting point:                          Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10] / Q
    Ending point:                            Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0 / WEN
    The start point is clocked by            Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout [rising] on pin WCLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10]               DFN0C0        Q        Out     0.488     0.488       -         
addr_0[10]                                                         Net           -        -       1.063     -           6         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_1                        NOR2          B        In      -         1.551       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_1                        NOR2          Y        Out     0.483     2.034       -         
NOR2_1_Y                                                           Net           -        -       0.884     -           4         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRA_0_inst     NAND2         B        In      -         2.918       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRA_0_inst     NAND2         Y        Out     0.386     3.303       -         
ENABLE_ADDRA_0_net                                                 Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORA_GATE_0_inst               OR2           A        In      -         3.543       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORA_GATE_0_inst               OR2           Y        Out     0.379     3.922       -         
BLKA_EN_0_net                                                      Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0                      RAM512X18     WEN      In      -         4.162       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.214 is 1.787(42.4%) logic and 2.427(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                                   Arrival           
Instance                                                      Reference                                               Type         Pin     Net           Time        Slack 
                                                              Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[1]      0.434       39.994
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[2]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[2]      0.434       40.039
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[0]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       Q       count[0]      0.434       40.068
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[14]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[14]     0.550       41.087
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[6]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[6]      0.550       41.154
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[10]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[10]     0.550       41.154
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[3]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[3]      0.434       41.231
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[4]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[4]      0.434       41.234
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[7]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[7]      0.550       41.273
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[13]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[13]     0.550       41.290
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                        Required           
Instance                                                      Reference                                               Type         Pin     Net                Time         Slack 
                                                              Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     D       count_n15          49.598       39.994
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[14]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     D       count_n14          49.598       40.354
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.entop         Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       D       entop_RNO          49.598       40.467
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[0]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       D       count_RNO_0[0]     49.598       40.488
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[13]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     D       count_n13          49.598       40.748
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[12]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     D       count_n12          49.598       41.108
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     E       enclk8             49.676       41.170
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[2]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     E       enclk8             49.676       41.170
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[3]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     E       enclk8             49.676       41.170
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[4]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     E       enclk8             49.676       41.170
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.598

    - Propagation time:                      9.604
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 39.994

    Number of logic level(s):                8
    Starting point:                          Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1] / Q
    Ending point:                            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15] / D
    The start point is clocked by            Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout [rising] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout [rising] on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]               DFN1E1C0     Q        Out     0.434     0.434       -         
count[1]                                                               Net          -        -       1.140     -           7         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIJ0PN[2]       OR3C         B        In      -         1.573       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIJ0PN[2]       OR3C         Y        Out     0.466     2.039       -         
count_c2                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIQVK71[4]      OR3B         C        In      -         2.641       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIQVK71[4]      OR3B         Y        Out     0.561     3.202       -         
count_c4                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI5FHN1[5]      OR3B         C        In      -         3.804       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI5FHN1[5]      OR3B         Y        Out     0.561     4.365       -         
count_c6                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIKEE72[8]      OR3B         C        In      -         4.967       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIKEE72[8]      OR3B         Y        Out     0.561     5.528       -         
count_c8                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIEN9G2[10]     OR3B         C        In      -         6.130       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIEN9G2[10]     OR3B         Y        Out     0.561     6.691       -         
count_c10                                                              Net          -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIGA6H2[11]     NOR2A        B        In      -         6.979       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIGA6H2[11]     NOR2A        Y        Out     0.304     7.283       -         
count_c11                                                              Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNINGVI2[13]     NOR3C        B        In      -         7.885       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNINGVI2[13]     NOR3C        Y        Out     0.466     8.351       -         
count_c13                                                              Net          -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNO[15]          AX1C         B        In      -         8.639       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNO[15]          AX1C         Y        Out     0.724     9.364       -         
count_n15                                                              Net          -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15]              DFN1E1C0     D        In      -         9.604       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.006 is 5.038(50.4%) logic and 4.968(49.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                                          Arrival           
Instance                                                   Reference                                                   Type       Pin     Net                Time        Slack 
                                                           Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0P0     Q       addrout[0]         0.393       6.894 
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[2]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[2]         0.393       6.915 
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[1]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[1]         0.488       7.349 
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[3]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[3]         0.488       7.453 
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_0[0]     0.434       31.761
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_6[0]     0.550       32.034
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[1]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_0[1]     0.434       32.396
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[1]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_6[1]     0.550       32.815
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_1[0]     0.434       33.102
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[2]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_0[2]     0.550       33.275
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                                  Required          
Instance                                                    Reference                                                   Type       Pin     Net                        Time         Slack
                                                            Clock                                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       un3_addresult[18]          24.598       6.894
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[17]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       un3_addresult[17]          24.598       6.899
Signal_Noise_Acq_0.signal_acq_0.add_reg_0.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       un3_addresult[18]          24.598       7.349
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[16]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       un3_addresult[16]          24.598       7.491
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[19]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       un3_addresult[19]          24.598       7.510
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       un3_addresult[18]          24.598       7.515
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I18_S_0     24.598       7.608
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[17]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I17_S_0     24.598       7.613
Signal_Noise_Acq_0.signal_acq_0.add_reg_4.addresult[17]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       un3_addresult[17]          24.598       7.698
Signal_Noise_Acq_0.signal_acq_0.add_reg_4.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       un3_addresult[18]          24.598       7.698
========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.598

    - Propagation time:                      17.704
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.894

    Number of logic level(s):                19
    Starting point:                          Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[0] / Q
    Ending point:                            Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[18] / D
    The start point is clocked by            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add [rising] on pin CLK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                    Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[0]                                  DFN0P0     Q        Out     0.393     0.393       -         
addrout[0]                                                                              Net        -        -       1.063     -           6         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.datafive_0_a2_2[0]                     OR2B       B        In      -         1.456       -         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.datafive_0_a2_2[0]                     OR2B       Y        Out     0.386     1.842       -         
N_212                                                                                   Net        -        -       0.955     -           5         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I1_CO1_0         AO1D       C        In      -         2.797       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I1_CO1_0         AO1D       Y        Out     0.472     3.269       -         
ADD_20x20_slow_I1_CO1_0                                                                 Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I1_CO1           NOR3A      C        In      -         3.510       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I1_CO1           NOR3A      Y        Out     0.535     4.044       -         
N228                                                                                    Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I2_un5_CO1       NOR2B      B        In      -         4.647       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I2_un5_CO1       NOR2B      Y        Out     0.386     5.032       -         
I2_un5_CO1                                                                              Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I2_un1_CO1       NOR2       B        In      -         5.272       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I2_un1_CO1       NOR2       Y        Out     0.384     5.656       -         
I2_un1_CO1                                                                              Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I3_CO1_0         AO1B       B        In      -         6.259       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I3_CO1_0         AO1B       Y        Out     0.445     6.704       -         
ADD_20x20_slow_I3_CO1_0                                                                 Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I3_CO1           OR2B       B        In      -         6.944       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I3_CO1           OR2B       Y        Out     0.469     7.412       -         
N232                                                                                    Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I4_un1_CO1       MAJ3       A        In      -         7.701       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I4_un1_CO1       MAJ3       Y        Out     0.296     7.997       -         
I4_un1_CO1                                                                              Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I5_CO1           MAJ3       A        In      -         8.285       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I5_CO1           MAJ3       Y        Out     0.296     8.581       -         
N236                                                                                    Net        -        -       0.884     -           4         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult_RNI81LM8[7]                         MIN3       B        In      -         9.465       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult_RNI81LM8[7]                         MIN3       Y        Out     0.735     10.199      -         
d_N_4_0                                                                                 Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult_RNIONQ09[8]                         AO18       C        In      -         10.439      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult_RNIONQ09[8]                         AO18       Y        Out     0.415     10.855      -         
addresult_RNIONQ09[8]                                                                   Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I8_un1_CO1_1     MX2        A        In      -         11.095      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I8_un1_CO1_1     MX2        Y        Out     0.424     11.519      -         
I8_un1_CO1                                                                              Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I9_CO1           MAJ3       A        In      -         11.807      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I9_CO1           MAJ3       Y        Out     0.296     12.103      -         
N244                                                                                    Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I10_un1_CO1      MAJ3       A        In      -         12.391      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I10_un1_CO1      MAJ3       Y        Out     0.296     12.687      -         
I10_un1_CO1                                                                             Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult_RNIUR7QJ[11]                        MIN3       A        In      -         12.976      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult_RNIUR7QJ[11]                        MIN3       Y        Out     0.296     13.271      -         
r_N_7                                                                                   Net        -        -       0.884     -           4         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I13_CO1          OR3B       C        In      -         14.155      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I13_CO1          OR3B       Y        Out     0.561     14.716      -         
N254                                                                                    Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I15_CO1          OR3B       C        In      -         15.318      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I15_CO1          OR3B       Y        Out     0.561     15.879      -         
N262                                                                                    Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I16_un1_CO1      NOR2A      B        In      -         16.167      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I16_un1_CO1      NOR2A      Y        Out     0.304     16.471      -         
I16_un1_CO1                                                                             Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I18_S_0          AX1C       A        In      -         16.759      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I18_S_0          AX1C       Y        Out     0.705     17.464      -         
un3_addresult[18]                                                                       Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[18]                                 DFN1C0     D        In      -         17.704      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 18.106 is 9.055(50.0%) logic and 9.051(50.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clk_5K
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                    Arrival            
Instance                          Reference     Type     Pin     Net          Time        Slack  
                                  Clock                                                          
-------------------------------------------------------------------------------------------------
dump_sustain_timer_0.count[0]     clk_5K        DFN1     Q       count[0]     0.550       996.832
dump_sustain_timer_0.count[1]     clk_5K        DFN1     Q       count[1]     0.550       997.230
dump_sustain_timer_0.count[2]     clk_5K        DFN1     Q       count[2]     0.550       998.026
=================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                     Required            
Instance                          Reference     Type     Pin     Net           Time         Slack  
                                  Clock                                                            
---------------------------------------------------------------------------------------------------
dump_sustain_timer_0.count[2]     clk_5K        DFN1     D       N_8           999.572      996.832
dump_sustain_timer_0.start        clk_5K        DFN1     D       start_RNO     999.572      996.943
dump_sustain_timer_0.count[1]     clk_5K        DFN1     D       N_6           999.572      997.588
dump_sustain_timer_0.count[0]     clk_5K        DFN1     D       count_n0      999.598      997.826
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.572

    - Propagation time:                      2.740
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.832

    Number of logic level(s):                2
    Starting point:                          dump_sustain_timer_0.count[0] / Q
    Ending point:                            dump_sustain_timer_0.count[2] / D
    The start point is clocked by            clk_5K [rising] on pin CLK
    The end   point is clocked by            clk_5K [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
dump_sustain_timer_0.count[0]             DFN1      Q        Out     0.550     0.550       -         
count[0]                                  Net       -        -       0.602     -           3         
dump_sustain_timer_0.count_RNI9I5E[1]     NOR2B     B        In      -         1.153       -         
dump_sustain_timer_0.count_RNI9I5E[1]     NOR2B     Y        Out     0.469     1.621       -         
N_9                                       Net       -        -       0.288     -           2         
dump_sustain_timer_0.count_RNO[2]         XA1B      A        In      -         1.909       -         
dump_sustain_timer_0.count_RNO[2]         XA1B      Y        Out     0.591     2.500       -         
N_8                                       Net       -        -       0.240     -           1         
dump_sustain_timer_0.count[2]             DFN1      D        In      -         2.740       -         
=====================================================================================================
Total path delay (propagation time + setup) of 3.168 is 2.038(64.3%) logic and 1.131(35.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ddsclkout
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                          Arrival           
Instance                                   Reference     Type         Pin     Net            Time        Slack 
                                           Clock                                                               
---------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_timer_0.count[14]     ddsclkout     DFN1C0       Q       count[14]      0.550       11.091
sd_acq_top_0.sd_sacq_timer_0.count[11]     ddsclkout     DFN1C0       Q       count[11]      0.550       11.261
bridge_div_0.count[2]                      ddsclkout     DFN1C0       Q       count[2]       0.550       11.271
bridge_div_0.count[1]                      ddsclkout     DFN1C0       Q       count[1]       0.550       11.285
sd_acq_top_0.sd_sacq_timer_0.count[20]     ddsclkout     DFN1C0       Q       count[20]      0.550       11.316
sd_acq_top_0.sd_sacq_timer_0.count[15]     ddsclkout     DFN1C0       Q       count[15]      0.550       11.317
sd_acq_top_0.sd_sacq_timer_0.count[5]      ddsclkout     DFN1C0       Q       count_1[5]     0.550       11.346
PLUSE_0.bri_timer_0.count[1]               ddsclkout     DFN1E1C0     Q       count_0[1]     0.434       11.401
sd_acq_top_0.sd_sacq_timer_0.count[2]      ddsclkout     DFN1C0       Q       count_4[2]     0.550       11.452
sd_acq_top_0.sd_sacq_timer_0.count[0]      ddsclkout     DFN1C0       Q       count_4[0]     0.550       11.458
===============================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                          Required           
Instance                               Reference     Type       Pin     Net              Time         Slack 
                                       Clock                                                                
------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_coder_0.i[9]      ddsclkout     DFN1       D       i_RNO[9]         19.598       11.091
sd_acq_top_0.sd_sacq_coder_0.i[10]     ddsclkout     DFN1       D       i_RNO[10]        19.598       11.261
bridge_div_0.count[4]                  ddsclkout     DFN1C0     D       count_5[4]       19.598       11.271
bridge_div_0.count[5]                  ddsclkout     DFN1C0     D       count_5[5]       19.598       11.285
PLUSE_0.bri_timer_0.count[0]           ddsclkout     DFN1C0     D       count_RNO[0]     19.598       11.401
sd_acq_top_0.sd_sacq_coder_0.i[8]      ddsclkout     DFN1       D       i_RNO[8]         19.598       11.809
sd_acq_top_0.sd_sacq_coder_0.i[7]      ddsclkout     DFN1       D       i_RNO[7]         19.598       11.840
bridge_div_0.count[2]                  ddsclkout     DFN1C0     D       count_5[2]       19.598       11.941
bridge_div_0.count[3]                  ddsclkout     DFN1C0     D       count_5[3]       19.598       11.965
CAL_0.cal_div_0.cal                    ddsclkout     DFN1       D       cal_RNO          19.572       12.261
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.598

    - Propagation time:                      8.506
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.091

    Number of logic level(s):                8
    Starting point:                          sd_acq_top_0.sd_sacq_timer_0.count[14] / Q
    Ending point:                            sd_acq_top_0.sd_sacq_coder_0.i[9] / D
    The start point is clocked by            ddsclkout [rising] on pin CLK
    The end   point is clocked by            ddsclkout [rising] on pin CLK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                        Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_timer_0.count[14]                      DFN1C0     Q        Out     0.550     0.550       -         
count[14]                                                   Net        -        -       1.246     -           9         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIJBK8[14]      XA1C       B        In      -         1.796       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIJBK8[14]      XA1C       Y        Out     0.469     2.265       -         
i_reg18_NE_i_a2_0[0]                                        Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIGRTF[0]       XA1A       C        In      -         2.505       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIGRTF[0]       XA1A       Y        Out     0.532     3.037       -         
i_reg18_NE_i_a2_8[0]                                        Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI2SGU[0]       NOR3C      C        In      -         3.277       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI2SGU[0]       NOR3C      Y        Out     0.479     3.756       -         
i_reg18_NE_i_a2_12[0]                                       Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIK11D2[12]     NOR3C      C        In      -         3.996       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIK11D2[12]     NOR3C      Y        Out     0.479     4.475       -         
i_reg18_NE_i_a2_15[0]                                       Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNINRQS3[10]     OR2B       A        In      -         4.715       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNINRQS3[10]     OR2B       Y        Out     0.384     5.099       -         
N_579                                                       Net        -        -       0.884     -           4         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data3_RNILKGMB[10]     NOR3C      B        In      -         5.983       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data3_RNILKGMB[10]     NOR3C      Y        Out     0.466     6.449       -         
un1_count_6                                                 Net        -        -       0.602     -           3         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data5_RNIFAIGJ[10]     OR3C       A        In      -         7.051       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data5_RNIFAIGJ[10]     OR3C       Y        Out     0.392     7.443       -         
un1_count_10                                                Net        -        -       0.288     -           2         
sd_acq_top_0.sd_sacq_coder_0.i_RNO[9]                       NOR3A      C        In      -         7.732       -         
sd_acq_top_0.sd_sacq_coder_0.i_RNO[9]                       NOR3A      Y        Out     0.535     8.266       -         
i_RNO[9]                                                    Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.i[9]                           DFN1       D        In      -         8.506       -         
========================================================================================================================
Total path delay (propagation time + setup) of 8.909 is 4.688(52.6%) logic and 4.221(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A3P1000_PQFP208_-2
Report for cell NMR_TOP.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    53      1.0       53.0
             AND2A    17      1.0       17.0
              AND3   133      1.0      133.0
               AO1    30      1.0       30.0
              AO13     2      1.0        2.0
              AO18    10      1.0       10.0
              AO1A    19      1.0       19.0
              AO1B    32      1.0       32.0
              AO1C    57      1.0       57.0
              AO1D    41      1.0       41.0
              AOI1    23      1.0       23.0
             AOI1A    15      1.0       15.0
             AOI1B   135      1.0      135.0
               AX1    24      1.0       24.0
              AX1A     1      1.0        1.0
              AX1B     7      1.0        7.0
              AX1C    37      1.0       37.0
              AX1D     8      1.0        8.0
              AX1E    10      1.0       10.0
             AXOI7     1      1.0        1.0
              BUFF    21      1.0       21.0
            CLKINT     6      0.0        0.0
               GND   104      0.0        0.0
               INV     7      1.0        7.0
              MAJ3    63      1.0       63.0
              MIN3    12      1.0       12.0
               MX2   398      1.0      398.0
              MX2A    15      1.0       15.0
              MX2B     8      1.0        8.0
              MX2C   114      1.0      114.0
             NAND2    33      1.0       33.0
            NAND3A    28      1.0       28.0
              NOR2   226      1.0      226.0
             NOR2A   245      1.0      245.0
             NOR2B   357      1.0      357.0
              NOR3   114      1.0      114.0
             NOR3A   116      1.0      116.0
             NOR3B    85      1.0       85.0
             NOR3C   332      1.0      332.0
               OA1    60      1.0       60.0
              OA1A    26      1.0       26.0
              OA1B    49      1.0       49.0
              OA1C    37      1.0       37.0
              OAI1    37      1.0       37.0
               OR2   178      1.0      178.0
              OR2A   177      1.0      177.0
              OR2B   200      1.0      200.0
               OR3    30      1.0       30.0
              OR3A   122      1.0      122.0
              OR3B    45      1.0       45.0
              OR3C   185      1.0      185.0
               PLL     1      0.0        0.0
               VCC   104      0.0        0.0
               XA1     4      1.0        4.0
              XA1A   129      1.0      129.0
              XA1B    41      1.0       41.0
              XA1C    22      1.0       22.0
             XNOR2   338      1.0      338.0
             XNOR3    10      1.0       10.0
              XO1A     1      1.0        1.0
              XOR2   164      1.0      164.0
              XOR3    90      1.0       90.0


            DFN0C0    27      1.0       27.0
            DFN0P0     1      1.0        1.0
              DFN1   546      1.0      546.0
            DFN1C0   219      1.0      219.0
            DFN1E0   305      1.0      305.0
          DFN1E0C0     2      1.0        2.0
            DFN1E1   955      1.0      955.0
          DFN1E1C0    44      1.0       44.0
            DFN1P0     6      1.0        6.0
         RAM512X18    16      0.0        0.0
                   -----          ----------
             TOTAL  7110              6879.0


  IO Cell usage:
              cell count
             BIBUF    16
            CLKBUF     1
             INBUF    37
            OUTBUF    42
                   -----
             TOTAL    96


Core Cells         : 6879 of 24576 (28%)
IO Cells           : 96

  RAM/ROM Usage Summary
Block Rams : 16 of 32 (50%)

Mapper successful!
Process took 0h:00m:30s realtime, 0h:00m:29s cputime
# Fri Oct 10 11:28:06 2014

###########################################################]
