<profile>

<section name = "Vitis HLS Report for 'guitar_effects'" level="0">
<item name = "Date">Tue Apr 16 21:49:43 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Guitar_Effects</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">15.00 ns, 10.950 ns, 4.05 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sin_or_cos_double_s_fu_810">sin_or_cos_double_s, 26, 34, 0.390 us, 0.510 us, 26, 34, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">441, 441, 1, -, -, 441, no</column>
<column name="- Loop 2">88200, 88200, 1, -, -, 88200, no</column>
<column name="- Loop 3">100, 100, 1, -, -, 100, no</column>
<column name="- VITIS_LOOP_88_2">?, ?, 6 ~ 14171, -, -, ?, no</column>
<column name=" + LPF_Loop">12348, 12348, 28, -, -, 441, no</column>
<column name=" + WAH_LOOP">1600, 1600, 16, -, -, 100, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4925, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 78, 7579, 11672, -</column>
<column name="Memory">259, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 2076, -</column>
<column name="Register">-, -, 2975, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">95, 35, 9, 35, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 454, 744, 0</column>
<column name="dadd_64ns_64ns_64_5_full_dsp_1_U38">dadd_64ns_64ns_64_5_full_dsp_1, 0, 3, 445, 1149, 0</column>
<column name="ddiv_64ns_64ns_64_31_no_dsp_1_U40">ddiv_64ns_64ns_64_31_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U39">dmul_64ns_64ns_64_5_max_dsp_1, 0, 11, 299, 566, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U33">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 403, 0</column>
<column name="fdiv_32ns_32ns_32_12_no_dsp_1_U35">fdiv_32ns_32ns_32_12_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U34">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 320, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 743, 1415, 0</column>
<column name="mul_32s_16s_48_1_1_U51">mul_32s_16s_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_8s_40_1_1_U42">mul_32s_8s_40_1_1, 0, 1, 0, 20, 0</column>
<column name="mul_32s_8s_40_1_1_U44">mul_32s_8s_40_1_1, 0, 1, 0, 20, 0</column>
<column name="mul_32s_9ns_41_1_1_U49">mul_32s_9ns_41_1_1, 0, 1, 0, 20, 0</column>
<column name="grp_sin_or_cos_double_s_fu_810">sin_or_cos_double_s, 8, 54, 3447, 5917, 0</column>
<column name="sitodp_32ns_64_5_no_dsp_1_U41">sitodp_32ns_64_5_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_4_no_dsp_1_U36">sitofp_32ns_32_4_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_4_no_dsp_1_U37">sitofp_32ns_32_4_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="srem_11ns_10ns_9_15_seq_1_U45">srem_11ns_10ns_9_15_seq_1, 0, 0, 142, 73, 0</column>
<column name="srem_32ns_10ns_32_36_seq_1_U43">srem_32ns_10ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_18ns_17_36_seq_1_U46">srem_32ns_18ns_17_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_18ns_32_36_seq_1_U47">srem_32ns_18ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_8ns_32_36_seq_1_U48">srem_32ns_8ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_9ns_8ns_7_13_seq_1_U50">srem_9ns_8ns_7_13_seq_1, 0, 0, 118, 53, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="compression_buffer_U">compression_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 441, 32, 1, 14112</column>
<column name="delay_buffer_U">delay_buffer_RAM_AUTO_1R1W, 256, 0, 0, 0, 88200, 32, 1, 2822400</column>
<column name="lpf_coefficients_U">lpf_coefficients_ROM_AUTO_1R, 1, 0, 0, 0, 441, 32, 1, 14112</column>
<column name="wah_values_buffer_U">wah_values_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln165_fu_1326_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln234_1_fu_2256_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln234_fu_2211_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln346_1_fu_1766_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln346_2_fu_1600_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln346_3_fu_1912_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln346_fu_1460_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln515_fu_2103_p2">+, 0, 0, 12, 12, 11</column>
<column name="current_sample_fu_1109_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_71_fu_918_p2">+, 0, 0, 14, 9, 1</column>
<column name="empty_74_fu_948_p2">+, 0, 0, 24, 17, 1</column>
<column name="empty_77_fu_978_p2">+, 0, 0, 14, 7, 1</column>
<column name="grp_fu_1240_p0">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_1341_p0">+, 0, 0, 12, 11, 11</column>
<column name="grp_fu_1716_p0">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_2053_p0">+, 0, 0, 39, 32, 1</column>
<column name="output_fu_2021_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_V_fu_1131_p2">+, 0, 0, 39, 32, 32</column>
<column name="result_3_fu_2352_p2">+, 0, 0, 39, 32, 32</column>
<column name="result_fu_1225_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_10_fu_1176_p2">+, 0, 0, 39, 32, 1</column>
<column name="ret_V_13_fu_2329_p2">+, 0, 0, 23, 16, 1</column>
<column name="ret_V_fu_1207_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_1704_p0">-, 0, 0, 39, 32, 32</column>
<column name="grp_fu_2271_p0">-, 0, 0, 14, 9, 9</column>
<column name="negative_threshold_fu_1060_p2">-, 0, 0, 39, 1, 32</column>
<column name="r_V_21_fu_1136_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_1_fu_1194_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_V_13_fu_2009_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_16_fu_2185_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_2_fu_1542_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_7_fu_1848_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_8_fu_1682_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln1512_2_fu_2117_p2">-, 0, 0, 12, 10, 11</column>
<column name="sub_ln1512_3_fu_1474_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln1512_4_fu_1780_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln1512_5_fu_1614_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln1512_fu_1926_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln157_fu_1282_p2">-, 0, 0, 39, 1, 32</column>
<column name="and_ln188_1_fu_1386_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln188_fu_1380_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4073">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3554_fu_972_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="exitcond3565_fu_942_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="exitcond3618_fu_912_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln1049_1_fu_1163_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln1049_2_fu_2324_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln1049_fu_1268_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln141_fu_1121_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln143_fu_1126_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln165_fu_1320_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln171_fu_1347_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="icmp_ln179_fu_1359_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln188_1_fu_1375_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln188_fu_1370_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln189_fu_1364_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln234_fu_2250_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="r_V_35_fu_1500_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_38_fu_1806_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_40_fu_1640_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_42_fu_1952_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_44_fu_2143_p2">lshr, 0, 0, 460, 137, 137</column>
<column name="ap_block_state264">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state266">or, 0, 0, 2, 1, 1</column>
<column name="or_ln101_fu_1301_p2">or, 0, 0, 32, 32, 3</column>
<column name="or_ln106_fu_1994_p2">or, 0, 0, 32, 32, 2</column>
<column name="or_ln111_fu_2236_p2">or, 0, 0, 32, 32, 1</column>
<column name="or_ln96_fu_1115_p2">or, 0, 0, 32, 32, 4</column>
<column name="abs_in_1_fu_1288_p3">select, 0, 0, 32, 1, 32</column>
<column name="current_level_fu_1352_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_18_fu_1548_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_19_fu_1854_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_20_fu_2014_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_21_fu_2191_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_fu_1688_p3">select, 0, 0, 32, 1, 32</column>
<column name="ret_V_11_fu_1187_p3">select, 0, 0, 32, 1, 32</column>
<column name="ret_V_14_fu_2341_p3">select, 0, 0, 16, 1, 16</column>
<column name="ret_V_9_fu_1218_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1048_1_fu_1181_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1048_2_fu_2334_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1048_fu_1212_p3">select, 0, 0, 32, 1, 32</column>
<column name="ush_2_fu_1790_p3">select, 0, 0, 9, 1, 9</column>
<column name="ush_3_fu_1624_p3">select, 0, 0, 9, 1, 9</column>
<column name="ush_4_fu_1936_p3">select, 0, 0, 9, 1, 9</column>
<column name="ush_5_fu_2127_p3">select, 0, 0, 12, 1, 12</column>
<column name="ush_fu_1484_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_1_fu_1840_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_2_fu_1674_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_3_fu_1986_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_4_fu_2177_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_fu_1534_p3">select, 0, 0, 32, 1, 32</column>
<column name="r_V_36_fu_1506_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_39_fu_1812_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_41_fu_1646_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_43_fu_1958_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_45_fu_2149_p2">shl, 0, 0, 460, 137, 137</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="ap_NS_fsm">1419, 267, 1, 267</column>
<column name="ap_phi_mux_axilite_out_local_1_phi_fu_603_p8">9, 2, 32, 64</column>
<column name="ap_phi_mux_axilite_out_local_2_phi_fu_668_p10">9, 2, 32, 64</column>
<column name="ap_phi_mux_axilite_out_local_3_phi_fu_721_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_80_phi_fu_617_p8">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_83_phi_fu_685_p10">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_84_phi_fu_732_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_int_3_phi_fu_702_p10">14, 3, 32, 96</column>
<column name="ap_phi_mux_tmp_int_7_phi_fu_631_p8">14, 3, 32, 96</column>
<column name="ap_phi_mux_tmp_int_phi_fu_744_p4">9, 2, 32, 64</column>
<column name="axilite_out_local_0_fu_356">9, 2, 32, 64</column>
<column name="axilite_out_local_1_reg_600">14, 3, 32, 96</column>
<column name="axilite_out_local_2_reg_665">9, 2, 32, 64</column>
<column name="axilite_out_local_3_reg_718">9, 2, 32, 64</column>
<column name="axilite_out_local_4_reg_775">9, 2, 32, 64</column>
<column name="compression_buffer_address0">20, 4, 9, 36</column>
<column name="compression_buffer_d0">14, 3, 32, 96</column>
<column name="compression_buffer_index_fu_348">9, 2, 32, 64</column>
<column name="current_sample_1_fu_332">9, 2, 32, 64</column>
<column name="debug_output_local_0_fu_352">9, 2, 16, 32</column>
<column name="delay_buffer_address0">20, 4, 17, 68</column>
<column name="delay_buffer_d0">14, 3, 32, 96</column>
<column name="delay_buffer_index_fu_344">9, 2, 32, 64</column>
<column name="empty_72_fu_324">9, 2, 17, 34</column>
<column name="empty_75_fu_328">9, 2, 7, 14</column>
<column name="empty_78_fu_336">9, 2, 32, 64</column>
<column name="empty_80_reg_614">14, 3, 32, 96</column>
<column name="empty_81_reg_653">9, 2, 32, 64</column>
<column name="empty_83_reg_682">9, 2, 32, 64</column>
<column name="empty_84_reg_729">9, 2, 32, 64</column>
<column name="empty_87_reg_786">9, 2, 32, 64</column>
<column name="empty_fu_308">9, 2, 9, 18</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_831_p1">20, 4, 32, 128</column>
<column name="grp_fu_835_p0">14, 3, 32, 96</column>
<column name="grp_fu_839_p0">37, 7, 32, 224</column>
<column name="grp_fu_852_p0">25, 5, 64, 320</column>
<column name="grp_fu_852_p1">25, 5, 64, 320</column>
<column name="grp_fu_864_p0">14, 3, 32, 96</column>
<column name="i_7_reg_752">9, 2, 7, 14</column>
<column name="i_reg_642">9, 2, 9, 18</column>
<column name="tmp_int_3_reg_699">20, 4, 32, 128</column>
<column name="tmp_int_7_reg_628">14, 3, 32, 96</column>
<column name="tmp_int_8_reg_796">9, 2, 32, 64</column>
<column name="tmp_int_reg_740">9, 2, 32, 64</column>
<column name="wah_buffer_index_fu_340">9, 2, 32, 64</column>
<column name="wah_values_buffer_address0">20, 4, 7, 28</column>
<column name="wah_values_buffer_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add5_i_reg_2852">64, 0, 64, 0</column>
<column name="add_ln165_reg_2724">9, 0, 9, 0</column>
<column name="add_ln234_1_reg_2892">7, 0, 7, 0</column>
<column name="and_ln188_1_reg_2752">1, 0, 1, 0</column>
<column name="ap_CS_fsm">266, 0, 266, 0</column>
<column name="axilite_out_local_0_fu_356">32, 0, 32, 0</column>
<column name="axilite_out_local_1_reg_600">32, 0, 32, 0</column>
<column name="axilite_out_local_2_reg_665">32, 0, 32, 0</column>
<column name="axilite_out_local_3_reg_718">32, 0, 32, 0</column>
<column name="axilite_out_local_4_reg_775">32, 0, 32, 0</column>
<column name="compression_buffer_index_1_reg_2708">32, 0, 32, 0</column>
<column name="compression_buffer_index_fu_348">32, 0, 32, 0</column>
<column name="compression_buffer_load_reg_2766">32, 0, 32, 0</column>
<column name="compression_max_threshold_read_reg_2414">32, 0, 32, 0</column>
<column name="compression_min_threshold_read_reg_2420">32, 0, 32, 0</column>
<column name="compression_zero_threshold_read_reg_2409">32, 0, 32, 0</column>
<column name="control_read_reg_2442">8, 0, 8, 0</column>
<column name="conv18_i_reg_2567">32, 0, 32, 0</column>
<column name="conv2_i_reg_2562">64, 0, 64, 0</column>
<column name="conv30_i_reg_2572">32, 0, 32, 0</column>
<column name="conv7_i_i_i_reg_2556">40, 0, 40, 0</column>
<column name="conv_i2_reg_2832">64, 0, 64, 0</column>
<column name="current_level_reg_2739">32, 0, 32, 0</column>
<column name="current_sample_1_fu_332">32, 0, 32, 0</column>
<column name="current_sample_reg_2621">32, 0, 32, 0</column>
<column name="data_V_3_reg_2816">32, 0, 32, 0</column>
<column name="dc_reg_2771">32, 0, 32, 0</column>
<column name="debug_output_local_0_fu_352">16, 0, 16, 0</column>
<column name="delay_buffer_index_fu_344">32, 0, 32, 0</column>
<column name="delay_buffer_index_load_reg_2786">32, 0, 32, 0</column>
<column name="delay_buffer_load_reg_2811">32, 0, 32, 0</column>
<column name="delay_mult_read_reg_2404">32, 0, 32, 0</column>
<column name="delay_samples_read_reg_2399">32, 0, 32, 0</column>
<column name="distortion_clip_factor_read_reg_2427">8, 0, 8, 0</column>
<column name="distortion_threshold_read_reg_2432">32, 0, 32, 0</column>
<column name="empty_72_fu_324">17, 0, 17, 0</column>
<column name="empty_75_fu_328">7, 0, 7, 0</column>
<column name="empty_78_fu_336">32, 0, 32, 0</column>
<column name="empty_80_reg_614">32, 0, 32, 0</column>
<column name="empty_81_reg_653">32, 0, 32, 0</column>
<column name="empty_83_reg_682">32, 0, 32, 0</column>
<column name="empty_84_reg_729">32, 0, 32, 0</column>
<column name="empty_87_reg_786">32, 0, 32, 0</column>
<column name="empty_fu_308">9, 0, 9, 0</column>
<column name="gmem_addr_1_reg_2867">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_2546">16, 0, 16, 0</column>
<column name="grp_sin_or_cos_double_s_fu_810_ap_start_reg">1, 0, 1, 0</column>
<column name="i_7_reg_752">7, 0, 7, 0</column>
<column name="i_reg_642">9, 0, 9, 0</column>
<column name="icmp_ln1049_1_reg_2666">1, 0, 1, 0</column>
<column name="icmp_ln1049_reg_2691">1, 0, 1, 0</column>
<column name="icmp_ln141_reg_2636">1, 0, 1, 0</column>
<column name="icmp_ln143_reg_2640">1, 0, 1, 0</column>
<column name="icmp_ln179_reg_2744">1, 0, 1, 0</column>
<column name="icmp_ln189_reg_2748">1, 0, 1, 0</column>
<column name="lpf_coefficients_load_reg_2756">32, 0, 32, 0</column>
<column name="mul_ln234_reg_2862">41, 0, 41, 0</column>
<column name="negative_threshold_reg_2551">32, 0, 32, 0</column>
<column name="or_ln101_reg_2696">31, 0, 32, 1</column>
<column name="or_ln111_reg_2873">31, 0, 32, 1</column>
<column name="or_ln96_reg_2626">31, 0, 32, 1</column>
<column name="r_V_21_reg_2649">32, 0, 32, 0</column>
<column name="r_V_46_reg_2907">32, 0, 32, 0</column>
<column name="r_V_48_reg_2679">40, 0, 40, 0</column>
<column name="r_V_49_reg_2654">40, 0, 40, 0</column>
<column name="r_V_50_reg_2912">48, 0, 48, 0</column>
<column name="r_V_reg_2644">32, 0, 32, 0</column>
<column name="reg_867">32, 0, 32, 0</column>
<column name="reg_874">32, 0, 32, 0</column>
<column name="reg_879">32, 0, 32, 0</column>
<column name="reg_884">64, 0, 64, 0</column>
<column name="reg_891">16, 0, 16, 0</column>
<column name="result_2_reg_763">32, 0, 32, 0</column>
<column name="result_V_19_reg_2801">32, 0, 32, 0</column>
<column name="result_V_21_reg_2857">32, 0, 32, 0</column>
<column name="result_V_reg_2781">32, 0, 32, 0</column>
<column name="ret_V_12_reg_2917">16, 0, 16, 0</column>
<column name="ret_V_9_cast_reg_2659">32, 0, 32, 0</column>
<column name="ret_V_cast_reg_2684">32, 0, 32, 0</column>
<column name="sext_ln65_reg_2716">11, 0, 11, 0</column>
<column name="sext_ln77_reg_2884">9, 0, 9, 0</column>
<column name="tempo_read_reg_2394">32, 0, 32, 0</column>
<column name="tmp_11_reg_2532">1, 0, 1, 0</column>
<column name="tmp_13_reg_2536">1, 0, 1, 0</column>
<column name="tmp_2_reg_2847">64, 0, 64, 0</column>
<column name="tmp_dest_V_reg_2616">6, 0, 6, 0</column>
<column name="tmp_id_V_reg_2611">5, 0, 5, 0</column>
<column name="tmp_int_3_reg_699">32, 0, 32, 0</column>
<column name="tmp_int_7_reg_628">32, 0, 32, 0</column>
<column name="tmp_int_8_reg_796">32, 0, 32, 0</column>
<column name="tmp_int_reg_740">32, 0, 32, 0</column>
<column name="tmp_keep_V_reg_2592">4, 0, 4, 0</column>
<column name="tmp_last_V_reg_2607">1, 0, 1, 0</column>
<column name="tmp_reg_2528">1, 0, 1, 0</column>
<column name="tmp_strb_V_reg_2597">4, 0, 4, 0</column>
<column name="tmp_user_V_reg_2602">2, 0, 2, 0</column>
<column name="trunc_ln1049_2_reg_2924">32, 0, 32, 0</column>
<column name="trunc_ln23_reg_2449">1, 0, 1, 0</column>
<column name="val_3_reg_2821">32, 0, 32, 0</column>
<column name="wah_buffer_index_1_reg_2879">32, 0, 32, 0</column>
<column name="wah_buffer_index_fu_340">32, 0, 32, 0</column>
<column name="wah_coeffs_read_reg_2388">64, 0, 64, 0</column>
<column name="x_assign_reg_2842">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_AWADDR">in, 7, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_ARADDR">in, 7, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, guitar_effects, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, guitar_effects, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="INPUT_r_TDATA">in, 32, axis, INPUT_r_V_data_V, pointer</column>
<column name="INPUT_r_TVALID">in, 1, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TREADY">out, 1, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TDEST">in, 6, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TKEEP">in, 4, axis, INPUT_r_V_keep_V, pointer</column>
<column name="INPUT_r_TSTRB">in, 4, axis, INPUT_r_V_strb_V, pointer</column>
<column name="INPUT_r_TUSER">in, 2, axis, INPUT_r_V_user_V, pointer</column>
<column name="INPUT_r_TLAST">in, 1, axis, INPUT_r_V_last_V, pointer</column>
<column name="INPUT_r_TID">in, 5, axis, INPUT_r_V_id_V, pointer</column>
<column name="OUTPUT_r_TDATA">out, 32, axis, OUTPUT_r_V_data_V, pointer</column>
<column name="OUTPUT_r_TVALID">out, 1, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TREADY">in, 1, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TDEST">out, 6, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TKEEP">out, 4, axis, OUTPUT_r_V_keep_V, pointer</column>
<column name="OUTPUT_r_TSTRB">out, 4, axis, OUTPUT_r_V_strb_V, pointer</column>
<column name="OUTPUT_r_TUSER">out, 2, axis, OUTPUT_r_V_user_V, pointer</column>
<column name="OUTPUT_r_TLAST">out, 1, axis, OUTPUT_r_V_last_V, pointer</column>
<column name="OUTPUT_r_TID">out, 5, axis, OUTPUT_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
