vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:52:28 on Jun 02,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# End time: 11:52:28 on Jun 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim lib_BENCH.test_top_file
# vsim lib_BENCH.test_top_file 
# Start time: 11:52:33 on Jun 02,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
add wave -position insertpoint \
/test_top_file/read_x_file/character_variable \
/test_top_file/read_x_file/end_of_line \
/test_top_file/read_x_file/inline \
/test_top_file/read_x_file/myfile 
# (vsim-4027) Logging is not supported for this item: /test_top_file/myfile 
run
# End time: 15:26:50 on Jun 02,2017, Elapsed time: 3:34:17
# Errors: 1, Warnings: 0
