
*** Running vivado
    with args -log multi_cycle_cpu_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multi_cycle_cpu_display.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source multi_cycle_cpu_display.tcl -notrace
Command: synth_design -top multi_cycle_cpu_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 319.074 ; gain = 75.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multi_cycle_cpu_display' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu_display.v:8]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (1#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'multi_cycle_cpu' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:9]
	Parameter IDLE bound to: 3'b000 
	Parameter FETCH bound to: 3'b001 
	Parameter DECODE bound to: 3'b010 
	Parameter EXE bound to: 3'b011 
	Parameter MEM bound to: 3'b100 
	Parameter WB bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'fetch' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/fetch.v:9]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/fetch.v:9]
INFO: [Synth 8-638] synthesizing module 'decode' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/decode.v:8]
INFO: [Synth 8-256] done synthesizing module 'decode' (3#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/decode.v:8]
WARNING: [Synth 8-689] width (32) of port connection 'my_jbr_target' does not match port width (33) of module 'decode' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:253]
INFO: [Synth 8-638] synthesizing module 'exe' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/exe.v:8]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/alu.v:8]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/alu.v:8]
INFO: [Synth 8-256] done synthesizing module 'exe' (6#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/exe.v:8]
INFO: [Synth 8-638] synthesizing module 'mem' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/mem.v:8]
INFO: [Synth 8-226] default block is never used [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/mem.v:65]
INFO: [Synth 8-226] default block is never used [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/mem.v:83]
INFO: [Synth 8-256] done synthesizing module 'mem' (7#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/mem.v:8]
INFO: [Synth 8-638] synthesizing module 'wb' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/wb.v:8]
INFO: [Synth 8-256] done synthesizing module 'wb' (8#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/wb.v:8]
INFO: [Synth 8-638] synthesizing module 'inst_rom' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (9#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/realtime/inst_rom_stub.v:6]
WARNING: [Synth 8-350] instance 'inst_rom_module' of module 'inst_rom' requires 5 connections, but only 3 given [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:294]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/regfile.v:8]
WARNING: [Synth 8-6014] Unused sequential element rf_reg[0] was removed.  [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/regfile.v:31]
INFO: [Synth 8-256] done synthesizing module 'regfile' (10#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/regfile.v:8]
INFO: [Synth 8-638] synthesizing module 'data_ram' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/realtime/data_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (11#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/realtime/data_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'multi_cycle_cpu' (12#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:9]
WARNING: [Synth 8-689] width (32) of port connection 'display_state' does not match port width (3) of module 'multi_cycle_cpu' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu_display.v:79]
WARNING: [Synth 8-350] instance 'cpu' of module 'multi_cycle_cpu' requires 15 connections, but only 13 given [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu_display.v:65]
INFO: [Synth 8-638] synthesizing module 'lcd_module' [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lcd_module' (13#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'multi_cycle_cpu_display' (14#1) [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu_display.v:8]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design multi_cycle_cpu has unconnected port mem_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 359.406 ; gain = 115.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 359.406 ; gain = 115.426
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/dcp13/data_ram_in_context.xdc] for cell 'cpu/data_ram_module'
Finished Parsing XDC File [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/dcp13/data_ram_in_context.xdc] for cell 'cpu/data_ram_module'
Parsing XDC File [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/dcp15/inst_rom_in_context.xdc] for cell 'cpu/inst_rom_module'
Finished Parsing XDC File [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/.Xil/Vivado-42412-LAPTOP-T2FRDGEF/dcp15/inst_rom_in_context.xdc] for cell 'cpu/inst_rom_module'
Parsing XDC File [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/constrs_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.xdc]
invalid command name "SET_PROPERTY"
Finished Parsing XDC File [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/constrs_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/constrs_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multi_cycle_cpu_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multi_cycle_cpu_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 706.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 706.473 ; gain = 462.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 706.473 ; gain = 462.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/data_ram_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/inst_rom_module. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 706.473 ; gain = 462.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multi_cycle_cpu'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:39]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "display_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_name" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:39]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   FETCH |                              001 |                              001
                  DECODE |                              010 |                              010
                     EXE |                              011 |                              011
                     MEM |                              100 |                              100
                      WB |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multi_cycle_cpu'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 706.473 ; gain = 462.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              150 Bit    Registers := 1     
	              106 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multi_cycle_cpu_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 3     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module wb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module multi_cycle_cpu 
Detailed RTL Component Info : 
+---Registers : 
	              150 Bit    Registers := 1     
	              106 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'display_name_reg[5]' (FDS) to 'display_name_reg[13]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[6]' (FDR) to 'display_name_reg[14]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[7]' (FDR) to 'display_name_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[9]' (FDR) to 'display_name_reg[15]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[14]' (FDR) to 'display_name_reg[32]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[15]' (FDR) to 'display_name_reg[21]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[21]' (FDR) to 'display_name_reg[23]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[22]' (FDS) to 'display_name_reg[30]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[23]' (FDR) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[29]' (FDR) to 'display_name_reg[31]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[30]' (FDS) to 'display_name_reg[38]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[31]' (FDR) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[33]' (FDS) to 'display_name_reg[36]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[37]' (FDR) to 'display_name_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[39] )
WARNING: [Synth 8-3332] Sequential element (display_name_reg[39]) is unused and will be removed from module multi_cycle_cpu_display.
INFO: [Synth 8-3886] merging instance 'display_name_reg[38]' (FDS) to 'display_valid_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 706.473 ; gain = 462.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 706.473 ; gain = 462.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 706.473 ; gain = 462.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 728.559 ; gain = 484.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[0]
WARNING: [Synth 8-5410] Found another clock driver cpu_clk_cg:O [D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.srcs/sources_1/imports/multi_cycle_cpu_2/multi_cycle_cpu_display.v:50]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 728.559 ; gain = 484.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 728.559 ; gain = 484.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 728.559 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 728.559 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 728.559 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 728.559 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
|2     |inst_rom      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |data_ram   |     1|
|2     |inst_rom   |     1|
|3     |lcd_module |     1|
|4     |BUFG       |     1|
|5     |BUFGCE     |     1|
|6     |CARRY4     |    28|
|7     |LUT1       |    31|
|8     |LUT2       |    61|
|9     |LUT3       |   108|
|10    |LUT4       |    91|
|11    |LUT5       |   238|
|12    |LUT6       |  1307|
|13    |MUXF7      |   293|
|14    |FDRE       |  1507|
|15    |FDSE       |    10|
|16    |IBUF       |     3|
|17    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |  3830|
|2     |  cpu                |multi_cycle_cpu |  3645|
|3     |    EXE_module       |exe             |    76|
|4     |      alu_module     |alu             |    76|
|5     |        adder_module |adder           |    31|
|6     |    ID_module        |decode          |    16|
|7     |    IF_module        |fetch           |   199|
|8     |    MEM_module       |mem             |     2|
|9     |    WB_module        |wb              |     3|
|10    |    rf_module        |regfile         |  2373|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 728.559 ; gain = 484.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 728.559 ; gain = 137.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 728.559 ; gain = 484.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

99 Infos, 35 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 735.523 ; gain = 499.215
INFO: [Common 17-1381] The checkpoint 'D:/My Projects/VerilogProj_2013631/multi_cycle_cpu_3/multi_cycle_cpu_2.runs/synth_1/multi_cycle_cpu_display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 735.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 17 11:25:35 2022...
