# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/2025.1/Vivado/data/rsb/busdef" \
"../../../../4-2 priority_encoder.srcs/sources_1/new/4-2 Priority_encoder.v" \
"../../../../4-2 priority_encoder.srcs/sim_1/new/2-1 Priority_encoder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
