================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Thu Jun 12 21:10:21 -0700 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         bnn_hls
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              3199
FF:               4299
DSP:              0
BRAM:             15
URAM:             0
SRL:              34


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.199       |
| Post-Route     | 6.760       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 3199 | 4299 |     | 15   |      |     |        |      |         |          |        |
|   (inst)                                                | 501  | 1830 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                       | 454  | 470  |     |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                          | 511  | 727  |     | 1    |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376     | 388  | 276  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376) | 351  | 274  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646     | 132  | 116  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646) | 36   | 114  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654     | 189  | 146  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654) | 140  | 144  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789     | 197  | 179  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789) | 74   | 177  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799     | 245  | 308  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799) | 205  | 306  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936     | 84   | 59   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936) | 33   | 57   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943     | 106  | 35   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943) | 12   | 33   |     |      |      |     |        |      |         |          |        |
|   layer1_activations_2_U                                | 65   |      |     | 2    |      |     |        |      |         |          |        |
|   layer1_activations_U                                  | 32   |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_4_U                                | 31   |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_5_U                                | 32   |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_6_U                                | 48   |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_U                                  | 31   |      |     | 2    |      |     |        |      |         |          |        |
|   layer3_activations_U                                  | 49   |      |     | 2    |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_data_V_U                 | 55   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_data_V_U                | 45   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_keep_V_U                | 5    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_last_V_U                | 4    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_strb_V_U                | 5    | 5    |     |      |      |     |        |      |         |          |        |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 6.01%  | OK     |
| FD                                                        | 50%       | 4.04%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.20%  | OK     |
| MUXF7                                                     | 15%       | 0.26%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 5.36%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.36%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 96     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.47   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                           | ENDPOINT PIN                                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                          |                                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.240 | zext_ln51_6_reg_15070_reg[1]/C           | gmem_addr_2_reg_15098_reg[60]/D                                                   |           19 |          2 |          6.738 |          4.153 |        2.585 |
| Path2 | 3.309 | layer1_activations_2_U/ram_reg/CLKARDCLK | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]/D |            6 |        128 |          6.639 |          3.566 |        3.073 |
| Path3 | 3.309 | layer1_activations_2_U/ram_reg/CLKARDCLK | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]/D |            6 |        128 |          6.636 |          3.566 |        3.070 |
| Path4 | 3.311 | layer1_activations_2_U/ram_reg/CLKARDCLK | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]/D |            6 |        128 |          6.636 |          3.566 |        3.070 |
| Path5 | 3.313 | layer1_activations_2_U/ram_reg/CLKARDCLK | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]/D |            6 |        128 |          6.634 |          3.566 |        3.068 |
+-------+-------+------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                     | Primitive Type       |
    +---------------------------------------------------------------------------------+----------------------+
    | zext_ln51_6_reg_15070_reg[1]                                                    | FLOP_LATCH.flop.FDRE |
    | gmem_addr_2_reg_15098[6]_i_9                                                    | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[6]_i_2                                                | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[10]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[14]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[18]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[22]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[26]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[30]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[34]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[38]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098[38]_i_5                                                   | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[38]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[46]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[50]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[54]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[58]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[61]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[60]                                                   | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0] | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                     | Primitive Type       |
    +---------------------------------------------------------------------------------+----------------------+
    | zext_ln51_6_reg_15070_reg[1]                                                    | FLOP_LATCH.flop.FDRE |
    | gmem_addr_2_reg_15098[6]_i_9                                                    | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[6]_i_2                                                | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[10]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[14]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[18]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[22]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[26]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[30]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[34]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[38]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098[38]_i_5                                                   | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[38]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[46]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[50]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[54]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[58]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[61]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[60]                                                   | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0] | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                     | Primitive Type       |
    +---------------------------------------------------------------------------------+----------------------+
    | zext_ln51_6_reg_15070_reg[1]                                                    | FLOP_LATCH.flop.FDRE |
    | gmem_addr_2_reg_15098[6]_i_9                                                    | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[6]_i_2                                                | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[10]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[14]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[18]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[22]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[26]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[30]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[34]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[38]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098[38]_i_5                                                   | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[38]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[46]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[50]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[54]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[58]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[61]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[60]                                                   | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0] | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                     | Primitive Type       |
    +---------------------------------------------------------------------------------+----------------------+
    | zext_ln51_6_reg_15070_reg[1]                                                    | FLOP_LATCH.flop.FDRE |
    | gmem_addr_2_reg_15098[6]_i_9                                                    | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[6]_i_2                                                | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[10]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[14]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[18]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[22]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[26]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[30]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[34]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[38]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098[38]_i_5                                                   | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[38]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[46]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[50]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[54]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[58]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[61]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[60]                                                   | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0] | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                     | Primitive Type       |
    +---------------------------------------------------------------------------------+----------------------+
    | zext_ln51_6_reg_15070_reg[1]                                                    | FLOP_LATCH.flop.FDRE |
    | gmem_addr_2_reg_15098[6]_i_9                                                    | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[6]_i_2                                                | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[10]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[14]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[18]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[22]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[26]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[30]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[34]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[38]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_2                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098[38]_i_5                                                   | LUT.others.LUT2      |
    | gmem_addr_2_reg_15098_reg[38]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[42]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[46]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[50]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[54]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[58]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[61]_i_1                                               | CARRY.others.CARRY4  |
    | gmem_addr_2_reg_15098_reg[60]                                                   | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0] | FLOP_LATCH.flop.FDRE |
    | layer1_activations_2_U/ram_reg                                                  | BMEM.bram.RAMB36E1   |
    | layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25                         | LUT.others.LUT5      |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11                     | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5                      | CARRY.others.CARRY4  |
    | layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2                      | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1 | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0] | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/feedforward_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/feedforward_failfast_routed.rpt                 |
| power                    | impl/verilog/report/feedforward_power_routed.rpt                    |
| status                   | impl/verilog/report/feedforward_status_routed.rpt                   |
| timing                   | impl/verilog/report/feedforward_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/feedforward_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/feedforward_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/feedforward_utilization_hierarchical_routed.rpt |
+--------------------------+---------------------------------------------------------------------+


