============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Apr 30 17:57:09 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(86)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.355842s wall, 0.984375s user + 0.140625s system = 1.125000s CPU (83.0%)

RUN-1004 : used memory is 298 MB, reserved memory is 275 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75685913690112"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75685913690112"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26094/18 useful/useless nets, 15221/10 useful/useless insts
SYN-1016 : Merged 27 instances.
SYN-1032 : 25820/4 useful/useless nets, 15613/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25804/16 useful/useless nets, 15601/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25541/30 useful/useless nets, 15338/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.333270s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (85.6%)

RUN-1004 : used memory is 310 MB, reserved memory is 284 MB, peak memory is 312 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 25988/2 useful/useless nets, 15788/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83639, tnet num: 17540, tinst num: 15787, tnode num: 97825, tedge num: 136289.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.301415s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (84.9%)

RUN-1004 : used memory is 313 MB, reserved memory is 290 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.790017s wall, 3.046875s user + 0.125000s system = 3.171875s CPU (83.7%)

RUN-1004 : used memory is 314 MB, reserved memory is 291 MB, peak memory is 441 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14817 instances
RUN-0007 : 8795 luts, 2951 seqs, 1949 mslices, 994 lslices, 101 pads, 19 brams, 3 dsps
RUN-1001 : There are total 25101 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 14574 nets have 2 pins
RUN-1001 : 9084 nets have [3 - 5] pins
RUN-1001 : 794 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1359     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     561     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14815 instances, 8795 luts, 2951 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 74%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81605, tnet num: 16651, tinst num: 14815, tnode num: 95035, tedge num: 133732.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16651 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.217731s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (93.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.4552e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14815.
PHY-3001 : Level 1 #clusters 1981.
PHY-3001 : End clustering;  0.119857s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (78.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.17709e+06, overlap = 824.219
PHY-3002 : Step(2): len = 1.04863e+06, overlap = 924.75
PHY-3002 : Step(3): len = 704434, overlap = 1200.44
PHY-3002 : Step(4): len = 608446, overlap = 1285.56
PHY-3002 : Step(5): len = 485173, overlap = 1471.16
PHY-3002 : Step(6): len = 410881, overlap = 1571.16
PHY-3002 : Step(7): len = 334618, overlap = 1669.53
PHY-3002 : Step(8): len = 283925, overlap = 1732.12
PHY-3002 : Step(9): len = 241383, overlap = 1797.09
PHY-3002 : Step(10): len = 209933, overlap = 1835.5
PHY-3002 : Step(11): len = 188989, overlap = 1869.88
PHY-3002 : Step(12): len = 169091, overlap = 1870.16
PHY-3002 : Step(13): len = 158600, overlap = 1872
PHY-3002 : Step(14): len = 146883, overlap = 1862.53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39992e-07
PHY-3002 : Step(15): len = 151542, overlap = 1855.16
PHY-3002 : Step(16): len = 176004, overlap = 1826.31
PHY-3002 : Step(17): len = 157602, overlap = 1805.78
PHY-3002 : Step(18): len = 157293, overlap = 1789.38
PHY-3002 : Step(19): len = 140770, overlap = 1771.38
PHY-3002 : Step(20): len = 138263, overlap = 1782.59
PHY-3002 : Step(21): len = 127747, overlap = 1818.31
PHY-3002 : Step(22): len = 127630, overlap = 1842.25
PHY-3002 : Step(23): len = 120454, overlap = 1838.78
PHY-3002 : Step(24): len = 120800, overlap = 1803.22
PHY-3002 : Step(25): len = 117021, overlap = 1801.22
PHY-3002 : Step(26): len = 119680, overlap = 1803.12
PHY-3002 : Step(27): len = 117641, overlap = 1804.12
PHY-3002 : Step(28): len = 120929, overlap = 1797.03
PHY-3002 : Step(29): len = 120442, overlap = 1790.28
PHY-3002 : Step(30): len = 121420, overlap = 1775.31
PHY-3002 : Step(31): len = 121057, overlap = 1762.03
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.79985e-07
PHY-3002 : Step(32): len = 133758, overlap = 1721.97
PHY-3002 : Step(33): len = 152963, overlap = 1659.44
PHY-3002 : Step(34): len = 155479, overlap = 1600.47
PHY-3002 : Step(35): len = 159785, overlap = 1582.41
PHY-3002 : Step(36): len = 157631, overlap = 1587.56
PHY-3002 : Step(37): len = 159386, overlap = 1582.34
PHY-3002 : Step(38): len = 155856, overlap = 1599.91
PHY-3002 : Step(39): len = 156210, overlap = 1614.84
PHY-3002 : Step(40): len = 154304, overlap = 1626.44
PHY-3002 : Step(41): len = 154989, overlap = 1628.44
PHY-3002 : Step(42): len = 151474, overlap = 1647.69
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.35997e-06
PHY-3002 : Step(43): len = 171281, overlap = 1626.12
PHY-3002 : Step(44): len = 182348, overlap = 1540.06
PHY-3002 : Step(45): len = 185059, overlap = 1508.59
PHY-3002 : Step(46): len = 187920, overlap = 1509.62
PHY-3002 : Step(47): len = 187688, overlap = 1496.53
PHY-3002 : Step(48): len = 188139, overlap = 1484.84
PHY-3002 : Step(49): len = 185613, overlap = 1476.22
PHY-3002 : Step(50): len = 184859, overlap = 1477.44
PHY-3002 : Step(51): len = 183352, overlap = 1461.69
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.71994e-06
PHY-3002 : Step(52): len = 198902, overlap = 1430.59
PHY-3002 : Step(53): len = 206867, overlap = 1446.5
PHY-3002 : Step(54): len = 208125, overlap = 1451.12
PHY-3002 : Step(55): len = 211000, overlap = 1417.94
PHY-3002 : Step(56): len = 214335, overlap = 1375.66
PHY-3002 : Step(57): len = 217632, overlap = 1339.81
PHY-3002 : Step(58): len = 214979, overlap = 1347.75
PHY-3002 : Step(59): len = 214683, overlap = 1354.88
PHY-3002 : Step(60): len = 213198, overlap = 1351.88
PHY-3002 : Step(61): len = 213932, overlap = 1337.34
PHY-3002 : Step(62): len = 211084, overlap = 1335.53
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.43988e-06
PHY-3002 : Step(63): len = 226350, overlap = 1294.25
PHY-3002 : Step(64): len = 235263, overlap = 1280.47
PHY-3002 : Step(65): len = 236745, overlap = 1209.78
PHY-3002 : Step(66): len = 238992, overlap = 1242.34
PHY-3002 : Step(67): len = 240894, overlap = 1253.38
PHY-3002 : Step(68): len = 243292, overlap = 1246.03
PHY-3002 : Step(69): len = 240578, overlap = 1211.06
PHY-3002 : Step(70): len = 241007, overlap = 1171.5
PHY-3002 : Step(71): len = 240632, overlap = 1152.59
PHY-3002 : Step(72): len = 241222, overlap = 1178.66
PHY-3002 : Step(73): len = 239478, overlap = 1229.59
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.08798e-05
PHY-3002 : Step(74): len = 254350, overlap = 1142.84
PHY-3002 : Step(75): len = 264783, overlap = 1084.69
PHY-3002 : Step(76): len = 269866, overlap = 1060.62
PHY-3002 : Step(77): len = 272523, overlap = 1047.69
PHY-3002 : Step(78): len = 277125, overlap = 1035.22
PHY-3002 : Step(79): len = 279943, overlap = 1026.62
PHY-3002 : Step(80): len = 278426, overlap = 994.969
PHY-3002 : Step(81): len = 278940, overlap = 992.406
PHY-3002 : Step(82): len = 279130, overlap = 974.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.17595e-05
PHY-3002 : Step(83): len = 295936, overlap = 948.75
PHY-3002 : Step(84): len = 312553, overlap = 898.156
PHY-3002 : Step(85): len = 316339, overlap = 861.062
PHY-3002 : Step(86): len = 318276, overlap = 847.344
PHY-3002 : Step(87): len = 320977, overlap = 832.594
PHY-3002 : Step(88): len = 323806, overlap = 792.156
PHY-3002 : Step(89): len = 323994, overlap = 799.188
PHY-3002 : Step(90): len = 324685, overlap = 820.188
PHY-3002 : Step(91): len = 325641, overlap = 857.812
PHY-3002 : Step(92): len = 326543, overlap = 852.562
PHY-3002 : Step(93): len = 323676, overlap = 847.625
PHY-3002 : Step(94): len = 323544, overlap = 824.531
PHY-3002 : Step(95): len = 322857, overlap = 806.156
PHY-3002 : Step(96): len = 323465, overlap = 828.469
PHY-3002 : Step(97): len = 322229, overlap = 839.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.3519e-05
PHY-3002 : Step(98): len = 337430, overlap = 813.031
PHY-3002 : Step(99): len = 346371, overlap = 798.156
PHY-3002 : Step(100): len = 347263, overlap = 806.719
PHY-3002 : Step(101): len = 347802, overlap = 783.75
PHY-3002 : Step(102): len = 349365, overlap = 755.406
PHY-3002 : Step(103): len = 351770, overlap = 755.531
PHY-3002 : Step(104): len = 353787, overlap = 694.875
PHY-3002 : Step(105): len = 354726, overlap = 690.844
PHY-3002 : Step(106): len = 354385, overlap = 699.969
PHY-3002 : Step(107): len = 353639, overlap = 691.531
PHY-3002 : Step(108): len = 352204, overlap = 696.344
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.7038e-05
PHY-3002 : Step(109): len = 362359, overlap = 676.219
PHY-3002 : Step(110): len = 368820, overlap = 651.719
PHY-3002 : Step(111): len = 371080, overlap = 646.719
PHY-3002 : Step(112): len = 371753, overlap = 639.812
PHY-3002 : Step(113): len = 372413, overlap = 615.75
PHY-3002 : Step(114): len = 373181, overlap = 597
PHY-3002 : Step(115): len = 373503, overlap = 591.781
PHY-3002 : Step(116): len = 374637, overlap = 601.875
PHY-3002 : Step(117): len = 375632, overlap = 616.594
PHY-3002 : Step(118): len = 376455, overlap = 615.25
PHY-3002 : Step(119): len = 375808, overlap = 607.719
PHY-3002 : Step(120): len = 375689, overlap = 609.75
PHY-3002 : Step(121): len = 375858, overlap = 622.062
PHY-3002 : Step(122): len = 375806, overlap = 622.375
PHY-3002 : Step(123): len = 374842, overlap = 621.969
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000163259
PHY-3002 : Step(124): len = 381317, overlap = 625.938
PHY-3002 : Step(125): len = 386084, overlap = 610.25
PHY-3002 : Step(126): len = 387925, overlap = 601.781
PHY-3002 : Step(127): len = 389005, overlap = 590.969
PHY-3002 : Step(128): len = 391417, overlap = 576.25
PHY-3002 : Step(129): len = 393638, overlap = 576.844
PHY-3002 : Step(130): len = 393341, overlap = 576.5
PHY-3002 : Step(131): len = 393490, overlap = 559.688
PHY-3002 : Step(132): len = 394499, overlap = 554.531
PHY-3002 : Step(133): len = 394912, overlap = 553.438
PHY-3002 : Step(134): len = 393980, overlap = 551.375
PHY-3002 : Step(135): len = 393399, overlap = 551.875
PHY-3002 : Step(136): len = 393160, overlap = 552.469
PHY-3002 : Step(137): len = 393151, overlap = 559.344
PHY-3002 : Step(138): len = 392803, overlap = 557.562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000303348
PHY-3002 : Step(139): len = 396757, overlap = 553.844
PHY-3002 : Step(140): len = 399628, overlap = 548.375
PHY-3002 : Step(141): len = 400465, overlap = 524.781
PHY-3002 : Step(142): len = 401364, overlap = 525.812
PHY-3002 : Step(143): len = 402751, overlap = 526.594
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000580316
PHY-3002 : Step(144): len = 405634, overlap = 511.375
PHY-3002 : Step(145): len = 408687, overlap = 506.5
PHY-3002 : Step(146): len = 409926, overlap = 486.312
PHY-3002 : Step(147): len = 411144, overlap = 474.75
PHY-3002 : Step(148): len = 412813, overlap = 489.75
PHY-3002 : Step(149): len = 414272, overlap = 495.875
PHY-3002 : Step(150): len = 414537, overlap = 481.312
PHY-3002 : Step(151): len = 414997, overlap = 483.844
PHY-3002 : Step(152): len = 416363, overlap = 484.844
PHY-3002 : Step(153): len = 417157, overlap = 482.781
PHY-3002 : Step(154): len = 416912, overlap = 476.344
PHY-3002 : Step(155): len = 416772, overlap = 467.875
PHY-3002 : Step(156): len = 417076, overlap = 456.562
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00108529
PHY-3002 : Step(157): len = 418234, overlap = 456.781
PHY-3002 : Step(158): len = 419470, overlap = 446.031
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015236s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25101.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 592424, over cnt = 1723(4%), over = 15199, worst = 172
PHY-1001 : End global iterations;  0.467993s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (43.4%)

PHY-1001 : Congestion index: top1 = 140.71, top5 = 94.83, top10 = 75.78, top15 = 64.56.
PHY-3001 : End congestion estimation;  0.715110s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (54.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16651 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.363683s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (73.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.0813e-05
PHY-3002 : Step(159): len = 456455, overlap = 476.438
PHY-3002 : Step(160): len = 451618, overlap = 473.5
PHY-3002 : Step(161): len = 445963, overlap = 459.438
PHY-3002 : Step(162): len = 431181, overlap = 439.031
PHY-3002 : Step(163): len = 429669, overlap = 435.688
PHY-3002 : Step(164): len = 420931, overlap = 434.594
PHY-3002 : Step(165): len = 417350, overlap = 429.094
PHY-3002 : Step(166): len = 414344, overlap = 417.781
PHY-3002 : Step(167): len = 414023, overlap = 417.344
PHY-3002 : Step(168): len = 414209, overlap = 410.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101626
PHY-3002 : Step(169): len = 415773, overlap = 399.5
PHY-3002 : Step(170): len = 420323, overlap = 388.688
PHY-3002 : Step(171): len = 425325, overlap = 388.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203252
PHY-3002 : Step(172): len = 426486, overlap = 378.719
PHY-3002 : Step(173): len = 429007, overlap = 372.031
PHY-3002 : Step(174): len = 436298, overlap = 346.344
PHY-3002 : Step(175): len = 443894, overlap = 337.812
PHY-3002 : Step(176): len = 446250, overlap = 325.781
PHY-3002 : Step(177): len = 446040, overlap = 347.781
PHY-3002 : Step(178): len = 446296, overlap = 353
PHY-3002 : Step(179): len = 442859, overlap = 340.688
PHY-3002 : Step(180): len = 440894, overlap = 330.875
PHY-3002 : Step(181): len = 438263, overlap = 329.281
PHY-3002 : Step(182): len = 437722, overlap = 333.812
PHY-3002 : Step(183): len = 437102, overlap = 325.25
PHY-3002 : Step(184): len = 437365, overlap = 338.5
PHY-3002 : Step(185): len = 437932, overlap = 335.125
PHY-3002 : Step(186): len = 437660, overlap = 332.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000406504
PHY-3002 : Step(187): len = 437908, overlap = 328.5
PHY-3002 : Step(188): len = 438458, overlap = 328.656
PHY-3002 : Step(189): len = 441587, overlap = 321.469
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 80/25101.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 584248, over cnt = 2268(6%), over = 16455, worst = 176
PHY-1001 : End global iterations;  0.568068s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 113.36, top5 = 83.75, top10 = 70.06, top15 = 61.98.
PHY-3001 : End congestion estimation;  0.829361s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (56.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16651 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.393513s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (55.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5232e-05
PHY-3002 : Step(190): len = 454278, overlap = 749.562
PHY-3002 : Step(191): len = 460453, overlap = 635.656
PHY-3002 : Step(192): len = 442576, overlap = 550.156
PHY-3002 : Step(193): len = 437696, overlap = 492.094
PHY-3002 : Step(194): len = 428776, overlap = 475.375
PHY-3002 : Step(195): len = 419532, overlap = 459.062
PHY-3002 : Step(196): len = 411314, overlap = 464.531
PHY-3002 : Step(197): len = 406670, overlap = 468.125
PHY-3002 : Step(198): len = 397658, overlap = 482.281
PHY-3002 : Step(199): len = 396375, overlap = 491.719
PHY-3002 : Step(200): len = 394267, overlap = 508.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.04639e-05
PHY-3002 : Step(201): len = 398653, overlap = 471.5
PHY-3002 : Step(202): len = 403702, overlap = 448.406
PHY-3002 : Step(203): len = 408597, overlap = 418.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100928
PHY-3002 : Step(204): len = 409534, overlap = 411.375
PHY-3002 : Step(205): len = 412280, overlap = 390.875
PHY-3002 : Step(206): len = 420617, overlap = 370.031
PHY-3002 : Step(207): len = 426001, overlap = 347.594
PHY-3002 : Step(208): len = 427292, overlap = 335.562
PHY-3002 : Step(209): len = 426865, overlap = 342.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000201856
PHY-3002 : Step(210): len = 429186, overlap = 340.25
PHY-3002 : Step(211): len = 430267, overlap = 332
PHY-3002 : Step(212): len = 432305, overlap = 323.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000337878
PHY-3002 : Step(213): len = 434274, overlap = 323.625
PHY-3002 : Step(214): len = 436077, overlap = 321.688
PHY-3002 : Step(215): len = 441856, overlap = 311.062
PHY-3002 : Step(216): len = 448625, overlap = 301.656
PHY-3002 : Step(217): len = 449626, overlap = 295.094
PHY-3002 : Step(218): len = 449472, overlap = 291.312
PHY-3002 : Step(219): len = 448753, overlap = 286.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000621856
PHY-3002 : Step(220): len = 449555, overlap = 276.594
PHY-3002 : Step(221): len = 450669, overlap = 276.031
PHY-3002 : Step(222): len = 451572, overlap = 277.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81605, tnet num: 16651, tinst num: 14815, tnode num: 95035, tedge num: 133732.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.009509s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (65.0%)

RUN-1004 : used memory is 543 MB, reserved memory is 524 MB, peak memory is 581 MB
OPT-1001 : Total overflow 859.19 peak overflow 6.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 414/25101.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640544, over cnt = 3052(8%), over = 16304, worst = 82
PHY-1001 : End global iterations;  0.752366s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (68.5%)

PHY-1001 : Congestion index: top1 = 76.81, top5 = 63.20, top10 = 56.52, top15 = 52.32.
PHY-1001 : End incremental global routing;  0.956592s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (73.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16651 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.421329s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (74.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.669777s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (77.7%)

OPT-1001 : Current memory(MB): used = 562, reserve = 544, peak = 581.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17084/25101.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640544, over cnt = 3052(8%), over = 16304, worst = 82
PHY-1002 : len = 744464, over cnt = 2799(7%), over = 10052, worst = 46
PHY-1002 : len = 861688, over cnt = 1549(4%), over = 3803, worst = 46
PHY-1002 : len = 931520, over cnt = 393(1%), over = 653, worst = 18
PHY-1002 : len = 953928, over cnt = 13(0%), over = 14, worst = 2
PHY-1001 : End global iterations;  1.700251s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (81.8%)

PHY-1001 : Congestion index: top1 = 63.60, top5 = 56.37, top10 = 52.55, top15 = 50.07.
OPT-1001 : End congestion update;  1.937642s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (77.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16651 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.302808s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (72.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.240589s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (76.7%)

OPT-1001 : Current memory(MB): used = 570, reserve = 552, peak = 581.
OPT-1001 : End physical optimization;  5.055089s wall, 3.718750s user + 0.000000s system = 3.718750s CPU (73.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8795 LUT to BLE ...
SYN-4008 : Packed 8795 LUT and 1241 SEQ to BLE.
SYN-4003 : Packing 1710 remaining SEQ's ...
SYN-4005 : Packed 1388 SEQ with LUT/SLICE
SYN-4006 : 6263 single LUT's are left
SYN-4006 : 322 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9117/12730 primitive instances ...
PHY-3001 : End packing;  0.608376s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (69.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7901 instances
RUN-1001 : 3887 mslices, 3886 lslices, 101 pads, 19 brams, 3 dsps
RUN-1001 : There are total 24047 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 13243 nets have 2 pins
RUN-1001 : 9288 nets have [3 - 5] pins
RUN-1001 : 848 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
PHY-3001 : design contains 7899 instances, 7773 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 462865, Over = 424.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12527/24047.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 904864, over cnt = 1946(5%), over = 3109, worst = 9
PHY-1002 : len = 905960, over cnt = 1498(4%), over = 2106, worst = 6
PHY-1002 : len = 918344, over cnt = 733(2%), over = 943, worst = 6
PHY-1002 : len = 930288, over cnt = 262(0%), over = 339, worst = 5
PHY-1002 : len = 941872, over cnt = 14(0%), over = 15, worst = 2
PHY-1001 : End global iterations;  1.227480s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (57.3%)

PHY-1001 : Congestion index: top1 = 63.56, top5 = 56.11, top10 = 52.32, top15 = 49.84.
PHY-3001 : End congestion estimation;  1.534350s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (57.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78469, tnet num: 15597, tinst num: 7899, tnode num: 89626, tedge num: 131142.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.220974s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (48.6%)

RUN-1004 : used memory is 602 MB, reserved memory is 586 MB, peak memory is 602 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.674786s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (56.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.44001e-05
PHY-3002 : Step(223): len = 446741, overlap = 437
PHY-3002 : Step(224): len = 444514, overlap = 457.5
PHY-3002 : Step(225): len = 436078, overlap = 475.25
PHY-3002 : Step(226): len = 433995, overlap = 475.75
PHY-3002 : Step(227): len = 426124, overlap = 490.5
PHY-3002 : Step(228): len = 421357, overlap = 508.25
PHY-3002 : Step(229): len = 418532, overlap = 518.75
PHY-3002 : Step(230): len = 417284, overlap = 525.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.88002e-05
PHY-3002 : Step(231): len = 424119, overlap = 506.75
PHY-3002 : Step(232): len = 429972, overlap = 496
PHY-3002 : Step(233): len = 436530, overlap = 478.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.76003e-05
PHY-3002 : Step(234): len = 450225, overlap = 447.25
PHY-3002 : Step(235): len = 455913, overlap = 437.25
PHY-3002 : Step(236): len = 459759, overlap = 423.75
PHY-3002 : Step(237): len = 460644, overlap = 423.5
PHY-3002 : Step(238): len = 461780, overlap = 423.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000115201
PHY-3002 : Step(239): len = 473623, overlap = 404.5
PHY-3002 : Step(240): len = 478689, overlap = 396
PHY-3002 : Step(241): len = 487607, overlap = 384.25
PHY-3002 : Step(242): len = 490692, overlap = 379.25
PHY-3002 : Step(243): len = 491493, overlap = 379.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000230401
PHY-3002 : Step(244): len = 498006, overlap = 369.25
PHY-3002 : Step(245): len = 507223, overlap = 360.5
PHY-3002 : Step(246): len = 515182, overlap = 359.25
PHY-3002 : Step(247): len = 518232, overlap = 353.5
PHY-3002 : Step(248): len = 516867, overlap = 357.75
PHY-3002 : Step(249): len = 515816, overlap = 358
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000426826
PHY-3002 : Step(250): len = 523748, overlap = 349
PHY-3002 : Step(251): len = 530498, overlap = 344.25
PHY-3002 : Step(252): len = 537223, overlap = 335
PHY-3002 : Step(253): len = 543076, overlap = 331.5
PHY-3002 : Step(254): len = 548195, overlap = 324.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000817126
PHY-3002 : Step(255): len = 553680, overlap = 320.5
PHY-3002 : Step(256): len = 564844, overlap = 308.5
PHY-3002 : Step(257): len = 586942, overlap = 303.75
PHY-3002 : Step(258): len = 592687, overlap = 300.5
PHY-3002 : Step(259): len = 593659, overlap = 292
PHY-3002 : Step(260): len = 594958, overlap = 290.75
PHY-3002 : Step(261): len = 597566, overlap = 294.5
PHY-3002 : Step(262): len = 600162, overlap = 294
PHY-3002 : Step(263): len = 602904, overlap = 292
PHY-3002 : Step(264): len = 604403, overlap = 288.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00149039
PHY-3002 : Step(265): len = 607413, overlap = 289
PHY-3002 : Step(266): len = 620595, overlap = 283.25
PHY-3002 : Step(267): len = 631566, overlap = 283
PHY-3002 : Step(268): len = 637023, overlap = 280.75
PHY-3002 : Step(269): len = 642417, overlap = 279.5
PHY-3002 : Step(270): len = 652159, overlap = 276
PHY-3002 : Step(271): len = 656336, overlap = 279.75
PHY-3002 : Step(272): len = 659756, overlap = 275.5
PHY-3002 : Step(273): len = 663768, overlap = 277
PHY-3002 : Step(274): len = 668796, overlap = 283.5
PHY-3002 : Step(275): len = 673400, overlap = 281.5
PHY-3002 : Step(276): len = 674714, overlap = 275.75
PHY-3002 : Step(277): len = 675984, overlap = 273.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00250738
PHY-3002 : Step(278): len = 678138, overlap = 274.75
PHY-3002 : Step(279): len = 682183, overlap = 272.25
PHY-3002 : Step(280): len = 689132, overlap = 271.5
PHY-3002 : Step(281): len = 697688, overlap = 271.75
PHY-3002 : Step(282): len = 701964, overlap = 272.25
PHY-3002 : Step(283): len = 706184, overlap = 267.75
PHY-3002 : Step(284): len = 713442, overlap = 262.25
PHY-3002 : Step(285): len = 718636, overlap = 261.25
PHY-3002 : Step(286): len = 721229, overlap = 261.5
PHY-3002 : Step(287): len = 724444, overlap = 265.75
PHY-3002 : Step(288): len = 727064, overlap = 263.25
PHY-3002 : Step(289): len = 731841, overlap = 261
PHY-3002 : Step(290): len = 734414, overlap = 258.25
PHY-3002 : Step(291): len = 735034, overlap = 257
PHY-3002 : Step(292): len = 735294, overlap = 258.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00426754
PHY-3002 : Step(293): len = 736568, overlap = 258.5
PHY-3002 : Step(294): len = 742074, overlap = 258.25
PHY-3002 : Step(295): len = 750500, overlap = 260.75
PHY-3002 : Step(296): len = 754515, overlap = 257.75
PHY-3002 : Step(297): len = 756508, overlap = 257.25
PHY-3002 : Step(298): len = 760633, overlap = 256.5
PHY-3002 : Step(299): len = 765888, overlap = 255.25
PHY-3002 : Step(300): len = 768667, overlap = 256
PHY-3002 : Step(301): len = 770698, overlap = 250.5
PHY-3002 : Step(302): len = 773760, overlap = 248.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.667612s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 810268
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 58/24047.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.08451e+06, over cnt = 3705(10%), over = 6886, worst = 9
PHY-1002 : len = 1.11417e+06, over cnt = 2450(6%), over = 3773, worst = 9
PHY-1002 : len = 1.14826e+06, over cnt = 902(2%), over = 1271, worst = 7
PHY-1002 : len = 1.16689e+06, over cnt = 172(0%), over = 218, worst = 7
PHY-1002 : len = 1.17126e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.570182s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (71.1%)

PHY-1001 : Congestion index: top1 = 62.78, top5 = 57.62, top10 = 54.48, top15 = 52.23.
PHY-3001 : End congestion estimation;  2.904603s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (69.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.534040s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (2.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000122826
PHY-3002 : Step(303): len = 694750, overlap = 127.75
PHY-3002 : Step(304): len = 637293, overlap = 166.75
PHY-3002 : Step(305): len = 613456, overlap = 174
PHY-3002 : Step(306): len = 597930, overlap = 171
PHY-3002 : Step(307): len = 587549, overlap = 173.75
PHY-3002 : Step(308): len = 580025, overlap = 183.25
PHY-3002 : Step(309): len = 575630, overlap = 188.25
PHY-3002 : Step(310): len = 573950, overlap = 185.25
PHY-3002 : Step(311): len = 570405, overlap = 187.25
PHY-3002 : Step(312): len = 569393, overlap = 188.5
PHY-3002 : Step(313): len = 567521, overlap = 187.75
PHY-3002 : Step(314): len = 566454, overlap = 187.75
PHY-3002 : Step(315): len = 566019, overlap = 188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000236705
PHY-3002 : Step(316): len = 573558, overlap = 180.25
PHY-3002 : Step(317): len = 579796, overlap = 176.5
PHY-3002 : Step(318): len = 582541, overlap = 171
PHY-3002 : Step(319): len = 583397, overlap = 170.75
PHY-3002 : Step(320): len = 584236, overlap = 172.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000415194
PHY-3002 : Step(321): len = 590749, overlap = 165.25
PHY-3002 : Step(322): len = 597842, overlap = 163.5
PHY-3002 : Step(323): len = 604970, overlap = 158.5
PHY-3002 : Step(324): len = 608454, overlap = 155.75
PHY-3002 : Step(325): len = 609500, overlap = 153
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015863s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.5%)

PHY-3001 : Legalized: Len = 642172, Over = 0
PHY-3001 : Spreading special nets. 82 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 125 instances has been re-located, deltaX = 44, deltaY = 69, maxDist = 2.
PHY-3001 : Final: Len = 644144, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78469, tnet num: 15597, tinst num: 7899, tnode num: 89626, tedge num: 131142.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.348786s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (44.0%)

RUN-1004 : used memory is 601 MB, reserved memory is 590 MB, peak memory is 631 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1436/24047.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 894176, over cnt = 3516(9%), over = 6368, worst = 9
PHY-1002 : len = 916776, over cnt = 2405(6%), over = 3837, worst = 8
PHY-1002 : len = 952112, over cnt = 909(2%), over = 1350, worst = 8
PHY-1002 : len = 967352, over cnt = 366(1%), over = 547, worst = 8
PHY-1002 : len = 975256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.759054s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (66.3%)

PHY-1001 : Congestion index: top1 = 60.67, top5 = 55.37, top10 = 51.95, top15 = 49.62.
PHY-1001 : End incremental global routing;  3.065823s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (65.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.475008s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (55.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.878179s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (60.8%)

OPT-1001 : Current memory(MB): used = 613, reserve = 602, peak = 631.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14588/24047.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 975256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.130389s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.9%)

PHY-1001 : Congestion index: top1 = 60.67, top5 = 55.37, top10 = 51.95, top15 = 49.62.
OPT-1001 : End congestion update;  0.459542s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.328639s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (28.5%)

OPT-0007 : Start: WNS 998895 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.788310s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (41.6%)

OPT-1001 : Current memory(MB): used = 620, reserve = 607, peak = 631.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337921s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14588/24047.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 975256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122692s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (50.9%)

PHY-1001 : Congestion index: top1 = 60.67, top5 = 55.37, top10 = 51.95, top15 = 49.62.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349272s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998895 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 60.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.289919s wall, 4.109375s user + 0.000000s system = 4.109375s CPU (56.4%)

RUN-1003 : finish command "place" in  35.131676s wall, 17.031250s user + 0.781250s system = 17.812500s CPU (50.7%)

RUN-1004 : used memory is 581 MB, reserved memory is 570 MB, peak memory is 631 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.347131s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (102.1%)

RUN-1004 : used memory is 581 MB, reserved memory is 570 MB, peak memory is 637 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7901 instances
RUN-1001 : 3887 mslices, 3886 lslices, 101 pads, 19 brams, 3 dsps
RUN-1001 : There are total 24047 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 13243 nets have 2 pins
RUN-1001 : 9288 nets have [3 - 5] pins
RUN-1001 : 848 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78469, tnet num: 15597, tinst num: 7899, tnode num: 89626, tedge num: 131142.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.225499s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (48.4%)

RUN-1004 : used memory is 581 MB, reserved memory is 573 MB, peak memory is 637 MB
PHY-1001 : 3887 mslices, 3886 lslices, 101 pads, 19 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 883992, over cnt = 3519(9%), over = 6502, worst = 9
PHY-1002 : len = 911952, over cnt = 2243(6%), over = 3542, worst = 8
PHY-1002 : len = 944192, over cnt = 829(2%), over = 1226, worst = 8
PHY-1002 : len = 963984, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 964304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.372548s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (63.2%)

PHY-1001 : Congestion index: top1 = 60.69, top5 = 55.38, top10 = 51.68, top15 = 49.25.
PHY-1001 : End global routing;  2.693212s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (62.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 632, reserve = 618, peak = 637.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sdcard_rd_addr[31] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 906, reserve = 896, peak = 906.
PHY-1001 : End build detailed router design. 2.995410s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (50.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 163832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.608052s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (59.3%)

PHY-1001 : Current memory(MB): used = 941, reserve = 932, peak = 941.
PHY-1001 : End phase 1; 1.613658s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (59.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 3.03719e+06, over cnt = 2984(0%), over = 3003, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 955, reserve = 946, peak = 955.
PHY-1001 : End initial routed; 24.038987s wall, 16.859375s user + 0.218750s system = 17.078125s CPU (71.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14989(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.018325s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (79.7%)

PHY-1001 : Current memory(MB): used = 974, reserve = 965, peak = 974.
PHY-1001 : End phase 2; 26.057374s wall, 18.468750s user + 0.218750s system = 18.687500s CPU (71.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 3.03719e+06, over cnt = 2984(0%), over = 3003, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.079535s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.94236e+06, over cnt = 1520(0%), over = 1521, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.236281s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (113.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.92429e+06, over cnt = 641(0%), over = 641, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.247481s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (126.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.92388e+06, over cnt = 176(0%), over = 176, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.771771s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (76.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.9263e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.487488s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (76.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.92709e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.285662s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (76.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.92725e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.325481s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (91.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.92733e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.414870s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.92733e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.157141s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (89.5%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.92733e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.151038s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.92733e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.173475s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (72.1%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.92733e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.205454s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (83.7%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.92733e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.257466s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (72.8%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.92736e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.157787s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (79.2%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.92742e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.155226s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (70.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14989(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.028620s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (58.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 723 feed throughs used by 422 nets
PHY-1001 : End commit to database; 1.830991s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (67.4%)

PHY-1001 : Current memory(MB): used = 1072, reserve = 1067, peak = 1072.
PHY-1001 : End phase 3; 11.208069s wall, 9.625000s user + 0.000000s system = 9.625000s CPU (85.9%)

PHY-1003 : Routed, final wirelength = 2.92742e+06
PHY-1001 : Current memory(MB): used = 1077, reserve = 1072, peak = 1077.
PHY-1001 : End export database. 0.049929s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  42.246959s wall, 30.687500s user + 0.234375s system = 30.921875s CPU (73.2%)

RUN-1003 : finish command "route" in  46.754385s wall, 33.234375s user + 0.281250s system = 33.515625s CPU (71.7%)

RUN-1004 : used memory is 1005 MB, reserved memory is 1002 MB, peak memory is 1077 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15038   out of  19600   76.72%
#reg                     3038   out of  19600   15.50%
#le                     15356
  #lut only             12318   out of  15356   80.22%
  #reg only               318   out of  15356    2.07%
  #lut&reg               2720   out of  15356   17.71%
#dsp                        3   out of     29   10.34%
#bram                      11   out of     64   17.19%
  #bram9k                  11
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2163
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    234
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    174
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               132
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    56


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15356  |14399   |639     |3054    |19      |3       |
|  ISP                               |AHBISP                                      |8259   |7943    |220     |616     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7659   |7537    |76      |268     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1778   |1772    |6       |24      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1767   |1761    |6       |21      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1796   |1790    |6       |26      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |53     |47      |6       |25      |2       |0       |
|    u_demosaic                      |demosaic                                    |481    |300     |132     |261     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |130    |69      |29      |77      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |76     |39      |27      |44      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |116    |81      |33      |61      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |129    |94      |35      |63      |0       |0       |
|    u_gamma                         |gamma                                       |20     |20      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |6      |6       |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |6      |6       |0       |1       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |6      |6       |0       |1       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |12     |10      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |53     |42      |0       |23      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |8      |8       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |28     |28      |0       |28      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |9      |9       |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                         |2      |2       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |594    |464     |102     |275     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |259    |211     |34      |135     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |692    |502     |103     |398     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |379    |232     |60      |263     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |144    |76      |18      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |14     |1       |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |30     |26      |0       |30      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |142    |87      |18      |116     |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |20     |14      |0       |19      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |33     |20      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |35      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |313    |270     |43      |135     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |50     |41      |9       |24      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |52     |52      |0       |13      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |45     |41      |4       |31      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |96     |78      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |70     |58      |12      |34      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5005   |4945    |56      |1318    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |151    |86      |65      |24      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |508    |325     |93      |328     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |508    |325     |93      |328     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |229    |143     |0       |217     |0       |0       |
|        reg_inst                    |register                                    |229    |143     |0       |217     |0       |0       |
|      trigger_inst                  |trigger                                     |279    |182     |93      |111     |0       |0       |
|        bus_inst                    |bus_top                                     |102    |66      |36      |30      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |49     |31      |18      |13      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |47     |29      |18      |11      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |107    |78      |29      |59      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13197  
    #2          2       7984   
    #3          3        695   
    #4          4        609   
    #5        5-10       905   
    #6        11-50      472   
    #7       51-100      30    
    #8       101-500     44    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.820755s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (126.1%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1002 MB, peak memory is 1077 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78469, tnet num: 15597, tinst num: 7899, tnode num: 89626, tedge num: 131142.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.238752s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (64.3%)

RUN-1004 : used memory is 1011 MB, reserved memory is 1006 MB, peak memory is 1077 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: b29dc4ca98ce30d019b8af7e56b32c3d97fe14dc76079d7c553e6e28b1840461 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7899
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24047, pip num: 188297
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 723
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3173 valid insts, and 495449 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010111011101000011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  27.122485s wall, 105.640625s user + 1.140625s system = 106.781250s CPU (393.7%)

RUN-1004 : used memory is 1108 MB, reserved memory is 1113 MB, peak memory is 1282 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240430_175709.log"
